
---------- Begin Simulation Statistics ----------
final_tick                               2542172503500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 216221                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   216220                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.43                       # Real time elapsed on the host
host_tick_rate                              626074799                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4200469                       # Number of instructions simulated
sim_ops                                       4200469                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012163                       # Number of seconds simulated
sim_ticks                                 12162658500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.907991                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  382120                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               814616                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2690                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            115577                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            871538                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              43272                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          282518                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           239246                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1077171                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71674                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        32725                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4200469                       # Number of instructions committed
system.cpu.committedOps                       4200469                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.787862                       # CPI: cycles per instruction
system.cpu.discardedOps                        296352                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   622142                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1479788                       # DTB hits
system.cpu.dtb.data_misses                       8518                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   419493                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       874972                       # DTB read hits
system.cpu.dtb.read_misses                       7578                       # DTB read misses
system.cpu.dtb.write_accesses                  202649                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604816                       # DTB write hits
system.cpu.dtb.write_misses                       940                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18164                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3658554                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1155595                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           688893                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17066275                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172775                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1010281                       # ITB accesses
system.cpu.itb.fetch_acv                          844                       # ITB acv
system.cpu.itb.fetch_hits                     1002889                       # ITB hits
system.cpu.itb.fetch_misses                      7392                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2696     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11222315500     92.24%     92.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9320000      0.08%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19776500      0.16%     92.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               915329000      7.52%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12166741000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8165658000     67.11%     67.11% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4001083000     32.89%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24311734                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85465      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2544019     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840415     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593287     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104944      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4200469                       # Class of committed instruction
system.cpu.quiesceCycles                        13583                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7245459                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          434                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158376                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318357                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22749458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22749458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22749458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22749458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116663.887179                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116663.887179                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116663.887179                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116663.887179                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12987491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12987491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12987491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12987491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66602.517949                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66602.517949                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66602.517949                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66602.517949                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22399961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22399961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116666.463542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116666.463542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12787994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12787994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66604.135417                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66604.135417                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.274701                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539682109000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.274701                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204669                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204669                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130925                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34898                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88930                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34527                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28976                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28976                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89520                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41299                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267909                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267909                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11416896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11416896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6719488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6719929                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18148089                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               64                       # Total snoops (count)
system.membus.snoopTraffic                       4096                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160210                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002715                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052037                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159775     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     435      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160210                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836774536                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378105750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474692500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5725376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4497280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10222656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5725376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5725376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70270                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159729                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34898                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34898                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470733927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369761266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840495193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470733927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470733927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183633537                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183633537                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183633537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470733927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369761266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1024128730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69767.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000149453750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7474                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7474                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414405                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114117                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159729                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123615                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159729                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123615                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10466                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2079                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5814                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2037747000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4836428250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13652.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32402.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105654                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82099                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159729                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123615                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.737952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.491322                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.729767                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35028     42.19%     42.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24761     29.83%     72.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10180     12.26%     84.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4753      5.73%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2429      2.93%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1510      1.82%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          946      1.14%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          582      0.70%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2830      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83019                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.969896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.361100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.765894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1379     18.45%     18.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5616     75.14%     93.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           296      3.96%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            84      1.12%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            34      0.45%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            24      0.32%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           14      0.19%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            3      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            8      0.11%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7474                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.257827                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.241513                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.761211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6611     88.45%     88.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              101      1.35%     89.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              530      7.09%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              173      2.31%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               50      0.67%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.11%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7474                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9552832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  669824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7776704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10222656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7911360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12162653500                       # Total gap between requests
system.mem_ctrls.avgGap                      42925.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5087744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4465088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7776704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418308546.605990827084                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367114475.836018919945                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639391790.865459203720                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89459                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70270                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123615                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2577813500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2258614750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298102772750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28815.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32141.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2411542.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319165140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169632705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568843800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314703360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     960067680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5295216210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        211331520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7838960415                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.510443                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    495578750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11260959750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273604800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145424400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496894020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319584060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     960067680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5255938650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        244407360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7695920970                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.749902                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    581449750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11175088750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              135500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12155458500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1715952                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1715952                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1715952                       # number of overall hits
system.cpu.icache.overall_hits::total         1715952                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89521                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89521                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89521                       # number of overall misses
system.cpu.icache.overall_misses::total         89521                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5506467000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5506467000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5506467000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5506467000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1805473                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1805473                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1805473                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1805473                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049583                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049583                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049583                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049583                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61510.338356                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61510.338356                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61510.338356                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61510.338356                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88930                       # number of writebacks
system.cpu.icache.writebacks::total             88930                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89521                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89521                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89521                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89521                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5416947000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5416947000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5416947000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5416947000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049583                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049583                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049583                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049583                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60510.349527                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60510.349527                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60510.349527                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60510.349527                       # average overall mshr miss latency
system.cpu.icache.replacements                  88930                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1715952                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1715952                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89521                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89521                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5506467000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5506467000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1805473                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1805473                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049583                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049583                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61510.338356                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61510.338356                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89521                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89521                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5416947000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5416947000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049583                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049583                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60510.349527                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60510.349527                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.844437                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1771901                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89008                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.907211                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.844437                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995790                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995790                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          343                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3700466                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3700466                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1336590                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1336590                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1336590                       # number of overall hits
system.cpu.dcache.overall_hits::total         1336590                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105985                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105985                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105985                       # number of overall misses
system.cpu.dcache.overall_misses::total        105985                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6793131500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6793131500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6793131500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6793131500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1442575                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1442575                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1442575                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1442575                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073469                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073469                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073469                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073469                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64095.216304                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64095.216304                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64095.216304                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64095.216304                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34722                       # number of writebacks
system.cpu.dcache.writebacks::total             34722                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36589                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36589                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36589                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36589                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69396                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69396                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69396                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69396                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4417940500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4417940500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4417940500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4417940500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21595500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21595500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048106                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048106                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048106                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048106                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63662.754337                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63662.754337                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63662.754337                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63662.754337                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103824.519231                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103824.519231                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69246                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       804967                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          804967                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49559                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49559                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3313293500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3313293500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       854526                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       854526                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057996                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057996                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66855.535826                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66855.535826                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9152                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9152                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40407                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40407                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2695282500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2695282500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21595500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21595500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047286                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047286                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66703.355854                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66703.355854                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199958.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199958.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531623                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531623                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56426                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56426                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3479838000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3479838000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       588049                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588049                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095955                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095955                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61670.825506                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61670.825506                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27437                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27437                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28989                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28989                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722658000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722658000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049297                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049297                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59424.540343                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59424.540343                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     65109500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     65109500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079639                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079639                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73074.635241                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73074.635241                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     64218500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     64218500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079639                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079639                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72074.635241                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72074.635241                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542172503500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.351516                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1397891                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69246                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.187318                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.351516                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978859                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978859                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          749                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3000040                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3000040                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2627499830500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 328103                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   328103                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   179.79                       # Real time elapsed on the host
host_tick_rate                              461830640                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58991045                       # Number of instructions simulated
sim_ops                                      58991045                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083034                       # Number of seconds simulated
sim_ticks                                 83034470000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.477491                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5715466                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8728902                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1137                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            699703                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           8171539                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             187179                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          632297                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           445118                       # Number of indirect misses.
system.cpu.branchPred.lookups                10497368                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  412653                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        43531                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54051307                       # Number of instructions committed
system.cpu.committedOps                      54051307                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.070343                       # CPI: cycles per instruction
system.cpu.discardedOps                       1286004                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15135312                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15668264                       # DTB hits
system.cpu.dtb.data_misses                       4252                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10661397                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     10982229                       # DTB read hits
system.cpu.dtb.read_misses                       3984                       # DTB read misses
system.cpu.dtb.write_accesses                 4473915                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4686035                       # DTB write hits
system.cpu.dtb.write_misses                       268                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              123547                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           38929297                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          11803289                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4960435                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        91525261                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.325697                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                18458868                       # ITB accesses
system.cpu.itb.fetch_acv                          258                       # ITB acv
system.cpu.itb.fetch_hits                    18457506                       # ITB hits
system.cpu.itb.fetch_misses                      1362                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4968      9.74%     10.01% # number of callpals executed
system.cpu.kern.callpal::rdps                     302      0.59%     10.60% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.60% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.61% # number of callpals executed
system.cpu.kern.callpal::rti                      394      0.77%     11.38% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.60% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.60% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.39%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  51023                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52669                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1923     35.07%     35.07% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.67%     35.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      85      1.55%     37.29% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3439     62.71%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5484                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1921     48.46%     48.46% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.93%     49.39% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       85      2.14%     51.54% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1921     48.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3964                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              80277483000     96.68%     96.68% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                63038500      0.08%     96.75% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                94052000      0.11%     96.87% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2602450500      3.13%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          83037024000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998960                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.558593                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.722830                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 348                      
system.cpu.kern.mode_good::user                   348                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               525                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 348                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.662857                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.797251                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6623725500      7.98%      7.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          76413298500     92.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        165956034                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897379      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37604013     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28389      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10606494     19.62%     91.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4549872      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                84913      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54051307                       # Class of committed instruction
system.cpu.quiesceCycles                       112906                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        74430773                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          118                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1315793                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2631473                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1837333100                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1837333100                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1837333100                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1837333100                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117823.079390                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117823.079390                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117823.079390                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117823.079390                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1056736756                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1056736756                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1056736756                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1056736756                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67765.599333                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67765.599333                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67765.599333                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67765.599333                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4859475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4859475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115701.785714                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115701.785714                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2759475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2759475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65701.785714                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65701.785714                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1832473625                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1832473625                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117828.808192                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117828.808192                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1053977281                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1053977281                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67771.172904                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67771.172904                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1288796                       # Transaction distribution
system.membus.trans_dist::WriteReq                737                       # Transaction distribution
system.membus.trans_dist::WriteResp               737                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31560                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1268951                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15167                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12125                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12125                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1268952                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19083                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           33                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3806855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3806855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        93475                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        96471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3934514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    162425792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    162425792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3043                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3019136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3022179                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               166443299                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               75                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1317220                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000112                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010599                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1317072     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     148      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1317220                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2581000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7981507179                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy             270972                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          170004000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6487607999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       81212928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1994624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           83207552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     81212928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      81212928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2019840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2019840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1268952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           31166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1300118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31560                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31560                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         978062821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          24021638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1002084460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    978062821                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        978062821                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24325319                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24325319                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24325319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        978062821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         24021638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1026409779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1001042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    482381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000089780750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        57478                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        57478                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2259938                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             947254                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1300118                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1300478                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1300118                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1300478                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 787236                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                299436                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            143919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            161454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             67568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            284109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            402039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            146829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4631                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6290568500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2564410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15907106000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12265.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31015.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        73                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   407227                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  896157                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1300118                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1300478                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  503735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  53276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  61224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  58416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  58723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  57728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  57207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  57268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  57719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  57440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  57420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  57430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  57472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  57446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  57615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  57594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    250                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       210552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    460.186785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   319.981416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   335.483692                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        33397     15.86%     15.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        38467     18.27%     34.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26300     12.49%     46.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22183     10.54%     57.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20568      9.77%     66.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19340      9.19%     76.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11845      5.63%     81.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6053      2.87%     84.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        32399     15.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       210552                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        57478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.923292                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.286589                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          51743     90.02%     90.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5579      9.71%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            99      0.17%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            30      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            13      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         57478                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        57478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.416281                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.346197                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.591100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            28782     50.07%     50.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1418      2.47%     52.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10248     17.83%     70.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10101     17.57%     87.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             6227     10.83%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              387      0.67%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              109      0.19%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               79      0.14%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               61      0.11%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               33      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               19      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         57478                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               32824448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50383104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                64067392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                83207552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             83230592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       395.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       771.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1002.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1002.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83034470000                       # Total gap between requests
system.mem_ctrls.avgGap                      31929.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     30872384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1952064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     64067392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 371802023.906457185745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23509080.024235717952                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 771575852.775359392166                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1268952                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        31166                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1300478                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14877121000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1029985000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2025862788500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11723.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33048.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1557783.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            246965460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            131238690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           397562340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          280073880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6554520960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6960063090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      26025652320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40596076740                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.906315                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  67594139250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2772640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  12671652500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1256597160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            667878255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3264829260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4945673340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6554520960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      37144165140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        607461120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54441125235                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        655.644881                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1274423250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2772640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  78991368500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16289                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16289                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2996                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3043                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998707                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               365000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2259000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81267100                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1169000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              909000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               92500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     85267327000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17750853                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17750853                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17750853                       # number of overall hits
system.cpu.icache.overall_hits::total        17750853                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1268952                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1268952                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1268952                       # number of overall misses
system.cpu.icache.overall_misses::total       1268952                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  49652785000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  49652785000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  49652785000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  49652785000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19019805                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19019805                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19019805                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19019805                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.066717                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.066717                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.066717                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.066717                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39128.970205                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39128.970205                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39128.970205                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39128.970205                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1268951                       # number of writebacks
system.cpu.icache.writebacks::total           1268951                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1268952                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1268952                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1268952                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1268952                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  48383833000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  48383833000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  48383833000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  48383833000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.066717                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.066717                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.066717                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.066717                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38128.970205                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38128.970205                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38128.970205                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38128.970205                       # average overall mshr miss latency
system.cpu.icache.replacements                1268951                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17750853                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17750853                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1268952                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1268952                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  49652785000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  49652785000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19019805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19019805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.066717                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.066717                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39128.970205                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39128.970205                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1268952                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1268952                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  48383833000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  48383833000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.066717                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.066717                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38128.970205                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38128.970205                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999864                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19048395                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1268951                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.011135                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999864                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          283                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          39308562                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         39308562                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15521362                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15521362                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15521362                       # number of overall hits
system.cpu.dcache.overall_hits::total        15521362                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41999                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41999                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41999                       # number of overall misses
system.cpu.dcache.overall_misses::total         41999                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2719066500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2719066500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2719066500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2719066500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15563361                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15563361                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15563361                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15563361                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002699                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002699                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002699                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002699                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64741.220029                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64741.220029                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64741.220029                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64741.220029                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16008                       # number of writebacks
system.cpu.dcache.writebacks::total             16008                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11207                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11207                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11207                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11207                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30792                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30792                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30792                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30792                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1498                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1498                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1985336000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1985336000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1985336000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1985336000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149802500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149802500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001978                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001978                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001978                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001978                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64475.707976                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64475.707976                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64475.707976                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64475.707976                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 100001.668892                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 100001.668892                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  31133                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10906312                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10906312                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20391                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20391                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1402629500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1402629500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10926703                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10926703                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001866                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001866                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68786.695111                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68786.695111                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1730                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1730                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18661                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18661                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1267838500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1267838500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149802500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149802500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001708                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001708                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67940.544451                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67940.544451                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196849.540079                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196849.540079                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4615050                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4615050                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21608                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21608                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1316437000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1316437000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4636658                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4636658                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004660                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004660                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60923.593114                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60923.593114                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9477                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9477                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          737                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          737                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    717497500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    717497500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002616                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002616                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59145.783530                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59145.783530                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13878                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13878                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          387                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          387                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     29621500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     29621500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027129                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027129                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76541.343669                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76541.343669                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          384                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          384                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     29053000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     29053000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026919                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026919                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75658.854167                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75658.854167                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85327327000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.936129                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15570626                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31166                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            499.602965                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.936129                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999938                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999938                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          957                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31214644                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31214644                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3030792806000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 283254                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   283254                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1595.51                       # Real time elapsed on the host
host_tick_rate                              252766809                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   451935988                       # Number of instructions simulated
sim_ops                                     451935988                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.403293                       # Number of seconds simulated
sim_ticks                                403292975500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             21.411654                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                22162191                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            103505271                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            3117067                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           7661284                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          95951028                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            8259231                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        62146347                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         53887116                       # Number of indirect misses.
system.cpu.branchPred.lookups               118467728                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 8754274                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1470906                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   392944943                       # Number of instructions committed
system.cpu.committedOps                     392944943                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.052669                       # CPI: cycles per instruction
system.cpu.discardedOps                      34518556                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 39632175                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    129903172                       # DTB hits
system.cpu.dtb.data_misses                     183335                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 28403323                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     78250511                       # DTB read hits
system.cpu.dtb.read_misses                     183321                       # DTB read misses
system.cpu.dtb.write_accesses                11228852                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    51652661                       # DTB write hits
system.cpu.dtb.write_misses                        14                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            64353034                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          333189993                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          92979881                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         75511661                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        56161015                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.487171                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               139704750                       # ITB accesses
system.cpu.itb.fetch_acv                       747320                       # ITB acv
system.cpu.itb.fetch_hits                   139703833                       # ITB hits
system.cpu.itb.fetch_misses                       917                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl               1106075     32.49%     32.49% # number of callpals executed
system.cpu.kern.callpal::rdps                     830      0.02%     32.51% # number of callpals executed
system.cpu.kern.callpal::rti                  1099954     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys              1099535     32.30%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               98201      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                3404603                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    3405108                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                  1101215     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     413      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                 1104814     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              2206442                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                   1101215     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      413      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                  1101215     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               2202843                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             328552418000     81.47%     81.47% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               259971500      0.06%     81.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             74480519500     18.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         403292909000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996742                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998369                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel             1099830                      
system.cpu.kern.mode_good::user               1099830                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel           1099962                       # number of protection mode switches
system.cpu.kern.mode_switch::user             1099830                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999880                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999940                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       188156819000     46.66%     46.66% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         215136090000     53.34%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        806585951                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            17721234      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               172317692     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3778      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              33091083      8.42%     56.79% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               4239156      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4729132      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             12713354      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                865570      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               185428      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               54346636     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              44248919     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          20053921      5.10%     92.77% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          7404389      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             21024651      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                392944943                       # Class of committed instruction
system.cpu.tickCycles                       750424936                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       715740                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1431482                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             698531                       # Transaction distribution
system.membus.trans_dist::WriteReq                413                       # Transaction distribution
system.membus.trans_dist::WriteResp               413                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        19618                       # Transaction distribution
system.membus.trans_dist::WritebackClean       588048                       # Transaction distribution
system.membus.trans_dist::CleanEvict           108075                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17210                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17210                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         588048                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110483                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1764144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1764144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       383079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       383905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2148049                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     75270144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     75270144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      9427904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      9431208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                84701352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            716154                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001671                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  716152    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              716154                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1032500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3999896000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          690510250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2951171500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37635072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        8172352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           45807424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37635072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37635072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1255552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1255552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          588048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          127693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              715741                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        19618                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              19618                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          93319433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          20264057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             113583491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     93319433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         93319433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3113250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3113250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3113250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         93319433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         20264057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            116696741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     57619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     29860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    122950.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001949247750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3457                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3457                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1012274                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              54238                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      715741                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     607665                       # Number of write requests accepted
system.mem_ctrls.readBursts                    715741                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   607665                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 562931                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                550046                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1714                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2486757000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  764050000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5351944500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16273.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35023.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    46559                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   40974                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 30.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                715741                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               607665                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  120310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   32417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       122904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    109.581722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.361239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   106.116884                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        91225     74.22%     74.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19299     15.70%     89.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8182      6.66%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2091      1.70%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1024      0.83%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          510      0.41%     99.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          245      0.20%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          144      0.12%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          184      0.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       122904                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3457                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.193231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.448365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.189289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            989     28.61%     28.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1221     35.32%     63.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           186      5.38%     69.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           206      5.96%     75.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           204      5.90%     81.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           160      4.63%     85.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          119      3.44%     89.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          103      2.98%     92.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           72      2.08%     94.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           52      1.50%     95.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           58      1.68%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           34      0.98%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           19      0.55%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           16      0.46%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            8      0.23%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            3      0.09%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            4      0.12%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3457                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.666185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.633951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.062946                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2401     69.45%     69.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               60      1.74%     71.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              807     23.34%     94.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              132      3.82%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               54      1.56%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3457                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9779840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                36027584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3687360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                45807424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             38890560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    113.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     96.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  403292875000                       # Total gap between requests
system.mem_ctrls.avgGap                     304738.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1911040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7868800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3687360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4738589.849304231815                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 19511373.810179345310                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9143129.744395958260                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       588048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       127693                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       607665                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1006680500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   4345264000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10009156807000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1711.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34028.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16471504.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    41.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            552164760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            293509095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           620059020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          190712700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31835893440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      60013595130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     104326738080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       197832672225                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        490.543313                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 270562291750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13466960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 119263723750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            325284120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            172911585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           471004380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          110037600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31835893440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      43489962030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     118241376480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       194646469635                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        482.642846                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 306960320750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13466960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  82865694750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 413                       # Transaction distribution
system.iobus.trans_dist::WriteResp                413                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          826                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          826                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     826                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1032500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              413000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    403292975500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    182602233                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        182602233                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    182602233                       # number of overall hits
system.cpu.icache.overall_hits::total       182602233                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       588047                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         588047                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       588047                       # number of overall misses
system.cpu.icache.overall_misses::total        588047                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  14435774500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14435774500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  14435774500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14435774500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    183190280                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    183190280                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    183190280                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    183190280                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003210                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003210                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003210                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003210                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24548.674681                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24548.674681                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24548.674681                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24548.674681                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       588048                       # number of writebacks
system.cpu.icache.writebacks::total            588048                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       588047                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       588047                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       588047                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       588047                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  13847726500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13847726500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  13847726500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13847726500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003210                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003210                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003210                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003210                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23548.672980                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23548.672980                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23548.672980                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23548.672980                       # average overall mshr miss latency
system.cpu.icache.replacements                 588048                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    182602233                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       182602233                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       588047                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        588047                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  14435774500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14435774500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    183190280                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    183190280                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003210                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003210                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24548.674681                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24548.674681                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       588047                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       588047                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  13847726500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13847726500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003210                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003210                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23548.672980                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23548.672980                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           183217453                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            588560                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            311.297834                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         366968608                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        366968608                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    127292694                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        127292694                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    127292694                       # number of overall hits
system.cpu.dcache.overall_hits::total       127292694                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       132150                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         132150                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       132150                       # number of overall misses
system.cpu.dcache.overall_misses::total        132150                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8641493500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8641493500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8641493500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8641493500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    127424844                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    127424844                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    127424844                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    127424844                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001037                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001037                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001037                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001037                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65391.551267                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65391.551267                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65391.551267                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65391.551267                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19618                       # number of writebacks
system.cpu.dcache.writebacks::total             19618                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4699                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4699                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       127451                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       127451                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       127451                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       127451                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          413                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          413                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8368191000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8368191000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8368191000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8368191000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001000                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001000                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001000                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65658.103899                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65658.103899                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65658.103899                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65658.103899                       # average overall mshr miss latency
system.cpu.dcache.replacements                 127693                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     76765092                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        76765092                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       110283                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        110283                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7513967500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7513967500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     76875375                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     76875375                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001435                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001435                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68133.506524                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68133.506524                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           42                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       110241                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       110241                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7400567000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7400567000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001434                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001434                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67130.804329                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67130.804329                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     50527602                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       50527602                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21867                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21867                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1127526000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1127526000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     50549469                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     50549469                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000433                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000433                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51562.903005                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51562.903005                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4657                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4657                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        17210                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        17210                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          413                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          413                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    967624000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    967624000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56224.520628                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56224.520628                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2387                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2387                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          242                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          242                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     20151000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     20151000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2629                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2629                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.092050                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.092050                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 83268.595041                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 83268.595041                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          242                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          242                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     19909000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     19909000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.092050                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.092050                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 82268.595041                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 82268.595041                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2629                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2629                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2629                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2629                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 403292975500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           127466593                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            128717                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            990.285611                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          178                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          629                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          196                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         254987897                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        254987897                       # Number of data accesses

---------- End Simulation Statistics   ----------
