Simulator report for data_mem_rv32i
Wed Nov 05 13:40:01 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ALTSYNCRAM
  6. Simulation Signal Activity
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 142 nodes    ;
; Simulation Coverage         ;      77.33 % ;
; Total Number of Transitions ; 3874         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
; Device                      ; EP2S15F484C3 ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                              ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+
; Option                                                                                     ; Setting            ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+
; Simulation mode                                                                            ; Timing             ; Timing        ;
; Start time                                                                                 ; 0 ns               ; 0 ns          ;
; Simulation results format                                                                  ; CVWF               ;               ;
; Vector input source                                                                        ; data_mem_rv32i.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                 ; On            ;
; Check outputs                                                                              ; Off                ; Off           ;
; Report simulation coverage                                                                 ; On                 ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                 ; On            ;
; Display missing 1-value coverage report                                                    ; On                 ; On            ;
; Display missing 0-value coverage report                                                    ; On                 ; On            ;
; Detect setup and hold time violations                                                      ; Off                ; Off           ;
; Detect glitches                                                                            ; Off                ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                ; Off           ;
; Generate Signal Activity File                                                              ; On                 ; Off           ;
; Signal Activity File output destination                                                    ; data_mem_rv32i.saf ;               ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; On                 ; Off           ;
; VCD File for PowerPlay Power Analyzer output destination                                   ; data_mem_rv32i.vcd ;               ;
; Group bus channels in simulation results                                                   ; Off                ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                 ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE         ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On                 ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto               ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+-------------------------------------------------------------------------+
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


Start time : 0 ps
End time : 1.0 us
Time duration : 1.0 us

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulation Signal Activity                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+--------------+--------------------+----------------------------+
; Node Name                                                                  ; Output Port Name                                                     ; Output Port Type ; Toggle Count ; VCC Value Duration ; X (Unknown) Value Duration ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+--------------+--------------------+----------------------------+
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[0]  ; portadataout0    ;        1.0   ; 334.34 ns          ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[1]  ; portadataout1    ;        1.0   ; 334.34 ns          ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[2]  ; portadataout2    ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[3]  ; portadataout3    ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[4]  ; portadataout4    ;        3.0   ; 324.34 ns          ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[5]  ; portadataout5    ;        4.0   ; 20.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[6]  ; portadataout6    ;        2.0   ; 10.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[7]  ; portadataout7    ;        5.0   ; 54.34 ns           ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[8]  ; portadataout8    ;        2.0   ; 30.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[9]  ; portadataout9    ;        1.0   ; 64.34 ns           ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[10] ; portadataout10   ;        2.0   ; 10.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[11] ; portadataout11   ;        2.0   ; 10.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[12] ; portadataout12   ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[13] ; portadataout13   ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[14] ; portadataout14   ;        2.0   ; 10.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[15] ; portadataout15   ;        2.0   ; 20.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[16] ; portadataout0    ;        2.0   ; 10.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[17] ; portadataout1    ;        2.0   ; 30.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[18] ; portadataout2    ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[19] ; portadataout3    ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[20] ; portadataout4    ;        3.0   ; 64.33 ns           ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[21] ; portadataout5    ;        4.0   ; 20.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[22] ; portadataout6    ;        4.0   ; 20.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[23] ; portadataout7    ;        2.0   ; 10.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[24] ; portadataout8    ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[25] ; portadataout9    ;        2.0   ; 10.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[26] ; portadataout10   ;        2.0   ; 10.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[27] ; portadataout11   ;        2.0   ; 10.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[28] ; portadataout12   ;        2.0   ; 10.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[29] ; portadataout13   ;        2.0   ; 10.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[30] ; portadataout14   ;        2.0   ; 10.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[31] ; portadataout15   ;        2.0   ; 10.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|Mux35~0                                                    ; |data_mem_rv32i|Mux35~0                                              ; combout          ;       51.0   ; 555.31 ns          ; 0 ps                       ;
; |data_mem_rv32i|Mux3~0                                                     ; |data_mem_rv32i|Mux3~0                                               ; combout          ;        0.0   ; 994.44 ns          ; 0 ps                       ;
; |data_mem_rv32i|Mux34~0                                                    ; |data_mem_rv32i|Mux34~0                                              ; combout          ;       51.0   ; 495.1 ns           ; 0 ps                       ;
; |data_mem_rv32i|Mux33~0                                                    ; |data_mem_rv32i|Mux33~0                                              ; combout          ;       35.0   ; 484.78 ns          ; 0 ps                       ;
; |data_mem_rv32i|Mux32~0                                                    ; |data_mem_rv32i|Mux32~0                                              ; combout          ;       45.0   ; 544.46 ns          ; 0 ps                       ;
; |data_mem_rv32i|Mux31~0                                                    ; |data_mem_rv32i|Mux31~0                                              ; combout          ;       44.0   ; 460.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|Mux30~0                                                    ; |data_mem_rv32i|Mux30~0                                              ; combout          ;       57.0   ; 486.01 ns          ; 0 ps                       ;
; |data_mem_rv32i|Mux29~0                                                    ; |data_mem_rv32i|Mux29~0                                              ; combout          ;       48.0   ; 560.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|Mux28~0                                                    ; |data_mem_rv32i|Mux28~0                                              ; combout          ;       45.0   ; 533.94 ns          ; 0 ps                       ;
; |data_mem_rv32i|Mux27~0                                                    ; |data_mem_rv32i|Mux27~0                                              ; combout          ;       49.0   ; 554.88 ns          ; 0 ps                       ;
; |data_mem_rv32i|Mux2~0                                                     ; |data_mem_rv32i|Mux2~0                                               ; combout          ;        0.0   ; 994.38 ns          ; 0 ps                       ;
; |data_mem_rv32i|Mux26~0                                                    ; |data_mem_rv32i|Mux26~0                                              ; combout          ;       51.0   ; 575.24 ns          ; 0 ps                       ;
; |data_mem_rv32i|Mux25~0                                                    ; |data_mem_rv32i|Mux25~0                                              ; combout          ;       39.0   ; 395.52 ns          ; 0 ps                       ;
; |data_mem_rv32i|Mux24~0                                                    ; |data_mem_rv32i|Mux24~0                                              ; combout          ;       50.0   ; 520.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|Mux23~0                                                    ; |data_mem_rv32i|Mux23~0                                              ; combout          ;       50.0   ; 590.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|Mux22~0                                                    ; |data_mem_rv32i|Mux22~0                                              ; combout          ;       40.0   ; 480.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|Mux21~0                                                    ; |data_mem_rv32i|Mux21~0                                              ; combout          ;       49.0   ; 545.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|Mux20~0                                                    ; |data_mem_rv32i|Mux20~0                                              ; combout          ;       43.0   ; 495.4 ns           ; 0 ps                       ;
; |data_mem_rv32i|Mux19~0                                                    ; |data_mem_rv32i|Mux19~0                                              ; combout          ;       56.0   ; 590.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|Mux1~0                                                     ; |data_mem_rv32i|Mux1~0                                               ; combout          ;        0.0   ; 994.59 ns          ; 0 ps                       ;
; |data_mem_rv32i|Mux18~0                                                    ; |data_mem_rv32i|Mux18~0                                              ; combout          ;       54.0   ; 520.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|Mux17~0                                                    ; |data_mem_rv32i|Mux17~0                                              ; combout          ;       47.0   ; 445.31 ns          ; 0 ps                       ;
; |data_mem_rv32i|Mux16~0                                                    ; |data_mem_rv32i|Mux16~0                                              ; combout          ;       52.0   ; 540.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|Mux15~0                                                    ; |data_mem_rv32i|Mux15~0                                              ; combout          ;       53.0   ; 495.6 ns           ; 0 ps                       ;
; |data_mem_rv32i|Mux14~0                                                    ; |data_mem_rv32i|Mux14~0                                              ; combout          ;       48.0   ; 460.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|Mux13~0                                                    ; |data_mem_rv32i|Mux13~0                                              ; combout          ;       51.0   ; 445.13 ns          ; 0 ps                       ;
; |data_mem_rv32i|Mux12~0                                                    ; |data_mem_rv32i|Mux12~0                                              ; combout          ;       44.0   ; 520.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|Mux1~1                                                     ; |data_mem_rv32i|Mux1~1                                               ; combout          ;        0.0   ; 994.59 ns          ; 0 ps                       ;
; |data_mem_rv32i|Mux11~0                                                    ; |data_mem_rv32i|Mux11~0                                              ; combout          ;        0.0   ; 994.61 ns          ; 0 ps                       ;
; |data_mem_rv32i|Mux11~1                                                    ; |data_mem_rv32i|Mux11~1                                              ; combout          ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|Mux11~2                                                    ; |data_mem_rv32i|Mux11~2                                              ; combout          ;       50.0   ; 520.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|Mux0~0                                                     ; |data_mem_rv32i|Mux0~0                                               ; combout          ;        0.0   ; 994.88 ns          ; 0 ps                       ;
; |data_mem_rv32i|Mux10~0                                                    ; |data_mem_rv32i|Mux10~0                                              ; combout          ;       47.0   ; 424.47 ns          ; 0 ps                       ;
; |data_mem_rv32i|Mux9~0                                                     ; |data_mem_rv32i|Mux9~0                                               ; combout          ;       59.0   ; 464.58 ns          ; 0 ps                       ;
; |data_mem_rv32i|Mux8~0                                                     ; |data_mem_rv32i|Mux8~0                                               ; combout          ;       51.0   ; 585.25 ns          ; 0 ps                       ;
; |data_mem_rv32i|Mux7~0                                                     ; |data_mem_rv32i|Mux7~0                                               ; combout          ;       61.0   ; 434.63 ns          ; 0 ps                       ;
; |data_mem_rv32i|Mux6~0                                                     ; |data_mem_rv32i|Mux6~0                                               ; combout          ;       61.0   ; 504.73 ns          ; 0 ps                       ;
; |data_mem_rv32i|Mux5~0                                                     ; |data_mem_rv32i|Mux5~0                                               ; combout          ;       51.0   ; 415.85 ns          ; 0 ps                       ;
; |data_mem_rv32i|Mux4~0                                                     ; |data_mem_rv32i|Mux4~0                                               ; combout          ;       51.0   ; 515.42 ns          ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[10]                                              ; |data_mem_rv32i|dmem_addr[10]                                        ; input_pad_output ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[11]                                              ; |data_mem_rv32i|dmem_addr[11]                                        ; input_pad_output ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[12]                                              ; |data_mem_rv32i|dmem_addr[12]                                        ; input_pad_output ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[13]                                              ; |data_mem_rv32i|dmem_addr[13]                                        ; input_pad_output ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[14]                                              ; |data_mem_rv32i|dmem_addr[14]                                        ; input_pad_output ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[15]                                              ; |data_mem_rv32i|dmem_addr[15]                                        ; input_pad_output ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[16]                                              ; |data_mem_rv32i|dmem_addr[16]                                        ; input_pad_output ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[17]                                              ; |data_mem_rv32i|dmem_addr[17]                                        ; input_pad_output ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[18]                                              ; |data_mem_rv32i|dmem_addr[18]                                        ; input_pad_output ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[19]                                              ; |data_mem_rv32i|dmem_addr[19]                                        ; input_pad_output ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[20]                                              ; |data_mem_rv32i|dmem_addr[20]                                        ; input_pad_output ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[21]                                              ; |data_mem_rv32i|dmem_addr[21]                                        ; input_pad_output ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[22]                                              ; |data_mem_rv32i|dmem_addr[22]                                        ; input_pad_output ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[23]                                              ; |data_mem_rv32i|dmem_addr[23]                                        ; input_pad_output ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[24]                                              ; |data_mem_rv32i|dmem_addr[24]                                        ; input_pad_output ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[25]                                              ; |data_mem_rv32i|dmem_addr[25]                                        ; input_pad_output ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[26]                                              ; |data_mem_rv32i|dmem_addr[26]                                        ; input_pad_output ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[27]                                              ; |data_mem_rv32i|dmem_addr[27]                                        ; input_pad_output ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[28]                                              ; |data_mem_rv32i|dmem_addr[28]                                        ; input_pad_output ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[29]                                              ; |data_mem_rv32i|dmem_addr[29]                                        ; input_pad_output ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[30]                                              ; |data_mem_rv32i|dmem_addr[30]                                        ; input_pad_output ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[31]                                              ; |data_mem_rv32i|dmem_addr[31]                                        ; input_pad_output ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[0]                                                ; |data_mem_rv32i|dmem_out[0]                                          ; padio            ;        1.0   ; 337.79 ns          ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[1]                                                ; |data_mem_rv32i|dmem_out[1]                                          ; padio            ;        1.0   ; 337.63 ns          ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[2]                                                ; |data_mem_rv32i|dmem_out[2]                                          ; padio            ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[3]                                                ; |data_mem_rv32i|dmem_out[3]                                          ; padio            ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[4]                                                ; |data_mem_rv32i|dmem_out[4]                                          ; padio            ;        3.0   ; 327.42 ns          ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[5]                                                ; |data_mem_rv32i|dmem_out[5]                                          ; padio            ;        4.0   ; 20.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[6]                                                ; |data_mem_rv32i|dmem_out[6]                                          ; padio            ;        2.0   ; 10.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[7]                                                ; |data_mem_rv32i|dmem_out[7]                                          ; padio            ;        5.0   ; 57.78 ns           ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[8]                                                ; |data_mem_rv32i|dmem_out[8]                                          ; padio            ;        2.0   ; 30.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[9]                                                ; |data_mem_rv32i|dmem_out[9]                                          ; padio            ;        1.0   ; 67.57 ns           ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[10]                                               ; |data_mem_rv32i|dmem_out[10]                                         ; padio            ;        2.0   ; 10.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[11]                                               ; |data_mem_rv32i|dmem_out[11]                                         ; padio            ;        2.0   ; 10.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[12]                                               ; |data_mem_rv32i|dmem_out[12]                                         ; padio            ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[13]                                               ; |data_mem_rv32i|dmem_out[13]                                         ; padio            ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[14]                                               ; |data_mem_rv32i|dmem_out[14]                                         ; padio            ;        2.0   ; 10.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[15]                                               ; |data_mem_rv32i|dmem_out[15]                                         ; padio            ;        2.0   ; 20.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[16]                                               ; |data_mem_rv32i|dmem_out[16]                                         ; padio            ;        2.0   ; 10.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[17]                                               ; |data_mem_rv32i|dmem_out[17]                                         ; padio            ;        2.0   ; 30.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[18]                                               ; |data_mem_rv32i|dmem_out[18]                                         ; padio            ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[19]                                               ; |data_mem_rv32i|dmem_out[19]                                         ; padio            ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[20]                                               ; |data_mem_rv32i|dmem_out[20]                                         ; padio            ;        3.0   ; 67.58 ns           ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[21]                                               ; |data_mem_rv32i|dmem_out[21]                                         ; padio            ;        4.0   ; 20.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[22]                                               ; |data_mem_rv32i|dmem_out[22]                                         ; padio            ;        4.0   ; 20.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[23]                                               ; |data_mem_rv32i|dmem_out[23]                                         ; padio            ;        2.0   ; 10.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[24]                                               ; |data_mem_rv32i|dmem_out[24]                                         ; padio            ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[25]                                               ; |data_mem_rv32i|dmem_out[25]                                         ; padio            ;        2.0   ; 10.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[26]                                               ; |data_mem_rv32i|dmem_out[26]                                         ; padio            ;        2.0   ; 10.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[27]                                               ; |data_mem_rv32i|dmem_out[27]                                         ; padio            ;        2.0   ; 10.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[28]                                               ; |data_mem_rv32i|dmem_out[28]                                         ; padio            ;        2.0   ; 10.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[29]                                               ; |data_mem_rv32i|dmem_out[29]                                         ; padio            ;        2.0   ; 10.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[30]                                               ; |data_mem_rv32i|dmem_out[30]                                         ; padio            ;        2.0   ; 10.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|dmem_out[31]                                               ; |data_mem_rv32i|dmem_out[31]                                         ; padio            ;        2.0   ; 10.0 ns            ; 0 ps                       ;
; |data_mem_rv32i|cu_store                                                   ; |data_mem_rv32i|cu_store                                             ; input_pad_output ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|clock                                                      ; |data_mem_rv32i|clock                                                ; input_pad_output ;      199.0   ; 500.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[0]                                                     ; |data_mem_rv32i|rs2[0]                                               ; input_pad_output ;       51.0   ; 550.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[0]                                               ; |data_mem_rv32i|dmem_addr[0]                                         ; input_pad_output ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|cu_storetype[0]                                            ; |data_mem_rv32i|cu_storetype[0]                                      ; input_pad_output ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[1]                                               ; |data_mem_rv32i|dmem_addr[1]                                         ; input_pad_output ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|cu_storetype[1]                                            ; |data_mem_rv32i|cu_storetype[1]                                      ; input_pad_output ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[2]                                               ; |data_mem_rv32i|dmem_addr[2]                                         ; input_pad_output ;       99.0   ; 500.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[3]                                               ; |data_mem_rv32i|dmem_addr[3]                                         ; input_pad_output ;       49.0   ; 500.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[4]                                               ; |data_mem_rv32i|dmem_addr[4]                                         ; input_pad_output ;       24.0   ; 480.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[5]                                               ; |data_mem_rv32i|dmem_addr[5]                                         ; input_pad_output ;       12.0   ; 480.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[6]                                               ; |data_mem_rv32i|dmem_addr[6]                                         ; input_pad_output ;        6.0   ; 480.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[7]                                               ; |data_mem_rv32i|dmem_addr[7]                                         ; input_pad_output ;        3.0   ; 360.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[8]                                               ; |data_mem_rv32i|dmem_addr[8]                                         ; input_pad_output ;        1.0   ; 360.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|dmem_addr[9]                                               ; |data_mem_rv32i|dmem_addr[9]                                         ; input_pad_output ;        0.0   ; 0 ps               ; 0 ps                       ;
; |data_mem_rv32i|rs2[1]                                                     ; |data_mem_rv32i|rs2[1]                                               ; input_pad_output ;       51.0   ; 490.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[2]                                                     ; |data_mem_rv32i|rs2[2]                                               ; input_pad_output ;       35.0   ; 490.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[3]                                                     ; |data_mem_rv32i|rs2[3]                                               ; input_pad_output ;       45.0   ; 550.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[4]                                                     ; |data_mem_rv32i|rs2[4]                                               ; input_pad_output ;       44.0   ; 460.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[5]                                                     ; |data_mem_rv32i|rs2[5]                                               ; input_pad_output ;       57.0   ; 480.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[6]                                                     ; |data_mem_rv32i|rs2[6]                                               ; input_pad_output ;       48.0   ; 560.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[7]                                                     ; |data_mem_rv32i|rs2[7]                                               ; input_pad_output ;       45.0   ; 540.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[8]                                                     ; |data_mem_rv32i|rs2[8]                                               ; input_pad_output ;       49.0   ; 550.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[9]                                                     ; |data_mem_rv32i|rs2[9]                                               ; input_pad_output ;       51.0   ; 570.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[10]                                                    ; |data_mem_rv32i|rs2[10]                                              ; input_pad_output ;       39.0   ; 390.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[11]                                                    ; |data_mem_rv32i|rs2[11]                                              ; input_pad_output ;       50.0   ; 520.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[12]                                                    ; |data_mem_rv32i|rs2[12]                                              ; input_pad_output ;       50.0   ; 590.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[13]                                                    ; |data_mem_rv32i|rs2[13]                                              ; input_pad_output ;       40.0   ; 480.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[14]                                                    ; |data_mem_rv32i|rs2[14]                                              ; input_pad_output ;       49.0   ; 540.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[15]                                                    ; |data_mem_rv32i|rs2[15]                                              ; input_pad_output ;       43.0   ; 490.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[16]                                                    ; |data_mem_rv32i|rs2[16]                                              ; input_pad_output ;       56.0   ; 590.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[17]                                                    ; |data_mem_rv32i|rs2[17]                                              ; input_pad_output ;       54.0   ; 520.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[18]                                                    ; |data_mem_rv32i|rs2[18]                                              ; input_pad_output ;       47.0   ; 440.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[19]                                                    ; |data_mem_rv32i|rs2[19]                                              ; input_pad_output ;       52.0   ; 540.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[20]                                                    ; |data_mem_rv32i|rs2[20]                                              ; input_pad_output ;       53.0   ; 490.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[21]                                                    ; |data_mem_rv32i|rs2[21]                                              ; input_pad_output ;       48.0   ; 460.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[22]                                                    ; |data_mem_rv32i|rs2[22]                                              ; input_pad_output ;       51.0   ; 440.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[23]                                                    ; |data_mem_rv32i|rs2[23]                                              ; input_pad_output ;       44.0   ; 520.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[24]                                                    ; |data_mem_rv32i|rs2[24]                                              ; input_pad_output ;       50.0   ; 520.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[25]                                                    ; |data_mem_rv32i|rs2[25]                                              ; input_pad_output ;       47.0   ; 430.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[26]                                                    ; |data_mem_rv32i|rs2[26]                                              ; input_pad_output ;       59.0   ; 470.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[27]                                                    ; |data_mem_rv32i|rs2[27]                                              ; input_pad_output ;       51.0   ; 580.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[28]                                                    ; |data_mem_rv32i|rs2[28]                                              ; input_pad_output ;       61.0   ; 440.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[29]                                                    ; |data_mem_rv32i|rs2[29]                                              ; input_pad_output ;       61.0   ; 510.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[30]                                                    ; |data_mem_rv32i|rs2[30]                                              ; input_pad_output ;       51.0   ; 410.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|rs2[31]                                                    ; |data_mem_rv32i|rs2[31]                                              ; input_pad_output ;       51.0   ; 510.0 ns           ; 0 ps                       ;
; |data_mem_rv32i|clock~clkctrl                                              ; |data_mem_rv32i|clock~clkctrl                                        ; outclk           ;      199.0   ; 498.89 ns          ; 0 ps                       ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+--------------+--------------------+----------------------------+


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      77.33 % ;
; Total nodes checked                                 ; 142          ;
; Total output ports checked                          ; 150          ;
; Total output ports with complete 1/0-value coverage ; 116          ;
; Total output ports with no 1/0-value coverage       ; 27           ;
; Total output ports with no 1-value coverage         ; 33           ;
; Total output ports with no 0-value coverage         ; 28           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                          ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+
; Node Name                                                                  ; Output Port Name                                                     ; Output Port Type ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[4]  ; portadataout4    ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[5]  ; portadataout5    ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[6]  ; portadataout6    ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[7]  ; portadataout7    ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[8]  ; portadataout8    ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[10] ; portadataout10   ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[11] ; portadataout11   ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[14] ; portadataout14   ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[15] ; portadataout15   ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[16] ; portadataout0    ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[17] ; portadataout1    ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[20] ; portadataout4    ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[21] ; portadataout5    ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[22] ; portadataout6    ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[23] ; portadataout7    ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[25] ; portadataout9    ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[26] ; portadataout10   ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[27] ; portadataout11   ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[28] ; portadataout12   ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[29] ; portadataout13   ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[30] ; portadataout14   ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[31] ; portadataout15   ;
; |data_mem_rv32i|Mux35~0                                                    ; |data_mem_rv32i|Mux35~0                                              ; combout          ;
; |data_mem_rv32i|Mux34~0                                                    ; |data_mem_rv32i|Mux34~0                                              ; combout          ;
; |data_mem_rv32i|Mux33~0                                                    ; |data_mem_rv32i|Mux33~0                                              ; combout          ;
; |data_mem_rv32i|Mux32~0                                                    ; |data_mem_rv32i|Mux32~0                                              ; combout          ;
; |data_mem_rv32i|Mux31~0                                                    ; |data_mem_rv32i|Mux31~0                                              ; combout          ;
; |data_mem_rv32i|Mux30~0                                                    ; |data_mem_rv32i|Mux30~0                                              ; combout          ;
; |data_mem_rv32i|Mux29~0                                                    ; |data_mem_rv32i|Mux29~0                                              ; combout          ;
; |data_mem_rv32i|Mux28~0                                                    ; |data_mem_rv32i|Mux28~0                                              ; combout          ;
; |data_mem_rv32i|Mux27~0                                                    ; |data_mem_rv32i|Mux27~0                                              ; combout          ;
; |data_mem_rv32i|Mux26~0                                                    ; |data_mem_rv32i|Mux26~0                                              ; combout          ;
; |data_mem_rv32i|Mux25~0                                                    ; |data_mem_rv32i|Mux25~0                                              ; combout          ;
; |data_mem_rv32i|Mux24~0                                                    ; |data_mem_rv32i|Mux24~0                                              ; combout          ;
; |data_mem_rv32i|Mux23~0                                                    ; |data_mem_rv32i|Mux23~0                                              ; combout          ;
; |data_mem_rv32i|Mux22~0                                                    ; |data_mem_rv32i|Mux22~0                                              ; combout          ;
; |data_mem_rv32i|Mux21~0                                                    ; |data_mem_rv32i|Mux21~0                                              ; combout          ;
; |data_mem_rv32i|Mux20~0                                                    ; |data_mem_rv32i|Mux20~0                                              ; combout          ;
; |data_mem_rv32i|Mux19~0                                                    ; |data_mem_rv32i|Mux19~0                                              ; combout          ;
; |data_mem_rv32i|Mux18~0                                                    ; |data_mem_rv32i|Mux18~0                                              ; combout          ;
; |data_mem_rv32i|Mux17~0                                                    ; |data_mem_rv32i|Mux17~0                                              ; combout          ;
; |data_mem_rv32i|Mux16~0                                                    ; |data_mem_rv32i|Mux16~0                                              ; combout          ;
; |data_mem_rv32i|Mux15~0                                                    ; |data_mem_rv32i|Mux15~0                                              ; combout          ;
; |data_mem_rv32i|Mux14~0                                                    ; |data_mem_rv32i|Mux14~0                                              ; combout          ;
; |data_mem_rv32i|Mux13~0                                                    ; |data_mem_rv32i|Mux13~0                                              ; combout          ;
; |data_mem_rv32i|Mux12~0                                                    ; |data_mem_rv32i|Mux12~0                                              ; combout          ;
; |data_mem_rv32i|Mux11~2                                                    ; |data_mem_rv32i|Mux11~2                                              ; combout          ;
; |data_mem_rv32i|Mux10~0                                                    ; |data_mem_rv32i|Mux10~0                                              ; combout          ;
; |data_mem_rv32i|Mux9~0                                                     ; |data_mem_rv32i|Mux9~0                                               ; combout          ;
; |data_mem_rv32i|Mux8~0                                                     ; |data_mem_rv32i|Mux8~0                                               ; combout          ;
; |data_mem_rv32i|Mux7~0                                                     ; |data_mem_rv32i|Mux7~0                                               ; combout          ;
; |data_mem_rv32i|Mux6~0                                                     ; |data_mem_rv32i|Mux6~0                                               ; combout          ;
; |data_mem_rv32i|Mux5~0                                                     ; |data_mem_rv32i|Mux5~0                                               ; combout          ;
; |data_mem_rv32i|Mux4~0                                                     ; |data_mem_rv32i|Mux4~0                                               ; combout          ;
; |data_mem_rv32i|dmem_out[4]                                                ; |data_mem_rv32i|dmem_out[4]                                          ; padio            ;
; |data_mem_rv32i|dmem_out[5]                                                ; |data_mem_rv32i|dmem_out[5]                                          ; padio            ;
; |data_mem_rv32i|dmem_out[6]                                                ; |data_mem_rv32i|dmem_out[6]                                          ; padio            ;
; |data_mem_rv32i|dmem_out[7]                                                ; |data_mem_rv32i|dmem_out[7]                                          ; padio            ;
; |data_mem_rv32i|dmem_out[8]                                                ; |data_mem_rv32i|dmem_out[8]                                          ; padio            ;
; |data_mem_rv32i|dmem_out[10]                                               ; |data_mem_rv32i|dmem_out[10]                                         ; padio            ;
; |data_mem_rv32i|dmem_out[11]                                               ; |data_mem_rv32i|dmem_out[11]                                         ; padio            ;
; |data_mem_rv32i|dmem_out[14]                                               ; |data_mem_rv32i|dmem_out[14]                                         ; padio            ;
; |data_mem_rv32i|dmem_out[15]                                               ; |data_mem_rv32i|dmem_out[15]                                         ; padio            ;
; |data_mem_rv32i|dmem_out[16]                                               ; |data_mem_rv32i|dmem_out[16]                                         ; padio            ;
; |data_mem_rv32i|dmem_out[17]                                               ; |data_mem_rv32i|dmem_out[17]                                         ; padio            ;
; |data_mem_rv32i|dmem_out[20]                                               ; |data_mem_rv32i|dmem_out[20]                                         ; padio            ;
; |data_mem_rv32i|dmem_out[21]                                               ; |data_mem_rv32i|dmem_out[21]                                         ; padio            ;
; |data_mem_rv32i|dmem_out[22]                                               ; |data_mem_rv32i|dmem_out[22]                                         ; padio            ;
; |data_mem_rv32i|dmem_out[23]                                               ; |data_mem_rv32i|dmem_out[23]                                         ; padio            ;
; |data_mem_rv32i|dmem_out[25]                                               ; |data_mem_rv32i|dmem_out[25]                                         ; padio            ;
; |data_mem_rv32i|dmem_out[26]                                               ; |data_mem_rv32i|dmem_out[26]                                         ; padio            ;
; |data_mem_rv32i|dmem_out[27]                                               ; |data_mem_rv32i|dmem_out[27]                                         ; padio            ;
; |data_mem_rv32i|dmem_out[28]                                               ; |data_mem_rv32i|dmem_out[28]                                         ; padio            ;
; |data_mem_rv32i|dmem_out[29]                                               ; |data_mem_rv32i|dmem_out[29]                                         ; padio            ;
; |data_mem_rv32i|dmem_out[30]                                               ; |data_mem_rv32i|dmem_out[30]                                         ; padio            ;
; |data_mem_rv32i|dmem_out[31]                                               ; |data_mem_rv32i|dmem_out[31]                                         ; padio            ;
; |data_mem_rv32i|clock                                                      ; |data_mem_rv32i|clock~corein                                         ; combout          ;
; |data_mem_rv32i|rs2[0]                                                     ; |data_mem_rv32i|rs2[0]~corein                                        ; combout          ;
; |data_mem_rv32i|dmem_addr[2]                                               ; |data_mem_rv32i|dmem_addr[2]~corein                                  ; combout          ;
; |data_mem_rv32i|dmem_addr[3]                                               ; |data_mem_rv32i|dmem_addr[3]~corein                                  ; combout          ;
; |data_mem_rv32i|dmem_addr[4]                                               ; |data_mem_rv32i|dmem_addr[4]~corein                                  ; combout          ;
; |data_mem_rv32i|dmem_addr[5]                                               ; |data_mem_rv32i|dmem_addr[5]~corein                                  ; combout          ;
; |data_mem_rv32i|dmem_addr[6]                                               ; |data_mem_rv32i|dmem_addr[6]~corein                                  ; combout          ;
; |data_mem_rv32i|dmem_addr[7]                                               ; |data_mem_rv32i|dmem_addr[7]~corein                                  ; combout          ;
; |data_mem_rv32i|rs2[1]                                                     ; |data_mem_rv32i|rs2[1]~corein                                        ; combout          ;
; |data_mem_rv32i|rs2[2]                                                     ; |data_mem_rv32i|rs2[2]~corein                                        ; combout          ;
; |data_mem_rv32i|rs2[3]                                                     ; |data_mem_rv32i|rs2[3]~corein                                        ; combout          ;
; |data_mem_rv32i|rs2[4]                                                     ; |data_mem_rv32i|rs2[4]~corein                                        ; combout          ;
; |data_mem_rv32i|rs2[5]                                                     ; |data_mem_rv32i|rs2[5]~corein                                        ; combout          ;
; |data_mem_rv32i|rs2[6]                                                     ; |data_mem_rv32i|rs2[6]~corein                                        ; combout          ;
; |data_mem_rv32i|rs2[7]                                                     ; |data_mem_rv32i|rs2[7]~corein                                        ; combout          ;
; |data_mem_rv32i|rs2[8]                                                     ; |data_mem_rv32i|rs2[8]~corein                                        ; combout          ;
; |data_mem_rv32i|rs2[9]                                                     ; |data_mem_rv32i|rs2[9]~corein                                        ; combout          ;
; |data_mem_rv32i|rs2[10]                                                    ; |data_mem_rv32i|rs2[10]~corein                                       ; combout          ;
; |data_mem_rv32i|rs2[11]                                                    ; |data_mem_rv32i|rs2[11]~corein                                       ; combout          ;
; |data_mem_rv32i|rs2[12]                                                    ; |data_mem_rv32i|rs2[12]~corein                                       ; combout          ;
; |data_mem_rv32i|rs2[13]                                                    ; |data_mem_rv32i|rs2[13]~corein                                       ; combout          ;
; |data_mem_rv32i|rs2[14]                                                    ; |data_mem_rv32i|rs2[14]~corein                                       ; combout          ;
; |data_mem_rv32i|rs2[15]                                                    ; |data_mem_rv32i|rs2[15]~corein                                       ; combout          ;
; |data_mem_rv32i|rs2[16]                                                    ; |data_mem_rv32i|rs2[16]~corein                                       ; combout          ;
; |data_mem_rv32i|rs2[17]                                                    ; |data_mem_rv32i|rs2[17]~corein                                       ; combout          ;
; |data_mem_rv32i|rs2[18]                                                    ; |data_mem_rv32i|rs2[18]~corein                                       ; combout          ;
; |data_mem_rv32i|rs2[19]                                                    ; |data_mem_rv32i|rs2[19]~corein                                       ; combout          ;
; |data_mem_rv32i|rs2[20]                                                    ; |data_mem_rv32i|rs2[20]~corein                                       ; combout          ;
; |data_mem_rv32i|rs2[21]                                                    ; |data_mem_rv32i|rs2[21]~corein                                       ; combout          ;
; |data_mem_rv32i|rs2[22]                                                    ; |data_mem_rv32i|rs2[22]~corein                                       ; combout          ;
; |data_mem_rv32i|rs2[23]                                                    ; |data_mem_rv32i|rs2[23]~corein                                       ; combout          ;
; |data_mem_rv32i|rs2[24]                                                    ; |data_mem_rv32i|rs2[24]~corein                                       ; combout          ;
; |data_mem_rv32i|rs2[25]                                                    ; |data_mem_rv32i|rs2[25]~corein                                       ; combout          ;
; |data_mem_rv32i|rs2[26]                                                    ; |data_mem_rv32i|rs2[26]~corein                                       ; combout          ;
; |data_mem_rv32i|rs2[27]                                                    ; |data_mem_rv32i|rs2[27]~corein                                       ; combout          ;
; |data_mem_rv32i|rs2[28]                                                    ; |data_mem_rv32i|rs2[28]~corein                                       ; combout          ;
; |data_mem_rv32i|rs2[29]                                                    ; |data_mem_rv32i|rs2[29]~corein                                       ; combout          ;
; |data_mem_rv32i|rs2[30]                                                    ; |data_mem_rv32i|rs2[30]~corein                                       ; combout          ;
; |data_mem_rv32i|rs2[31]                                                    ; |data_mem_rv32i|rs2[31]~corein                                       ; combout          ;
; |data_mem_rv32i|clock~clkctrl                                              ; |data_mem_rv32i|clock~clkctrl                                        ; outclk           ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                             ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+
; Node Name                                                                  ; Output Port Name                                                     ; Output Port Type ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[0]  ; portadataout0    ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[1]  ; portadataout1    ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[2]  ; portadataout2    ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[3]  ; portadataout3    ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[9]  ; portadataout9    ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[12] ; portadataout12   ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[13] ; portadataout13   ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[18] ; portadataout2    ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[19] ; portadataout3    ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[24] ; portadataout8    ;
; |data_mem_rv32i|Mux3~0                                                     ; |data_mem_rv32i|Mux3~0                                               ; combout          ;
; |data_mem_rv32i|Mux2~0                                                     ; |data_mem_rv32i|Mux2~0                                               ; combout          ;
; |data_mem_rv32i|Mux1~0                                                     ; |data_mem_rv32i|Mux1~0                                               ; combout          ;
; |data_mem_rv32i|Mux1~1                                                     ; |data_mem_rv32i|Mux1~1                                               ; combout          ;
; |data_mem_rv32i|Mux11~0                                                    ; |data_mem_rv32i|Mux11~0                                              ; combout          ;
; |data_mem_rv32i|Mux11~1                                                    ; |data_mem_rv32i|Mux11~1                                              ; combout          ;
; |data_mem_rv32i|Mux0~0                                                     ; |data_mem_rv32i|Mux0~0                                               ; combout          ;
; |data_mem_rv32i|dmem_out[0]                                                ; |data_mem_rv32i|dmem_out[0]                                          ; padio            ;
; |data_mem_rv32i|dmem_out[1]                                                ; |data_mem_rv32i|dmem_out[1]                                          ; padio            ;
; |data_mem_rv32i|dmem_out[2]                                                ; |data_mem_rv32i|dmem_out[2]                                          ; padio            ;
; |data_mem_rv32i|dmem_out[3]                                                ; |data_mem_rv32i|dmem_out[3]                                          ; padio            ;
; |data_mem_rv32i|dmem_out[9]                                                ; |data_mem_rv32i|dmem_out[9]                                          ; padio            ;
; |data_mem_rv32i|dmem_out[12]                                               ; |data_mem_rv32i|dmem_out[12]                                         ; padio            ;
; |data_mem_rv32i|dmem_out[13]                                               ; |data_mem_rv32i|dmem_out[13]                                         ; padio            ;
; |data_mem_rv32i|dmem_out[18]                                               ; |data_mem_rv32i|dmem_out[18]                                         ; padio            ;
; |data_mem_rv32i|dmem_out[19]                                               ; |data_mem_rv32i|dmem_out[19]                                         ; padio            ;
; |data_mem_rv32i|dmem_out[24]                                               ; |data_mem_rv32i|dmem_out[24]                                         ; padio            ;
; |data_mem_rv32i|cu_store                                                   ; |data_mem_rv32i|cu_store~corein                                      ; combout          ;
; |data_mem_rv32i|dmem_addr[0]                                               ; |data_mem_rv32i|dmem_addr[0]~corein                                  ; combout          ;
; |data_mem_rv32i|cu_storetype[0]                                            ; |data_mem_rv32i|cu_storetype[0]~corein                               ; combout          ;
; |data_mem_rv32i|dmem_addr[1]                                               ; |data_mem_rv32i|dmem_addr[1]~corein                                  ; combout          ;
; |data_mem_rv32i|cu_storetype[1]                                            ; |data_mem_rv32i|cu_storetype[1]~corein                               ; combout          ;
; |data_mem_rv32i|dmem_addr[9]                                               ; |data_mem_rv32i|dmem_addr[9]~corein                                  ; combout          ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                             ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+
; Node Name                                                                  ; Output Port Name                                                     ; Output Port Type ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[2]  ; portadataout2    ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[3]  ; portadataout3    ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[12] ; portadataout12   ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0  ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[13] ; portadataout13   ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[18] ; portadataout2    ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[19] ; portadataout3    ;
; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16 ; |data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[24] ; portadataout8    ;
; |data_mem_rv32i|Mux3~0                                                     ; |data_mem_rv32i|Mux3~0                                               ; combout          ;
; |data_mem_rv32i|Mux2~0                                                     ; |data_mem_rv32i|Mux2~0                                               ; combout          ;
; |data_mem_rv32i|Mux1~0                                                     ; |data_mem_rv32i|Mux1~0                                               ; combout          ;
; |data_mem_rv32i|Mux1~1                                                     ; |data_mem_rv32i|Mux1~1                                               ; combout          ;
; |data_mem_rv32i|Mux11~0                                                    ; |data_mem_rv32i|Mux11~0                                              ; combout          ;
; |data_mem_rv32i|Mux11~1                                                    ; |data_mem_rv32i|Mux11~1                                              ; combout          ;
; |data_mem_rv32i|Mux0~0                                                     ; |data_mem_rv32i|Mux0~0                                               ; combout          ;
; |data_mem_rv32i|dmem_out[2]                                                ; |data_mem_rv32i|dmem_out[2]                                          ; padio            ;
; |data_mem_rv32i|dmem_out[3]                                                ; |data_mem_rv32i|dmem_out[3]                                          ; padio            ;
; |data_mem_rv32i|dmem_out[12]                                               ; |data_mem_rv32i|dmem_out[12]                                         ; padio            ;
; |data_mem_rv32i|dmem_out[13]                                               ; |data_mem_rv32i|dmem_out[13]                                         ; padio            ;
; |data_mem_rv32i|dmem_out[18]                                               ; |data_mem_rv32i|dmem_out[18]                                         ; padio            ;
; |data_mem_rv32i|dmem_out[19]                                               ; |data_mem_rv32i|dmem_out[19]                                         ; padio            ;
; |data_mem_rv32i|dmem_out[24]                                               ; |data_mem_rv32i|dmem_out[24]                                         ; padio            ;
; |data_mem_rv32i|cu_store                                                   ; |data_mem_rv32i|cu_store~corein                                      ; combout          ;
; |data_mem_rv32i|dmem_addr[0]                                               ; |data_mem_rv32i|dmem_addr[0]~corein                                  ; combout          ;
; |data_mem_rv32i|cu_storetype[0]                                            ; |data_mem_rv32i|cu_storetype[0]~corein                               ; combout          ;
; |data_mem_rv32i|dmem_addr[1]                                               ; |data_mem_rv32i|dmem_addr[1]~corein                                  ; combout          ;
; |data_mem_rv32i|cu_storetype[1]                                            ; |data_mem_rv32i|cu_storetype[1]~corein                               ; combout          ;
; |data_mem_rv32i|dmem_addr[8]                                               ; |data_mem_rv32i|dmem_addr[8]~corein                                  ; combout          ;
; |data_mem_rv32i|dmem_addr[9]                                               ; |data_mem_rv32i|dmem_addr[9]~corein                                  ; combout          ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Nov 05 13:40:00 2025
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off data_mem_rv32i -c data_mem_rv32i
Info: Using vector source file "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/data_mem_rv32i.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of data_mem_rv32i.vwf called data_mem_rv32i.sim_ori.vwf has been created in the db folder
Warning: Cannot find channels in vector source file for the following output ports - channels are required for VCD file generation for PowerPlay Power Analyzer
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[0]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[1]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[2]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[3]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[4]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[5]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[6]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[7]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[8]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[9]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[10]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[11]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[12]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[13]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[14]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[15]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[16]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[17]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[18]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[19]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[20]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[21]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[22]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[23]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[24]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[25]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[26]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[27]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[28]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[29]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[30]"
    Warning: Output port: "|data_mem_rv32i|altsyncram:ram|altsyncram_3ov:auto_generated|q_a[31]"
    Warning: Output port: "|data_mem_rv32i|Mux35~0"
    Warning: Output port: "|data_mem_rv32i|Mux3~0"
    Warning: Output port: "|data_mem_rv32i|Mux34~0"
    Warning: Output port: "|data_mem_rv32i|Mux33~0"
    Warning: Output port: "|data_mem_rv32i|Mux32~0"
    Warning: Output port: "|data_mem_rv32i|Mux31~0"
    Warning: Output port: "|data_mem_rv32i|Mux30~0"
    Warning: Output port: "|data_mem_rv32i|Mux29~0"
    Warning: Output port: "|data_mem_rv32i|Mux28~0"
    Warning: Output port: "|data_mem_rv32i|Mux27~0"
    Warning: Output port: "|data_mem_rv32i|Mux2~0"
    Warning: Output port: "|data_mem_rv32i|Mux26~0"
    Warning: Output port: "|data_mem_rv32i|Mux25~0"
    Warning: Output port: "|data_mem_rv32i|Mux24~0"
    Warning: Output port: "|data_mem_rv32i|Mux23~0"
    Warning: Output port: "|data_mem_rv32i|Mux22~0"
    Warning: Output port: "|data_mem_rv32i|Mux21~0"
    Warning: Output port: "|data_mem_rv32i|Mux20~0"
    Warning: Output port: "|data_mem_rv32i|Mux19~0"
    Warning: Output port: "|data_mem_rv32i|Mux1~0"
    Warning: Output port: "|data_mem_rv32i|Mux18~0"
    Warning: Output port: "|data_mem_rv32i|Mux17~0"
    Warning: Output port: "|data_mem_rv32i|Mux16~0"
    Warning: Output port: "|data_mem_rv32i|Mux15~0"
    Warning: Output port: "|data_mem_rv32i|Mux14~0"
    Warning: Output port: "|data_mem_rv32i|Mux13~0"
    Warning: Output port: "|data_mem_rv32i|Mux12~0"
    Warning: Output port: "|data_mem_rv32i|Mux1~1"
    Warning: Output port: "|data_mem_rv32i|Mux11~0"
    Warning: Output port: "|data_mem_rv32i|Mux11~1"
    Warning: Output port: "|data_mem_rv32i|Mux11~2"
    Warning: Output port: "|data_mem_rv32i|Mux0~0"
    Warning: Output port: "|data_mem_rv32i|Mux10~0"
    Warning: Output port: "|data_mem_rv32i|Mux9~0"
    Warning: Output port: "|data_mem_rv32i|Mux8~0"
    Warning: Output port: "|data_mem_rv32i|Mux7~0"
    Warning: Output port: "|data_mem_rv32i|Mux6~0"
    Warning: Output port: "|data_mem_rv32i|Mux5~0"
    Warning: Output port: "|data_mem_rv32i|Mux4~0"
    Warning: Output port: "|data_mem_rv32i|clock~clkctrl"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Created Signal Activity File D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/data_mem_rv32i.saf
Info: Simulation coverage is      77.33 %
Info: Number of transitions in simulation is 3874
Info: Vector file data_mem_rv32i.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Created VCD File D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/data_mem_rv32i.vcd
Info: Quartus II Simulator was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Wed Nov 05 13:40:01 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


