// Seed: 1889219124
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input tri id_2,
    input wand id_3,
    input tri0 id_4,
    input uwire id_5,
    input uwire id_6,
    input supply1 id_7,
    input wire id_8,
    output tri id_9,
    input uwire id_10,
    input supply1 id_11,
    input supply1 id_12
);
endmodule
module module_1 #(
    parameter id_1 = 32'd15,
    parameter id_2 = 32'd84
) (
    input tri1 id_0,
    output supply1 _id_1
    , id_10, id_11,
    input supply0 _id_2,
    input tri1 id_3,
    output wire id_4,
    input wor id_5,
    input wor id_6,
    input tri id_7,
    output tri0 id_8
);
  assign id_1 = id_6;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_7,
      id_6,
      id_5,
      id_5,
      id_6,
      id_5,
      id_7,
      id_8,
      id_7,
      id_0,
      id_5
  );
  assign modCall_1.id_2 = 0;
  logic id_12;
  logic [id_1 : -1 'd0] id_13;
  ;
endmodule
