<!DOCTYPE HTML>
<html lang="en">
<head>
	<title>OoO RISC-V Processor - Ming Qian Tang</title>
	<meta charset="utf-8" />
	<meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=no" />
	<link rel="stylesheet" href="assets/css/fontawesome-all.min.css" />
	<link rel="stylesheet" href="assets/css/portfolio.css" />
</head>
<body>
	<!-- Navigation -->
	<nav class="navbar">
		<div class="nav-container">
			<div class="nav-left">
				<a href="index.html" class="nav-name">MING QIAN TANG</a>
			</div>
			<ul class="nav-menu">
				<li><a href="index.html#home">Home</a></li>
				<li><a href="index.html#about">About</a></li>
				<li><a href="index.html#experience">Experience</a></li>
				<li><a href="index.html#projects">Projects</a></li>
				<li><a href="index.html#contact">Contact</a></li>
			</ul>
		</div>
	</nav>

	<!-- Project Header -->
	<section class="project-header-section">
		<div class="container">
			<div class="project-header-content">
				<h1 class="project-page-title">OoO RISC-V Processor</h1>
				<div class="project-meta">
					<span class="project-date-badge">Oct 2025 – Present</span>
					<div class="project-tech-badges">
						<span>SystemVerilog</span>
						<span>RISC-V</span>
						<span>VCS</span>
						<span>Verdi</span>
						<span>Python</span>
					</div>
				</div>
			</div>
		</div>
	</section>

	<!-- Project Content -->
	<section class="section">
		<div class="container">
			<div class="project-content">
				<div class="project-image-large">
					<img src="images/pic01.jpg" alt="OoO RISC-V Processor" />
				</div>
				
				<div class="project-description">
					<h2>Overview</h2>
					<p>Architected a 2-way superscalar Out of Order (OoO) 32-bit RISC-V (RV32IM) processor in SystemVerilog, aiming for 1.4+ Instructions Per Cycle (IPC) on core benchmarks.</p>
				</div>

				<div class="project-details-section">
					<h2>Key Features</h2>
					<ul class="project-features">
						<li>Designed a gshare (Global History Register/Pattern History Table) branch predictor to achieve over 90% hit accuracy and implemented Early Branch Recovery (EBR) logic, reducing misprediction penalty by 40%.</li>
						<li>Validated the design using a self-checking testbench with a Python-based random instruction generator, and developed over 8 automatic SystemVerilog testbenches utilizing assertions and Verdi waveform analysis for debugging complex hazards.</li>
					</ul>
				</div>

				<div class="project-back-link">
					<a href="index.html#projects" class="back-button">← Back to Projects</a>
				</div>
			</div>
		</div>
	</section>

	<!-- Footer -->
	<footer class="footer">
		<div class="container">
		</div>
	</footer>

	<script src="assets/js/main.js"></script>
</body>
</html>

