// Seed: 1302077382
module module_0 (
    input tri0 id_0,
    input tri  id_1
);
  wire id_3;
  module_2(
      id_3, id_3, id_3, id_3, id_3, id_3
  );
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1,
    output uwire id_2,
    input  wire  id_3,
    output uwire id_4
);
  uwire id_6 = 1 && id_0;
  module_0(
      id_3, id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7;
endmodule
