#=============================================================================
# 03_power.tcl - core rings, Metal10 stripes, Metal1 follow-pins
# Same commands/options as ALU_32b, wider metal for a ~15x larger block.
#=============================================================================
source [file join $::env(PROJ_ROOT) physical_design scripts common.tcl]
read_db $DB(fp)
apply_dont_use

# ring settings (ALU_32b)
set_db add_rings_target default
set_db add_rings_extend_over_row 0
set_db add_rings_ignore_rows 0
set_db add_rings_avoid_short 0
set_db add_rings_skip_shared_inner_ring none
set_db add_rings_stacked_via_top_layer Metal11
set_db add_rings_stacked_via_bottom_layer Metal1
set_db add_rings_via_using_exact_crossover_size 1
set_db add_rings_orthogonal_only true
set_db add_rings_skip_via_on_pin { standardcell }
set_db add_rings_skip_via_on_wire_shape { noshape }

add_rings -nets {VDD VSS} -type core_rings -follow core \
    -layer  {top Metal11 bottom Metal11 left Metal10 right Metal10} \
    -width  {top 2.0 bottom 2.0 left 2.0 right 2.0} \
    -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} \
    -offset {top 0.5 bottom 0.5 left 0.5 right 0.5} \
    -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid none

# vertical stripes: 1.0 um wide pairs every 20 um
add_stripes -nets {VDD VSS} -layer Metal10 -direction vertical \
    -width 1.0 -spacing 1.5 -set_to_set_distance 20 \
    -start_from left -start_offset 5 -stop_offset 0 \
    -switch_layer_over_obs false -max_same_layer_jog_length 2 \
    -pad_core_ring_top_layer_limit Metal11 -pad_core_ring_bottom_layer_limit Metal1 \
    -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 \
    -use_wire_group 0 -snap_wire_center_to_grid none

# follow-pins on Metal1, connected up to the stripes (ALU_32b command)
set_db route_special_via_connect_to_shape { stripe }
route_special -connect {core_pin} -nets {VDD VSS} \
    -layer_change_range {Metal1 Metal11} -core_pin_target {stripe} \
    -allow_jogging 1 -allow_layer_change 1 \
    -crossover_via_layer_range {Metal1 Metal11} \
    -target_via_layer_range {Metal1 Metal11}

file mkdir [file join $RPT physical_verification]
check_connectivity -type special -nets {VDD VSS} -check_pg_ports \
    -out_file [file join $RPT physical_verification pg_connectivity_after_powerplan.rpt]

write_db $DB(pwr)
puts "STAGE_03_POWER_DONE"
