{"Minsik Cho": [0.5, ["Optimal layout decomposition for double patterning technology", ["Xiaoping Tang", "Minsik Cho"], "https://doi.org/10.1109/ICCAD.2011.6105298", "iccad", 2011]], "Myung-Chul Kim": [0.9949226677417755, ["A SimPLR method for routability-driven placement", ["Myung-Chul Kim", "Jin Hu", "Dongjin Lee", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2011.6105307", "iccad", 2011]], "Seung Woo Son": [0.9979142248630524, ["Improving shared cache behavior of multithreaded object-oriented applications in multicores", ["Mahmut T. Kandemir", "Shekhar Srikantaiah", "Seung Woo Son"], "https://doi.org/10.1109/ICCAD.2011.6105315", "iccad", 2011]], "Seokhyun Lee": [0.999875009059906, ["High-level synthesis with distributed controller for fast timing closure", ["Seokhyun Lee", "Kiyoung Choi"], "https://doi.org/10.1109/ICCAD.2011.6105325", "iccad", 2011]], "Kiyoung Choi": [1, ["High-level synthesis with distributed controller for fast timing closure", ["Seokhyun Lee", "Kiyoung Choi"], "https://doi.org/10.1109/ICCAD.2011.6105325", "iccad", 2011]], "Wooyoung Jang": [0.998606950044632, ["Chemical-mechanical polishing aware application-specific 3D NoC design", ["Wooyoung Jang", "Ou He", "Jae-Seok Yang", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2011.6105327", "iccad", 2011]], "Jae-Seok Yang": [0.9992186725139618, ["Chemical-mechanical polishing aware application-specific 3D NoC design", ["Wooyoung Jang", "Ou He", "Jae-Seok Yang", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2011.6105327", "iccad", 2011]], "Yongchan Ban": [0.7764909863471985, ["Doppler: DPL-aware and OPC-friendly gridless detailed routing with mask density balancing", ["Yen-Hung Lin", "Yongchan Ban", "David Z. Pan", "Yih-Lang Li"], "https://doi.org/10.1109/ICCAD.2011.6105343", "iccad", 2011]], "Sangwoo Han": [0.9993349462747574, ["Statistical aging analysis with process variation consideration", ["Sangwoo Han", "Joohee Choung", "Byung-Su Kim", "Bong Hyun Lee", "Hungbok Choi", "Juho Kim"], "https://doi.org/10.1109/ICCAD.2011.6105362", "iccad", 2011]], "Byung-Su Kim": [0.9952879846096039, ["Statistical aging analysis with process variation consideration", ["Sangwoo Han", "Joohee Choung", "Byung-Su Kim", "Bong Hyun Lee", "Hungbok Choi", "Juho Kim"], "https://doi.org/10.1109/ICCAD.2011.6105362", "iccad", 2011]], "Bong Hyun Lee": [0.9980742186307907, ["Statistical aging analysis with process variation consideration", ["Sangwoo Han", "Joohee Choung", "Byung-Su Kim", "Bong Hyun Lee", "Hungbok Choi", "Juho Kim"], "https://doi.org/10.1109/ICCAD.2011.6105362", "iccad", 2011]], "Hungbok Choi": [0.803184911608696, ["Statistical aging analysis with process variation consideration", ["Sangwoo Han", "Joohee Choung", "Byung-Su Kim", "Bong Hyun Lee", "Hungbok Choi", "Juho Kim"], "https://doi.org/10.1109/ICCAD.2011.6105362", "iccad", 2011]], "Juho Kim": [1, ["Statistical aging analysis with process variation consideration", ["Sangwoo Han", "Joohee Choung", "Byung-Su Kim", "Bong Hyun Lee", "Hungbok Choi", "Juho Kim"], "https://doi.org/10.1109/ICCAD.2011.6105362", "iccad", 2011]], "Seung H. Kang": [0.7828162610530853, ["Device-architecture co-optimization of STT-RAM based memory for low power embedded systems", ["Cong Xu", "Dimin Niu", "Xiaochun Zhu", "Seung H. Kang", "Matt Nowak", "Yuan Xie"], "https://doi.org/10.1109/ICCAD.2011.6105369", "iccad", 2011]], "Che-Rung Lee": [0.5, ["On the preconditioner of conjugate gradient method - A power grid simulation perspective", ["Chung-Han Chou", "Nien-Yu Tsai", "Hao Yu", "Che-Rung Lee", "Yiyu Shi", "Shih-Chieh Chang"], "https://doi.org/10.1109/ICCAD.2011.6105374", "iccad", 2011]], "Jiwoo Pak": [0.8158218264579773, ["Electromigration modeling and full-chip reliability analysis for BEOL interconnect in TSV-based 3D ICs", ["Mohit Pathak", "Jiwoo Pak", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2011.6105385", "iccad", 2011]], "Sung Kyu Lim": [0.9975332617759705, ["Electromigration modeling and full-chip reliability analysis for BEOL interconnect in TSV-based 3D ICs", ["Mohit Pathak", "Jiwoo Pak", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2011.6105385", "iccad", 2011], ["Full-chip through-silicon-via interfacial crack analysis and optimization for 3D IC", ["Moongon Jung", "Xi Liu", "Suresh K. Sitaraman", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2011.6105386", "iccad", 2011]], "Moongon Jung": [0.9774841517210007, ["Full-chip through-silicon-via interfacial crack analysis and optimization for 3D IC", ["Moongon Jung", "Xi Liu", "Suresh K. Sitaraman", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2011.6105386", "iccad", 2011]], "Seokjoong Kim": [0.9997496604919434, ["Low-power multiple-bit upset tolerant memory optimization", ["Seokjoong Kim", "Matthew R. Guthaus"], "https://doi.org/10.1109/ICCAD.2011.6105388", "iccad", 2011]], "Chun-Ju Yang": [0.5, ["Toward an extremely-high-throughput and even-distribution pattern generator for the constrained random simulation techniques", ["Bo-Han Wu", "Chun-Ju Yang", "Chia-Cheng Tso", "Chung-Yang Ric Huang"], "https://doi.org/10.1109/ICCAD.2011.6105392", "iccad", 2011]], "Younghyun Kim": [0.998327910900116, ["Balanced reconfiguration of storage banks in a hybrid electrical energy storage system", ["Younghyun Kim", "Sangyoung Park", "Yanzhi Wang", "Qing Xie", "Naehyuck Chang", "Massimo Poncino", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2011.6105395", "iccad", 2011]], "Sangyoung Park": [0.9998955726623535, ["Balanced reconfiguration of storage banks in a hybrid electrical energy storage system", ["Younghyun Kim", "Sangyoung Park", "Yanzhi Wang", "Qing Xie", "Naehyuck Chang", "Massimo Poncino", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2011.6105395", "iccad", 2011]], "Naehyuck Chang": [0.999998927116394, ["Balanced reconfiguration of storage banks in a hybrid electrical energy storage system", ["Younghyun Kim", "Sangyoung Park", "Yanzhi Wang", "Qing Xie", "Naehyuck Chang", "Massimo Poncino", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2011.6105395", "iccad", 2011]], "Seungwhun Paik": [0.9998691529035568, ["Implementation of pulsed-latch and pulsed-register circuits to minimize clocking power", ["Seungwhun Paik", "Gi-Joon Nam", "Youngsoo Shin"], "https://doi.org/10.1109/ICCAD.2011.6105397", "iccad", 2011]], "Gi-Joon Nam": [0.9842500239610672, ["Implementation of pulsed-latch and pulsed-register circuits to minimize clocking power", ["Seungwhun Paik", "Gi-Joon Nam", "Youngsoo Shin"], "https://doi.org/10.1109/ICCAD.2011.6105397", "iccad", 2011]], "Youngsoo Shin": [0.9997629821300507, ["Implementation of pulsed-latch and pulsed-register circuits to minimize clocking power", ["Seungwhun Paik", "Gi-Joon Nam", "Youngsoo Shin"], "https://doi.org/10.1109/ICCAD.2011.6105397", "iccad", 2011]], "Jung Ho Ahn": [0.9047393798828125, ["CACTI-P: Architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques", ["Sheng Li", "Ke Chen", "Jung Ho Ahn", "Jay B. Brockman", "Norman P. Jouppi"], "https://doi.org/10.1109/ICCAD.2011.6105405", "iccad", 2011]], "Junjun Gu": [0.7352852374315262, ["Improving dual Vt technology by simultaneous gate sizing and mechanical stress optimization", ["Junjun Gu", "Gang Qu", "Lin Yuan", "Cheng Zhuo"], "https://doi.org/10.1109/ICCAD.2011.6105410", "iccad", 2011]], "Sunghyun Park": [0.9931042641401291, ["A low-swing crossbar and link generator for low-power networks-on-chip", ["Chia-Hsin Owen Chen", "Sunghyun Park", "Tushar Krishna", "Li-Shiuan Peh"], "https://doi.org/10.1109/ICCAD.2011.6105418", "iccad", 2011]]}