

================================================================
== Vivado HLS Report for 'Res_layer'
================================================================
* Date:           Thu Aug 31 04:11:04 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.552 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    55321|    55321| 0.553 ms | 0.553 ms |  55321|  55321|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_j_0_i11  |    55320|    55320|      4610|          -|          -|    12|    no    |
        | + l_j11         |     4608|     4608|         6|          -|          -|   768|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:230]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i11_0 = phi i4 [ 0, %0 ], [ %i11, %l_S_i_j_0_i11_end ]"   --->   Operation 10 'phi' 'i11_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.30ns)   --->   "%icmp_ln230 = icmp eq i4 %i11_0, -4" [kernel.cpp:230]   --->   Operation 11 'icmp' 'icmp_ln230' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.73ns)   --->   "%i11 = add i4 %i11_0, 1" [kernel.cpp:230]   --->   Operation 13 'add' 'i11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln230, label %3, label %l_S_i_j_0_i11_begin" [kernel.cpp:230]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str27) nounwind" [kernel.cpp:230]   --->   Operation 15 'specloopname' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str27)" [kernel.cpp:230]   --->   Operation 16 'specregionbegin' 'tmp' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i11_0, i10 0)" [kernel.cpp:232]   --->   Operation 17 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i14 %tmp_s to i15" [kernel.cpp:232]   --->   Operation 18 'zext' 'zext_ln232' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_25 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i11_0, i8 0)" [kernel.cpp:232]   --->   Operation 19 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln232_1 = zext i12 %tmp_25 to i15" [kernel.cpp:232]   --->   Operation 20 'zext' 'zext_ln232_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.81ns)   --->   "%sub_ln232 = sub i15 %zext_ln232, %zext_ln232_1" [kernel.cpp:232]   --->   Operation 21 'sub' 'sub_ln232' <Predicate = (!icmp_ln230)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:231]   --->   Operation 22 'br' <Predicate = (!icmp_ln230)> <Delay = 1.76>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:241]   --->   Operation 23 'ret' <Predicate = (icmp_ln230)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%j11_0 = phi i10 [ 0, %l_S_i_j_0_i11_begin ], [ %j11, %_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv ]"   --->   Operation 24 'phi' 'j11_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.77ns)   --->   "%icmp_ln231 = icmp eq i10 %j11_0, -256" [kernel.cpp:231]   --->   Operation 25 'icmp' 'icmp_ln231' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_379 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 26 'speclooptripcount' 'empty_379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.73ns)   --->   "%j11 = add i10 %j11_0, 1" [kernel.cpp:231]   --->   Operation 27 'add' 'j11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln231, label %l_S_i_j_0_i11_end, label %_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv" [kernel.cpp:231]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln232_2 = zext i10 %j11_0 to i15" [kernel.cpp:232]   --->   Operation 29 'zext' 'zext_ln232_2' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.94ns)   --->   "%add_ln232 = add i15 %zext_ln232_2, %sub_ln232" [kernel.cpp:232]   --->   Operation 30 'add' 'add_ln232' <Predicate = (!icmp_ln231)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i15 %add_ln232 to i64" [kernel.cpp:232]   --->   Operation 31 'sext' 'sext_ln232' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%v124_V_addr = getelementptr [9216 x i24]* %v124_V, i64 0, i64 %sext_ln232" [kernel.cpp:232]   --->   Operation 32 'getelementptr' 'v124_V_addr' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%v125_V_addr = getelementptr [9216 x i24]* %v125_V, i64 0, i64 %sext_ln232" [kernel.cpp:233]   --->   Operation 33 'getelementptr' 'v125_V_addr' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (3.25ns)   --->   "%v129_V = load i24* %v124_V_addr, align 4" [kernel.cpp:232]   --->   Operation 34 'load' 'v129_V' <Predicate = (!icmp_ln231)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 35 [2/2] (3.25ns)   --->   "%v130_V = load i24* %v125_V_addr, align 4" [kernel.cpp:233]   --->   Operation 35 'load' 'v130_V' <Predicate = (!icmp_ln231)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_380 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str27, i32 %tmp)" [kernel.cpp:240]   --->   Operation 36 'specregionend' 'empty_380' <Predicate = (icmp_ln231)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:230]   --->   Operation 37 'br' <Predicate = (icmp_ln231)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.56>
ST_4 : Operation 38 [1/2] (3.25ns)   --->   "%v129_V = load i24* %v124_V_addr, align 4" [kernel.cpp:232]   --->   Operation 38 'load' 'v129_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 39 [1/2] (3.25ns)   --->   "%v130_V = load i24* %v125_V_addr, align 4" [kernel.cpp:233]   --->   Operation 39 'load' 'v130_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i24 %v129_V to i25" [kernel.cpp:236]   --->   Operation 40 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i24 %v130_V to i25" [kernel.cpp:236]   --->   Operation 41 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (2.31ns)   --->   "%tmp_V_11 = add i25 %sext_ln703_1, %sext_ln703" [kernel.cpp:236]   --->   Operation 42 'add' 'tmp_V_11' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_74 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_V_11, i32 24)" [kernel.cpp:237]   --->   Operation 43 'bitselect' 'p_Result_74' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.47>
ST_5 : Operation 44 [1/1] (2.45ns)   --->   "%icmp_ln935 = icmp eq i25 %tmp_V_11, 0" [kernel.cpp:237]   --->   Operation 44 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (2.34ns)   --->   "%tmp_V = sub i25 0, %tmp_V_11" [kernel.cpp:237]   --->   Operation 45 'sub' 'tmp_V' <Predicate = (p_Result_74)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.73ns)   --->   "%tmp_V_12 = select i1 %p_Result_74, i25 %tmp_V, i25 %tmp_V_11" [kernel.cpp:237]   --->   Operation 46 'select' 'tmp_V_12' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_s = call i25 @llvm.part.select.i25(i25 %tmp_V_12, i32 24, i32 0) nounwind" [kernel.cpp:237]   --->   Operation 47 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_75 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 -1, i25 %p_Result_s)" [kernel.cpp:237]   --->   Operation 48 'bitconcatenate' 'p_Result_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_75, i1 true) nounwind" [kernel.cpp:237]   --->   Operation 49 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [kernel.cpp:237]   --->   Operation 50 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.55>
ST_6 : Operation 51 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 25, %l" [kernel.cpp:237]   --->   Operation 51 'sub' 'sub_ln944' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i25" [kernel.cpp:237]   --->   Operation 52 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [kernel.cpp:237]   --->   Operation 53 'add' 'lsb_index' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_30 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [kernel.cpp:237]   --->   Operation 54 'partselect' 'tmp_30' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_30, 0" [kernel.cpp:237]   --->   Operation 55 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i5" [kernel.cpp:237]   --->   Operation 56 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.78ns)   --->   "%sub_ln947 = sub i5 -14, %trunc_ln947" [kernel.cpp:237]   --->   Operation 57 'sub' 'sub_ln947' <Predicate = (!icmp_ln935)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i5 %sub_ln947 to i25" [kernel.cpp:237]   --->   Operation 58 'zext' 'zext_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i25 -1, %zext_ln947" [kernel.cpp:237]   --->   Operation 59 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_71 = and i25 %tmp_V_12, %lshr_ln947" [kernel.cpp:237]   --->   Operation 60 'and' 'p_Result_71' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i25 %p_Result_71, 0" [kernel.cpp:237]   --->   Operation 61 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln935)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [kernel.cpp:237]   --->   Operation 62 'and' 'a' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [kernel.cpp:237]   --->   Operation 63 'bitselect' 'tmp_31' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_31, true" [kernel.cpp:237]   --->   Operation 64 'xor' 'xor_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (2.34ns)   --->   "%add_ln949 = add i25 -24, %trunc_ln944" [kernel.cpp:237]   --->   Operation 65 'add' 'add_ln949' <Predicate = (!icmp_ln935)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_72 = call i1 @_ssdm_op_BitSelect.i1.i25.i25(i25 %tmp_V_12, i25 %add_ln949)" [kernel.cpp:237]   --->   Operation 66 'bitselect' 'p_Result_72' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_72, %xor_ln949" [kernel.cpp:237]   --->   Operation 67 'and' 'and_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %a" [kernel.cpp:237]   --->   Operation 68 'or' 'or_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [kernel.cpp:237]   --->   Operation 69 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln935)> <Delay = 0.97>
ST_6 : Operation 70 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [kernel.cpp:237]   --->   Operation 70 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.22>
ST_7 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = zext i25 %tmp_V_12 to i64" [kernel.cpp:237]   --->   Operation 71 'zext' 'm' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln957_1 = zext i25 %tmp_V_12 to i32" [kernel.cpp:237]   --->   Operation 72 'zext' 'zext_ln957_1' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [kernel.cpp:237]   --->   Operation 73 'add' 'add_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln958 = lshr i32 %zext_ln957_1, %add_ln958" [kernel.cpp:237]   --->   Operation 74 'lshr' 'lshr_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln958 = zext i32 %lshr_ln958 to i64" [kernel.cpp:237]   --->   Operation 75 'zext' 'zext_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln958_1 = zext i32 %l to i64" [kernel.cpp:237]   --->   Operation 76 'zext' 'zext_ln958_1' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln958 = shl i64 %m, %zext_ln958_1" [kernel.cpp:237]   --->   Operation 77 'shl' 'shl_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln958, i64 %zext_ln958, i64 %shl_ln958" [kernel.cpp:237]   --->   Operation 78 'select' 'm_1' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln961 = zext i32 %or_ln to i64" [kernel.cpp:237]   --->   Operation 79 'zext' 'zext_ln961' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln961, %m_1" [kernel.cpp:237]   --->   Operation 80 'add' 'm_2' <Predicate = (!icmp_ln935)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [kernel.cpp:237]   --->   Operation 81 'partselect' 'm_5' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 25)" [kernel.cpp:237]   --->   Operation 82 'bitselect' 'tmp_32' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_32, i8 127, i8 126" [kernel.cpp:237]   --->   Operation 83 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.62>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str28) nounwind" [kernel.cpp:231]   --->   Operation 84 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%v126_addr = getelementptr [9216 x float]* %v126, i64 0, i64 %sext_ln232" [kernel.cpp:238]   --->   Operation 85 'getelementptr' 'v126_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [kernel.cpp:237]   --->   Operation 86 'zext' 'm_6' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 9, %trunc_ln943" [kernel.cpp:237]   --->   Operation 87 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 88 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, %select_ln964" [kernel.cpp:237]   --->   Operation 88 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_7 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_74, i8 %add_ln964)" [kernel.cpp:237]   --->   Operation 89 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_76 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_6, i9 %tmp_7, i32 23, i32 31)" [kernel.cpp:237]   --->   Operation 90 'partset' 'p_Result_76' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln738 = trunc i64 %p_Result_76 to i32" [kernel.cpp:237]   --->   Operation 91 'trunc' 'trunc_ln738' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %trunc_ln738 to float" [kernel.cpp:237]   --->   Operation 92 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.69ns)   --->   "%v134 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [kernel.cpp:237]   --->   Operation 93 'select' 'v134' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (3.25ns)   --->   "store float %v134, float* %v126_addr, align 4" [kernel.cpp:238]   --->   Operation 94 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:231]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v124_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v125_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v126]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln230           (br               ) [ 011111111]
i11_0              (phi              ) [ 001000000]
icmp_ln230         (icmp             ) [ 001111111]
empty              (speclooptripcount) [ 000000000]
i11                (add              ) [ 011111111]
br_ln230           (br               ) [ 000000000]
specloopname_ln230 (specloopname     ) [ 000000000]
tmp                (specregionbegin  ) [ 000111111]
tmp_s              (bitconcatenate   ) [ 000000000]
zext_ln232         (zext             ) [ 000000000]
tmp_25             (bitconcatenate   ) [ 000000000]
zext_ln232_1       (zext             ) [ 000000000]
sub_ln232          (sub              ) [ 000111111]
br_ln231           (br               ) [ 001111111]
ret_ln241          (ret              ) [ 000000000]
j11_0              (phi              ) [ 000100000]
icmp_ln231         (icmp             ) [ 001111111]
empty_379          (speclooptripcount) [ 000000000]
j11                (add              ) [ 001111111]
br_ln231           (br               ) [ 000000000]
zext_ln232_2       (zext             ) [ 000000000]
add_ln232          (add              ) [ 000000000]
sext_ln232         (sext             ) [ 000011111]
v124_V_addr        (getelementptr    ) [ 000010000]
v125_V_addr        (getelementptr    ) [ 000010000]
empty_380          (specregionend    ) [ 000000000]
br_ln230           (br               ) [ 011111111]
v129_V             (load             ) [ 000000000]
v130_V             (load             ) [ 000000000]
sext_ln703         (sext             ) [ 000000000]
sext_ln703_1       (sext             ) [ 000000000]
tmp_V_11           (add              ) [ 000001000]
p_Result_74        (bitselect        ) [ 000001111]
icmp_ln935         (icmp             ) [ 000000111]
tmp_V              (sub              ) [ 000000000]
tmp_V_12           (select           ) [ 000000110]
p_Result_s         (partselect       ) [ 000000000]
p_Result_75        (bitconcatenate   ) [ 000000000]
l                  (cttz             ) [ 000000110]
trunc_ln943        (trunc            ) [ 000000111]
sub_ln944          (sub              ) [ 000000010]
trunc_ln944        (trunc            ) [ 000000000]
lsb_index          (add              ) [ 000000000]
tmp_30             (partselect       ) [ 000000000]
icmp_ln947         (icmp             ) [ 000000000]
trunc_ln947        (trunc            ) [ 000000000]
sub_ln947          (sub              ) [ 000000000]
zext_ln947         (zext             ) [ 000000000]
lshr_ln947         (lshr             ) [ 000000000]
p_Result_71        (and              ) [ 000000000]
icmp_ln947_1       (icmp             ) [ 000000000]
a                  (and              ) [ 000000000]
tmp_31             (bitselect        ) [ 000000000]
xor_ln949          (xor              ) [ 000000000]
add_ln949          (add              ) [ 000000000]
p_Result_72        (bitselect        ) [ 000000000]
and_ln949          (and              ) [ 000000000]
or_ln949           (or               ) [ 000000000]
or_ln              (bitconcatenate   ) [ 000000010]
icmp_ln958         (icmp             ) [ 000000010]
m                  (zext             ) [ 000000000]
zext_ln957_1       (zext             ) [ 000000000]
add_ln958          (add              ) [ 000000000]
lshr_ln958         (lshr             ) [ 000000000]
zext_ln958         (zext             ) [ 000000000]
zext_ln958_1       (zext             ) [ 000000000]
shl_ln958          (shl              ) [ 000000000]
m_1                (select           ) [ 000000000]
zext_ln961         (zext             ) [ 000000000]
m_2                (add              ) [ 000000000]
m_5                (partselect       ) [ 000000001]
tmp_32             (bitselect        ) [ 000000000]
select_ln964       (select           ) [ 000000001]
specloopname_ln231 (specloopname     ) [ 000000000]
v126_addr          (getelementptr    ) [ 000000000]
m_6                (zext             ) [ 000000000]
sub_ln964          (sub              ) [ 000000000]
add_ln964          (add              ) [ 000000000]
tmp_7              (bitconcatenate   ) [ 000000000]
p_Result_76        (partset          ) [ 000000000]
trunc_ln738        (trunc            ) [ 000000000]
bitcast_ln739      (bitcast          ) [ 000000000]
v134               (select           ) [ 000000000]
store_ln238        (store            ) [ 000000000]
br_ln231           (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v124_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v124_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v125_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v125_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v126">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v126"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i25"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i7.i25"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i25"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="v124_V_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="24" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="15" slack="0"/>
<pin id="110" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v124_V_addr/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="v125_V_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="24" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="15" slack="0"/>
<pin id="117" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v125_V_addr/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="14" slack="0"/>
<pin id="122" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v129_V/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="14" slack="0"/>
<pin id="128" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v130_V/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="v126_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="15" slack="5"/>
<pin id="136" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v126_addr/8 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln238_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="14" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln238/8 "/>
</bind>
</comp>

<comp id="145" class="1005" name="i11_0_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="1"/>
<pin id="147" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i11_0 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="i11_0_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i11_0/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="j11_0_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="1"/>
<pin id="158" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j11_0 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="j11_0_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="10" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j11_0/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln230_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="0" index="1" bw="3" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln230/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="i11_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i11/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_s_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="14" slack="0"/>
<pin id="181" dir="0" index="1" bw="4" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln232_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="14" slack="0"/>
<pin id="189" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_25_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="12" slack="0"/>
<pin id="193" dir="0" index="1" bw="4" slack="0"/>
<pin id="194" dir="0" index="2" bw="1" slack="0"/>
<pin id="195" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln232_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="12" slack="0"/>
<pin id="201" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_1/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sub_ln232_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="14" slack="0"/>
<pin id="205" dir="0" index="1" bw="12" slack="0"/>
<pin id="206" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln232/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln231_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="0"/>
<pin id="211" dir="0" index="1" bw="9" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln231/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="j11_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j11/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln232_2_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="0"/>
<pin id="223" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_2/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln232_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="0" index="1" bw="15" slack="1"/>
<pin id="228" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sext_ln232_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="15" slack="0"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln232/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sext_ln703_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="24" slack="0"/>
<pin id="238" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="sext_ln703_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="24" slack="0"/>
<pin id="242" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_V_11_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="24" slack="0"/>
<pin id="246" dir="0" index="1" bw="24" slack="0"/>
<pin id="247" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_11/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_Result_74_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="25" slack="0"/>
<pin id="253" dir="0" index="2" bw="6" slack="0"/>
<pin id="254" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_74/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln935_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="25" slack="1"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_V_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="25" slack="1"/>
<pin id="266" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_V_12_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="0" index="1" bw="25" slack="0"/>
<pin id="271" dir="0" index="2" bw="25" slack="1"/>
<pin id="272" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_12/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_Result_s_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="25" slack="0"/>
<pin id="276" dir="0" index="1" bw="25" slack="0"/>
<pin id="277" dir="0" index="2" bw="6" slack="0"/>
<pin id="278" dir="0" index="3" bw="1" slack="0"/>
<pin id="279" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_Result_75_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="25" slack="0"/>
<pin id="288" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_75/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="l_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="trunc_ln943_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="sub_ln944_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="6" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="1"/>
<pin id="307" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln944_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln944/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="lsb_index_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="6" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/6 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_30_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="31" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="0" index="2" bw="1" slack="0"/>
<pin id="323" dir="0" index="3" bw="6" slack="0"/>
<pin id="324" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/6 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln947_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="31" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="trunc_ln947_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/6 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sub_ln947_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="0"/>
<pin id="341" dir="0" index="1" bw="5" slack="0"/>
<pin id="342" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln947_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/6 "/>
</bind>
</comp>

<comp id="349" class="1004" name="lshr_ln947_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="5" slack="0"/>
<pin id="352" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_Result_71_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="25" slack="1"/>
<pin id="357" dir="0" index="1" bw="25" slack="0"/>
<pin id="358" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_71/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln947_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="25" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_1/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="a_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_31_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="0" index="2" bw="6" slack="0"/>
<pin id="376" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="xor_ln949_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln949_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="0"/>
<pin id="388" dir="0" index="1" bw="25" slack="0"/>
<pin id="389" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln949/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_Result_72_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="25" slack="1"/>
<pin id="395" dir="0" index="2" bw="25" slack="0"/>
<pin id="396" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_72/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="and_ln949_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="or_ln949_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="or_ln_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/6 "/>
</bind>
</comp>

<comp id="419" class="1004" name="icmp_ln958_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958/6 "/>
</bind>
</comp>

<comp id="425" class="1004" name="m_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="25" slack="2"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln957_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="25" slack="2"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln957_1/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="add_ln958_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="6" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="1"/>
<pin id="434" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958/7 "/>
</bind>
</comp>

<comp id="436" class="1004" name="lshr_ln958_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="25" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln958_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958/7 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln958_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="2"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958_1/7 "/>
</bind>
</comp>

<comp id="449" class="1004" name="shl_ln958_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="25" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958/7 "/>
</bind>
</comp>

<comp id="455" class="1004" name="m_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="0" index="2" bw="64" slack="0"/>
<pin id="459" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln961_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="m_2_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="64" slack="0"/>
<pin id="468" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/7 "/>
</bind>
</comp>

<comp id="471" class="1004" name="m_5_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="63" slack="0"/>
<pin id="473" dir="0" index="1" bw="64" slack="0"/>
<pin id="474" dir="0" index="2" bw="1" slack="0"/>
<pin id="475" dir="0" index="3" bw="7" slack="0"/>
<pin id="476" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_32_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="64" slack="0"/>
<pin id="484" dir="0" index="2" bw="6" slack="0"/>
<pin id="485" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/7 "/>
</bind>
</comp>

<comp id="489" class="1004" name="select_ln964_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="8" slack="0"/>
<pin id="492" dir="0" index="2" bw="8" slack="0"/>
<pin id="493" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964/7 "/>
</bind>
</comp>

<comp id="497" class="1004" name="m_6_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="63" slack="1"/>
<pin id="499" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_6/8 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sub_ln964_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="0"/>
<pin id="502" dir="0" index="1" bw="8" slack="3"/>
<pin id="503" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln964_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="0"/>
<pin id="507" dir="0" index="1" bw="8" slack="1"/>
<pin id="508" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_7_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="9" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="4"/>
<pin id="513" dir="0" index="2" bw="8" slack="0"/>
<pin id="514" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="517" class="1004" name="p_Result_76_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="64" slack="0"/>
<pin id="519" dir="0" index="1" bw="63" slack="0"/>
<pin id="520" dir="0" index="2" bw="9" slack="0"/>
<pin id="521" dir="0" index="3" bw="6" slack="0"/>
<pin id="522" dir="0" index="4" bw="6" slack="0"/>
<pin id="523" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_76/8 "/>
</bind>
</comp>

<comp id="529" class="1004" name="trunc_ln738_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="64" slack="0"/>
<pin id="531" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln738/8 "/>
</bind>
</comp>

<comp id="533" class="1004" name="bitcast_ln739_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln739/8 "/>
</bind>
</comp>

<comp id="537" class="1004" name="v134_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="3"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="0" index="2" bw="32" slack="0"/>
<pin id="541" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v134/8 "/>
</bind>
</comp>

<comp id="548" class="1005" name="i11_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="4" slack="0"/>
<pin id="550" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i11 "/>
</bind>
</comp>

<comp id="553" class="1005" name="sub_ln232_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="15" slack="1"/>
<pin id="555" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln232 "/>
</bind>
</comp>

<comp id="561" class="1005" name="j11_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="10" slack="0"/>
<pin id="563" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j11 "/>
</bind>
</comp>

<comp id="566" class="1005" name="sext_ln232_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="64" slack="5"/>
<pin id="568" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln232 "/>
</bind>
</comp>

<comp id="571" class="1005" name="v124_V_addr_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="14" slack="1"/>
<pin id="573" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v124_V_addr "/>
</bind>
</comp>

<comp id="576" class="1005" name="v125_V_addr_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="14" slack="1"/>
<pin id="578" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v125_V_addr "/>
</bind>
</comp>

<comp id="581" class="1005" name="tmp_V_11_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="25" slack="1"/>
<pin id="583" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_11 "/>
</bind>
</comp>

<comp id="588" class="1005" name="p_Result_74_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="1"/>
<pin id="590" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_74 "/>
</bind>
</comp>

<comp id="594" class="1005" name="icmp_ln935_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="1"/>
<pin id="596" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln935 "/>
</bind>
</comp>

<comp id="599" class="1005" name="tmp_V_12_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="25" slack="1"/>
<pin id="601" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_12 "/>
</bind>
</comp>

<comp id="607" class="1005" name="l_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="613" class="1005" name="trunc_ln943_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="3"/>
<pin id="615" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

<comp id="618" class="1005" name="sub_ln944_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944 "/>
</bind>
</comp>

<comp id="623" class="1005" name="or_ln_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="628" class="1005" name="icmp_ln958_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="1"/>
<pin id="630" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln958 "/>
</bind>
</comp>

<comp id="633" class="1005" name="m_5_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="63" slack="1"/>
<pin id="635" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m_5 "/>
</bind>
</comp>

<comp id="638" class="1005" name="select_ln964_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="1"/>
<pin id="640" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln964 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="106" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="113" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="149" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="149" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="149" pin="4"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="190"><net_src comp="179" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="149" pin="4"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="202"><net_src comp="191" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="187" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="199" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="160" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="30" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="160" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="34" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="160" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="225" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="239"><net_src comp="120" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="126" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="236" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="40" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="244" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="42" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="44" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="44" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="46" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="268" pin="3"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="42" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="289"><net_src comp="50" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="52" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="274" pin="4"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="54" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="284" pin="3"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="56" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="303"><net_src comp="292" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="58" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="304" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="60" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="304" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="62" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="313" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="64" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="66" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="333"><net_src comp="319" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="68" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="304" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="70" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="335" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="72" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="345" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="349" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="355" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="44" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="329" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="360" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="377"><net_src comp="74" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="313" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="66" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="384"><net_src comp="372" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="56" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="76" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="309" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="397"><net_src comp="78" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="386" pin="2"/><net_sink comp="392" pin=2"/></net>

<net id="403"><net_src comp="392" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="380" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="399" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="366" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="80" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="68" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="405" pin="2"/><net_sink comp="411" pin=2"/></net>

<net id="423"><net_src comp="313" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="48" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="435"><net_src comp="82" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="428" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="431" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="453"><net_src comp="425" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="446" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="460"><net_src comp="442" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="461"><net_src comp="449" pin="2"/><net_sink comp="455" pin=2"/></net>

<net id="469"><net_src comp="462" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="455" pin="3"/><net_sink comp="465" pin=1"/></net>

<net id="477"><net_src comp="84" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="465" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="64" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="480"><net_src comp="86" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="486"><net_src comp="88" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="465" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="58" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="494"><net_src comp="481" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="90" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="92" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="504"><net_src comp="96" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="509"><net_src comp="500" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="515"><net_src comp="98" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="505" pin="2"/><net_sink comp="510" pin=2"/></net>

<net id="524"><net_src comp="100" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="525"><net_src comp="497" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="510" pin="3"/><net_sink comp="517" pin=2"/></net>

<net id="527"><net_src comp="102" pin="0"/><net_sink comp="517" pin=3"/></net>

<net id="528"><net_src comp="66" pin="0"/><net_sink comp="517" pin=4"/></net>

<net id="532"><net_src comp="517" pin="5"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="529" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="542"><net_src comp="104" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="543"><net_src comp="533" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="544"><net_src comp="537" pin="3"/><net_sink comp="139" pin=1"/></net>

<net id="551"><net_src comp="173" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="556"><net_src comp="203" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="564"><net_src comp="215" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="569"><net_src comp="230" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="574"><net_src comp="106" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="579"><net_src comp="113" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="584"><net_src comp="244" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="587"><net_src comp="581" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="591"><net_src comp="250" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="597"><net_src comp="258" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="602"><net_src comp="268" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="605"><net_src comp="599" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="606"><net_src comp="599" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="610"><net_src comp="292" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="616"><net_src comp="300" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="621"><net_src comp="304" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="626"><net_src comp="411" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="631"><net_src comp="419" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="636"><net_src comp="471" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="641"><net_src comp="489" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="505" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v126 | {8 }
 - Input state : 
	Port: Res_layer : v124_V | {3 4 }
	Port: Res_layer : v125_V | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln230 : 1
		i11 : 1
		br_ln230 : 2
		tmp_s : 1
		zext_ln232 : 2
		tmp_25 : 1
		zext_ln232_1 : 2
		sub_ln232 : 3
	State 3
		icmp_ln231 : 1
		j11 : 1
		br_ln231 : 2
		zext_ln232_2 : 1
		add_ln232 : 2
		sext_ln232 : 3
		v124_V_addr : 4
		v125_V_addr : 4
		v129_V : 5
		v130_V : 5
	State 4
		sext_ln703 : 1
		sext_ln703_1 : 1
		tmp_V_11 : 2
		p_Result_74 : 3
	State 5
		tmp_V_12 : 1
		p_Result_s : 2
		p_Result_75 : 3
		l : 4
		trunc_ln943 : 5
	State 6
		trunc_ln944 : 1
		lsb_index : 1
		tmp_30 : 2
		icmp_ln947 : 3
		trunc_ln947 : 1
		sub_ln947 : 2
		zext_ln947 : 3
		lshr_ln947 : 4
		p_Result_71 : 5
		icmp_ln947_1 : 5
		a : 6
		tmp_31 : 2
		xor_ln949 : 3
		add_ln949 : 2
		p_Result_72 : 3
		and_ln949 : 3
		or_ln949 : 6
		or_ln : 6
		icmp_ln958 : 2
	State 7
		lshr_ln958 : 1
		zext_ln958 : 2
		shl_ln958 : 1
		m_1 : 3
		m_2 : 4
		m_5 : 5
		tmp_32 : 5
		select_ln964 : 6
	State 8
		add_ln964 : 1
		tmp_7 : 2
		p_Result_76 : 3
		trunc_ln738 : 4
		bitcast_ln739 : 5
		v134 : 6
		store_ln238 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |      i11_fu_173     |    0    |    13   |
|          |      j11_fu_215     |    0    |    14   |
|          |   add_ln232_fu_225  |    0    |    21   |
|          |   tmp_V_11_fu_244   |    0    |    31   |
|    add   |   lsb_index_fu_313  |    0    |    39   |
|          |   add_ln949_fu_386  |    0    |    32   |
|          |   add_ln958_fu_431  |    0    |    39   |
|          |      m_2_fu_465     |    0    |    71   |
|          |   add_ln964_fu_505  |    0    |    8    |
|----------|---------------------|---------|---------|
|          |   tmp_V_12_fu_268   |    0    |    25   |
|  select  |      m_1_fu_455     |    0    |    64   |
|          | select_ln964_fu_489 |    0    |    8    |
|          |     v134_fu_537     |    0    |    32   |
|----------|---------------------|---------|---------|
|          |   sub_ln232_fu_203  |    0    |    19   |
|          |     tmp_V_fu_263    |    0    |    32   |
|    sub   |   sub_ln944_fu_304  |    0    |    39   |
|          |   sub_ln947_fu_339  |    0    |    15   |
|          |   sub_ln964_fu_500  |    0    |    8    |
|----------|---------------------|---------|---------|
|   lshr   |  lshr_ln947_fu_349  |    0    |    12   |
|          |  lshr_ln958_fu_436  |    0    |   101   |
|----------|---------------------|---------|---------|
|    shl   |   shl_ln958_fu_449  |    0    |   101   |
|----------|---------------------|---------|---------|
|          |  icmp_ln230_fu_167  |    0    |    9    |
|          |  icmp_ln231_fu_209  |    0    |    13   |
|   icmp   |  icmp_ln935_fu_258  |    0    |    18   |
|          |  icmp_ln947_fu_329  |    0    |    18   |
|          | icmp_ln947_1_fu_360 |    0    |    18   |
|          |  icmp_ln958_fu_419  |    0    |    18   |
|----------|---------------------|---------|---------|
|   cttz   |       l_fu_292      |    40   |    36   |
|----------|---------------------|---------|---------|
|          |  p_Result_71_fu_355 |    0    |    25   |
|    and   |       a_fu_366      |    0    |    2    |
|          |   and_ln949_fu_399  |    0    |    2    |
|----------|---------------------|---------|---------|
|    xor   |   xor_ln949_fu_380  |    0    |    2    |
|----------|---------------------|---------|---------|
|    or    |   or_ln949_fu_405   |    0    |    2    |
|----------|---------------------|---------|---------|
|          |     tmp_s_fu_179    |    0    |    0    |
|          |    tmp_25_fu_191    |    0    |    0    |
|bitconcatenate|  p_Result_75_fu_284 |    0    |    0    |
|          |     or_ln_fu_411    |    0    |    0    |
|          |     tmp_7_fu_510    |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  zext_ln232_fu_187  |    0    |    0    |
|          | zext_ln232_1_fu_199 |    0    |    0    |
|          | zext_ln232_2_fu_221 |    0    |    0    |
|          |  zext_ln947_fu_345  |    0    |    0    |
|   zext   |       m_fu_425      |    0    |    0    |
|          | zext_ln957_1_fu_428 |    0    |    0    |
|          |  zext_ln958_fu_442  |    0    |    0    |
|          | zext_ln958_1_fu_446 |    0    |    0    |
|          |  zext_ln961_fu_462  |    0    |    0    |
|          |      m_6_fu_497     |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  sext_ln232_fu_230  |    0    |    0    |
|   sext   |  sext_ln703_fu_236  |    0    |    0    |
|          | sext_ln703_1_fu_240 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  p_Result_74_fu_250 |    0    |    0    |
| bitselect|    tmp_31_fu_372    |    0    |    0    |
|          |  p_Result_72_fu_392 |    0    |    0    |
|          |    tmp_32_fu_481    |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  p_Result_s_fu_274  |    0    |    0    |
|partselect|    tmp_30_fu_319    |    0    |    0    |
|          |      m_5_fu_471     |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  trunc_ln943_fu_300 |    0    |    0    |
|   trunc  |  trunc_ln944_fu_309 |    0    |    0    |
|          |  trunc_ln947_fu_335 |    0    |    0    |
|          |  trunc_ln738_fu_529 |    0    |    0    |
|----------|---------------------|---------|---------|
|  partset |  p_Result_76_fu_517 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    40   |   887   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    i11_0_reg_145   |    4   |
|     i11_reg_548    |    4   |
| icmp_ln935_reg_594 |    1   |
| icmp_ln958_reg_628 |    1   |
|    j11_0_reg_156   |   10   |
|     j11_reg_561    |   10   |
|      l_reg_607     |   32   |
|     m_5_reg_633    |   63   |
|    or_ln_reg_623   |   32   |
| p_Result_74_reg_588|    1   |
|select_ln964_reg_638|    8   |
| sext_ln232_reg_566 |   64   |
|  sub_ln232_reg_553 |   15   |
|  sub_ln944_reg_618 |   32   |
|  tmp_V_11_reg_581  |   25   |
|  tmp_V_12_reg_599  |   25   |
| trunc_ln943_reg_613|    8   |
| v124_V_addr_reg_571|   14   |
| v125_V_addr_reg_576|   14   |
+--------------------+--------+
|        Total       |   363  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_120 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_126 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   56   ||  3.538  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   40   |   887  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   363  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   403  |   905  |
+-----------+--------+--------+--------+
