// Seed: 97660643
program module_0;
  assign id_1 = id_1 - id_1 ? 1 : id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    input supply1 id_3,
    output tri id_4,
    output tri1 id_5,
    output uwire id_6,
    output tri id_7,
    output wire id_8,
    input wand id_9,
    input tri0 id_10,
    input uwire id_11,
    input uwire id_12,
    output supply1 id_13,
    input wand id_14,
    input uwire id_15,
    input wand id_16,
    output tri id_17,
    input supply0 id_18,
    input wor id_19,
    input wire id_20,
    input supply0 id_21
);
  assign id_17 = id_16 !== ~|id_3;
  assign id_13 = 1'd0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_13 = (-1) && id_14;
  wire id_23;
  assign id_8 = 1;
endmodule
