<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link type="text/css" rel="stylesheet" href="stylesheets/main.css" />
    <title>Ziyang Ren - Portfolio</title>
  </head>

  <body>
    <div class="container0">
      <nav>
        <h1 class="subContainer0">Ziyang Ren</h1>
        <div class="subContainer1">
          <section class="subContainer2">
            <p class="subContainer3">
              Email:&ensp;
              <a href="mailto:zr86@cornell.edu"> zr86@cornell.edu </a>
            </p>
            <p class="subContainer3">
              GitHub:&ensp;
              <a href="https://github.com/ThomasRen2077" target="_blank">
                ThomasRen2077
              </a>
            </p>
          </section>
          <section class="subContainer2">
            <p class="subContainer4">
              LinkedIn:&ensp;
              <a href="https://www.linkedin.com/in/ziyang-ren/" target="_blank">
                Ziyang Ren
              </a>
            </p>
            <p class="subContainer4">Cell: (607) 379-2623</p>
          </section>
        </div>
      </nav>

      <!-- Education -->
      <section class="container1">
        <h2 class="subContainer5">Education</h2>
        <ul class="subContainer6">
          <li class="subContainer7">
            <strong class="subContainer8"
              >Master of Engineering in Electrical and Computer Engineering,
              Cornell University, College of Engineering, Ithaca, NY</strong
            >
            <br />
            <p class="subContainer8">GPA: 3.97/4.30, Expected Dec. 2024</p>
            <em class="subContainer8">
              Coursework: Computer Architecture, Operating Systems, Digital
              Systems Design with microcontrollers
            </em>
          </li>
          <li class="subContainer7">
            <strong class="subContainer8"
              >Bachelor of Engineering in Information Engineering, Southeast
              University, School of Information Engineering, Nanjing,
              China</strong
            >
            <br />
            <p class="subContainer8">GPA: 3.81/4.00, Graduated in July 2022</p>
            <em class="subContainer8">
              Selected Coursework: Digital Logic Design, Object-oriented
              Programming(C++), FPGA-Based System Design with Verilog,
              Microcompter Systems, Data Structures, Python Programming
            </em>
          </li>
        </ul>
      </section>

      <!-- Skills -->
      <section class="container1">
        <h2 class="subContainer5">Skills</h2>
        <ul class="subContainer6">
          <li class="subContainer8">
            <strong>Programming Languages:</strong> C/C++, Verilog, RISC-V
            Assembly, Python
          </li>
          <li class="subContainer8">
            <strong>Platforms:</strong> FPGA, Linux, Raspberry Pi
          </li>
          <li class="subContainer8">
            <strong>Tools:</strong> Vivado, WSL, Git
          </li>
        </ul>
      </section>

      <!-- Experience -->
      <section class="container1">
        <h2 class="subContainer5">Intern</h2>
        <ul class="subContainer6">
          <li class="subContainer7">
            <div class="subContainer9">
              <strong class="subContainer10"
                >Electrical Engineer Intern, VeriSilicon Microelectronics,
                Nanjing, China
              </strong>
              <strong class="subContainer10">June - Aug. 2021</strong>
            </div>
            <p class="subContainer8">
              - Developed an Android application for exercise movement data
              detection and analysis.
            </p>
            <p class="subContainer8">
              - Collected datasets for exercise recognition and OSAHS monitoring
              projects.
            </p>
            <p class="subContainer8">
              - Conducted data analysis and designed machine learning
              algorithms.
            </p>
          </li>
        </ul>
      </section>

      <!-- Projects -->
      <section class="container1">
        <h2 class="subContainer5">Projects</h2>
        <ul class="subContainer6">
          <li class="subContainer7">
            <strong class="subContainer10"
              >Hardware Accelerator Design and Programming for Efficient Deep
              Learning</strong
            >
            <p class="subContainer8">
              College of Engineering, Cornell University, Aug. 2023 - Expected
              May 2024
            </p>

            <p class="subContainer8">
              - Utilized HeteroCL for deep learning model implementation and
              optimization.
            </p>

            <p class="subContainer8">
              - GitHub:
              <a
                href="https://github.com/cornell-zhang/heterocl"
                target="_blank"
                >github.com/cornell-zhang/heterocl</a
              >
            </p>
          </li>

          <li class="subContainer7">
            <strong class="subContainer10"
              >Design of 32-bit 5 stage Pipeline Processor</strong
            >
            <p class="subContainer8">
              School of Information Engineering, Southeast University, Jan. -
              May 2022
            </p>
            <p class="subContainer8">
              - Designed a 32-bit microprocessor using Verilog.
            </p>
            <p class="subContainer8">
              - Implemented a pipelined architecture and optimized for
              performance.
            </p>
          </li>

          <li class="subContainer7">
            <strong class="subContainer10"
              >FPGA-based Simulation of Subway Systems</strong
            >
            <p class="subContainer8">
              School of Information Engineering, Southeast University, Oct. â€“
              Dec. 2021
            </p>
            <p class="subContainer8">
              - Designed and simulated subway system operations on FPGA
              Development Boards.
            </p>
            <p class="subContainer8">
              - Implemented Dijkstra's algorithm for ticket pricing.
            </p>
          </li>
        </ul>
      </section>

      <!-- Objectives -->
      <section class="container1">
        <h2 class="subContainer5">Learning</h2>
        <ul class="subContainer6">
          <li class="subContainer7">
            <strong class="subContainer10">Verilog Coding</strong>
            <p class="subContainer8">
              HDL Bits:
              <a
                href="https://hdlbits.01xz.net/wiki/Special:VlgStats/11FF255E9974905"
                target="_blank"
              >
                website
              </a>
              &ensp;Progress: 182/182;&ensp;Successful rate: 48%;
            </p>
          </li>
          <li class="subContainer7">
            <strong class="subContainer10">Udemy Courses</strong>
            <p class="subContainer8">
              SystemVerilog for Verification Part 1: Fundamentals:
              <a
                href="https://www.udemy.com/certificate/UC-aeff6c9e-e1f2-47b2-b0a3-3eeee73494a7/"
                target="_blank"
              >
                Certificate
              </a>
            </p>
            <p class="subContainer8">
              Communication Series P1 : UART, SPI and I2C in Verilog
            </p>
            <p class="subContainer8">
              SystemVerilog for Verification Part 2: Projects
            </p>
          </li>
          <li class="subContainer7">
            <strong class="subContainer10">Online Lectures</strong>
            <p class="subContainer11">
              ETH Zurich:Digital Design and Computer Architecture:&ensp;
              <a
                href="https://www.bilibili.com/video/BV1MA411s7qq/?vd_source=77d47fcb2bac41ab4ad02f265b3273cf"
                target="_blank"
              >
                Lectures
              </a>
              &ensp;Progress: 0/35;
            </p>
            <p class="subContainer8">
              ETH Zurich:Computer Architecture:&ensp;
              <a
                href="https://www.youtube.com/watch?v=BIpPTqHK-Lc&list=PL5Q2soXY2Zi-cAls3cyauNzM7-74Eq31O"
                target="_blank"
              >
                Lectures
              </a>
              &ensp;Progress: 0/33;
            </p>
            <p class="subContainer8">
              NCSU:Digital ASIC Design:&ensp;
              <a
                href="https://www.youtube.com/playlist?list=PLfGJEQLQIDBN0VsXQ68_FEYyqcym8CTDN"
                target="_blank"
              >
                Lectures
              </a>
              &ensp;Progress: 0/58;
            </p>
            <p class="subContainer8">
              Cornell:Complex ASIC Design:&ensp;
              <a
                href="https://www.csl.cornell.edu/courses/ece5745/"
                target="_blank"
              >
                Materials
              </a>
              &ensp;Progress: 0/12;
            </p>
          </li>
        </ul>
      </section>
    </div>
  </body>
</html>
