<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/imx6/chip/imx_memorymap.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_3b248e2d71e5166a863e334a28e79c1e.html">imx6</a></li><li class="navelem"><a class="el" href="dir_b5b3e2fc55a9bd47efa7f9155ea9349f.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">imx_memorymap.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/imx6/chip/imx_memorymap.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2016 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Reference:</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *   &quot;i.MX 6Dual/6Quad ApplicationsProcessor Reference Manual,&quot; Document Number</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *   IMX6DQRM, Rev. 3, 07/2015, FreeScale.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_IMX6_CHIP_IMX_MEMORYMAP_H</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_IMX6_CHIP_IMX_MEMORYMAP_H</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &lt;arch/imx6/chip.h&gt;</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/* Decimal configuration values may exceed 2Gb and, hence, overflow to negative</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> * values unless we force them to unsigned long:</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define __CONCAT(a,b) a ## b</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MKULONG(a) __CONCAT(a,ul)</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* Overview *****************************************************************</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> *  i.MX6 Physical (unmapped) Memory Map</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"> *  - i.MX6 System 1MB PSECTIONS</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"> *  - i.MX6 DMA PSECTION Offsets</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> *  - i.MX6 OCRAM PSECTION Offsets</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> *  - i.MX6 ARM MP PSECTION Offsets</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> *  - i.MX6 PCIE PSECTION Offsets</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> *  - i.MX6 AIPS-1 PSECTION Offsets</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> *  - i.MX6 AIPS-2 PSECTION Offsets</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> *  - i.MX6 DAP AIPS-2 PSECTION Offsets</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"> *  - i.MX6 SATA PSECTION Offsets</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"> *  - i.MX6 DMA Physical Base Addresses</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> *  - i.MX6 OCRAM Physical Base Addresses</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> *  - i.MX6 ARM MP Physical Base Addresses</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> *  - i.MX6 PCIE Physical Base Addresses</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> *  - i.MX6 AIPS-1 Physical Base Addresses</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *  - i.MX6 AIPS-2 Physical Base Addresses</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> *  - i.MX6 DAP AIPS-2 Physical Base Addresses</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> *  - i.MX6 SATA Physical Base Addresses</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"> *  Sizes of memory regions in bytes</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"> *  Sizes of memory regions in sections</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"> *  Section MMU Flags</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"> *  i.MX6 Virtual (mapped) Memory Map</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"> *  - i.MX6 DMA Virtual Base Addresses</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"> *  - i.MX6 OCRAM Virtual Base Addresses</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"> *  - i.MX6 ARM MP Virtual Base Addresses</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> *  - i.MX6 PCIE Virtual Base Addresses</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *  - i.MX6 AIPS-1 Virtual Base Addresses</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> *  - i.MX6 AIPS-2 Virtual Base Addresses</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *  - i.MX6 DAP AIPS-2 Virtual Base Addresses</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> *  - i.MX6 SATA Virtual Base Addresses</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> *  - NuttX vitual base address</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> *  MMU Page Table Location</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> *  Page table start addresses</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> *  Base address of the interrupt vector table</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/* i.MX6 Physical (unmapped) Memory Map *************************************/</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/* i.MX6 System PSECTIONS */</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define IMX_ROMCP_PSECTION       0x00000000  </span><span class="comment">/* 00000000-00017fff  96 KB Boot ROM (ROMCP) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 00018000-000fffff 928 KB Reserved */</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define IMX_DMA_PSECTION         0x00100000  </span><span class="comment">/* 00100000-001fffff   1 MB See offsets below */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPV2_PSECTION        0x00200000  </span><span class="comment">/* 00200000-002fffff   1 MB GPV_2 PL301 (per1) configuration port */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPV3_PSECTION        0x00300000  </span><span class="comment">/* 00300000-003fffff   1 MB GPV_3 PL301 (per2) configuration port */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 00400000-007fffff   4 MB Reserved */</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define IMX_GPV4_PSECTION        0x00800000  </span><span class="comment">/* 00800000-008fffff   1 MB GPV_4 PL301 (fast3) configuration port */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_OCRAM_PSECTION       0x00900000  </span><span class="comment">/* 00900000-009fffff   1 MB OCRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ARMMP_PSECTION       0x00a00000  </span><span class="comment">/* 00a00000-00afffff   8 KB ARM MP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPV0PL301_PSECTION   0x00b00000  </span><span class="comment">/* 00b00000-00bfffff   1 MB GPV0 PL301 (fast2) configuration port */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPV1PL301_PSECTION   0x00c00000  </span><span class="comment">/* 00c00000-00cfffff   1 MB GPV1 PL301 (fast1) configuration port */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 00d00000-00ffffff 3072 KB Reserved */</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define IMX_PCIE_PSECTION        0x01000000  </span><span class="comment">/* 01000000-01ffffff  16 MB PCIe */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_AIPS1_PSECTION       0x02000000  </span><span class="comment">/* 02000000-020fffff   1 MB Peripheral IPs via AIPS-1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_AIPS2_PSECTION       0x02100000  </span><span class="comment">/* 02100000-021fffff   1 MB Peripheral IPs via AIPS-2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_SATA_PSECTION        0x02200000  </span><span class="comment">/* 02200000-0220bfff  48 KB SATA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 0220c000-023fffff   2 MB Reserved */</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define IMX_IPU1_PSECTION        0x02600000  </span><span class="comment">/* 02600000-029fffff   4 MB IPU-1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IPU2_PSECTION        0x02a00000  </span><span class="comment">/* 02a00000-02dfffff   4 MB IPU-2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_EIM_PSECTION         0x08000000  </span><span class="comment">/* 08000000-0fffffff 128 MB EIM - (NOR/SRAM) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MMDCDDR_PSECTION     0x10000000  </span><span class="comment">/* 10000000-ffffffff 3840 MB MMDC-DDR Controller */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 10000000-7fffffff 1792 MB */</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/* By default, NuttX uses a 1-1 memory mapping.  So the unused, reserved</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"> * address in the top-level memory map are candidates for other mapping uses:</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"> *  00018000-000fffff Reserved -- Not used</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"> *  00400000-007fffff Reserved -- Not used</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"> *  00d00000-00ffffff Reserved -- Not used</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"> *  0220c000-023fffff Reserved -- Not used</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"> *  80000000-efffffff Reserved -- Level 2 page table (See below)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/* i.MX6 DMA PSECTION Offsets */</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define IMX_CAAMRAM_OFFSET       0x00000000  </span><span class="comment">/* 00000000-00003fff  16 KB CAAM (16K secure RAM) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 00004000-0000ffff  48 KB Reserved */</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define IMX_APBHDMA_OFFSET       0x00010000  </span><span class="comment">/* 00010000-00011fff   8 KB APBH-Bridge-DMA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPMI_OFFSET          0x00012000  </span><span class="comment">/* 00012000-00013fff   8 KB GPMI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_BCH_OFFSET           0x00014000  </span><span class="comment">/* 00014000-00017fff  16 KB BCH */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 00018000-0001ffff  32 KB Reserved */</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define IMX_HDMI_OFFSET          0x00020000  </span><span class="comment">/* 00020000-00028fff  36 KB HDMI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 00029000-0002ffff  28 KB Reserved */</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define IMX_GPU3D_OFFSET         0x00030000  </span><span class="comment">/* 00030000-00033fff  16 KB GPU 3D */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPU2D_OFFSET         0x00034000  </span><span class="comment">/* 00034000-00037fff  16 KB GPU 2D (GC320) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_DTCP_OFFSET          0x00038000  </span><span class="comment">/* 00038000-0003bfff  16 KB DTCP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 0003c000-000fffff 784 KB Reserved */</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/* i.MX6 OCRAM PSECTION Offsets */</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define IMX_OCRAM_OFFSET         0x00000000  </span><span class="comment">/* 00000000-0003ffff  0.25 MB OCRAM 256 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_OCRAMALIAS_OFFSET    0x00040000  </span><span class="comment">/* 00040000-000fffff  0.75 MB OCRAM aliased */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/* i.MX6 ARM MP PSECTION Offsets */</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define IMX_MPSCU_OFFSET         0x00000000  </span><span class="comment">/* 00000000-000000fc  0.25 KB SCU registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MPICC_OFFSET         0x00000100  </span><span class="comment">/* 00000100-000001ff  0.25 KB Interrupt controller interfaces */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MPGTM_OFFSET         0x00000200  </span><span class="comment">/* 00000200-000002ff  0.25 KB Global timer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 00000300-000005ff        Reserved */</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define IMX_MPPTM_OFFSET         0x00000600  </span><span class="comment">/* 00000600-000006ff  0.25 KB Private timers and watchdogs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 00000700-00000fff        Reserved */</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define IMX_MPICD_OFFSET         0x00001000  </span><span class="comment">/* 00001000-00001fff   4 KB Interrupt distributor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PL310_OFFSET         0x00002000  </span><span class="comment">/* 00002000-00002fff   4 KB PL310 (L2 Cache controller) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 00003000-000fffff 1012 KB Reserved */</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">/* i.MX6 PCIE PSECTION Offsets */</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define IMX_PCIE_OFFSET          0x00000000  </span><span class="comment">/* 00000000-00ffbfff 16368 KB PCIe */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PCIEREGS_OFFSET      0x00ffc000  </span><span class="comment">/* 00ffc000-00ffffff  16 KB PCIe registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/* i.MX6 AIPS-1 PSECTION Offsets */</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                                             <span class="comment">/* 00000000 00003fff Reserved for SDMA internal registers 16 KB */</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define IMX_SPDIF_OFFSET         0x00004000  </span><span class="comment">/* 00004000 00007fff SPDIF 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ECSPI1_OFFSET        0x00008000  </span><span class="comment">/* 00008000 0000bfff eCSPI1 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ECSPI2_OFFSET        0x0000c000  </span><span class="comment">/* 0000c000 0000ffff eCSPI2 16KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ECSPI3_OFFSET        0x00010000  </span><span class="comment">/* 00010000 00013fff eCSPI3 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ECSPI4_OFFSET        0x00014000  </span><span class="comment">/* 00014000 00017fff eCSPI4 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ECSPI5_OFFSET        0x00018000  </span><span class="comment">/* 00018000 0001bfff eCSPI5 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 0001c000 0001ffff Reserved for SDMA internal registers 16 KB */</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define IMX_UART1_OFFSET         0x00020000  </span><span class="comment">/* 00020000 00023fff UART1 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ESAI_OFFSET          0x00024000  </span><span class="comment">/* 00024000 00027fff ESAI 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_SSI1_OFFSET          0x00028000  </span><span class="comment">/* 00028000 0002bfff SSI1 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_SSI2_OFFSET          0x0002c000  </span><span class="comment">/* 0002c000 0002ffff SSI2 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_SSI3_OFFSET          0x00030000  </span><span class="comment">/* 00030000 00033fff SSI3 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ASRC_OFFSET          0x00034000  </span><span class="comment">/* 00034000 00037fff ASRC 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 00038000 0003bfff Reserved for SDMA internal registers 16 KB */</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define IMX_SPBA_OFFSET          0x0003c000  </span><span class="comment">/* 0003c000 0003ffff SPBA 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_VPU_OFFSET           0x00040000  </span><span class="comment">/* 00040000 0007bfff AIPS-1 VPU 240 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_APIS1CFG_OFFSET      0x0007c000  </span><span class="comment">/* 0007c000 0007ffff AIPS-1 Configuration 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PWM1_OFFSET          0x00080000  </span><span class="comment">/* 00080000 00083fff PWM1 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PWM2_OFFSET          0x00084000  </span><span class="comment">/* 00084000 00087fff PWM2 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PWM3_OFFSET          0x00088000  </span><span class="comment">/* 00088000 0008bfff PWM2 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PWM4_OFFSET          0x0008c000  </span><span class="comment">/* 0008c000 0008ffff PWM4 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CAN1_OFFSET          0x00090000  </span><span class="comment">/* 00090000 00093fff CAN1 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CAN2_OFFSET          0x00094000  </span><span class="comment">/* 00094000 00097fff CAN2 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPT_OFFSET           0x00098000  </span><span class="comment">/* 00098000 0009bfff GPT 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPIO_OFFSET(n)       (0x0009c000 + ((n) &lt;&lt; 14)) </span><span class="comment">/* n=0..6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPIO1_OFFSET         0x0009c000  </span><span class="comment">/* 0009c000 0009ffff GPIO1 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPIO2_OFFSET         0x000a0000  </span><span class="comment">/* 000a0000 000a3fff GPIO2 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPIO3_OFFSET         0x000a4000  </span><span class="comment">/* 000a4000 000a7fff GPIO3 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPIO4_OFFSET         0x000a8000  </span><span class="comment">/* 000a8000 000abfff GPIO4 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPIO5_OFFSET         0x000ac000  </span><span class="comment">/* 000ac000 000affff GPIO5 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPIO6_OFFSET         0x000b0000  </span><span class="comment">/* 000b0000 000b3fff GPIO6 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPIO7_OFFSET         0x000b4000  </span><span class="comment">/* 000b4000 000b7fff GPIO7 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_KPP_OFFSET           0x000b8000  </span><span class="comment">/* 000b8000 000bbfff KPP 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_WDOG1_OFFSET         0x000bc000  </span><span class="comment">/* 000bc000 000bffff WDOG1 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_WDOG2_OFFSET         0x000c0000  </span><span class="comment">/* 000c0000 000c3fff WDOG2 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CCM_OFFSET           0x000c4000  </span><span class="comment">/* 000c4000 000c7fff CCM 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ANALOG_OFFSET        0x000c8000  </span><span class="comment">/* 000c8000 000c8fff ANALOG 4 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_USBPHY1_OFFSET       0x000c9000  </span><span class="comment">/* 000c9000 000c9fff USBPHY1 4 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_USBPHY2_OFFSET       0x000ca000  </span><span class="comment">/* 000ca000 000cafff USBPHY2 4 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 000cb000 000cbfff Reserved 4 KB */</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define IMX_SNVSHP_OFFSET        0x000cc000  </span><span class="comment">/* 000cc000 000cffff SNVSHP 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_EPIT1_OFFSET         0x000d0000  </span><span class="comment">/* 000d0000 000d3fff EPIT1 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_EPIT2_OFFSET         0x000d4000  </span><span class="comment">/* 000d4000 000d7fff EPIT2 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_SRC_OFFSET           0x000d8000  </span><span class="comment">/* 000d8000 000dbfff SRC 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPC_OFFSET           0x000dc000  </span><span class="comment">/* 000dc000 000dd25f GPC 608 B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PGCPU_OFFSET         0x000dc260  </span><span class="comment">/* 000dc260 000dd27f PGCPU 32 B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 000dc280 000dd29f Reserved 32 B */</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define IMX_PGCARM_OFFSET        0x000dc2a0  </span><span class="comment">/* 000dc2a0 000dd2bf PGCARM 32 B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 000dc2C0 000dffff Reserved 15680 B */</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define IMX_IOMUXC_OFFSET        0x000e0000  </span><span class="comment">/* 000e0000 000e3fff IOMUXC 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_DCIC1_OFFSET         0x000e4000  </span><span class="comment">/* 000e4000 000e7fff DCIC1 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_DCIC2_OFFSET         0x000e8000  </span><span class="comment">/* 000e8000 000ebfff DCIC2 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_SDMA_OFFSET          0x000ec000  </span><span class="comment">/* 000ec000 000effff SDMA 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 000f0000 000f3fff Reserved 16 KB */</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                                             <span class="comment">/* 000f4000 000f7fff Reserved 16 KB */</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                                             <span class="comment">/* 000f8000 000fbfff Reserved 16 KB */</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                                             <span class="comment">/* 000fc000 000fffff AIPS-1 Reserved 16 KB */</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">/* i.MX6 AIPS-2 PSECTION Offsets */</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define IMX_CAAM_OFFSET          0x00100000  </span><span class="comment">/* 00100000 0210ffff CAAM 64 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 00110000 0213ffff Reserved 192 KB */</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define IMX_DAP_OFFSET           0x00140000  </span><span class="comment">/* 00140000 00160fff ARM Cortex A9 MPCore / DAP 132 KB (See below) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 00161000 0017bfff ARM Cortex A9 MPCore - Reserved 108 KB */</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define IMX_AIPS2CGF_OFFSET      0x0017c000  </span><span class="comment">/* 0017c000 0017ffff AIPS-2 configuration 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 00180000 00183fff Reserved 16 KB */</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define IMX_USBOH3_OFFSET        0x00184000  </span><span class="comment">/* 00184000 00187fff USBOH3 (USB) 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ENET_OFFSET          0x00188000  </span><span class="comment">/* 00188000 0018bfff ENET 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MLB150_OFFSET        0x0018c000  </span><span class="comment">/* 0018c000 0018ffff MLB150 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_USDHC1_OFFSET        0x00190000  </span><span class="comment">/* 00190000 00193fff uSDHC1 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_USDHC2_OFFSET        0x00194000  </span><span class="comment">/* 00194000 00197fff uSDHC2 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_USDHC3_OFFSET        0x00198000  </span><span class="comment">/* 00198000 0019bfff uSDHC3 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_USDHC4_OFFSET        0x0019c000  </span><span class="comment">/* 0019c000 0019ffff uSDHC4 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_I2C1_OFFSET          0x001a0000  </span><span class="comment">/* 001a0000 001a3fff I2C1 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_I2C2_OFFSET          0x001a4000  </span><span class="comment">/* 001a4000 001a7fff I2C2 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_I2C3_OFFSET          0x001a8000  </span><span class="comment">/* 001a8000 001abfff I2C3 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ROMCP_OFFSET         0x001ac000  </span><span class="comment">/* 001ac000 001affff ROMCP 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MMDC_OFFSET          0x001b0000  </span><span class="comment">/* 001b0000 001b3fff MMDC 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MMDCP1_OFFSET        0x001b4000  </span><span class="comment">/* 001b4000 001b7fff MMDC (port 1) 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_EIM_OFFSET           0x001b8000  </span><span class="comment">/* 001b8000 001bbfff EIM 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_OCOTPCTRL_OFFSET     0x001bc000  </span><span class="comment">/* 001bc000 001bffff OCOTPCTRL 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CSU_OFFSET           0x001c0000  </span><span class="comment">/* 001c0000 001c3fff CSU 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 001c4000 001c7fff Reserved */</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                                             <span class="comment">/* 001c8000 Reserved */</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                                             <span class="comment">/* 001cc000 Reserved */</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define IMX_TZASC1_OFFSET        0x001d0000  </span><span class="comment">/* 001d0000 001d3fff TZASC1 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_TZASC2_OFFSET        0x001d4000  </span><span class="comment">/* 001d4000 001d7fff TZASC2 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_AUDMUX_OFFSET        0x001d8000  </span><span class="comment">/* 001d8000 001dbfff AUDMUX 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MIPICSI_OFFSET       0x001dc000  </span><span class="comment">/* 001dc000 001dffff MIPI (CSI port) 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MIPIDSI_OFFSET       0x001e0000  </span><span class="comment">/* 001e0000 001e3fff MIPI (DSI port) 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_VDOA_OFFSET          0x001e4000  </span><span class="comment">/* 001e4000 001e7fff VDOA 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_UART2_OFFSET         0x001e8000  </span><span class="comment">/* 001e8000 001ebfff UART2 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_UART3_OFFSET         0x001ec000  </span><span class="comment">/* 001ec000 001effff UART3 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_UART4_OFFSET         0x001f0000  </span><span class="comment">/* 001f0000 001f3fff UART4 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_UART5_OFFSET         0x001f4000  </span><span class="comment">/* 001f4000 001f7fff UART5 16 KB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 001f8000 001fbfff Reserved 16 KB */</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">/* i.MX6 DAP AIPS-2 PSECTION Offsets */</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define IMX_DAPROM_OFFSET        0x00140000  </span><span class="comment">/* 00140000 00140fff 4 KB DAP ROM Table */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ETB_OFFSET           0x00141000  </span><span class="comment">/* 00141000 00141fff 4 KB ETB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_EXTCTI_OFFSET        0x00142000  </span><span class="comment">/* 00142000 00142fff 4 KB ext. CTI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_TPIU_OFFSET          0x00143000  </span><span class="comment">/* 00143000 00143fff 4 KB TPIU */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_FUNNEL_OFFSET        0x00144000  </span><span class="comment">/* 00144000 00144fff 4 KB FUNNEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 00145000 0014efff 40 KB Reserved */</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define IMX_CA9INTEG_OFFSET      0x0014f000  </span><span class="comment">/* 0014f000 0014ffff 4 KB CA9-INTEG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPUDBG_OFFSET(n)     (0x00150000 + ((n) &lt;&lt; 13))</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPUPMU_OFFSET(n)     (0x00151000 + ((n) &lt;&lt; 13))</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPU0DBG_OFFSET       0x00150000  </span><span class="comment">/* 00150000 00150fff 4 KB CPU0 Debug I/F */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPU0PMU_OFFSET       0x00151000  </span><span class="comment">/* 00151000 00151fff 4 KB CPU0 PMU */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPU1DBG_OFFSET       0x00152000  </span><span class="comment">/* 00152000 00152fff 4 KB CPU1 Debug I/F */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPU1PMC_OFFSET       0x00153000  </span><span class="comment">/* 00153000 00153fff 4 KB CPU1 PMU */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPU2DBG_OFFSET       0x00154000  </span><span class="comment">/* 00154000 00154fff 4 KB CPU2 Debug I/F */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPU2PMU_OFFSET       0x00155000  </span><span class="comment">/* 00155000 00155fff 4 KB CPU2 PMU */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPU3DBG_OFFSET       0x00156000  </span><span class="comment">/* 00156000 00156fff 4 KB CPU3 Debug I/F */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPU3PMU_OFFSET       0x00157000  </span><span class="comment">/* 00157000 00157fff 4 KB CPU3 PMU */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CTI_OFFSET(n)        (0x00158000 + ((n) &lt;&lt; 12))</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CTI0_OFFSET          0x00158000  </span><span class="comment">/* 00158000 00158fff 4 KB CTI0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CTI1_OFFSET          0x00159000  </span><span class="comment">/* 00159000 00159fff 4 KB CTI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CTI2_OFFSET          0x0015a000  </span><span class="comment">/* 0015a000 0015afff 4 KB CTI2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CTI3_OFFSET          0x0015b000  </span><span class="comment">/* 0015b000 0015bfff 4 KB CTI3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PTM_OFFSET(n)        (0x0015c000 + ((n) &lt;&lt; 12))</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PTM0_OFFSET          0x0015c000  </span><span class="comment">/* 0015c000 0015cfff 4 KB PTM0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PTM1_OFFSET          0x0015d000  </span><span class="comment">/* 0015d000 0015dfff 4 KB PTM1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PTM2_OFFSET          0x0015e000  </span><span class="comment">/* 0015e000 0015efff 4 KB PTM2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PTM3_OFFSET          0x0015f000  </span><span class="comment">/* 0015f000 0015ffff 4 KB PTM3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PLATCTRL_OFFSET      0x00160000  </span><span class="comment">/* 00160000 00160fff 4 KB Platform Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">/* i.MX6 SATA PSECTION Offsets */</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define IMX_SATA_OFFSET          0x00200000  </span><span class="comment">/* 00200000-02203fff  16 KB SATA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_OPENVG_OFFSET        0x00204000  </span><span class="comment">/* 00204000-02207fff  16 KB OpenVG (GC355) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MIPIHSI_OFFSET       0x00208000  </span><span class="comment">/* 00208000-0220bfff  16 KB MIPIHSI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 0020c000-000fffff   2 MB Reserved */</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">/* i.MX6 DMA Physical Base Addresses */</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define IMX_CAAMRAM_PBASE        (IMX_DMA_PSECTION+IMX_CAAMRAM_OFFSET)</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_APBHDMA_PBASE        (IMX_DMA_PSECTION+IMX_APBHDMA_OFFSET)</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPMI_PBASE           (IMX_DMA_PSECTION+IMX_GPMI_OFFSET)</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_BCH_PBASE            (IMX_DMA_PSECTION+IMX_BCH_OFFSET)</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_HDMI_PBASE           (IMX_DMA_PSECTION+IMX_HDMI_OFFSET)</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPU3D_PBASE          (IMX_DMA_PSECTION+IMX_GPU3D_OFFSET)</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPU2D_PBASE          (IMX_DMA_PSECTION+IMX_GPU2D_OFFSET)</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_DTCP_PBASE           (IMX_DMA_PSECTION+IMX_DTCP_OFFSET)</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">/* i.MX6 OCRAM Physical Base Addresses */</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define IMX_OCRAM_PBASE          (IMX_OCRAM_PSECTION+IMX_OCRAM_OFFSET)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_OCRAMALIAS_PBASE     (IMX_OCRAM_PSECTION+IMX_OCRAMALIAS_OFFSET)</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">/* i.MX6 ARM MP Physical Base Addresses */</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define IMX_MPSCU_PBASE          (IMX_ARMMP_PSECTION+IMX_MPSCU_OFFSET)</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MPICC_PBASE          (IMX_ARMMP_PSECTION+IMX_MPICC_OFFSET)</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MPGTM_PBASE          (IMX_ARMMP_PSECTION+IMX_MPGTM_OFFSET)</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MPPTM_PBASE          (IMX_ARMMP_PSECTION+IMX_MPPTM_OFFSET)</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MPICD_PBASE          (IMX_ARMMP_PSECTION+IMX_MPICD_OFFSET)</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PL310_PBASE          (IMX_ARMMP_PSECTION+IMX_PL310_OFFSET)</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">/* i.MX6 PCIE Physical Base Addresses */</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define IMX_PCIE_PBASE           (IMX_PCIE_PSECTION+IMX_PCIE_OFFSET)</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PCIEREGS_PBASE       (IMX_PCIE_PSECTION+IMX_PCIEREGS_OFFSET)</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">/* i.MX6 AIPS-1 Physical Base Addresses */</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define IMX_SPDIF_PBASE          (IMX_AIPS1_PSECTION+IMX_SPDIF_OFFSET)</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ECSPI1_PBASE         (IMX_AIPS1_PSECTION+IMX_ECSPI1_OFFSET)</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ECSPI2_PBASE         (IMX_AIPS1_PSECTION+IMX_ECSPI2_OFFSET)</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ECSPI3_PBASE         (IMX_AIPS1_PSECTION+IMX_ECSPI3_OFFSET)</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ECSPI4_PBASE         (IMX_AIPS1_PSECTION+IMX_ECSPI4_OFFSET)</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ECSPI5_PBASE         (IMX_AIPS1_PSECTION+IMX_ECSPI5_OFFSET)</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_UART1_PBASE          (IMX_AIPS1_PSECTION+IMX_UART1_OFFSET)</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ESAI_PBASE           (IMX_AIPS1_PSECTION+IMX_ESAI_OFFSET)</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_SSI1_PBASE           (IMX_AIPS1_PSECTION+IMX_SSI1_OFFSET)</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_SSI2_PBASE           (IMX_AIPS1_PSECTION+IMX_SSI2_OFFSET)</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_SSI3_PBASE           (IMX_AIPS1_PSECTION+IMX_SSI3_OFFSET)</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ASRC_PBASE           (IMX_AIPS1_PSECTION+IMX_ASRC_OFFSET)</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_SPBA_PBASE           (IMX_AIPS1_PSECTION+IMX_SPBA_OFFSET)</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_VPU_PBASE            (IMX_AIPS1_PSECTION+IMX_VPU_OFFSET)</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_APIS1CFG_PBASE       (IMX_AIPS1_PSECTION+IMX_APIS1CFG_OFFSET)</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PWM1_PBASE           (IMX_AIPS1_PSECTION+IMX_PWM1_OFFSET)</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PWM2_PBASE           (IMX_AIPS1_PSECTION+IMX_PWM2_OFFSET)</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PWM3_PBASE           (IMX_AIPS1_PSECTION+IMX_PWM3_OFFSET)</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PWM4_PBASE           (IMX_AIPS1_PSECTION+IMX_PWM4_OFFSET)</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CAN1_PBASE           (IMX_AIPS1_PSECTION+IMX_CAN1_OFFSET)</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CAN2_PBASE           (IMX_AIPS1_PSECTION+IMX_CAN2_OFFSET)</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPT_PBASE            (IMX_AIPS1_PSECTION+IMX_GPT_OFFSET)</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPIO_PBASE(n)        (IMX_AIPS1_PSECTION+IMX_GPIO_OFFSET(n))</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPIO1_PBASE          (IMX_AIPS1_PSECTION+IMX_GPIO1_OFFSET)</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPIO2_PBASE          (IMX_AIPS1_PSECTION+IMX_GPIO2_OFFSET)</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPIO3_PBASE          (IMX_AIPS1_PSECTION+IMX_GPIO3_OFFSET)</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPIO4_PBASE          (IMX_AIPS1_PSECTION+IMX_GPIO4_OFFSET)</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPIO5_PBASE          (IMX_AIPS1_PSECTION+IMX_GPIO5_OFFSET)</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPIO6_PBASE          (IMX_AIPS1_PSECTION+IMX_GPIO6_OFFSET)</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPIO7_PBASE          (IMX_AIPS1_PSECTION+IMX_GPIO7_OFFSET)</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_KPP_PBASE            (IMX_AIPS1_PSECTION+IMX_KPP_OFFSET)</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_WDOG1_PBASE          (IMX_AIPS1_PSECTION+IMX_WDOG1_OFFSET)</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_WDOG2_PBASE          (IMX_AIPS1_PSECTION+IMX_WDOG2_OFFSET)</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CCM_PBASE            (IMX_AIPS1_PSECTION+IMX_CCM_OFFSET)</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ANALOG_PBASE         (IMX_AIPS1_PSECTION+IMX_ANALOG_OFFSET)</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_USBPHY1_PBASE        (IMX_AIPS1_PSECTION+IMX_USBPHY1_OFFSET)</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_USBPHY2_PBASE        (IMX_AIPS1_PSECTION+IMX_USBPHY2_OFFSET)</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_SNVSHP_PBASE         (IMX_AIPS1_PSECTION+IMX_SNVSHP_OFFSET)</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_EPIT1_PBASE          (IMX_AIPS1_PSECTION+IMX_EPIT1_OFFSET)</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_EPIT2_PBASE          (IMX_AIPS1_PSECTION+IMX_EPIT2_OFFSET)</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_SRC_PBASE            (IMX_AIPS1_PSECTION+IMX_SRC_OFFSET)</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPC_PBASE            (IMX_AIPS1_PSECTION+IMX_GPC_OFFSET)</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PGCPU_PBASE          (IMX_AIPS1_PSECTION+IMX_PGCPU_OFFSET)</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PGCARM_PBASE         (IMX_AIPS1_PSECTION+IMX_PGCARM_OFFSET)</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IOMUXC_PBASE         (IMX_AIPS1_PSECTION+IMX_IOMUXC_OFFSET)</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_DCIC1_PBASE          (IMX_AIPS1_PSECTION+IMX_DCIC1_OFFSET)</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_DCIC2_PBASE          (IMX_AIPS1_PSECTION+IMX_DCIC2_OFFSET)</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_SDMA_PBASE           (IMX_AIPS1_PSECTION+IMX_SDMA_OFFSET)</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">/* i.MX6 AIPS-2 Physical Base Addresses */</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define IMX_CAAM_PBASE           (IMX_AIPS2_PSECTION+IMX_CAAM_OFFSET)</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_DAP_PBASE            (IMX_AIPS2_PSECTION+IMX_DAP_OFFSET)</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_AIPS2CGF_PBASE       (IMX_AIPS2_PSECTION+IMX_AIPS2CGF_OFFSET)</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_USBOH3_PBASE         (IMX_AIPS2_PSECTION+IMX_USBOH3_OFFSET)</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ENET_PBASE           (IMX_AIPS2_PSECTION+IMX_ENET_OFFSET)</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MLB150_PBASE         (IMX_AIPS2_PSECTION+IMX_MLB150_OFFSET)</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_USDHC1_PBASE         (IMX_AIPS2_PSECTION+IMX_USDHC1_OFFSET)</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_USDHC2_PBASE         (IMX_AIPS2_PSECTION+IMX_USDHC2_OFFSET)</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_USDHC3_PBASE         (IMX_AIPS2_PSECTION+IMX_USDHC3_OFFSET)</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_USDHC4_PBASE         (IMX_AIPS2_PSECTION+IMX_USDHC4_OFFSET)</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_I2C1_PBASE           (IMX_AIPS2_PSECTION+IMX_I2C1_OFFSET)</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_I2C2_PBASE           (IMX_AIPS2_PSECTION+IMX_I2C2_OFFSET)</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_I2C3_PBASE           (IMX_AIPS2_PSECTION+IMX_I2C3_OFFSET)</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ROMCP_PBASE          (IMX_AIPS2_PSECTION+IMX_ROMCP_OFFSET)</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MMDC_PBASE           (IMX_AIPS2_PSECTION+IMX_MMDC_OFFSET)</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MMDCP1_PBASE         (IMX_AIPS2_PSECTION+IMX_MMDCP1_OFFSET)</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_EIM_PBASE            (IMX_AIPS2_PSECTION+IMX_EIM_OFFSET)</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_OCOTPCTRL_PBASE      (IMX_AIPS2_PSECTION+IMX_OCOTPCTRL_OFFSET)</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_TZASC1_PBASE         (IMX_AIPS2_PSECTION+IMX_TZASC1_OFFSET)</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_TZASC2_PBASE         (IMX_AIPS2_PSECTION+IMX_TZASC2_OFFSET)</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_AUDMUX_PBASE         (IMX_AIPS2_PSECTION+IMX_AUDMUX_OFFSET)</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MIPICSI_PBASE        (IMX_AIPS2_PSECTION+IMX_MIPICSI_OFFSET)</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MIPIDSI_PBASE        (IMX_AIPS2_PSECTION+IMX_MIPIDSI_OFFSET)</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_VDOA_PBASE           (IMX_AIPS2_PSECTION+IMX_VDOA_OFFSET)</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_UART2_PBASE          (IMX_AIPS2_PSECTION+IMX_UART2_OFFSET)</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_UART3_PBASE          (IMX_AIPS2_PSECTION+IMX_UART3_OFFSET)</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_UART4_PBASE          (IMX_AIPS2_PSECTION+IMX_UART4_OFFSET)</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_UART5_PBASE          (IMX_AIPS2_PSECTION+IMX_UART5_OFFSET)</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">/* i.MX6 DAP AIPS-2 Physical Base Addresses */</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define IMX_DAPROM_PBASE         (IMX_AIPS2_PSECTION+IMX_DAPROM_OFFSET)</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ETB_PBASE            (IMX_AIPS2_PSECTION+IMX_ETB_OFFSET)</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_EXTCTI_PBASE         (IMX_AIPS2_PSECTION+IMX_EXTCTI_OFFSET)</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_TPIU_PBASE           (IMX_AIPS2_PSECTION+IMX_TPIU_OFFSET)</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_FUNNEL_PBASE         (IMX_AIPS2_PSECTION+IMX_FUNNEL_OFFSET)</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CA9INTEG_PBASE       (IMX_AIPS2_PSECTION+IMX_CA9INTEG_OFFSET)</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPUDBG_PBASE(n)      (IMX_AIPS2_PSECTION+IMX_CPUDBG_OFFSET(n))</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPUPMU_PBASE(n)      (IMX_AIPS2_PSECTION+IMX_CPUPMU_OFFSET(n))</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPU0DBG_PBASE        (IMX_AIPS2_PSECTION+IMX_CPU0DBG_OFFSET)</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPU0PMU_PBASE        (IMX_AIPS2_PSECTION+IMX_CPU0PMU_OFFSET)</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPU1DBG_PBASE        (IMX_AIPS2_PSECTION+IMX_CPU1DBG_OFFSET)</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPU1PMC_PBASE        (IMX_AIPS2_PSECTION+IMX_CPU1PMC_OFFSET)</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPU2DBG_PBASE        (IMX_AIPS2_PSECTION+IMX_CPU2DBG_OFFSET)</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPU2PMU_PBASE        (IMX_AIPS2_PSECTION+IMX_CPU2PMU_OFFSET)</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPU3DBG_PBASE        (IMX_AIPS2_PSECTION+IMX_CPU3DBG_OFFSET)</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPU3PMU_PBASE        (IMX_AIPS2_PSECTION+IMX_CPU3PMU_OFFSET)</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CTI_PBASE(n)         (IMX_AIPS2_PSECTION+IMX_CTI_OFFSET(n))</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CTI0_PBASE           (IMX_AIPS2_PSECTION+IMX_CTI0_OFFSET)</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CTI1_PBASE           (IMX_AIPS2_PSECTION+IMX_CTI1_OFFSET)</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CTI2_PBASE           (IMX_AIPS2_PSECTION+IMX_CTI2_OFFSET)</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CTI3_PBASE           (IMX_AIPS2_PSECTION+IMX_CTI3_OFFSET)</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PTM_PBASE(n)         (IMX_AIPS2_PSECTION+IMX_PTM_OFFSET(n))</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PTM0_PBASE           (IMX_AIPS2_PSECTION+IMX_PTM0_OFFSET)</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PTM1_PBASE           (IMX_AIPS2_PSECTION+IMX_PTM1_OFFSET)</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PTM2_PBASE           (IMX_AIPS2_PSECTION+IMX_PTM2_OFFSET)</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PTM3_PBASE           (IMX_AIPS2_PSECTION+IMX_PTM3_OFFSET)</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PLATCTRL_PBASE       (IMX_AIPS2_PSECTION+IMX_PLATCTRL_OFFSET)</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">/* i.MX6 SATA Physical Base Addresses */</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define IMX_SATA_PBASE           (IMX_SATA_PSECTION+IMX_SATA_OFFSET)</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_OPENVG_PBASE         (IMX_SATA_PSECTION+IMX_OPENVG_OFFSET)</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MIPIHSI_PBASE        (IMX_SATA_PSECTION+IMX_MIPIHSI_OFFSET)</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">/* Sizes of memory regions in bytes.</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment"> * These sizes exclude the undefined addresses at the end of the memory</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment"> * region.  The implemented sizes of the EBI CS0-3 and DDRCS regions</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment"> * are not known apriori and must be specified with configuration settings.</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define IMX_ROMCP_SECSIZE          (96*1024) </span><span class="comment">/* 00000000-00017fff  96 KB Boot ROM (ROMCP) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 00018000-000fffff 928 KB Reserved */</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define IMX_DMA_SECSIZE          (1024*1024) </span><span class="comment">/* 00100000-001fffff   1 MB See offsets below */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPV2_SECSIZE         (1024*1024) </span><span class="comment">/* 00200000-002fffff   1 MB GPV_2 PL301 (per1) configuration port */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPV3_SECSIZE         (1024*1024) </span><span class="comment">/* 00300000-003fffff   1 MB GPV_3 PL301 (per2) configuration port */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 00400000-007fffff   4 MB Reserved */</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define IMX_GPV4_SECSIZE         (1024*1024) </span><span class="comment">/* 00800000-008fffff   1 MB GPV_4 PL301 (fast3) configuration port */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_OCRAM_SECSIZE        (1024*1024) </span><span class="comment">/* 00900000-009fffff   1 MB OCRAM section size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ARMMP_SECSIZE           (8*1024) </span><span class="comment">/* 00a00000-00afffff   8 KB ARM MP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPV0PL301_SECSIZE    (1024*1024) </span><span class="comment">/* 00b00000-00bfffff   1 MB GPV0 PL301 (fast2) configuration port */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPV1PL301_SECSIZE    (1024*1024) </span><span class="comment">/* 00c00000-00cfffff   1 MB GPV1 PL301 (fast1) configuration port */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 00d00000-00ffffff 3072 KB Reserved */</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define IMX_PCIE_SECSIZE      (16*1024*1024) </span><span class="comment">/* 01000000-01ffffff  16 MB PCIe */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_AIPS1_SECSIZE        (1024*1024) </span><span class="comment">/* 02000000-020fffff   1 MB Peripheral IPs via AIPS-1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_AIPS2_SECSIZE        (1024*1024) </span><span class="comment">/* 02100000-021fffff   1 MB Peripheral IPs via AIPS-2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_SATA_SECSIZE           (48*1024) </span><span class="comment">/* 02200000-0220bfff  48 KB SATA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 0220c000-023fffff   2 MB Reserved */</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define IMX_IPU1_SECSIZE       (4*1024*1024) </span><span class="comment">/* 02600000-029fffff   4 MB IPU-1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IPU2_SECSIZE       (4*1024*1024) </span><span class="comment">/* 02a00000-02dfffff   4 MB IPU-2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_EIM_SECSIZE     MKULONG(CONFIG_IMX_EIM_SIZE) </span><span class="comment">/* 08000000-0fffffff 128 MB EIM - (NOR/SRAM) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MMDCDDR_SECSIZE MKULONG(CONFIG_IMX_DDR_SIZE) </span><span class="comment">/* 10000000-ffffffff 3840 MB MMDC-DDR Controller */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* 10000000-7fffffff 1792 MB */</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">/* Convert size in bytes to number of sections (in Mb). */</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define _NSECTIONS(b)            (((b)+0x000fffff) &gt;&gt; 20)</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">/* Sizes of memory regions in sections.</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment"> * The boot logic in sam_boot.c, will select 1Mb level 1 MMU mappings to</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment"> * span the entire physical address space.  The definitions below specify</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment"> * the number of 1Mb entries that are required to span a particular address</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment"> * region.</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define IMX_ROMCP_NSECTIONS      _NSECTIONS(IMX_ROMCP_SECSIZE)</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_DMA_NSECTIONS        _NSECTIONS(IMX_DMA_SECSIZE)</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPV2_NSECTIONS       _NSECTIONS(IMX_GPV2_SECSIZE)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPV3_NSECTIONS       _NSECTIONS(IMX_GPV3_SECSIZE)</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPV4_NSECTIONS       _NSECTIONS(IMX_GPV4_SECSIZE)</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_OCRAM_NSECTIONS      _NSECTIONS(IMX_OCRAM_SECSIZE)</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ARMMP_NSECTIONS      _NSECTIONS(IMX_ARMMP_SECSIZE)</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPV0PL301_NSECTIONS  _NSECTIONS(IMX_GPV0PL301_SECSIZE)</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPV1PL301_NSECTIONS  _NSECTIONS(IMX_GPV1PL301_SECSIZE)</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PCIE_NSECTIONS       _NSECTIONS(IMX_PCIE_SECSIZE)</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_AIPS1_NSECTIONS      _NSECTIONS(IMX_AIPS1_SECSIZE)</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_AIPS2_NSECTIONS      _NSECTIONS(IMX_AIPS2_SECSIZE)</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_SATA_NSECTIONS       _NSECTIONS(IMX_SATA_SECSIZE)</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IPU1_NSECTIONS       _NSECTIONS(IMX_IPU1_SECSIZE)</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IPU2_NSECTIONS       _NSECTIONS(IMX_IPU2_SECSIZE)</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_EIM_NSECTIONS        _NSECTIONS(IMX_EIM_SECSIZE)</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MMDCDDR_NSECTIONS    _NSECTIONS(IMX_MMDCDDR_SECSIZE)</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">/* Section MMU Flags</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment"> * SDRAM is a special case because it requires non-cached access of its</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment"> * initial configuration, then cached access thereafter.</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define IMX_ROMCP_MMUFLAGS       MMU_ROMFLAGS</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_DMA_MMUFLAGS         MMU_IOFLAGS</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPV2_MMUFLAGS        MMU_IOFLAGS</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPV3_MMUFLAGS        MMU_IOFLAGS</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPV4_MMUFLAGS        MMU_IOFLAGS</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_OCRAM_MMUFLAGS       MMU_MEMFLAGS</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ARMMP_MMUFLAGS       MMU_IOFLAGS</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPV0PL301_MMUFLAGS   MMU_IOFLAGS</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPV1PL301_MMUFLAGS   MMU_IOFLAGS</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PCIE_MMUFLAGS        MMU_IOFLAGS</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_AIPS1_MMUFLAGS       MMU_IOFLAGS</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_AIPS2_MMUFLAGS       MMU_IOFLAGS</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_SATA_MMUFLAGS        MMU_IOFLAGS</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IPU1_MMUFLAGS        MMU_IOFLAGS</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IPU2_MMUFLAGS        MMU_IOFLAGS</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_EIM_MMUFLAGS         MMU_ROMFLAGS </span><span class="comment">/* REVISIT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MMDCDDR_MMUFLAGS     MMU_MEMFLAGS</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">/* i.MX6 Virtual (mapped) Memory Map</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment"> * board_memorymap.h contains special mappings that are needed when a ROM</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment"> * memory map is used.  It is included in this odd location becaue it depends</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment"> * on some the virtual address definitions provided above.</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#include &lt;arch/board/board_memorymap.h&gt;</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">/* i.MX6 Virtual (mapped) Memory Map.  These are the mappings that will</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment"> * be created if the page table lies in RAM.  If the platform has another,</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment"> * read-only, pre-initialized page table (perhaps in ROM), then the board.h</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment"> * file must provide these definitions.</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#ifndef CONFIG_ARCH_ROMPGTABLE</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">/* The default mappings are a simple 1-to-1 mapping */</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#  define IMX_ROMCP_VSECTION     IMX_ROMCP_PSECTION        </span><span class="comment">/*  96 KB Boot ROM (ROMCP) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define IMX_DMA_VSECTION       IMX_DMA_PSECTION          </span><span class="comment">/*   1 MB See offsets below */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define IMX_GPV2_VSECTION      IMX_GPV2_PSECTION         </span><span class="comment">/*   1 MB GPV_2 PL301 (per1) configuration port */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define IMX_GPV3_VSECTION      IMX_GPV3_PSECTION         </span><span class="comment">/*   1 MB GPV_3 PL301 (per2) configuration port */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define IMX_GPV4_VSECTION      IMX_GPV4_PSECTION         </span><span class="comment">/*   1 MB GPV_4 PL301 (fast3) configuration port */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define IMX_OCRAM_VSECTION     IMX_OCRAM_PSECTION        </span><span class="comment">/*   1 MB OCRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define IMX_ARMMP_VSECTION     IMX_ARMMP_PSECTION        </span><span class="comment">/*   8 KB ARM MP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define IMX_GPV0PL301_VSECTION IMX_GPV0PL301_PSECTION    </span><span class="comment">/*   1 MB GPV0 PL301 (fast2) configuration port */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define IMX_GPV1PL301_VSECTION IMX_GPV1PL301_PSECTION    </span><span class="comment">/*   1 MB GPV1 PL301 (fast1) configuration port */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define IMX_PCIE_VSECTION      IMX_PCIE_PSECTION         </span><span class="comment">/*  16 MB PCIe */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define IMX_AIPS1_VSECTION     IMX_AIPS1_PSECTION        </span><span class="comment">/*   1 MB Peripheral IPs via AIPS-1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define IMX_AIPS2_VSECTION     IMX_AIPS2_PSECTION        </span><span class="comment">/*   1 MB Peripheral IPs via AIPS-2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define IMX_SATA_VSECTION      IMX_SATA_PSECTION         </span><span class="comment">/*  48 KB SATA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define IMX_IPU1_VSECTION      IMX_IPU1_PSECTION         </span><span class="comment">/*   4 MB IPU-1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define IMX_IPU2_VSECTION      IMX_IPU2_PSECTION         </span><span class="comment">/*   4 MB IPU-2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define IMX_EIM_VSECTION       IMX_EIM_PSECTION          </span><span class="comment">/* 128 MB EIM - (NOR/SRAM) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define IMX_MMDCDDR_VSECTION   IMX_MMDCDDR_PSECTION      </span><span class="comment">/* 3840 MB MMDC-DDR Controller */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* CONFIG_ARCH_ROMPGTABLE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">/* i.MX6 DMA Virtual Base Addresses */</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define IMX_CAAMRAM_VBASE        (IMX_DMA_VSECTION+IMX_CAAMRAM_OFFSET)</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_APBHDMA_VBASE        (IMX_DMA_VSECTION+IMX_APBHDMA_OFFSET)</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPMI_VBASE           (IMX_DMA_VSECTION+IMX_GPMI_OFFSET)</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_BCH_VBASE            (IMX_DMA_VSECTION+IMX_BCH_OFFSET)</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_HDMI_VBASE           (IMX_DMA_VSECTION+IMX_HDMI_OFFSET)</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPU3D_VBASE          (IMX_DMA_VSECTION+IMX_GPU3D_OFFSET)</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPU2D_VBASE          (IMX_DMA_VSECTION+IMX_GPU2D_OFFSET)</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_DTCP_VBASE           (IMX_DMA_VSECTION+IMX_DTCP_OFFSET)</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">/* i.MX6 OCRAM Virtual Base Addresses */</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define IMX_OCRAM_VBASE          (IMX_OCRAM_VSECTION+IMX_OCRAM_OFFSET)</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_OCRAMALIAS_VBASE     (IMX_OCRAM_VSECTION+IMX_OCRAMALIAS_OFFSET)</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">/* i.MX6 ARM MP Virtual Base Addresses */</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define IMX_MPSCU_VBASE          (IMX_ARMMP_VSECTION+IMX_MPSCU_OFFSET)</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MPICC_VBASE          (IMX_ARMMP_VSECTION+IMX_MPICC_OFFSET)</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MPGTM_VBASE          (IMX_ARMMP_VSECTION+IMX_MPGTM_OFFSET)</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MPPTM_VBASE          (IMX_ARMMP_VSECTION+IMX_MPPTM_OFFSET)</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MPICD_VBASE          (IMX_ARMMP_VSECTION+IMX_MPICD_OFFSET)</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PL310_VBASE          (IMX_ARMMP_VSECTION+IMX_PL310_OFFSET)</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">/* i.MX6 PCIE Virtual Base Addresses */</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define IMX_PCIE_VBASE           (IMX_PCIE_VSECTION+IMX_PCIE_OFFSET)</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PCIEREGS_VBASE       (IMX_PCIE_VSECTION+IMX_PCIEREGS_OFFSET)</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">/* i.MX6 AIPS-1 Virtual Base Addresses */</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define IMX_SPDIF_VBASE          (IMX_AIPS1_VSECTION+IMX_SPDIF_OFFSET)</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ECSPI1_VBASE         (IMX_AIPS1_VSECTION+IMX_ECSPI1_OFFSET)</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ECSPI2_VBASE         (IMX_AIPS1_VSECTION+IMX_ECSPI2_OFFSET)</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ECSPI3_VBASE         (IMX_AIPS1_VSECTION+IMX_ECSPI3_OFFSET)</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ECSPI4_VBASE         (IMX_AIPS1_VSECTION+IMX_ECSPI4_OFFSET)</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ECSPI5_VBASE         (IMX_AIPS1_VSECTION+IMX_ECSPI5_OFFSET)</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_UART1_VBASE          (IMX_AIPS1_VSECTION+IMX_UART1_OFFSET)</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ESAI_VBASE           (IMX_AIPS1_VSECTION+IMX_ESAI_OFFSET)</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_SSI1_VBASE           (IMX_AIPS1_VSECTION+IMX_SSI1_OFFSET)</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_SSI2_VBASE           (IMX_AIPS1_VSECTION+IMX_SSI2_OFFSET)</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_SSI3_VBASE           (IMX_AIPS1_VSECTION+IMX_SSI3_OFFSET)</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ASRC_VBASE           (IMX_AIPS1_VSECTION+IMX_ASRC_OFFSET)</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_SPBA_VBASE           (IMX_AIPS1_VSECTION+IMX_SPBA_OFFSET)</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_VPU_VBASE            (IMX_AIPS1_VSECTION+IMX_VPU_OFFSET)</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_APIS1CFG_VBASE       (IMX_AIPS1_VSECTION+IMX_APIS1CFG_OFFSET)</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PWM1_VBASE           (IMX_AIPS1_VSECTION+IMX_PWM1_OFFSET)</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PWM2_VBASE           (IMX_AIPS1_VSECTION+IMX_PWM2_OFFSET)</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PWM3_VBASE           (IMX_AIPS1_VSECTION+IMX_PWM3_OFFSET)</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PWM4_VBASE           (IMX_AIPS1_VSECTION+IMX_PWM4_OFFSET)</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CAN1_VBASE           (IMX_AIPS1_VSECTION+IMX_CAN1_OFFSET)</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CAN2_VBASE           (IMX_AIPS1_VSECTION+IMX_CAN2_OFFSET)</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPT_VBASE            (IMX_AIPS1_VSECTION+IMX_GPT_OFFSET)</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPIO_VBASE(n)        (IMX_AIPS1_VSECTION+IMX_GPIO_OFFSET(n))</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPIO1_VBASE          (IMX_AIPS1_VSECTION+IMX_GPIO1_OFFSET)</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPIO2_VBASE          (IMX_AIPS1_VSECTION+IMX_GPIO2_OFFSET)</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPIO3_VBASE          (IMX_AIPS1_VSECTION+IMX_GPIO3_OFFSET)</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPIO4_VBASE          (IMX_AIPS1_VSECTION+IMX_GPIO4_OFFSET)</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPIO5_VBASE          (IMX_AIPS1_VSECTION+IMX_GPIO5_OFFSET)</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPIO6_VBASE          (IMX_AIPS1_VSECTION+IMX_GPIO6_OFFSET)</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPIO7_VBASE          (IMX_AIPS1_VSECTION+IMX_GPIO7_OFFSET)</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_KPP_VBASE            (IMX_AIPS1_VSECTION+IMX_KPP_OFFSET)</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_WDOG1_VBASE          (IMX_AIPS1_VSECTION+IMX_WDOG1_OFFSET)</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_WDOG2_VBASE          (IMX_AIPS1_VSECTION+IMX_WDOG2_OFFSET)</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CCM_VBASE            (IMX_AIPS1_VSECTION+IMX_CCM_OFFSET)</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ANALOG_VBASE         (IMX_AIPS1_VSECTION+IMX_ANALOG_OFFSET)</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_USBPHY1_VBASE        (IMX_AIPS1_VSECTION+IMX_USBPHY1_OFFSET)</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_USBPHY2_VBASE        (IMX_AIPS1_VSECTION+IMX_USBPHY2_OFFSET)</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_SNVSHP_VBASE         (IMX_AIPS1_VSECTION+IMX_SNVSHP_OFFSET)</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_EPIT1_VBASE          (IMX_AIPS1_VSECTION+IMX_EPIT1_OFFSET)</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_EPIT2_VBASE          (IMX_AIPS1_VSECTION+IMX_EPIT2_OFFSET)</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_SRC_VBASE            (IMX_AIPS1_VSECTION+IMX_SRC_OFFSET)</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_GPC_VBASE            (IMX_AIPS1_VSECTION+IMX_GPC_OFFSET)</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PGCPU_VBASE          (IMX_AIPS1_VSECTION+IMX_PGCPU_OFFSET)</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PGCARM_VBASE         (IMX_AIPS1_VSECTION+IMX_PGCARM_OFFSET)</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IOMUXC_VBASE         (IMX_AIPS1_VSECTION+IMX_IOMUXC_OFFSET)</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_DCIC1_VBASE          (IMX_AIPS1_VSECTION+IMX_DCIC1_OFFSET)</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_DCIC2_VBASE          (IMX_AIPS1_VSECTION+IMX_DCIC2_OFFSET)</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_SDMA_VBASE           (IMX_AIPS1_VSECTION+IMX_SDMA_OFFSET)</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">/* i.MX6 AIPS-2 Virtual Base Addresses */</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define IMX_CAAM_VBASE           (IMX_AIPS2_VSECTION+IMX_CAAM_OFFSET)</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_DAP_VBASE            (IMX_AIPS2_VSECTION+IMX_DAP_OFFSET)</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_AIPS2CGF_VBASE       (IMX_AIPS2_VSECTION+IMX_AIPS2CGF_OFFSET)</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_USBOH3_VBASE         (IMX_AIPS2_VSECTION+IMX_USBOH3_OFFSET)</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ENET_VBASE           (IMX_AIPS2_VSECTION+IMX_ENET_OFFSET)</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MLB150_VBASE         (IMX_AIPS2_VSECTION+IMX_MLB150_OFFSET)</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_USDHC1_VBASE         (IMX_AIPS2_VSECTION+IMX_USDHC1_OFFSET)</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_USDHC2_VBASE         (IMX_AIPS2_VSECTION+IMX_USDHC2_OFFSET)</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_USDHC3_VBASE         (IMX_AIPS2_VSECTION+IMX_USDHC3_OFFSET)</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_USDHC4_VBASE         (IMX_AIPS2_VSECTION+IMX_USDHC4_OFFSET)</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_I2C1_VBASE           (IMX_AIPS2_VSECTION+IMX_I2C1_OFFSET)</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_I2C2_VBASE           (IMX_AIPS2_VSECTION+IMX_I2C2_OFFSET)</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_I2C3_VBASE           (IMX_AIPS2_VSECTION+IMX_I2C3_OFFSET)</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ROMCP_VBASE          (IMX_AIPS2_VSECTION+IMX_ROMCP_OFFSET)</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MMDC_VBASE           (IMX_AIPS2_VSECTION+IMX_MMDC_OFFSET)</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MMDCP1_VBASE         (IMX_AIPS2_VSECTION+IMX_MMDCP1_OFFSET)</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_EIM_VBASE            (IMX_AIPS2_VSECTION+IMX_EIM_OFFSET)</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_OCOTPCTRL_VBASE      (IMX_AIPS2_VSECTION+IMX_OCOTPCTRL_OFFSET)</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_TZASC1_VBASE         (IMX_AIPS2_VSECTION+IMX_TZASC1_OFFSET)</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_TZASC2_VBASE         (IMX_AIPS2_VSECTION+IMX_TZASC2_OFFSET)</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_AUDMUX_VBASE         (IMX_AIPS2_VSECTION+IMX_AUDMUX_OFFSET)</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MIPICSI_VBASE        (IMX_AIPS2_VSECTION+IMX_MIPICSI_OFFSET)</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MIPIDSI_VBASE        (IMX_AIPS2_VSECTION+IMX_MIPIDSI_OFFSET)</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_VDOA_VBASE           (IMX_AIPS2_VSECTION+IMX_VDOA_OFFSET)</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_UART2_VBASE          (IMX_AIPS2_VSECTION+IMX_UART2_OFFSET)</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_UART3_VBASE          (IMX_AIPS2_VSECTION+IMX_UART3_OFFSET)</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_UART4_VBASE          (IMX_AIPS2_VSECTION+IMX_UART4_OFFSET)</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_UART5_VBASE          (IMX_AIPS2_VSECTION+IMX_UART5_OFFSET)</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment">/* i.MX6 DAP AIPS-2 Virtual Base Addresses */</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define IMX_DAPROM_VBASE         (IMX_AIPS2_VSECTION+IMX_DAPROM_OFFSET)</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_ETB_VBASE            (IMX_AIPS2_VSECTION+IMX_ETB_OFFSET)</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_EXTCTI_VBASE         (IMX_AIPS2_VSECTION+IMX_EXTCTI_OFFSET)</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_TPIU_VBASE           (IMX_AIPS2_VSECTION+IMX_TPIU_OFFSET)</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_FUNNEL_VBASE         (IMX_AIPS2_VSECTION+IMX_FUNNEL_OFFSET)</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CA9INTEG_VBASE       (IMX_AIPS2_VSECTION+IMX_CA9INTEG_OFFSET)</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPUDBG_VBASE(n)      (IMX_AIPS2_VSECTION+IMX_CPUDBG_OFFSET(n))</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPUPMU_VBASE(n)      (IMX_AIPS2_VSECTION+IMX_CPUPMU_OFFSET(n))</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPU0DBG_VBASE        (IMX_AIPS2_VSECTION+IMX_CPU0DBG_OFFSET)</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPU0PMU_VBASE        (IMX_AIPS2_VSECTION+IMX_CPU0PMU_OFFSET)</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPU1DBG_VBASE        (IMX_AIPS2_VSECTION+IMX_CPU1DBG_OFFSET)</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPU1PMC_VBASE        (IMX_AIPS2_VSECTION+IMX_CPU1PMC_OFFSET)</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPU2DBG_VBASE        (IMX_AIPS2_VSECTION+IMX_CPU2DBG_OFFSET)</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPU2PMU_VBASE        (IMX_AIPS2_VSECTION+IMX_CPU2PMU_OFFSET)</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPU3DBG_VBASE        (IMX_AIPS2_VSECTION+IMX_CPU3DBG_OFFSET)</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CPU3PMU_VBASE        (IMX_AIPS2_VSECTION+IMX_CPU3PMU_OFFSET)</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CTI_VBASE(n)         (IMX_AIPS2_VSECTION+IMX_CTI_OFFSET(n))</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CTI0_VBASE           (IMX_AIPS2_VSECTION+IMX_CTI0_OFFSET)</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CTI1_VBASE           (IMX_AIPS2_VSECTION+IMX_CTI1_OFFSET)</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CTI2_VBASE           (IMX_AIPS2_VSECTION+IMX_CTI2_OFFSET)</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_CTI3_VBASE           (IMX_AIPS2_VSECTION+IMX_CTI3_OFFSET)</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PTM_VBASE(n)         (IMX_AIPS2_VSECTION+IMX_PTM_OFFSET(n))</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PTM0_VBASE           (IMX_AIPS2_VSECTION+IMX_PTM0_OFFSET)</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PTM1_VBASE           (IMX_AIPS2_VSECTION+IMX_PTM1_OFFSET)</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PTM2_VBASE           (IMX_AIPS2_VSECTION+IMX_PTM2_OFFSET)</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PTM3_VBASE           (IMX_AIPS2_VSECTION+IMX_PTM3_OFFSET)</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PLATCTRL_VBASE       (IMX_AIPS2_VSECTION+IMX_PLATCTRL_OFFSET)</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">/* i.MX6 SATA Virtual Base Addresses */</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define IMX_SATA_VBASE           (IMX_SATA_VSECTION+IMX_SATA_OFFSET)</span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_OPENVG_VBASE         (IMX_SATA_VSECTION+IMX_OPENVG_OFFSET)</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_MIPIHSI_VBASE        (IMX_SATA_VSECTION+IMX_MIPIHSI_OFFSET)</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">/* NuttX virtual base address</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment"> * The boot logic will create a temporarily mapping based on where NuttX is</span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment"> * executing in memory.  In this case, NuttX could be running from EIM NOR</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment"> * FLASH, EIM SRAM, or MMDC SDRAM. If we are running from FLASH, then we</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment"> * must have a separate mapping for the non-contiguous RAM region.</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#ifdef CONFIG_IMX6_BOOT_NOR</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">/* Some sanity checks.  If we are running from FLASH, then one of the</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment"> * external chip selects must be configured to boot from NOR flash.</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment"> * And, if so, then its size must agree with the configured size.</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#  if defined(CONFIG_IMX_EIM) &amp;&amp; defined(CONFIG_IMX_EIM_NOR)</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    if CONFIG_IMX_EIM_SIZE != CONFIG_FLASH_SIZE</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#      error EIM FLASH size disagreement</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    endif</span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  else</span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    error CONFIG_IMX6_BOOT_NOR=y, but no bootable NOR flash defined</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  endif</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  <span class="comment">/* Set up the NOR FLASH region as the NUTTX .text region */</span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#  define NUTTX_TEXT_VADDR       (CONFIG_FLASH_VSTART &amp; 0xfff00000)</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define NUTTX_TEXT_PADDR       (CONFIG_FLASH_START &amp; 0xfff00000)</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define NUTTX_TEXT_PEND        ((CONFIG_FLASH_END + 0x000fffff) &amp; 0xfff00000)</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define NUTTX_TEXT_SIZE        (NUTTX_TEXT_PEND - NUTTX_TEXT_PADDR)</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <span class="comment">/* The &quot;primary&quot; RAM is the SDRAM or SRAM used for .bss and .data */</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#  define NUTTX_RAM_VADDR        (CONFIG_RAM_VSTART &amp; 0xfff00000)</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define NUTTX_RAM_PADDR        (CONFIG_RAM_START &amp; 0xfff00000)</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define NUTTX_RAM_PEND         ((CONFIG_RAM_END + 0x000fffff) &amp; 0xfff00000)</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define NUTTX_RAM_SIZE         (NUTTX_RAM_PEND - NUTTX_RAM_PADDR)</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* CONFIG_IMX6_BOOT_NOR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor"></span>  <span class="comment">/* Must be CONFIG_IMX6_BOOT_OCRAM || CONFIG_IMX6_BOOT_SDRAM || CONFIG_IMX6_BOOT_SRAM */</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  <span class="comment">/* Otherwise we are running from some kind of RAM (OCRAM, SRAM, or SDRAM).</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">   * Setup the RAM region as the NUTTX .txt, .bss, and .data region.</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">   */</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;</div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#  define NUTTX_TEXT_VADDR       (CONFIG_RAM_VSTART &amp; 0xfff00000)</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define NUTTX_TEXT_PADDR       (CONFIG_RAM_START &amp; 0xfff00000)</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define NUTTX_TEXT_PEND        ((CONFIG_RAM_END + 0x000fffff) &amp; 0xfff00000)</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define NUTTX_TEXT_SIZE        (NUTTX_TEXT_PEND - NUTTX_TEXT_PADDR)</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CONFIG_IMX6_BOOT_NOR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">/* MMU Page Table Location</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment"> * Determine the address of the MMU page table.  We will always attempt to</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment"> * use the bottom 16KB of RAM (SRAM or DRAM) for the page table, but there</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment"> * are a few conditions that affect this:</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment"> * If CONFIG_ARCH_ROMPGTABLE, then the page table resides in ROM and we will</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment"> * not use any page table in RAM, and in that case the user must sepcify the</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment"> * address of the page table explicitly by defining PGTABLE_BASE_VADDR and</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment"> * PGTABLE_BASE_PADDR in the board.h file.</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#undef PGTABLE_IN_HIGHSRAM</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#undef PGTABLE_IN_LOWSRAM</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#undef ARMV7A_PGTABLE_MAPPING </span><span class="comment">/* We do not remap the page table */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">/* Check if the user has configured the page table address */</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#if !defined(PGTABLE_BASE_PADDR) || !defined(PGTABLE_BASE_VADDR)</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  <span class="comment">/* Sanity check.. if one is undefined, both should be undefined */</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#  if defined(PGTABLE_BASE_PADDR) || defined(PGTABLE_BASE_VADDR)</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    error &quot;Only one of PGTABLE_BASE_PADDR or PGTABLE_BASE_VADDR is defined&quot;</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  endif</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  <span class="comment">/* A sanity check, if the configuration says that the page table is read-only</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">   * and pre-initialized (maybe ROM), then it should have also defined both of</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">   * the page table base addresses.</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment">   */</span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#  ifdef CONFIG_ARCH_ROMPGTABLE</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    error &quot;CONFIG_ARCH_ROMPGTABLE defined; PGTABLE_BASE_P/VADDR not defined&quot;</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  endif</span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  <span class="comment">/* We must declare the page table at the bottom or at the top of OCRAM. */</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <span class="comment">/* Yes.. do the vectors lie in low memory? */</span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#  ifdef CONFIG_ARCH_LOWVECTORS</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  <span class="comment">/* In this case, page table must lie at the top 16Kb of OCRAM. */</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#    define PGTABLE_BASE_PADDR    (IMX_OCRAM_PBASE + IMX_OCRAM_SIZE - PGTABLE_SIZE)</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define PGTABLE_BASE_VADDR    (IMX_OCRAM_VBASE + IMX_OCRAM_SIZE - PGTABLE_SIZE)</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define PGTABLE_IN_HIGHSRAM   1</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  <span class="comment">/* We will force the IDLE stack to precede the page table */</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#    define IDLE_STACK_PBASE      (PGTABLE_BASE_PADDR - CONFIG_IDLETHREAD_STACKSIZE)</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define IDLE_STACK_VBASE      (PGTABLE_BASE_VADDR - CONFIG_IDLETHREAD_STACKSIZE)</span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#  else </span><span class="comment">/* CONFIG_ARCH_LOWVECTORS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  <span class="comment">/* Otherwise, the vectors lie at another location (perhaps in NOR FLASH,</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">   * perhaps elsewhere in OCRAM).  The page table will then be positioned</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">   * at the first 16Kb of SRAM.</span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">   */</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#    define PGTABLE_BASE_PADDR    IMX_OCRAM_PBASE</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define PGTABLE_BASE_VADDR    IMX_OCRAM_VBASE</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define PGTABLE_IN_LOWSRAM    1</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;   <span class="comment">/* We will force the IDLE stack to follow the page table */</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#    define IDLE_STACK_PBASE      (PGTABLE_BASE_PADDR + PGTABLE_SIZE)</span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define IDLE_STACK_VBASE      (PGTABLE_BASE_VADDR + PGTABLE_SIZE)</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#  endif </span><span class="comment">/* CONFIG_ARCH_LOWVECTORS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  <span class="comment">/* In either case, the page table lies in OCRAM.  If OCRAM is not the</span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment">   * primary RAM region, then we will need to set-up a special mapping for</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">   * the page table at boot time.</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">   */</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#  if defined(CONFIG_BOOT_RUNFROMFLASH)</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor"></span>  <span class="comment">/* If we are running from FLASH, then the primary memory region is</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">   * given by NUTTX_RAM_PADDR.</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">   */</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#    if NUTTX_RAM_PADDR != SAM_OCRAM_PSECTION</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#      define ARMV7A_PGTABLE_MAPPING 1</span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    endif</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">/* Otherwise, we are running from RAM and that RAM is also the primary</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment"> * RAM.  If that is not OCRAM, then we will need to create a mapping</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment"> * for the OCRAM at start-up.</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#  elif !defined(CONFIG_IMX6_BOOT_OCRAM)</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define ARMV7A_PGTABLE_MAPPING 1</span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  endif</span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* !PGTABLE_BASE_PADDR || !PGTABLE_BASE_VADDR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  <span class="comment">/* Sanity check.. if one is defined, both should be defined */</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;</div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#  if !defined(PGTABLE_BASE_PADDR) || !defined(PGTABLE_BASE_VADDR)</span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    error &quot;One of PGTABLE_BASE_PADDR or PGTABLE_BASE_VADDR is undefined&quot;</span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  endif</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;  <span class="comment">/* The page table then lies at the beginning of the OSSRAM and</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">   * the IDLE stack follows immediately.</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment">   */</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#    define PGTABLE_BASE_PADDR    IMX_OCRAM_PBASE</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define PGTABLE_BASE_VADDR    IMX_OCRAM_VBASE</span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define PGTABLE_IN_LOWSRAM    1</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;   <span class="comment">/* We will force the IDLE stack to follow the page table */</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;</div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#    define IDLE_STACK_PBASE      (PGTABLE_BASE_PADDR + PGTABLE_SIZE)</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define IDLE_STACK_VBASE      (PGTABLE_BASE_VADDR + PGTABLE_SIZE)</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !PGTABLE_BASE_PADDR || !PGTABLE_BASE_VADDR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">/* Level 2 Page table start addresses.</span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment"> * The maximum size of the L1 page table is:</span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment"> *  (4GB address range / 1 MB per section ) * 4 bytes per entry = 16KB</span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment"> * The maximum size of the L2 page table is:</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment"> *  (4GB address range / 4 KB per page ) * 4 bytes per entry = 4MB</span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment"> * 16KB of memory is reserved hold the page table for the virtual mappings.  A</span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment"> * portion of this table is not accessible in the virtual address space (for</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment"> * normal operation with a one-to-one address mapping).   There is this large</span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment"> * hole in the physcal address space for which there will never be level 1</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment"> * mappings:</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment"> *   0x80000000-0xefffffff: Undefined (1.75 GB)</span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment"> * That is the offset where the main L2 page tables will be positioned.  This</span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment"> * corresponds to page table offsets 0x00002000 up to 0x00003c00.  That</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment"> * is 1792 entries, each mapping 4KB of address for a total of 7MB of virtual</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment"> * address space)</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment"> * Up to two L2 page tables may be used:</span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment"> * 1) One mapping the vector table.  However, L2 page tables must be aligned</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment"> *    to 1KB address boundaries, so the minimum L2 page table size is then</span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment"> *    1KB, mapping up a full megabyte of virtual address space.</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment"> *    This L2 page table is only allocated if CONFIG_ARCH_LOWVECTORS is *not*</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment"> *    defined.  The i.MX6 boot-up logic will map the beginning of the boot</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment"> *    memory to address 0x0000:0000 using both the MMU and the AXI matrix</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment"> *    REMAP register.  So no L2 page table is required.</span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment"> * 2) If on-demand paging is supported (CONFIG_PAGING=y), than an additional</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment"> *    L2 page table is needed.  This page table will use the remainder of</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment"> *    the address space.</span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;</div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#ifndef CONFIG_ARCH_LOWVECTORS</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor"></span>  <span class="comment">/* Memory map</span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment">   * VIRTUAL ADDRESS RANGE L1 PG TABLE L2 PG TABLE  DESCRIPTION</span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment">   * START      END        OFFSET      SIZE</span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="comment">   * ---------- ---------- ------------ ----------------------------</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment">   * 0x80000000 0x803fffff 0x000002000 0x000000400  Vectors (1MiB)</span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="comment">   * 0x80100000 0x806fffff 0x000002400 0x000001800  Paging  (6MiB)</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment">   */</span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;  <span class="comment">/* Vector L2 page table offset/size */</span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#  define VECTOR_L2_OFFSET        0x000002000</span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define VECTOR_L2_SIZE          0x000000400</span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;  <span class="comment">/* Vector L2 page table base addresses */</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#  define VECTOR_L2_PBASE         (PGTABLE_BASE_PADDR + VECTOR_L2_OFFSET)</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define VECTOR_L2_VBASE         (PGTABLE_BASE_VADDR + VECTOR_L2_OFFSET)</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;  <span class="comment">/* Vector L2 page table end addresses */</span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;</div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#  define VECTOR_L2_END_PADDR     (VECTOR_L2_PBASE + VECTOR_L2_SIZE)</span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define VECTOR_L2_END_VADDR     (VECTOR_L2_VBASE + VECTOR_L2_SIZE)</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  <span class="comment">/* Paging L2 page table offset/size */</span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;</div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#  define PGTABLE_L2_OFFSET       0x000002400</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PGTABLE_L2_SIZE         0x000001800</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor"></span>  <span class="comment">/* Memory map</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment">   * VIRTUAL ADDRESS RANGE L1 PG TABLE L2 PG TABLE  DESCRIPTION</span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment">   * START      END        OFFSET      SIZE</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment">   * ---------- ---------- ------------ ----------------------------</span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment">   * 0x80000000 0x806fffff 0x000002000 0x000001c00  Paging  (7MiB)</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment">   */</span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;</div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;  <span class="comment">/* Paging L2 page table offset/size */</span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;</div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#  define PGTABLE_L2_OFFSET       0x000002000</span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PGTABLE_L2_SIZE         0x000001c00</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment">/* Paging L2 page table base addresses</span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment"> * NOTE: If CONFIG_PAGING is defined, mmu.h will re-assign the virtual</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment"> * address of the page table.</span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define PGTABLE_L2_PBASE          (PGTABLE_BASE_PADDR + PGTABLE_L2_OFFSET)</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PGTABLE_L2_VBASE          (PGTABLE_BASE_VADDR + PGTABLE_L2_OFFSET)</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment">/* Paging L2 page table end addresses */</span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;</div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define PGTABLE_L2_END_PADDR      (PGTABLE_L2_PBASE + PGTABLE_L2_SIZE)</span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PGTABLE_L2_END_VADDR      (PGTABLE_L2_VBASE + PGTABLE_L2_SIZE)</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment">/* Base address of the interrupt vector table.</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment"> *   IMX_VECTOR_PADDR - Unmapped, physical address of vector table in SRAM</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="comment"> *   IMX_VECTOR_VSRAM - Virtual address of vector table in SRAM</span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment"> *   IMX_VECTOR_VADDR - Virtual address of vector table (0x00000000 or 0xffff0000)</span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;</div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define VECTOR_TABLE_SIZE         0x00010000</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment">/* REVISIT: These definitions are not used:  The vector table is at some</span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment"> * arbitrary (but aligned) position in RAM or NOR FLASH and is positioned</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment"> * using the VBAR register.</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#ifdef CONFIG_ARCH_LOWVECTORS  </span><span class="comment">/* Vectors located at 0x0000:0000  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor"></span><span class="comment">/* Vectors will always lie at the beginning of OCRAM</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment"> * OCRAM Memory Map:</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment"> * ---------- ---------- ---------------------------</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment"> * START      END        CONTENT</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment"> * ---------- ---------- ---------------------------</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment"> * 0x00000000 0x00010000 Vectors (VECTOR_TABLE_SIZE)</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment"> * 0x00010000 0x0003c000 Unused</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment"> * 0x0003c000 0x00004000 Page table (PGTABLE_SIZE)</span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#  define IMX_VECTOR_PADDR        IMX_OCRAM_PBASE</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define IMX_VECTOR_VSRAM        IMX_OCRAM_VBASE</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define IMX_VECTOR_VADDR        0x00000000</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#else  </span><span class="comment">/* Vectors located at 0xffff:0000 -- this probably does not work */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor"></span><span class="comment">/* OCRAM Memory Map:</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment"> * ---------- ---------- ---------------------------</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment"> * START      END        CONTENT</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment"> * ---------- ---------- ---------------------------</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment"> * 0x00000000 0x00004000 Page table (PGTABLE_SIZE)</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment"> * 0x00004000 0x00030000 Unused</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment"> * 0x00030000 0x00010000 Vectors (VECTOR_TABLE_SIZE)</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#  define IMX_VECTOR_PADDR        (IMX_OCRAM_PBASE + IMX_OCRAM_SIZE - VECTOR_TABLE_SIZE)</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define IMX_VECTOR_VSRAM        (IMX_OCRAM_VBASE + IMX_OCRAM_SIZE - VECTOR_TABLE_SIZE)</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define IMX_VECTOR_VADDR        0xffff0000</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="comment"> * Public Types</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;</div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment"> * Public Data</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;</div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment"> * Public Functions</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_IMX6_CHIP_IMX_MEMORYMAP_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
