Muthu Manikandan Baskaran , Uday Bondhugula , Sriram Krishnamoorthy , J. Ramanujam , Atanas Rountev , P. Sadayappan, A compiler framework for optimization of affine loop nests for gpgpus, Proceedings of the 22nd annual international conference on Supercomputing, June 07-12, 2008, Island of Kos, Greece[doi>10.1145/1375527.1375562]
Muthu Manikandan Baskaran , J. Ramanujam , P. Sadayappan, Automatic C-to-CUDA code generation for affine programs, Proceedings of the 19th joint European conference on Theory and Practice of Software, international conference on Compiler Construction, March 20-28, 2010, Paphos, Cyprus[doi>10.1007/978-3-642-11970-5_14]
Cedric Bastoul, Code Generation in the Polyhedral Model Is Easier Than You Think, Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, p.7-16, September 29-October 03, 2004[doi>10.1109/PACT.2004.11]
Burton H. Bloom, Space/time trade-offs in hash coding with allowable errors, Communications of the ACM, v.13 n.7, p.422-426, July 1970[doi>10.1145/362686.362692]
William Blume , Ramon Doallo , Rudolf Eigenmann , John Grout , Jay Hoeflinger , Thomas Lawrence , Jaejin Lee , David Padua , Yunheung Paek , Bill Pottenger , Lawrence Rauchwerger , Peng Tu, Parallel Programming with Polaris, Computer, v.29 n.12, p.78-82, December 1996[doi>10.1109/2.546612]
Robert L. Bocchino , Vikram S. Adve , Bradford L. Chamberlain, Software transactional memory for large scale clusters, Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming, February 20-23, 2008, Salt Lake City, UT, USA[doi>10.1145/1345206.1345242]
Nicolas Brunie , Sylvain Collange , Gregory Diamos, Simultaneous branch and warp interweaving for sustained GPU performance, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Daniel Cederman , Philippas Tsigas , Muhammad Tayyab Chaudhry, Towards a software transactional memory for graphics processors, Proceedings of the 10th Eurographics conference on Parallel Graphics and Visualization, May 02-03, 2010, Norrköping, Sweden[doi>10.2312/EGPGV/EGPGV10/121-129]
Hassan Chafi , Arvind K. Sujeeth , Kevin J. Brown , HyoukJoong Lee , Anand R. Atreya , Kunle Olukotun, A domain-specific approach to heterogeneous parallelism, Proceedings of the 16th ACM symposium on Principles and practice of parallel programming, February 12-16, 2011, San Antonio, TX, USA[doi>10.1145/1941553.1941561]
Maria Couceiro , Paolo Romano , Nuno Carvalho , Luís Rodrigues, D2STM: Dependable Distributed Software Transactional Memory, Proceedings of the 2009 15th IEEE Pacific Rim International Symposium on Dependable Computing, p.307-313, November 16-18, 2009[doi>10.1109/PRDC.2009.55]
Bruno Coutinho , Diogo Sampaio , Fernando Magno Quintao Pereira , Wagner Meira Jr., Divergence Analysis and Optimizations, Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques, p.320-329, October 10-14, 2011[doi>10.1109/PACT.2011.63]
G. Diamos and S. Yalamanchili. 2010. Speculative execution on Multi-GPU systems. In Proc. of the 2010 IEEE International Symposium on Parallel and Distributed Processing. 1--12.
Wilson W. L. Fung , Inderpreet Singh , Andrew Brownsword , Tor M. Aamodt, Hardware transactional memory for GPU architectures, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155655]
Tianyi David Han , Tarek S. Abdelrahman, hiCUDA: High-Level GPGPU Programming, IEEE Transactions on Parallel and Distributed Systems, v.22 n.1, p.78-90, January 2011[doi>10.1109/TPDS.2010.62]
Tim Harris , Mark Plesko , Avraham Shinnar , David Tarditi, Optimizing memory transactions, Proceedings of the 2006 ACM SIGPLAN conference on Programming language design and implementation, June 11-14, 2006, Ottawa, Ontario, Canada[doi>10.1145/1133981.1133984]
Hanjun Kim , Nick P. Johnson , Jae W. Lee , Scott A. Mahlke , David I. August, Automatic speculative DOALL for clusters, Proceedings of the Tenth International Symposium on Code Generation and Optimization, March 31-April 04, 2012, San Jose, California[doi>10.1145/2259016.2259029]
Christos Kotselidis , Mohammad Ansari , Kim Jarvis , Mikel Luján , Chris Kirkham , Ian Watson, DiSTM: A Software Transactional Memory Framework for Clusters, Proceedings of the 2008 37th International Conference on Parallel Processing, p.51-58, September 09-11, 2008[doi>10.1109/ICPP.2008.59]
Milind Kulkarni , Martin Burtscher , Rajeshkar Inkulu , Keshav Pingali , Calin Casçaval, How much parallelism is there in irregular applications?, Proceedings of the 14th ACM SIGPLAN symposium on Principles and practice of parallel programming, February 14-18, 2009, Raleigh, NC, USA[doi>10.1145/1504176.1504181]
Milind Kulkarni , Keshav Pingali , Bruce Walter , Ganesh Ramanarayanan , Kavita Bala , L. Paul Chew, Optimistic parallelism requires abstractions, Proceedings of the 2007 ACM SIGPLAN conference on Programming language design and implementation, June 10-13, 2007, San Diego, California, USA[doi>10.1145/1250734.1250759]
S. I. Lee, T. Johnson, and R. Eigenmann. 2003. Cetus—an extensible compiler infrastructure for source-to-source transformation. In Proc. of the 16th Workshop on Languages and Compilers for Parallel Computing.
Victor W. Lee , Changkyu Kim , Jatin Chhugani , Michael Deisher , Daehyun Kim , Anthony D. Nguyen , Nadathur Satish , Mikhail Smelyanskiy , Srinivas Chennupaty , Per Hammarlund , Ronak Singhal , Pradeep Dubey, Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1816021]
Alan Leung , Ondřej Lhoták , Ghulam Lashari, Automatic parallelization for graphics processing units, Proceedings of the 7th International Conference on Principles and Practice of Programming in Java, August 27-28, 2009, Calgary, Alberta, Canada[doi>10.1145/1596655.1596670]
S. Liu, C. Eisenbeis, and J.-L. Gaudiot. 2011. Value prediction and speculative execution on GPU. International Journal of Parallel Programming 39, 533--552.
Mojtaba Mehrara , Jeff Hao , Po-Chun Hsu , Scott Mahlke, Parallelizing sequential applications on commodity hardware using a low-cost software transactional memory, Proceedings of the 2009 ACM SIGPLAN conference on Programming language design and implementation, June 15-21, 2009, Dublin, Ireland[doi>10.1145/1542476.1542495]
Jaikrishnan Menon , Marc De Kruijf , Karthikeyan Sankaralingam, iGPU: exception support and speculative execution on GPUs, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
NVIDIA. 2010. GPUs Are Only Up To 14 Times Faster than CPUs says Intel. Retrieved http://blogs.nvidia.com/ntersect/2010/06/gpus-are-only-up-to-14-times-faster-than-cpus-says-intel.html.
E. Nystrom, H.-S. Kim, and W. Hwu. 2004. Bottom-up and top-down context-sensitive summary-based pointer analysis. In Proc. of the 11th Static Analysis Symposium. 165--180.
Cosmin E. Oancea , Alan Mycroft, Software thread-level speculation: an optimistic library implementation, Proceedings of the 1st international workshop on Multicore software engineering, May 11-11, 2008, Leipzig, Germany[doi>10.1145/1370082.1370090]
Polybench. 2011. The Polyhedral Benchmark suite. Retrieved from http://www.cse.ohio-state.edu/pouchet/software/polybench.
Louis-Noël Pouchet , Cédric Bastoul , Albert Cohen , John Cavazos, Iterative optimization in the polyhedral model: part ii, multidimensional time, Proceedings of the 2008 ACM SIGPLAN conference on Programming language design and implementation, June 07-13, 2008, Tucson, AZ, USA[doi>10.1145/1375581.1375594]
K. Psarris , X. Kong , D. Klappholz, The Direction Vector I Test, IEEE Transactions on Parallel and Distributed Systems, v.4 n.11, p.1280-1290, November 1993[doi>10.1109/71.250105]
Lawrence Rauchwerger , David A. Padua, The LRPD Test: Speculative Run-Time Parallelization of Loops with Privatization and Reduction Parallelization, IEEE Transactions on Parallel and Distributed Systems, v.10 n.2, p.160-180, February 1999[doi>10.1109/71.752782]
D. Roger, U. Assarsson, and N. Holzschuch. 2007. Efficient stream reduction on the GPU. In Proc. of the 1st Workshop on General Purpose Processing on Graphics Processing Units. 1--4.
Shane Ryoo , Christopher I. Rodrigues , Sam S. Stone , Sara S. Baghsorkhi , Sain-Zee Ueng , John A. Stratton , Wen-mei W. Hwu, Program optimization space pruning for a multithreaded gpu, Proceedings of the 6th annual IEEE/ACM international symposium on Code generation and optimization, April 05-09, 2008, Boston, MA, USA[doi>10.1145/1356058.1356084]
Mehrzad Samadi , Amir Hormati , Mojtaba Mehrara , Janghaeng Lee , Scott Mahlke, Adaptive input-aware compilation for graphics engines, Proceedings of the 33rd ACM SIGPLAN conference on Programming Language Design and Implementation, June 11-16, 2012, Beijing, China[doi>10.1145/2254064.2254067]
J. Gregory Steffan , Christopher Colohan , Antonia Zhai , Todd C. Mowry, The STAMPede approach to thread-level speculation, ACM Transactions on Computer Systems (TOCS), v.23 n.3, p.253-300, August 2005[doi>10.1145/1082469.1082471]
David Tarditi , Sidd Puri , Jose Oglesby, Accelerator: using data parallelism to program GPUs for general-purpose uses, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168898]
Chen Tian , Min Feng , Vijay Nagarajan , Rajiv Gupta, Copy or Discard execution model for speculative parallelization on multicores, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.330-341, November 08-12, 2008[doi>10.1109/MICRO.2008.4771802]
Haris Volos , Adam Welc , Ali-Reza Adl-Tabatabai , Tatiana Shpeisman , Xinmin Tian , Ravi Narayanaswamy, NePaLTM: Design and Implementation of Nested Parallelism for Transactional Memory Systems, Proceedings of the 23rd European Conference on ECOOP 2009 --- Object-Oriented Programming, July 06-10, 2009, Italy[doi>10.1007/978-3-642-03013-0_7]
Robert P. Wilson , Robert S. French , Christopher S. Wilson , Saman P. Amarasinghe , Jennifer M. Anderson , Steve W. K. Tjiang , Shih-Wei Liao , Chau-Wen Tseng , Mary W. Hall , Monica S. Lam , John L. Hennessy, SUIF: an infrastructure for research on parallelizing and optimizing compilers, ACM SIGPLAN Notices, v.29 n.12, p.31-37, Dec. 1994[doi>10.1145/193209.193217]
Michael Joseph Wolfe , Carter Shanklin , Leda Ortega, High Performance Compilers for Parallel Computing, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1995
Michael Wolfe, Implementing the PGI Accelerator model, Proceedings of the 3rd Workshop on General-Purpose Computation on Graphics Processing Units, March 14-14, 2010, Pittsburgh, Pennsylvania[doi>10.1145/1735688.1735697]
S. Xiao and W. chun Feng. 2010. Inter-block GPU communication via fast barrier synchronization. In Proc. of the 2010 IEEE International Symposium on Parallel and Distributed Processing. 1--12.
Eddy Z. Zhang , Yunlian Jiang , Ziyu Guo , Kai Tian , Xipeng Shen, On-the-fly elimination of dynamic irregularities for GPU computing, Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems, March 05-11, 2011, Newport Beach, California, USA[doi>10.1145/1950365.1950408]
