miss
rate
prefetching
algorithm
prefetch
latency
data
cache
bus
memory
distance
multiprocessor
architecture
utilization
