<?xml version="1.0"?>
<dblpperson name="Anmol Prakash Surhonne" pid="201/8216" n="2">
<person key="homepages/201/8216" mdate="2017-06-26">
<author pid="201/8216">Anmol Prakash Surhonne</author>
</person>
<r><inproceedings key="conf/ismvl/SurhonneBC18" mdate="2020-06-15">
<author pid="201/8216">Anmol Prakash Surhonne</author>
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Synthesis of Multi-valued Literal Using Lukasiewicz Logic.</title>
<pages>204-209</pages>
<year>2018</year>
<booktitle>ISMVL</booktitle>
<ee>https://doi.org/10.1109/ISMVL.2018.00043</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISMVL.2018.00043</ee>
<crossref>conf/ismvl/2018</crossref>
<url>db/conf/ismvl/ismvl2018.html#SurhonneBC18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rc/SurhonneCW17" mdate="2017-06-26">
<author pid="201/8216">Anmol Prakash Surhonne</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="98/1744">Robert Wille</author>
<title>Automatic Test Pattern Generation for Multiple Missing Gate Faults in Reversible Circuits - Work in Progress Report.</title>
<pages>176-182</pages>
<year>2017</year>
<booktitle>RC</booktitle>
<ee>https://doi.org/10.1007/978-3-319-59936-6_14</ee>
<crossref>conf/rc/2017</crossref>
<url>db/conf/rc/rc2017.html#SurhonneCW17</url>
</inproceedings>
</r>
<coauthors n="3" nc="1">
<co c="0"><na f="b/Bhattacharjee:Debjyoti" pid="160/7918">Debjyoti Bhattacharjee</na></co>
<co c="0"><na f="c/Chattopadhyay:Anupam" pid="99/4535">Anupam Chattopadhyay</na></co>
<co c="0"><na f="w/Wille:Robert" pid="98/1744">Robert Wille</na></co>
</coauthors>
</dblpperson>

