// Seed: 1067856887
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  event id_15 = -1, id_16;
  supply0 id_17 = -1;
  wire id_18 = (id_17);
  bit id_19 = 1'b0, id_20, id_21 = id_18 + "", id_22 = 1;
  always id_20 <= id_4;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  parameter id_2 = 1 & id_1[1];
  id_3 :
  assert property (@(1'b0) id_3);
  reg id_4, id_5;
  always id_4 <= id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign id_3 = id_2[1];
endmodule
