{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "#############################################################################\n",
    "# zlib License\n",
    "#\n",
    "# (C) 2023 Zach Flowers, Murtaza Safdari <musafdar@cern.ch>\n",
    "#\n",
    "# This software is provided 'as-is', without any express or implied\n",
    "# warranty.  In no event will the authors be held liable for any damages\n",
    "# arising from the use of this software.\n",
    "#\n",
    "# Permission is granted to anyone to use this software for any purpose,\n",
    "# including commercial applications, and to alter it and redistribute it\n",
    "# freely, subject to the following restrictions:\n",
    "#\n",
    "# 1. The origin of this software must not be misrepresented; you must not\n",
    "#    claim that you wrote the original software. If you use this software\n",
    "#    in a product, an acknowledgment in the product documentation would be\n",
    "#    appreciated but is not required.\n",
    "# 2. Altered source versions must be plainly marked as such, and must not be\n",
    "#    misrepresented as being the original software.\n",
    "# 3. This notice may not be removed or altered from any source distribution.\n",
    "#############################################################################"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Imports"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "#%%\n",
    "%matplotlib inline\n",
    "import matplotlib.pyplot as plt\n",
    "import logging\n",
    "import i2c_gui\n",
    "import i2c_gui.chips\n",
    "from i2c_gui.usb_iss_helper import USB_ISS_Helper\n",
    "from i2c_gui.fpga_eth_helper import FPGA_ETH_Helper\n",
    "import numpy as np\n",
    "from mpl_toolkits.axes_grid1 import make_axes_locatable\n",
    "# import time\n",
    "from tqdm import tqdm\n",
    "# from i2c_gui.chips.etroc2_chip import register_decoding\n",
    "import os, sys\n",
    "import multiprocessing\n",
    "os.chdir(f'/home/{os.getlogin()}/ETROC2/ETROC_DAQ')\n",
    "import run_script\n",
    "import parser_arguments\n",
    "import importlib\n",
    "importlib.reload(run_script)\n",
    "import datetime\n",
    "import pandas\n",
    "from pathlib import Path\n",
    "import subprocess\n",
    "import sqlite3\n",
    "from notebooks.notebook_helpers import *\n",
    "from fnmatch import fnmatch\n",
    "import scipy.stats as stats\n",
    "from math import ceil\n",
    "from numpy import savetxt"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<Figure size 1000x1000 with 0 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "#%%\n",
    "%matplotlib inline\n",
    "import matplotlib.pyplot as plt\n",
    "plt.figure()\n",
    "plt.show()"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Set defaults"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "# !!!!!!!!!!!!\n",
    "# It is very important to correctly set the chip name, this value is stored with the data\n",
    "chip_names = [\"ET2_EPIR_Pair1\", \"ET2_BAR_4\", \"ET2_BAR_6\", \"CNM_HPK_1_3\"]\n",
    "chip_fignames = [\"EPIR Pair 1\", \"Barcelona 4\", \"Barcelona 6\", \"CNM (HPK) 1-3\"]\n",
    "# chip_names = [\"ET2_EPIR_Pair4\"]\n",
    "# chip_fignames = [\"EPIR Pair 4\"]\n",
    "chip_figtitles = chip_names\n",
    "\n",
    "# 'The port name the USB-ISS module is connected to. Default: /dev/ttyACM0'\n",
    "port = \"/dev/ttyACM1\"\n",
    "# I2C addresses for the pixel block and WS\n",
    "chip_addresses = [0x60, 0x61, 0x62, 0x64]\n",
    "# chip_addresses = [0x63]\n",
    "ws_addresses = [None, None, None, None]\n",
    "\n",
    "fig_outdir = Path('../ETROC-figures')\n",
    "fig_outdir = fig_outdir / (datetime.date.today().isoformat() + '_Array_Test_Results')\n",
    "fig_outdir.mkdir(exist_ok=True)\n",
    "fig_path = str(fig_outdir)\n",
    "\n",
    "col_list, row_list = np.meshgrid(np.arange(16),np.arange(16))\n",
    "scan_list = list(zip(row_list.flatten(),col_list.flatten()))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Make i2c_connection class object"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "# i2c_conn = self, port, chip_addresses, chip_names, chip_fc_delays\n",
    "i2c_conn = i2c_connection(port,chip_addresses,ws_addresses,chip_names,[(\"1\",\"1\"),(\"1\",\"1\"),(\"1\",\"1\"), (\"1\",\"1\")])"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Config chips"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Key is (Disable Pixels, Auto Cal, Chip Peripherals, Basic Peri Reg Check, Pixel Check)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# (WS Prep Pixel and Peri) - 0 - (disable & auto_cal all pixels) - (disable default all pixels) - (auto_TH_CAL) - (set basic peripherals) - (peripheral reg check) -  (pixel ID check)\n",
    "i2c_conn.config_chips('00100111')\n",
    "# i2c_conn.config_chips('00001111') # disable and more fun things\n",
    "# i2c_conn.config_chips('00000100') # set basic peripherals\n",
    "# i2c_conn.config_chips('00010000') # calibrate only\n",
    "# i2c_conn.config_chips('00000001') # pixel ID check (I2C check)\n",
    "# i2c_conn.config_chips('10000000') # ws init\n",
    "# i2c_conn.disable_all_pixels(chip_address=chip_addresses[1])"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Visualize the learned Baselines (BL) and Noise Widths (NW)\n",
    "\n",
    "Note that the NW represents the full width on either side of the BL"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "def make_baselines(do_config = True):\n",
    "    if do_config:\n",
    "        i2c_conn.config_chips('00100111')\n",
    "\n",
    "    histdir = Path('/run/media/daq/T7/ETROC-History-DESY')\n",
    "    histdir.mkdir(exist_ok=True)\n",
    "    histfile = histdir / 'BaselineHistory.sqlite'\n",
    "\n",
    "    # from mpl_toolkits.axes_grid1 import make_axes_locatable\n",
    "    for chip_address, chip_figname, chip_figtitle in zip(chip_addresses,chip_fignames,chip_fignames):\n",
    "        BL_map_THCal,NW_map_THCal,BL_df = i2c_conn.get_auto_cal_maps(chip_address)\n",
    "        fig = plt.figure(dpi=200, figsize=(20,10))\n",
    "        gs = fig.add_gridspec(1,2)\n",
    "\n",
    "        ax0 = fig.add_subplot(gs[0,0])\n",
    "        ax0.set_title(f\"{chip_figtitle}: BL (DAC LSB)\", size=17, loc=\"right\")\n",
    "        img0 = ax0.imshow(BL_map_THCal, interpolation='none')\n",
    "        ax0.set_aspect(\"equal\")\n",
    "        ax0.invert_xaxis()\n",
    "        ax0.invert_yaxis()\n",
    "        plt.xticks(range(16), range(16), rotation=\"vertical\")\n",
    "        plt.yticks(range(16), range(16))\n",
    "        hep.cms.text(loc=0, ax=ax0, fontsize=17, text=\"Preliminary\")\n",
    "        divider = make_axes_locatable(ax0)\n",
    "        cax = divider.append_axes('right', size=\"5%\", pad=0.05)\n",
    "        fig.colorbar(img0, cax=cax, orientation=\"vertical\")\n",
    "\n",
    "        ax1 = fig.add_subplot(gs[0,1])\n",
    "        ax1.set_title(f\"{chip_figtitle}: NW (DAC LSB)\", size=17, loc=\"right\")\n",
    "        img1 = ax1.imshow(NW_map_THCal, interpolation='none')\n",
    "        ax1.set_aspect(\"equal\")\n",
    "        ax1.invert_xaxis()\n",
    "        ax1.invert_yaxis()\n",
    "        plt.xticks(range(16), range(16), rotation=\"vertical\")\n",
    "        plt.yticks(range(16), range(16))\n",
    "        hep.cms.text(loc=0, ax=ax1, fontsize=17, text=\"Preliminary\")\n",
    "        divider = make_axes_locatable(ax1)\n",
    "        cax = divider.append_axes('right', size=\"5%\", pad=0.05)\n",
    "        fig.colorbar(img1, cax=cax, orientation=\"vertical\")\n",
    "\n",
    "        timestamp = datetime.datetime.now().strftime(\"%Y-%m-%d_%H-%M\")\n",
    "\n",
    "        for x in range(16):\n",
    "            for y in range(16):\n",
    "                ax0.text(x,y,f\"{BL_map_THCal.T[x,y]:.0f}\", c=\"white\", size=10, rotation=45, fontweight=\"bold\", ha=\"center\", va=\"center\")\n",
    "                ax1.text(x,y,f\"{NW_map_THCal.T[x,y]:.0f}\", c=\"white\", size=10, rotation=45, fontweight=\"bold\", ha=\"center\", va=\"center\")\n",
    "        plt.tight_layout()\n",
    "        plt.savefig(fig_path+\"/BL_NW_\"+chip_figname+\"_\"+timestamp+\".png\")\n",
    "        plt.show()\n",
    "\n",
    "        with sqlite3.connect(histfile) as sqlconn:\n",
    "            BL_df.to_sql('baselines', sqlconn, if_exists='append', index=False)\n",
    "\n",
    "        savetxt(histdir / f'{chip_figname}_BL_{timestamp}.csv', BL_map_THCal, delimiter=',')\n",
    "        savetxt(histdir / f'{chip_figname}_NW_{timestamp}.csv', NW_map_THCal, delimiter=',')\n",
    "\n",
    "    time.sleep(5)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# make_baselines(do_config=False)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "def do_pixel_operations(board_offsets=None, noisy_pixels=None, power_mode='high'):\n",
    "    i2c_conn.enable_select_pixels_in_chips(scan_list,QInjEn=False,Bypass_THCal=False,specified_addresses=chip_addresses[:], power_mode=power_mode)\n",
    "\n",
    "    # offset = 0x0f\n",
    "    # for chip_address in chip_addresses[:]:\n",
    "    #     chip = i2c_conn.get_chip_i2c_connection(chip_address)\n",
    "    #     row_indexer_handle,_,_ = chip.get_indexer(\"row\")\n",
    "    #     column_indexer_handle,_,_ = chip.get_indexer(\"column\")\n",
    "    #     for row, col in scan_list:\n",
    "    #         print(f\"Operating on chip {hex(chip_address)} Pixel ({row},{col})\")\n",
    "    #         column_indexer_handle.set(col)\n",
    "    #         row_indexer_handle.set(row)\n",
    "    #         i2c_conn.pixel_decoded_register_write(\"TH_offset\", format(offset, '06b'), chip)\n",
    "    #     del chip, row_indexer_handle, column_indexer_handle\n",
    "\n",
    "    if board_offsets is not None:\n",
    "        time.sleep(5)\n",
    "\n",
    "        for chip_address in chip_addresses[:]:\n",
    "            if chip_address not in board_offsets:\n",
    "                continue\n",
    "\n",
    "            chip = i2c_conn.get_chip_i2c_connection(chip_address)\n",
    "            row_indexer_handle,_,_ = chip.get_indexer(\"row\")\n",
    "            column_indexer_handle,_,_ = chip.get_indexer(\"column\")\n",
    "            for row, col in scan_list:\n",
    "                print(f\"Operating on chip {hex(chip_address)} Pixel ({row},{col}) Setting Offset to {board_offsets[chip_address]}\")\n",
    "                column_indexer_handle.set(col)\n",
    "                row_indexer_handle.set(row)\n",
    "                # i2c_conn.pixel_decoded_register_write(\"QSel\", format(0x14, '05b'), chip)\n",
    "                i2c_conn.pixel_decoded_register_write(\"TH_offset\", format(board_offsets[chip_address], '06b'), chip)\n",
    "            del chip, row_indexer_handle, column_indexer_handle\n",
    "\n",
    "    if noisy_pixels is not None:\n",
    "        time.sleep(5)\n",
    "\n",
    "        for chip_address in chip_addresses:\n",
    "            if chip_address not in noisy_pixels:\n",
    "                continue\n",
    "            chip = i2c_conn.get_chip_i2c_connection(chip_address)\n",
    "            row_indexer_handle,_,_ = chip.get_indexer(\"row\")\n",
    "            column_indexer_handle,_,_ = chip.get_indexer(\"column\")\n",
    "            for row, col in noisy_pixels[chip_address]:\n",
    "                print(f\"Masking from trigger of chip {hex(chip_address)} Pixel ({row},{col})\")\n",
    "                column_indexer_handle.set(col)\n",
    "                row_indexer_handle.set(row)\n",
    "\n",
    "                i2c_conn.pixel_decoded_register_write(\"disTrigPath\", \"1\", chip)\n",
    "                #i2c_conn.pixel_decoded_register_write(\"DAC\", format(1023, '010b'), chip)\n",
    "                #i2c_conn.pixel_decoded_register_write(\"Bypass_THCal\", \"1\", chip)\n",
    "\n",
    "    time.sleep(5)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "readout_board_names = \"b0_EPIR_Pair1_b1_BAR_4_b2_BAR_6_b3_CNM_HPK\"\n",
    "self_trigger_delay = 484\n",
    "beam_downtime = False # default is False because we expect (hope?) for 100% uptime from accelerator\n",
    "beam_off_time = \"10-00\" # time that beam is expected to turn off\n",
    "beam_on_time = \"11-30\" # time that beam is expected to turn on\n",
    "info = \"offset_15\" # additional info for the output name\n",
    "LED_pages = [\"0x0000\",\"0x0004\",\"0x0008\",\"0x000C\"] # LED pages to cycle through\n",
    "active_channels = \"0x000f\"\n",
    "polarity = \"0x0027\" # or \"0x0023\"\n",
    "hostname = \"192.168.2.3\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [],
   "source": [
    "def run_daq(trigger_board, trigger_board_name, run_number, total_time, daq_time, run_options=\"--compressed_binary --skip_translation\"):\n",
    "    trigger_bit_delay = int(trigger_board+'11'+format(self_trigger_delay, '010b'), base=2)\n",
    "    process_time = daq_time + 5\n",
    "    iterations = ceil(total_time/process_time)\n",
    "    LED_id = 0\n",
    "\n",
    "    for it in range(iterations):\n",
    "        if beam_downtime:\n",
    "            current_time = datetime.datetime.now().strftime(\"%H-%M\")\n",
    "            while ((current_time > beam_off_time) and (beam_on_time >= current_time)):\n",
    "                print(\"Waiting for beam...\")\n",
    "                time.sleep(300)\n",
    "                current_time = datetime.datetime.now().strftime(\"%H-%M\")\n",
    "        LED_page = LED_pages[LED_id]\n",
    "        LED_id += 1\n",
    "        if LED_id >= len(LED_pages): LED_id = 0\n",
    "        reset_string = \"\"\n",
    "        if(it==0): reset_string = \"--check_valid_data_start --clear_fifo\"\n",
    "        parser = parser_arguments.create_parser()\n",
    "        (options, args) = parser.parse_args(args=f\"-f --useIPC --hostname {hostname} -t {process_time} --run_name Run_{run_number} -o loop_{it} -v -w -s {LED_page} -p {polarity} -d {trigger_bit_delay} -a {active_channels} {run_options} --ssd {reset_string}\".split())\n",
    "        IPC_queue = multiprocessing.Queue()\n",
    "        process = multiprocessing.Process(target=run_script.main_process, args=(IPC_queue, options, f'main_process_Run_{run_number}_loop_{it}'))\n",
    "        process.start()\n",
    "\n",
    "        IPC_queue.put('memoFC Start Triggerbit BCR')\n",
    "        while not IPC_queue.empty():\n",
    "            pass\n",
    "        time.sleep(daq_time)\n",
    "        IPC_queue.put('stop DAQ')\n",
    "        IPC_queue.put('memoFC Triggerbit')\n",
    "        while not IPC_queue.empty():\n",
    "            pass\n",
    "        IPC_queue.put('allow threads to exit')\n",
    "        process.join()\n",
    "\n",
    "        del IPC_queue, process, parser"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# run_numbers = [44,45,46,47]\n",
    "# board_offsets = {\n",
    "#     0x60: 0x0f,\n",
    "#     0x61: 0x14,\n",
    "#     0x62: 0x0f,\n",
    "#     0x64: 0x14,\n",
    "# }\n",
    "# noisy_pixels = {\n",
    "#     0x60: [ # (row, col)\n",
    "#         (10, 8),\n",
    "#         (13, 4),\n",
    "#     ],\n",
    "# }\n",
    "# trigger_board = '0001'\n",
    "# trigger_board_name = \"EPIR_Pair1\"\n",
    "# power_mode = 'high'\n",
    "# total_time = 1 * 60 * 60\n",
    "# daq_time = 300\n",
    "\n",
    "\n",
    "# for run_number in run_numbers:\n",
    "#     make_baselines()\n",
    "#     do_pixel_operations(board_offsets=board_offsets, noisy_pixels=noisy_pixels, power_mode=power_mode)\n",
    "#     print(f\"Run {run_number} started at:\", datetime.datetime.now().isoformat(sep=\" \"))\n",
    "#     run_daq(trigger_board=trigger_board, trigger_board_name=trigger_board_name, run_number=run_number, total_time=total_time, daq_time=daq_time)\n",
    "#     print(f\"Run {run_number} ended at:\", datetime.datetime.now().isoformat(sep=\" \"))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# run_numbers = [48,49,50,51]\n",
    "# board_offsets = {\n",
    "#     0x60: 0x0f,\n",
    "#     0x61: 0x08,\n",
    "#     0x62: 0x0f,\n",
    "#     0x64: 0x08,\n",
    "# }\n",
    "# noisy_pixels = {\n",
    "#     0x60: [ # (row, col)\n",
    "#         (10, 8),\n",
    "#         (13, 4),\n",
    "#     ],\n",
    "# }\n",
    "# trigger_board = '0001'\n",
    "# trigger_board_name = \"EPIR_Pair1\"\n",
    "# power_mode = 'high'\n",
    "# total_time = 1 * 60 * 60\n",
    "# daq_time = 300\n",
    "\n",
    "# for run_number in run_numbers:\n",
    "#     make_baselines()\n",
    "#     do_pixel_operations(board_offsets=board_offsets, noisy_pixels=noisy_pixels, power_mode=power_mode)\n",
    "#     print(f\"Run {run_number} started at:\", datetime.datetime.now().isoformat(sep=\" \"))\n",
    "#     run_daq(trigger_board=trigger_board, trigger_board_name=trigger_board_name, run_number=run_number, total_time=total_time, daq_time=daq_time)\n",
    "#     print(f\"Run {run_number} ended at:\", datetime.datetime.now().isoformat(sep=\" \"))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# run_numbers = [52, 53, 54, 55]\n",
    "# board_offsets = {\n",
    "#     0x60: 0x0f,\n",
    "#     0x61: 0x0f,\n",
    "#     0x62: 0x0f,\n",
    "#     0x64: 0x0f,\n",
    "# }\n",
    "# noisy_pixels = {\n",
    "#     0x60: [ # (row, col)\n",
    "#         (10, 8),\n",
    "#         (13, 4),\n",
    "#     ],\n",
    "# }\n",
    "# trigger_board = '0001'\n",
    "# trigger_board_name = \"EPIR_Pair1\"\n",
    "# power_mode = 'high'\n",
    "# total_time = 1 * 60 * 60\n",
    "# daq_time = 300\n",
    "\n",
    "\n",
    "# for run_number in run_numbers:\n",
    "#     make_baselines()\n",
    "#     do_pixel_operations(board_offsets=board_offsets, noisy_pixels=noisy_pixels, power_mode=power_mode)\n",
    "#     print(f\"Run {run_number} started at:\", datetime.datetime.now().isoformat(sep=\" \"))\n",
    "#     run_daq(trigger_board=trigger_board, trigger_board_name=trigger_board_name, run_number=run_number, total_time=total_time, daq_time=daq_time)\n",
    "#     print(f\"Run {run_number} ended at:\", datetime.datetime.now().isoformat(sep=\" \"))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# run_numbers = [56, 57, 58, 59]\n",
    "# board_offsets = {\n",
    "#     0x60: 0x0f,\n",
    "#     0x61: 0x0a,\n",
    "#     0x62: 0x0f,\n",
    "#     0x64: 0x0a,\n",
    "# }\n",
    "# noisy_pixels = {\n",
    "#     0x60: [ # (row, col)\n",
    "#         (10, 8),\n",
    "#         (13, 4),\n",
    "#     ],\n",
    "# }\n",
    "# trigger_board = '0001'\n",
    "# trigger_board_name = \"EPIR_Pair1\"\n",
    "# power_mode = 'high'\n",
    "# total_time = 1 * 60 * 60\n",
    "# daq_time = 300\n",
    "\n",
    "\n",
    "# for run_number in run_numbers:\n",
    "#     make_baselines()\n",
    "#     do_pixel_operations(board_offsets=board_offsets, noisy_pixels=noisy_pixels, power_mode=power_mode)\n",
    "#     print(f\"Run {run_number} started at:\", datetime.datetime.now().isoformat(sep=\" \"))\n",
    "#     run_daq(trigger_board=trigger_board, trigger_board_name=trigger_board_name, run_number=run_number, total_time=total_time, daq_time=daq_time)\n",
    "#     print(f\"Run {run_number} ended at:\", datetime.datetime.now().isoformat(sep=\" \"))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Passed pixel check for chip: 0x60\n",
      "Passed peripheral write check for chip: 0x60\n",
      "Peripherals set for chip: 0x60\n",
      "Disabled pixels for chip: 0x60\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "Calibrating row: 100%|██████████| 16/16 [01:28<00:00,  5.50s/it]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Auto calibration finished for chip: 0x60\n",
      "Passed pixel check for chip: 0x61\n",
      "Passed peripheral write check for chip: 0x61\n",
      "Peripherals set for chip: 0x61\n",
      "Disabled pixels for chip: 0x61\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "Calibrating row: 100%|██████████| 16/16 [01:28<00:00,  5.50s/it]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Auto calibration finished for chip: 0x61\n",
      "Passed pixel check for chip: 0x62\n",
      "Passed peripheral write check for chip: 0x62\n",
      "Peripherals set for chip: 0x62\n",
      "Disabled pixels for chip: 0x62\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "Calibrating row: 100%|██████████| 16/16 [01:28<00:00,  5.50s/it]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Auto calibration finished for chip: 0x62\n",
      "Passed pixel check for chip: 0x64\n",
      "Passed peripheral write check for chip: 0x64\n",
      "Peripherals set for chip: 0x64\n",
      "Disabled pixels for chip: 0x64\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "Calibrating row: 100%|██████████| 16/16 [01:27<00:00,  5.50s/it]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Auto calibration finished for chip: 0x64\n",
      "Enabled pixel (0,0) for chip: 0x60\n",
      "Enabled pixel (0,1) for chip: 0x60\n",
      "Enabled pixel (0,2) for chip: 0x60\n",
      "Enabled pixel (0,3) for chip: 0x60\n",
      "Enabled pixel (0,4) for chip: 0x60\n",
      "Enabled pixel (0,5) for chip: 0x60\n",
      "Enabled pixel (0,6) for chip: 0x60\n",
      "Enabled pixel (0,7) for chip: 0x60\n",
      "Enabled pixel (0,8) for chip: 0x60\n",
      "Enabled pixel (0,9) for chip: 0x60\n",
      "Enabled pixel (0,10) for chip: 0x60\n",
      "Enabled pixel (0,11) for chip: 0x60\n",
      "Enabled pixel (0,12) for chip: 0x60\n",
      "Enabled pixel (0,13) for chip: 0x60\n",
      "Enabled pixel (0,14) for chip: 0x60\n",
      "Enabled pixel (0,15) for chip: 0x60\n",
      "Enabled pixel (1,0) for chip: 0x60\n",
      "Enabled pixel (1,1) for chip: 0x60\n",
      "Enabled pixel (1,2) for chip: 0x60\n",
      "Enabled pixel (1,3) for chip: 0x60\n",
      "Enabled pixel (1,4) for chip: 0x60\n",
      "Enabled pixel (1,5) for chip: 0x60\n",
      "Enabled pixel (1,6) for chip: 0x60\n",
      "Enabled pixel (1,7) for chip: 0x60\n",
      "Enabled pixel (1,8) for chip: 0x60\n",
      "Enabled pixel (1,9) for chip: 0x60\n",
      "Enabled pixel (1,10) for chip: 0x60\n",
      "Enabled pixel (1,11) for chip: 0x60\n",
      "Enabled pixel (1,12) for chip: 0x60\n",
      "Enabled pixel (1,13) for chip: 0x60\n",
      "Enabled pixel (1,14) for chip: 0x60\n",
      "Enabled pixel (1,15) for chip: 0x60\n",
      "Enabled pixel (2,0) for chip: 0x60\n",
      "Enabled pixel (2,1) for chip: 0x60\n",
      "Enabled pixel (2,2) for chip: 0x60\n",
      "Enabled pixel (2,3) for chip: 0x60\n",
      "Enabled pixel (2,4) for chip: 0x60\n",
      "Enabled pixel (2,5) for chip: 0x60\n",
      "Enabled pixel (2,6) for chip: 0x60\n",
      "Enabled pixel (2,7) for chip: 0x60\n",
      "Enabled pixel (2,8) for chip: 0x60\n",
      "Enabled pixel (2,9) for chip: 0x60\n",
      "Enabled pixel (2,10) for chip: 0x60\n",
      "Enabled pixel (2,11) for chip: 0x60\n",
      "Enabled pixel (2,12) for chip: 0x60\n",
      "Enabled pixel (2,13) for chip: 0x60\n",
      "Enabled pixel (2,14) for chip: 0x60\n",
      "Enabled pixel (2,15) for chip: 0x60\n",
      "Enabled pixel (3,0) for chip: 0x60\n",
      "Enabled pixel (3,1) for chip: 0x60\n",
      "Enabled pixel (3,2) for chip: 0x60\n",
      "Enabled pixel (3,3) for chip: 0x60\n",
      "Enabled pixel (3,4) for chip: 0x60\n",
      "Enabled pixel (3,5) for chip: 0x60\n",
      "Enabled pixel (3,6) for chip: 0x60\n",
      "Enabled pixel (3,7) for chip: 0x60\n",
      "Enabled pixel (3,8) for chip: 0x60\n",
      "Enabled pixel (3,9) for chip: 0x60\n",
      "Enabled pixel (3,10) for chip: 0x60\n",
      "Enabled pixel (3,11) for chip: 0x60\n",
      "Enabled pixel (3,12) for chip: 0x60\n",
      "Enabled pixel (3,13) for chip: 0x60\n",
      "Enabled pixel (3,14) for chip: 0x60\n",
      "Enabled pixel (3,15) for chip: 0x60\n",
      "Enabled pixel (4,0) for chip: 0x60\n",
      "Enabled pixel (4,1) for chip: 0x60\n",
      "Enabled pixel (4,2) for chip: 0x60\n",
      "Enabled pixel (4,3) for chip: 0x60\n",
      "Enabled pixel (4,4) for chip: 0x60\n",
      "Enabled pixel (4,5) for chip: 0x60\n",
      "Enabled pixel (4,6) for chip: 0x60\n",
      "Enabled pixel (4,7) for chip: 0x60\n",
      "Enabled pixel (4,8) for chip: 0x60\n",
      "Enabled pixel (4,9) for chip: 0x60\n",
      "Enabled pixel (4,10) for chip: 0x60\n",
      "Enabled pixel (4,11) for chip: 0x60\n",
      "Enabled pixel (4,12) for chip: 0x60\n",
      "Enabled pixel (4,13) for chip: 0x60\n",
      "Enabled pixel (4,14) for chip: 0x60\n",
      "Enabled pixel (4,15) for chip: 0x60\n",
      "Enabled pixel (5,0) for chip: 0x60\n",
      "Enabled pixel (5,1) for chip: 0x60\n",
      "Enabled pixel (5,2) for chip: 0x60\n",
      "Enabled pixel (5,3) for chip: 0x60\n",
      "Enabled pixel (5,4) for chip: 0x60\n",
      "Enabled pixel (5,5) for chip: 0x60\n",
      "Enabled pixel (5,6) for chip: 0x60\n",
      "Enabled pixel (5,7) for chip: 0x60\n",
      "Enabled pixel (5,8) for chip: 0x60\n",
      "Enabled pixel (5,9) for chip: 0x60\n",
      "Enabled pixel (5,10) for chip: 0x60\n",
      "Enabled pixel (5,11) for chip: 0x60\n",
      "Enabled pixel (5,12) for chip: 0x60\n",
      "Enabled pixel (5,13) for chip: 0x60\n",
      "Enabled pixel (5,14) for chip: 0x60\n",
      "Enabled pixel (5,15) for chip: 0x60\n",
      "Enabled pixel (6,0) for chip: 0x60\n",
      "Enabled pixel (6,1) for chip: 0x60\n",
      "Enabled pixel (6,2) for chip: 0x60\n",
      "Enabled pixel (6,3) for chip: 0x60\n",
      "Enabled pixel (6,4) for chip: 0x60\n",
      "Enabled pixel (6,5) for chip: 0x60\n",
      "Enabled pixel (6,6) for chip: 0x60\n",
      "Enabled pixel (6,7) for chip: 0x60\n",
      "Enabled pixel (6,8) for chip: 0x60\n",
      "Enabled pixel (6,9) for chip: 0x60\n",
      "Enabled pixel (6,10) for chip: 0x60\n",
      "Enabled pixel (6,11) for chip: 0x60\n",
      "Enabled pixel (6,12) for chip: 0x60\n",
      "Enabled pixel (6,13) for chip: 0x60\n",
      "Enabled pixel (6,14) for chip: 0x60\n",
      "Enabled pixel (6,15) for chip: 0x60\n",
      "Enabled pixel (7,0) for chip: 0x60\n",
      "Enabled pixel (7,1) for chip: 0x60\n",
      "Enabled pixel (7,2) for chip: 0x60\n",
      "Enabled pixel (7,3) for chip: 0x60\n",
      "Enabled pixel (7,4) for chip: 0x60\n",
      "Enabled pixel (7,5) for chip: 0x60\n",
      "Enabled pixel (7,6) for chip: 0x60\n",
      "Enabled pixel (7,7) for chip: 0x60\n",
      "Enabled pixel (7,8) for chip: 0x60\n",
      "Enabled pixel (7,9) for chip: 0x60\n",
      "Enabled pixel (7,10) for chip: 0x60\n",
      "Enabled pixel (7,11) for chip: 0x60\n",
      "Enabled pixel (7,12) for chip: 0x60\n",
      "Enabled pixel (7,13) for chip: 0x60\n",
      "Enabled pixel (7,14) for chip: 0x60\n",
      "Enabled pixel (7,15) for chip: 0x60\n",
      "Enabled pixel (8,0) for chip: 0x60\n",
      "Enabled pixel (8,1) for chip: 0x60\n",
      "Enabled pixel (8,2) for chip: 0x60\n",
      "Enabled pixel (8,3) for chip: 0x60\n",
      "Enabled pixel (8,4) for chip: 0x60\n",
      "Enabled pixel (8,5) for chip: 0x60\n",
      "Enabled pixel (8,6) for chip: 0x60\n",
      "Enabled pixel (8,7) for chip: 0x60\n",
      "Enabled pixel (8,8) for chip: 0x60\n",
      "Enabled pixel (8,9) for chip: 0x60\n",
      "Enabled pixel (8,10) for chip: 0x60\n",
      "Enabled pixel (8,11) for chip: 0x60\n",
      "Enabled pixel (8,12) for chip: 0x60\n",
      "Enabled pixel (8,13) for chip: 0x60\n",
      "Enabled pixel (8,14) for chip: 0x60\n",
      "Enabled pixel (8,15) for chip: 0x60\n",
      "Enabled pixel (9,0) for chip: 0x60\n",
      "Enabled pixel (9,1) for chip: 0x60\n",
      "Enabled pixel (9,2) for chip: 0x60\n",
      "Enabled pixel (9,3) for chip: 0x60\n",
      "Enabled pixel (9,4) for chip: 0x60\n",
      "Enabled pixel (9,5) for chip: 0x60\n",
      "Enabled pixel (9,6) for chip: 0x60\n",
      "Enabled pixel (9,7) for chip: 0x60\n",
      "Enabled pixel (9,8) for chip: 0x60\n",
      "Enabled pixel (9,9) for chip: 0x60\n",
      "Enabled pixel (9,10) for chip: 0x60\n",
      "Enabled pixel (9,11) for chip: 0x60\n",
      "Enabled pixel (9,12) for chip: 0x60\n",
      "Enabled pixel (9,13) for chip: 0x60\n",
      "Enabled pixel (9,14) for chip: 0x60\n",
      "Enabled pixel (9,15) for chip: 0x60\n",
      "Enabled pixel (10,0) for chip: 0x60\n",
      "Enabled pixel (10,1) for chip: 0x60\n",
      "Enabled pixel (10,2) for chip: 0x60\n",
      "Enabled pixel (10,3) for chip: 0x60\n",
      "Enabled pixel (10,4) for chip: 0x60\n",
      "Enabled pixel (10,5) for chip: 0x60\n",
      "Enabled pixel (10,6) for chip: 0x60\n",
      "Enabled pixel (10,7) for chip: 0x60\n",
      "Enabled pixel (10,8) for chip: 0x60\n",
      "Enabled pixel (10,9) for chip: 0x60\n",
      "Enabled pixel (10,10) for chip: 0x60\n",
      "Enabled pixel (10,11) for chip: 0x60\n",
      "Enabled pixel (10,12) for chip: 0x60\n",
      "Enabled pixel (10,13) for chip: 0x60\n",
      "Enabled pixel (10,14) for chip: 0x60\n",
      "Enabled pixel (10,15) for chip: 0x60\n",
      "Enabled pixel (11,0) for chip: 0x60\n",
      "Enabled pixel (11,1) for chip: 0x60\n",
      "Enabled pixel (11,2) for chip: 0x60\n",
      "Enabled pixel (11,3) for chip: 0x60\n",
      "Enabled pixel (11,4) for chip: 0x60\n",
      "Enabled pixel (11,5) for chip: 0x60\n",
      "Enabled pixel (11,6) for chip: 0x60\n",
      "Enabled pixel (11,7) for chip: 0x60\n",
      "Enabled pixel (11,8) for chip: 0x60\n",
      "Enabled pixel (11,9) for chip: 0x60\n",
      "Enabled pixel (11,10) for chip: 0x60\n",
      "Enabled pixel (11,11) for chip: 0x60\n",
      "Enabled pixel (11,12) for chip: 0x60\n",
      "Enabled pixel (11,13) for chip: 0x60\n",
      "Enabled pixel (11,14) for chip: 0x60\n",
      "Enabled pixel (11,15) for chip: 0x60\n",
      "Enabled pixel (12,0) for chip: 0x60\n",
      "Enabled pixel (12,1) for chip: 0x60\n",
      "Enabled pixel (12,2) for chip: 0x60\n",
      "Enabled pixel (12,3) for chip: 0x60\n",
      "Enabled pixel (12,4) for chip: 0x60\n",
      "Enabled pixel (12,5) for chip: 0x60\n",
      "Enabled pixel (12,6) for chip: 0x60\n",
      "Enabled pixel (12,7) for chip: 0x60\n",
      "Enabled pixel (12,8) for chip: 0x60\n",
      "Enabled pixel (12,9) for chip: 0x60\n",
      "Enabled pixel (12,10) for chip: 0x60\n",
      "Enabled pixel (12,11) for chip: 0x60\n",
      "Enabled pixel (12,12) for chip: 0x60\n",
      "Enabled pixel (12,13) for chip: 0x60\n",
      "Enabled pixel (12,14) for chip: 0x60\n",
      "Enabled pixel (12,15) for chip: 0x60\n",
      "Enabled pixel (13,0) for chip: 0x60\n",
      "Enabled pixel (13,1) for chip: 0x60\n",
      "Enabled pixel (13,2) for chip: 0x60\n",
      "Enabled pixel (13,3) for chip: 0x60\n",
      "Enabled pixel (13,4) for chip: 0x60\n",
      "Enabled pixel (13,5) for chip: 0x60\n",
      "Enabled pixel (13,6) for chip: 0x60\n",
      "Enabled pixel (13,7) for chip: 0x60\n",
      "Enabled pixel (13,8) for chip: 0x60\n",
      "Enabled pixel (13,9) for chip: 0x60\n",
      "Enabled pixel (13,10) for chip: 0x60\n",
      "Enabled pixel (13,11) for chip: 0x60\n",
      "Enabled pixel (13,12) for chip: 0x60\n",
      "Enabled pixel (13,13) for chip: 0x60\n",
      "Enabled pixel (13,14) for chip: 0x60\n",
      "Enabled pixel (13,15) for chip: 0x60\n",
      "Enabled pixel (14,0) for chip: 0x60\n",
      "Enabled pixel (14,1) for chip: 0x60\n",
      "Enabled pixel (14,2) for chip: 0x60\n",
      "Enabled pixel (14,3) for chip: 0x60\n",
      "Enabled pixel (14,4) for chip: 0x60\n",
      "Enabled pixel (14,5) for chip: 0x60\n",
      "Enabled pixel (14,6) for chip: 0x60\n",
      "Enabled pixel (14,7) for chip: 0x60\n",
      "Enabled pixel (14,8) for chip: 0x60\n",
      "Enabled pixel (14,9) for chip: 0x60\n",
      "Enabled pixel (14,10) for chip: 0x60\n",
      "Enabled pixel (14,11) for chip: 0x60\n",
      "Enabled pixel (14,12) for chip: 0x60\n",
      "Enabled pixel (14,13) for chip: 0x60\n",
      "Enabled pixel (14,14) for chip: 0x60\n",
      "Enabled pixel (14,15) for chip: 0x60\n",
      "Enabled pixel (15,0) for chip: 0x60\n",
      "Enabled pixel (15,1) for chip: 0x60\n",
      "Enabled pixel (15,2) for chip: 0x60\n",
      "Enabled pixel (15,3) for chip: 0x60\n",
      "Enabled pixel (15,4) for chip: 0x60\n",
      "Enabled pixel (15,5) for chip: 0x60\n",
      "Enabled pixel (15,6) for chip: 0x60\n",
      "Enabled pixel (15,7) for chip: 0x60\n",
      "Enabled pixel (15,8) for chip: 0x60\n",
      "Enabled pixel (15,9) for chip: 0x60\n",
      "Enabled pixel (15,10) for chip: 0x60\n",
      "Enabled pixel (15,11) for chip: 0x60\n",
      "Enabled pixel (15,12) for chip: 0x60\n",
      "Enabled pixel (15,13) for chip: 0x60\n",
      "Enabled pixel (15,14) for chip: 0x60\n",
      "Enabled pixel (15,15) for chip: 0x60\n",
      "Enabled pixel (0,0) for chip: 0x61\n",
      "Enabled pixel (0,1) for chip: 0x61\n",
      "Enabled pixel (0,2) for chip: 0x61\n",
      "Enabled pixel (0,3) for chip: 0x61\n",
      "Enabled pixel (0,4) for chip: 0x61\n",
      "Enabled pixel (0,5) for chip: 0x61\n",
      "Enabled pixel (0,6) for chip: 0x61\n",
      "Enabled pixel (0,7) for chip: 0x61\n",
      "Enabled pixel (0,8) for chip: 0x61\n",
      "Enabled pixel (0,9) for chip: 0x61\n",
      "Enabled pixel (0,10) for chip: 0x61\n",
      "Enabled pixel (0,11) for chip: 0x61\n",
      "Enabled pixel (0,12) for chip: 0x61\n",
      "Enabled pixel (0,13) for chip: 0x61\n",
      "Enabled pixel (0,14) for chip: 0x61\n",
      "Enabled pixel (0,15) for chip: 0x61\n",
      "Enabled pixel (1,0) for chip: 0x61\n",
      "Enabled pixel (1,1) for chip: 0x61\n",
      "Enabled pixel (1,2) for chip: 0x61\n",
      "Enabled pixel (1,3) for chip: 0x61\n",
      "Enabled pixel (1,4) for chip: 0x61\n",
      "Enabled pixel (1,5) for chip: 0x61\n",
      "Enabled pixel (1,6) for chip: 0x61\n",
      "Enabled pixel (1,7) for chip: 0x61\n",
      "Enabled pixel (1,8) for chip: 0x61\n",
      "Enabled pixel (1,9) for chip: 0x61\n",
      "Enabled pixel (1,10) for chip: 0x61\n",
      "Enabled pixel (1,11) for chip: 0x61\n",
      "Enabled pixel (1,12) for chip: 0x61\n",
      "Enabled pixel (1,13) for chip: 0x61\n",
      "Enabled pixel (1,14) for chip: 0x61\n",
      "Enabled pixel (1,15) for chip: 0x61\n",
      "Enabled pixel (2,0) for chip: 0x61\n",
      "Enabled pixel (2,1) for chip: 0x61\n",
      "Enabled pixel (2,2) for chip: 0x61\n",
      "Enabled pixel (2,3) for chip: 0x61\n",
      "Enabled pixel (2,4) for chip: 0x61\n",
      "Enabled pixel (2,5) for chip: 0x61\n",
      "Enabled pixel (2,6) for chip: 0x61\n",
      "Enabled pixel (2,7) for chip: 0x61\n",
      "Enabled pixel (2,8) for chip: 0x61\n",
      "Enabled pixel (2,9) for chip: 0x61\n",
      "Enabled pixel (2,10) for chip: 0x61\n",
      "Enabled pixel (2,11) for chip: 0x61\n",
      "Enabled pixel (2,12) for chip: 0x61\n",
      "Enabled pixel (2,13) for chip: 0x61\n",
      "Enabled pixel (2,14) for chip: 0x61\n",
      "Enabled pixel (2,15) for chip: 0x61\n",
      "Enabled pixel (3,0) for chip: 0x61\n",
      "Enabled pixel (3,1) for chip: 0x61\n",
      "Enabled pixel (3,2) for chip: 0x61\n",
      "Enabled pixel (3,3) for chip: 0x61\n",
      "Enabled pixel (3,4) for chip: 0x61\n",
      "Enabled pixel (3,5) for chip: 0x61\n",
      "Enabled pixel (3,6) for chip: 0x61\n",
      "Enabled pixel (3,7) for chip: 0x61\n",
      "Enabled pixel (3,8) for chip: 0x61\n",
      "Enabled pixel (3,9) for chip: 0x61\n",
      "Enabled pixel (3,10) for chip: 0x61\n",
      "Enabled pixel (3,11) for chip: 0x61\n",
      "Enabled pixel (3,12) for chip: 0x61\n",
      "Enabled pixel (3,13) for chip: 0x61\n",
      "Enabled pixel (3,14) for chip: 0x61\n",
      "Enabled pixel (3,15) for chip: 0x61\n",
      "Enabled pixel (4,0) for chip: 0x61\n",
      "Enabled pixel (4,1) for chip: 0x61\n",
      "Enabled pixel (4,2) for chip: 0x61\n",
      "Enabled pixel (4,3) for chip: 0x61\n",
      "Enabled pixel (4,4) for chip: 0x61\n",
      "Enabled pixel (4,5) for chip: 0x61\n",
      "Enabled pixel (4,6) for chip: 0x61\n",
      "Enabled pixel (4,7) for chip: 0x61\n",
      "Enabled pixel (4,8) for chip: 0x61\n",
      "Enabled pixel (4,9) for chip: 0x61\n",
      "Enabled pixel (4,10) for chip: 0x61\n",
      "Enabled pixel (4,11) for chip: 0x61\n",
      "Enabled pixel (4,12) for chip: 0x61\n",
      "Enabled pixel (4,13) for chip: 0x61\n",
      "Enabled pixel (4,14) for chip: 0x61\n",
      "Enabled pixel (4,15) for chip: 0x61\n",
      "Enabled pixel (5,0) for chip: 0x61\n",
      "Enabled pixel (5,1) for chip: 0x61\n",
      "Enabled pixel (5,2) for chip: 0x61\n",
      "Enabled pixel (5,3) for chip: 0x61\n",
      "Enabled pixel (5,4) for chip: 0x61\n",
      "Enabled pixel (5,5) for chip: 0x61\n",
      "Enabled pixel (5,6) for chip: 0x61\n",
      "Enabled pixel (5,7) for chip: 0x61\n",
      "Enabled pixel (5,8) for chip: 0x61\n",
      "Enabled pixel (5,9) for chip: 0x61\n",
      "Enabled pixel (5,10) for chip: 0x61\n",
      "Enabled pixel (5,11) for chip: 0x61\n",
      "Enabled pixel (5,12) for chip: 0x61\n",
      "Enabled pixel (5,13) for chip: 0x61\n",
      "Enabled pixel (5,14) for chip: 0x61\n",
      "Enabled pixel (5,15) for chip: 0x61\n",
      "Enabled pixel (6,0) for chip: 0x61\n",
      "Enabled pixel (6,1) for chip: 0x61\n",
      "Enabled pixel (6,2) for chip: 0x61\n",
      "Enabled pixel (6,3) for chip: 0x61\n",
      "Enabled pixel (6,4) for chip: 0x61\n",
      "Enabled pixel (6,5) for chip: 0x61\n",
      "Enabled pixel (6,6) for chip: 0x61\n",
      "Enabled pixel (6,7) for chip: 0x61\n",
      "Enabled pixel (6,8) for chip: 0x61\n",
      "Enabled pixel (6,9) for chip: 0x61\n",
      "Enabled pixel (6,10) for chip: 0x61\n",
      "Enabled pixel (6,11) for chip: 0x61\n",
      "Enabled pixel (6,12) for chip: 0x61\n",
      "Enabled pixel (6,13) for chip: 0x61\n",
      "Enabled pixel (6,14) for chip: 0x61\n",
      "Enabled pixel (6,15) for chip: 0x61\n",
      "Enabled pixel (7,0) for chip: 0x61\n",
      "Enabled pixel (7,1) for chip: 0x61\n",
      "Enabled pixel (7,2) for chip: 0x61\n",
      "Enabled pixel (7,3) for chip: 0x61\n",
      "Enabled pixel (7,4) for chip: 0x61\n",
      "Enabled pixel (7,5) for chip: 0x61\n",
      "Enabled pixel (7,6) for chip: 0x61\n",
      "Enabled pixel (7,7) for chip: 0x61\n",
      "Enabled pixel (7,8) for chip: 0x61\n",
      "Enabled pixel (7,9) for chip: 0x61\n",
      "Enabled pixel (7,10) for chip: 0x61\n",
      "Enabled pixel (7,11) for chip: 0x61\n",
      "Enabled pixel (7,12) for chip: 0x61\n",
      "Enabled pixel (7,13) for chip: 0x61\n",
      "Enabled pixel (7,14) for chip: 0x61\n",
      "Enabled pixel (7,15) for chip: 0x61\n",
      "Enabled pixel (8,0) for chip: 0x61\n",
      "Enabled pixel (8,1) for chip: 0x61\n",
      "Enabled pixel (8,2) for chip: 0x61\n",
      "Enabled pixel (8,3) for chip: 0x61\n",
      "Enabled pixel (8,4) for chip: 0x61\n",
      "Enabled pixel (8,5) for chip: 0x61\n",
      "Enabled pixel (8,6) for chip: 0x61\n",
      "Enabled pixel (8,7) for chip: 0x61\n",
      "Enabled pixel (8,8) for chip: 0x61\n",
      "Enabled pixel (8,9) for chip: 0x61\n",
      "Enabled pixel (8,10) for chip: 0x61\n",
      "Enabled pixel (8,11) for chip: 0x61\n",
      "Enabled pixel (8,12) for chip: 0x61\n",
      "Enabled pixel (8,13) for chip: 0x61\n",
      "Enabled pixel (8,14) for chip: 0x61\n",
      "Enabled pixel (8,15) for chip: 0x61\n",
      "Enabled pixel (9,0) for chip: 0x61\n",
      "Enabled pixel (9,1) for chip: 0x61\n",
      "Enabled pixel (9,2) for chip: 0x61\n",
      "Enabled pixel (9,3) for chip: 0x61\n",
      "Enabled pixel (9,4) for chip: 0x61\n",
      "Enabled pixel (9,5) for chip: 0x61\n",
      "Enabled pixel (9,6) for chip: 0x61\n",
      "Enabled pixel (9,7) for chip: 0x61\n",
      "Enabled pixel (9,8) for chip: 0x61\n",
      "Enabled pixel (9,9) for chip: 0x61\n",
      "Enabled pixel (9,10) for chip: 0x61\n",
      "Enabled pixel (9,11) for chip: 0x61\n",
      "Enabled pixel (9,12) for chip: 0x61\n",
      "Enabled pixel (9,13) for chip: 0x61\n",
      "Enabled pixel (9,14) for chip: 0x61\n",
      "Enabled pixel (9,15) for chip: 0x61\n",
      "Enabled pixel (10,0) for chip: 0x61\n",
      "Enabled pixel (10,1) for chip: 0x61\n",
      "Enabled pixel (10,2) for chip: 0x61\n",
      "Enabled pixel (10,3) for chip: 0x61\n",
      "Enabled pixel (10,4) for chip: 0x61\n",
      "Enabled pixel (10,5) for chip: 0x61\n",
      "Enabled pixel (10,6) for chip: 0x61\n",
      "Enabled pixel (10,7) for chip: 0x61\n",
      "Enabled pixel (10,8) for chip: 0x61\n",
      "Enabled pixel (10,9) for chip: 0x61\n",
      "Enabled pixel (10,10) for chip: 0x61\n",
      "Enabled pixel (10,11) for chip: 0x61\n",
      "Enabled pixel (10,12) for chip: 0x61\n",
      "Enabled pixel (10,13) for chip: 0x61\n",
      "Enabled pixel (10,14) for chip: 0x61\n",
      "Enabled pixel (10,15) for chip: 0x61\n",
      "Enabled pixel (11,0) for chip: 0x61\n",
      "Enabled pixel (11,1) for chip: 0x61\n",
      "Enabled pixel (11,2) for chip: 0x61\n",
      "Enabled pixel (11,3) for chip: 0x61\n",
      "Enabled pixel (11,4) for chip: 0x61\n",
      "Enabled pixel (11,5) for chip: 0x61\n",
      "Enabled pixel (11,6) for chip: 0x61\n",
      "Enabled pixel (11,7) for chip: 0x61\n",
      "Enabled pixel (11,8) for chip: 0x61\n",
      "Enabled pixel (11,9) for chip: 0x61\n",
      "Enabled pixel (11,10) for chip: 0x61\n",
      "Enabled pixel (11,11) for chip: 0x61\n",
      "Enabled pixel (11,12) for chip: 0x61\n",
      "Enabled pixel (11,13) for chip: 0x61\n",
      "Enabled pixel (11,14) for chip: 0x61\n",
      "Enabled pixel (11,15) for chip: 0x61\n",
      "Enabled pixel (12,0) for chip: 0x61\n",
      "Enabled pixel (12,1) for chip: 0x61\n",
      "Enabled pixel (12,2) for chip: 0x61\n",
      "Enabled pixel (12,3) for chip: 0x61\n",
      "Enabled pixel (12,4) for chip: 0x61\n",
      "Enabled pixel (12,5) for chip: 0x61\n",
      "Enabled pixel (12,6) for chip: 0x61\n",
      "Enabled pixel (12,7) for chip: 0x61\n",
      "Enabled pixel (12,8) for chip: 0x61\n",
      "Enabled pixel (12,9) for chip: 0x61\n",
      "Enabled pixel (12,10) for chip: 0x61\n",
      "Enabled pixel (12,11) for chip: 0x61\n",
      "Enabled pixel (12,12) for chip: 0x61\n",
      "Enabled pixel (12,13) for chip: 0x61\n",
      "Enabled pixel (12,14) for chip: 0x61\n",
      "Enabled pixel (12,15) for chip: 0x61\n",
      "Enabled pixel (13,0) for chip: 0x61\n",
      "Enabled pixel (13,1) for chip: 0x61\n",
      "Enabled pixel (13,2) for chip: 0x61\n",
      "Enabled pixel (13,3) for chip: 0x61\n",
      "Enabled pixel (13,4) for chip: 0x61\n",
      "Enabled pixel (13,5) for chip: 0x61\n",
      "Enabled pixel (13,6) for chip: 0x61\n",
      "Enabled pixel (13,7) for chip: 0x61\n",
      "Enabled pixel (13,8) for chip: 0x61\n",
      "Enabled pixel (13,9) for chip: 0x61\n",
      "Enabled pixel (13,10) for chip: 0x61\n",
      "Enabled pixel (13,11) for chip: 0x61\n",
      "Enabled pixel (13,12) for chip: 0x61\n",
      "Enabled pixel (13,13) for chip: 0x61\n",
      "Enabled pixel (13,14) for chip: 0x61\n",
      "Enabled pixel (13,15) for chip: 0x61\n",
      "Enabled pixel (14,0) for chip: 0x61\n",
      "Enabled pixel (14,1) for chip: 0x61\n",
      "Enabled pixel (14,2) for chip: 0x61\n",
      "Enabled pixel (14,3) for chip: 0x61\n",
      "Enabled pixel (14,4) for chip: 0x61\n",
      "Enabled pixel (14,5) for chip: 0x61\n",
      "Enabled pixel (14,6) for chip: 0x61\n",
      "Enabled pixel (14,7) for chip: 0x61\n",
      "Enabled pixel (14,8) for chip: 0x61\n",
      "Enabled pixel (14,9) for chip: 0x61\n",
      "Enabled pixel (14,10) for chip: 0x61\n",
      "Enabled pixel (14,11) for chip: 0x61\n",
      "Enabled pixel (14,12) for chip: 0x61\n",
      "Enabled pixel (14,13) for chip: 0x61\n",
      "Enabled pixel (14,14) for chip: 0x61\n",
      "Enabled pixel (14,15) for chip: 0x61\n",
      "Enabled pixel (15,0) for chip: 0x61\n",
      "Enabled pixel (15,1) for chip: 0x61\n",
      "Enabled pixel (15,2) for chip: 0x61\n",
      "Enabled pixel (15,3) for chip: 0x61\n",
      "Enabled pixel (15,4) for chip: 0x61\n",
      "Enabled pixel (15,5) for chip: 0x61\n",
      "Enabled pixel (15,6) for chip: 0x61\n",
      "Enabled pixel (15,7) for chip: 0x61\n",
      "Enabled pixel (15,8) for chip: 0x61\n",
      "Enabled pixel (15,9) for chip: 0x61\n",
      "Enabled pixel (15,10) for chip: 0x61\n",
      "Enabled pixel (15,11) for chip: 0x61\n",
      "Enabled pixel (15,12) for chip: 0x61\n",
      "Enabled pixel (15,13) for chip: 0x61\n",
      "Enabled pixel (15,14) for chip: 0x61\n",
      "Enabled pixel (15,15) for chip: 0x61\n",
      "Enabled pixel (0,0) for chip: 0x62\n",
      "Enabled pixel (0,1) for chip: 0x62\n",
      "Enabled pixel (0,2) for chip: 0x62\n",
      "Enabled pixel (0,3) for chip: 0x62\n",
      "Enabled pixel (0,4) for chip: 0x62\n",
      "Enabled pixel (0,5) for chip: 0x62\n",
      "Enabled pixel (0,6) for chip: 0x62\n",
      "Enabled pixel (0,7) for chip: 0x62\n",
      "Enabled pixel (0,8) for chip: 0x62\n",
      "Enabled pixel (0,9) for chip: 0x62\n",
      "Enabled pixel (0,10) for chip: 0x62\n",
      "Enabled pixel (0,11) for chip: 0x62\n",
      "Enabled pixel (0,12) for chip: 0x62\n",
      "Enabled pixel (0,13) for chip: 0x62\n",
      "Enabled pixel (0,14) for chip: 0x62\n",
      "Enabled pixel (0,15) for chip: 0x62\n",
      "Enabled pixel (1,0) for chip: 0x62\n",
      "Enabled pixel (1,1) for chip: 0x62\n",
      "Enabled pixel (1,2) for chip: 0x62\n",
      "Enabled pixel (1,3) for chip: 0x62\n",
      "Enabled pixel (1,4) for chip: 0x62\n",
      "Enabled pixel (1,5) for chip: 0x62\n",
      "Enabled pixel (1,6) for chip: 0x62\n",
      "Enabled pixel (1,7) for chip: 0x62\n",
      "Enabled pixel (1,8) for chip: 0x62\n",
      "Enabled pixel (1,9) for chip: 0x62\n",
      "Enabled pixel (1,10) for chip: 0x62\n",
      "Enabled pixel (1,11) for chip: 0x62\n",
      "Enabled pixel (1,12) for chip: 0x62\n",
      "Enabled pixel (1,13) for chip: 0x62\n",
      "Enabled pixel (1,14) for chip: 0x62\n",
      "Enabled pixel (1,15) for chip: 0x62\n",
      "Enabled pixel (2,0) for chip: 0x62\n",
      "Enabled pixel (2,1) for chip: 0x62\n",
      "Enabled pixel (2,2) for chip: 0x62\n",
      "Enabled pixel (2,3) for chip: 0x62\n",
      "Enabled pixel (2,4) for chip: 0x62\n",
      "Enabled pixel (2,5) for chip: 0x62\n",
      "Enabled pixel (2,6) for chip: 0x62\n",
      "Enabled pixel (2,7) for chip: 0x62\n",
      "Enabled pixel (2,8) for chip: 0x62\n",
      "Enabled pixel (2,9) for chip: 0x62\n",
      "Enabled pixel (2,10) for chip: 0x62\n",
      "Enabled pixel (2,11) for chip: 0x62\n",
      "Enabled pixel (2,12) for chip: 0x62\n",
      "Enabled pixel (2,13) for chip: 0x62\n",
      "Enabled pixel (2,14) for chip: 0x62\n",
      "Enabled pixel (2,15) for chip: 0x62\n",
      "Enabled pixel (3,0) for chip: 0x62\n",
      "Enabled pixel (3,1) for chip: 0x62\n",
      "Enabled pixel (3,2) for chip: 0x62\n",
      "Enabled pixel (3,3) for chip: 0x62\n",
      "Enabled pixel (3,4) for chip: 0x62\n",
      "Enabled pixel (3,5) for chip: 0x62\n",
      "Enabled pixel (3,6) for chip: 0x62\n",
      "Enabled pixel (3,7) for chip: 0x62\n",
      "Enabled pixel (3,8) for chip: 0x62\n",
      "Enabled pixel (3,9) for chip: 0x62\n",
      "Enabled pixel (3,10) for chip: 0x62\n",
      "Enabled pixel (3,11) for chip: 0x62\n",
      "Enabled pixel (3,12) for chip: 0x62\n",
      "Enabled pixel (3,13) for chip: 0x62\n",
      "Enabled pixel (3,14) for chip: 0x62\n",
      "Enabled pixel (3,15) for chip: 0x62\n",
      "Enabled pixel (4,0) for chip: 0x62\n",
      "Enabled pixel (4,1) for chip: 0x62\n",
      "Enabled pixel (4,2) for chip: 0x62\n",
      "Enabled pixel (4,3) for chip: 0x62\n",
      "Enabled pixel (4,4) for chip: 0x62\n",
      "Enabled pixel (4,5) for chip: 0x62\n",
      "Enabled pixel (4,6) for chip: 0x62\n",
      "Enabled pixel (4,7) for chip: 0x62\n",
      "Enabled pixel (4,8) for chip: 0x62\n",
      "Enabled pixel (4,9) for chip: 0x62\n",
      "Enabled pixel (4,10) for chip: 0x62\n",
      "Enabled pixel (4,11) for chip: 0x62\n",
      "Enabled pixel (4,12) for chip: 0x62\n",
      "Enabled pixel (4,13) for chip: 0x62\n",
      "Enabled pixel (4,14) for chip: 0x62\n",
      "Enabled pixel (4,15) for chip: 0x62\n",
      "Enabled pixel (5,0) for chip: 0x62\n",
      "Enabled pixel (5,1) for chip: 0x62\n",
      "Enabled pixel (5,2) for chip: 0x62\n",
      "Enabled pixel (5,3) for chip: 0x62\n",
      "Enabled pixel (5,4) for chip: 0x62\n",
      "Enabled pixel (5,5) for chip: 0x62\n",
      "Enabled pixel (5,6) for chip: 0x62\n",
      "Enabled pixel (5,7) for chip: 0x62\n",
      "Enabled pixel (5,8) for chip: 0x62\n",
      "Enabled pixel (5,9) for chip: 0x62\n",
      "Enabled pixel (5,10) for chip: 0x62\n",
      "Enabled pixel (5,11) for chip: 0x62\n",
      "Enabled pixel (5,12) for chip: 0x62\n",
      "Enabled pixel (5,13) for chip: 0x62\n",
      "Enabled pixel (5,14) for chip: 0x62\n",
      "Enabled pixel (5,15) for chip: 0x62\n",
      "Enabled pixel (6,0) for chip: 0x62\n",
      "Enabled pixel (6,1) for chip: 0x62\n",
      "Enabled pixel (6,2) for chip: 0x62\n",
      "Enabled pixel (6,3) for chip: 0x62\n",
      "Enabled pixel (6,4) for chip: 0x62\n",
      "Enabled pixel (6,5) for chip: 0x62\n",
      "Enabled pixel (6,6) for chip: 0x62\n",
      "Enabled pixel (6,7) for chip: 0x62\n",
      "Enabled pixel (6,8) for chip: 0x62\n",
      "Enabled pixel (6,9) for chip: 0x62\n",
      "Enabled pixel (6,10) for chip: 0x62\n",
      "Enabled pixel (6,11) for chip: 0x62\n",
      "Enabled pixel (6,12) for chip: 0x62\n",
      "Enabled pixel (6,13) for chip: 0x62\n",
      "Enabled pixel (6,14) for chip: 0x62\n",
      "Enabled pixel (6,15) for chip: 0x62\n",
      "Enabled pixel (7,0) for chip: 0x62\n",
      "Enabled pixel (7,1) for chip: 0x62\n",
      "Enabled pixel (7,2) for chip: 0x62\n",
      "Enabled pixel (7,3) for chip: 0x62\n",
      "Enabled pixel (7,4) for chip: 0x62\n",
      "Enabled pixel (7,5) for chip: 0x62\n",
      "Enabled pixel (7,6) for chip: 0x62\n",
      "Enabled pixel (7,7) for chip: 0x62\n",
      "Enabled pixel (7,8) for chip: 0x62\n",
      "Enabled pixel (7,9) for chip: 0x62\n",
      "Enabled pixel (7,10) for chip: 0x62\n",
      "Enabled pixel (7,11) for chip: 0x62\n",
      "Enabled pixel (7,12) for chip: 0x62\n",
      "Enabled pixel (7,13) for chip: 0x62\n",
      "Enabled pixel (7,14) for chip: 0x62\n",
      "Enabled pixel (7,15) for chip: 0x62\n",
      "Enabled pixel (8,0) for chip: 0x62\n",
      "Enabled pixel (8,1) for chip: 0x62\n",
      "Enabled pixel (8,2) for chip: 0x62\n",
      "Enabled pixel (8,3) for chip: 0x62\n",
      "Enabled pixel (8,4) for chip: 0x62\n",
      "Enabled pixel (8,5) for chip: 0x62\n",
      "Enabled pixel (8,6) for chip: 0x62\n",
      "Enabled pixel (8,7) for chip: 0x62\n",
      "Enabled pixel (8,8) for chip: 0x62\n",
      "Enabled pixel (8,9) for chip: 0x62\n",
      "Enabled pixel (8,10) for chip: 0x62\n",
      "Enabled pixel (8,11) for chip: 0x62\n",
      "Enabled pixel (8,12) for chip: 0x62\n",
      "Enabled pixel (8,13) for chip: 0x62\n",
      "Enabled pixel (8,14) for chip: 0x62\n",
      "Enabled pixel (8,15) for chip: 0x62\n",
      "Enabled pixel (9,0) for chip: 0x62\n",
      "Enabled pixel (9,1) for chip: 0x62\n",
      "Enabled pixel (9,2) for chip: 0x62\n",
      "Enabled pixel (9,3) for chip: 0x62\n",
      "Enabled pixel (9,4) for chip: 0x62\n",
      "Enabled pixel (9,5) for chip: 0x62\n",
      "Enabled pixel (9,6) for chip: 0x62\n",
      "Enabled pixel (9,7) for chip: 0x62\n",
      "Enabled pixel (9,8) for chip: 0x62\n",
      "Enabled pixel (9,9) for chip: 0x62\n",
      "Enabled pixel (9,10) for chip: 0x62\n",
      "Enabled pixel (9,11) for chip: 0x62\n",
      "Enabled pixel (9,12) for chip: 0x62\n",
      "Enabled pixel (9,13) for chip: 0x62\n",
      "Enabled pixel (9,14) for chip: 0x62\n",
      "Enabled pixel (9,15) for chip: 0x62\n",
      "Enabled pixel (10,0) for chip: 0x62\n",
      "Enabled pixel (10,1) for chip: 0x62\n",
      "Enabled pixel (10,2) for chip: 0x62\n",
      "Enabled pixel (10,3) for chip: 0x62\n",
      "Enabled pixel (10,4) for chip: 0x62\n",
      "Enabled pixel (10,5) for chip: 0x62\n",
      "Enabled pixel (10,6) for chip: 0x62\n",
      "Enabled pixel (10,7) for chip: 0x62\n",
      "Enabled pixel (10,8) for chip: 0x62\n",
      "Enabled pixel (10,9) for chip: 0x62\n",
      "Enabled pixel (10,10) for chip: 0x62\n",
      "Enabled pixel (10,11) for chip: 0x62\n",
      "Enabled pixel (10,12) for chip: 0x62\n",
      "Enabled pixel (10,13) for chip: 0x62\n",
      "Enabled pixel (10,14) for chip: 0x62\n",
      "Enabled pixel (10,15) for chip: 0x62\n",
      "Enabled pixel (11,0) for chip: 0x62\n",
      "Enabled pixel (11,1) for chip: 0x62\n",
      "Enabled pixel (11,2) for chip: 0x62\n",
      "Enabled pixel (11,3) for chip: 0x62\n",
      "Enabled pixel (11,4) for chip: 0x62\n",
      "Enabled pixel (11,5) for chip: 0x62\n",
      "Enabled pixel (11,6) for chip: 0x62\n",
      "Enabled pixel (11,7) for chip: 0x62\n",
      "Enabled pixel (11,8) for chip: 0x62\n",
      "Enabled pixel (11,9) for chip: 0x62\n",
      "Enabled pixel (11,10) for chip: 0x62\n",
      "Enabled pixel (11,11) for chip: 0x62\n",
      "Enabled pixel (11,12) for chip: 0x62\n",
      "Enabled pixel (11,13) for chip: 0x62\n",
      "Enabled pixel (11,14) for chip: 0x62\n",
      "Enabled pixel (11,15) for chip: 0x62\n",
      "Enabled pixel (12,0) for chip: 0x62\n",
      "Enabled pixel (12,1) for chip: 0x62\n",
      "Enabled pixel (12,2) for chip: 0x62\n",
      "Enabled pixel (12,3) for chip: 0x62\n",
      "Enabled pixel (12,4) for chip: 0x62\n",
      "Enabled pixel (12,5) for chip: 0x62\n",
      "Enabled pixel (12,6) for chip: 0x62\n",
      "Enabled pixel (12,7) for chip: 0x62\n",
      "Enabled pixel (12,8) for chip: 0x62\n",
      "Enabled pixel (12,9) for chip: 0x62\n",
      "Enabled pixel (12,10) for chip: 0x62\n",
      "Enabled pixel (12,11) for chip: 0x62\n",
      "Enabled pixel (12,12) for chip: 0x62\n",
      "Enabled pixel (12,13) for chip: 0x62\n",
      "Enabled pixel (12,14) for chip: 0x62\n",
      "Enabled pixel (12,15) for chip: 0x62\n",
      "Enabled pixel (13,0) for chip: 0x62\n",
      "Enabled pixel (13,1) for chip: 0x62\n",
      "Enabled pixel (13,2) for chip: 0x62\n",
      "Enabled pixel (13,3) for chip: 0x62\n",
      "Enabled pixel (13,4) for chip: 0x62\n",
      "Enabled pixel (13,5) for chip: 0x62\n",
      "Enabled pixel (13,6) for chip: 0x62\n",
      "Enabled pixel (13,7) for chip: 0x62\n",
      "Enabled pixel (13,8) for chip: 0x62\n",
      "Enabled pixel (13,9) for chip: 0x62\n",
      "Enabled pixel (13,10) for chip: 0x62\n",
      "Enabled pixel (13,11) for chip: 0x62\n",
      "Enabled pixel (13,12) for chip: 0x62\n",
      "Enabled pixel (13,13) for chip: 0x62\n",
      "Enabled pixel (13,14) for chip: 0x62\n",
      "Enabled pixel (13,15) for chip: 0x62\n",
      "Enabled pixel (14,0) for chip: 0x62\n",
      "Enabled pixel (14,1) for chip: 0x62\n",
      "Enabled pixel (14,2) for chip: 0x62\n",
      "Enabled pixel (14,3) for chip: 0x62\n",
      "Enabled pixel (14,4) for chip: 0x62\n",
      "Enabled pixel (14,5) for chip: 0x62\n",
      "Enabled pixel (14,6) for chip: 0x62\n",
      "Enabled pixel (14,7) for chip: 0x62\n",
      "Enabled pixel (14,8) for chip: 0x62\n",
      "Enabled pixel (14,9) for chip: 0x62\n",
      "Enabled pixel (14,10) for chip: 0x62\n",
      "Enabled pixel (14,11) for chip: 0x62\n",
      "Enabled pixel (14,12) for chip: 0x62\n",
      "Enabled pixel (14,13) for chip: 0x62\n",
      "Enabled pixel (14,14) for chip: 0x62\n",
      "Enabled pixel (14,15) for chip: 0x62\n",
      "Enabled pixel (15,0) for chip: 0x62\n",
      "Enabled pixel (15,1) for chip: 0x62\n",
      "Enabled pixel (15,2) for chip: 0x62\n",
      "Enabled pixel (15,3) for chip: 0x62\n",
      "Enabled pixel (15,4) for chip: 0x62\n",
      "Enabled pixel (15,5) for chip: 0x62\n",
      "Enabled pixel (15,6) for chip: 0x62\n",
      "Enabled pixel (15,7) for chip: 0x62\n",
      "Enabled pixel (15,8) for chip: 0x62\n",
      "Enabled pixel (15,9) for chip: 0x62\n",
      "Enabled pixel (15,10) for chip: 0x62\n",
      "Enabled pixel (15,11) for chip: 0x62\n",
      "Enabled pixel (15,12) for chip: 0x62\n",
      "Enabled pixel (15,13) for chip: 0x62\n",
      "Enabled pixel (15,14) for chip: 0x62\n",
      "Enabled pixel (15,15) for chip: 0x62\n",
      "Enabled pixel (0,0) for chip: 0x64\n",
      "Enabled pixel (0,1) for chip: 0x64\n",
      "Enabled pixel (0,2) for chip: 0x64\n",
      "Enabled pixel (0,3) for chip: 0x64\n",
      "Enabled pixel (0,4) for chip: 0x64\n",
      "Enabled pixel (0,5) for chip: 0x64\n",
      "Enabled pixel (0,6) for chip: 0x64\n",
      "Enabled pixel (0,7) for chip: 0x64\n",
      "Enabled pixel (0,8) for chip: 0x64\n",
      "Enabled pixel (0,9) for chip: 0x64\n",
      "Enabled pixel (0,10) for chip: 0x64\n",
      "Enabled pixel (0,11) for chip: 0x64\n",
      "Enabled pixel (0,12) for chip: 0x64\n",
      "Enabled pixel (0,13) for chip: 0x64\n",
      "Enabled pixel (0,14) for chip: 0x64\n",
      "Enabled pixel (0,15) for chip: 0x64\n",
      "Enabled pixel (1,0) for chip: 0x64\n",
      "Enabled pixel (1,1) for chip: 0x64\n",
      "Enabled pixel (1,2) for chip: 0x64\n",
      "Enabled pixel (1,3) for chip: 0x64\n",
      "Enabled pixel (1,4) for chip: 0x64\n",
      "Enabled pixel (1,5) for chip: 0x64\n",
      "Enabled pixel (1,6) for chip: 0x64\n",
      "Enabled pixel (1,7) for chip: 0x64\n",
      "Enabled pixel (1,8) for chip: 0x64\n",
      "Enabled pixel (1,9) for chip: 0x64\n",
      "Enabled pixel (1,10) for chip: 0x64\n",
      "Enabled pixel (1,11) for chip: 0x64\n",
      "Enabled pixel (1,12) for chip: 0x64\n",
      "Enabled pixel (1,13) for chip: 0x64\n",
      "Enabled pixel (1,14) for chip: 0x64\n",
      "Enabled pixel (1,15) for chip: 0x64\n",
      "Enabled pixel (2,0) for chip: 0x64\n",
      "Enabled pixel (2,1) for chip: 0x64\n",
      "Enabled pixel (2,2) for chip: 0x64\n",
      "Enabled pixel (2,3) for chip: 0x64\n",
      "Enabled pixel (2,4) for chip: 0x64\n",
      "Enabled pixel (2,5) for chip: 0x64\n",
      "Enabled pixel (2,6) for chip: 0x64\n",
      "Enabled pixel (2,7) for chip: 0x64\n",
      "Enabled pixel (2,8) for chip: 0x64\n",
      "Enabled pixel (2,9) for chip: 0x64\n",
      "Enabled pixel (2,10) for chip: 0x64\n",
      "Enabled pixel (2,11) for chip: 0x64\n",
      "Enabled pixel (2,12) for chip: 0x64\n",
      "Enabled pixel (2,13) for chip: 0x64\n",
      "Enabled pixel (2,14) for chip: 0x64\n",
      "Enabled pixel (2,15) for chip: 0x64\n",
      "Enabled pixel (3,0) for chip: 0x64\n",
      "Enabled pixel (3,1) for chip: 0x64\n",
      "Enabled pixel (3,2) for chip: 0x64\n",
      "Enabled pixel (3,3) for chip: 0x64\n",
      "Enabled pixel (3,4) for chip: 0x64\n",
      "Enabled pixel (3,5) for chip: 0x64\n",
      "Enabled pixel (3,6) for chip: 0x64\n",
      "Enabled pixel (3,7) for chip: 0x64\n",
      "Enabled pixel (3,8) for chip: 0x64\n",
      "Enabled pixel (3,9) for chip: 0x64\n",
      "Enabled pixel (3,10) for chip: 0x64\n",
      "Enabled pixel (3,11) for chip: 0x64\n",
      "Enabled pixel (3,12) for chip: 0x64\n",
      "Enabled pixel (3,13) for chip: 0x64\n",
      "Enabled pixel (3,14) for chip: 0x64\n",
      "Enabled pixel (3,15) for chip: 0x64\n",
      "Enabled pixel (4,0) for chip: 0x64\n",
      "Enabled pixel (4,1) for chip: 0x64\n",
      "Enabled pixel (4,2) for chip: 0x64\n",
      "Enabled pixel (4,3) for chip: 0x64\n",
      "Enabled pixel (4,4) for chip: 0x64\n",
      "Enabled pixel (4,5) for chip: 0x64\n",
      "Enabled pixel (4,6) for chip: 0x64\n",
      "Enabled pixel (4,7) for chip: 0x64\n",
      "Enabled pixel (4,8) for chip: 0x64\n",
      "Enabled pixel (4,9) for chip: 0x64\n",
      "Enabled pixel (4,10) for chip: 0x64\n",
      "Enabled pixel (4,11) for chip: 0x64\n",
      "Enabled pixel (4,12) for chip: 0x64\n",
      "Enabled pixel (4,13) for chip: 0x64\n",
      "Enabled pixel (4,14) for chip: 0x64\n",
      "Enabled pixel (4,15) for chip: 0x64\n",
      "Enabled pixel (5,0) for chip: 0x64\n",
      "Enabled pixel (5,1) for chip: 0x64\n",
      "Enabled pixel (5,2) for chip: 0x64\n",
      "Enabled pixel (5,3) for chip: 0x64\n",
      "Enabled pixel (5,4) for chip: 0x64\n",
      "Enabled pixel (5,5) for chip: 0x64\n",
      "Enabled pixel (5,6) for chip: 0x64\n",
      "Enabled pixel (5,7) for chip: 0x64\n",
      "Enabled pixel (5,8) for chip: 0x64\n",
      "Enabled pixel (5,9) for chip: 0x64\n",
      "Enabled pixel (5,10) for chip: 0x64\n",
      "Enabled pixel (5,11) for chip: 0x64\n",
      "Enabled pixel (5,12) for chip: 0x64\n",
      "Enabled pixel (5,13) for chip: 0x64\n",
      "Enabled pixel (5,14) for chip: 0x64\n",
      "Enabled pixel (5,15) for chip: 0x64\n",
      "Enabled pixel (6,0) for chip: 0x64\n",
      "Enabled pixel (6,1) for chip: 0x64\n",
      "Enabled pixel (6,2) for chip: 0x64\n",
      "Enabled pixel (6,3) for chip: 0x64\n",
      "Enabled pixel (6,4) for chip: 0x64\n",
      "Enabled pixel (6,5) for chip: 0x64\n",
      "Enabled pixel (6,6) for chip: 0x64\n",
      "Enabled pixel (6,7) for chip: 0x64\n",
      "Enabled pixel (6,8) for chip: 0x64\n",
      "Enabled pixel (6,9) for chip: 0x64\n",
      "Enabled pixel (6,10) for chip: 0x64\n",
      "Enabled pixel (6,11) for chip: 0x64\n",
      "Enabled pixel (6,12) for chip: 0x64\n",
      "Enabled pixel (6,13) for chip: 0x64\n",
      "Enabled pixel (6,14) for chip: 0x64\n",
      "Enabled pixel (6,15) for chip: 0x64\n",
      "Enabled pixel (7,0) for chip: 0x64\n",
      "Enabled pixel (7,1) for chip: 0x64\n",
      "Enabled pixel (7,2) for chip: 0x64\n",
      "Enabled pixel (7,3) for chip: 0x64\n",
      "Enabled pixel (7,4) for chip: 0x64\n",
      "Enabled pixel (7,5) for chip: 0x64\n",
      "Enabled pixel (7,6) for chip: 0x64\n",
      "Enabled pixel (7,7) for chip: 0x64\n",
      "Enabled pixel (7,8) for chip: 0x64\n",
      "Enabled pixel (7,9) for chip: 0x64\n",
      "Enabled pixel (7,10) for chip: 0x64\n",
      "Enabled pixel (7,11) for chip: 0x64\n",
      "Enabled pixel (7,12) for chip: 0x64\n",
      "Enabled pixel (7,13) for chip: 0x64\n",
      "Enabled pixel (7,14) for chip: 0x64\n",
      "Enabled pixel (7,15) for chip: 0x64\n",
      "Enabled pixel (8,0) for chip: 0x64\n",
      "Enabled pixel (8,1) for chip: 0x64\n",
      "Enabled pixel (8,2) for chip: 0x64\n",
      "Enabled pixel (8,3) for chip: 0x64\n",
      "Enabled pixel (8,4) for chip: 0x64\n",
      "Enabled pixel (8,5) for chip: 0x64\n",
      "Enabled pixel (8,6) for chip: 0x64\n",
      "Enabled pixel (8,7) for chip: 0x64\n",
      "Enabled pixel (8,8) for chip: 0x64\n",
      "Enabled pixel (8,9) for chip: 0x64\n",
      "Enabled pixel (8,10) for chip: 0x64\n",
      "Enabled pixel (8,11) for chip: 0x64\n",
      "Enabled pixel (8,12) for chip: 0x64\n",
      "Enabled pixel (8,13) for chip: 0x64\n",
      "Enabled pixel (8,14) for chip: 0x64\n",
      "Enabled pixel (8,15) for chip: 0x64\n",
      "Enabled pixel (9,0) for chip: 0x64\n",
      "Enabled pixel (9,1) for chip: 0x64\n",
      "Enabled pixel (9,2) for chip: 0x64\n",
      "Enabled pixel (9,3) for chip: 0x64\n",
      "Enabled pixel (9,4) for chip: 0x64\n",
      "Enabled pixel (9,5) for chip: 0x64\n",
      "Enabled pixel (9,6) for chip: 0x64\n",
      "Enabled pixel (9,7) for chip: 0x64\n",
      "Enabled pixel (9,8) for chip: 0x64\n",
      "Enabled pixel (9,9) for chip: 0x64\n",
      "Enabled pixel (9,10) for chip: 0x64\n",
      "Enabled pixel (9,11) for chip: 0x64\n",
      "Enabled pixel (9,12) for chip: 0x64\n",
      "Enabled pixel (9,13) for chip: 0x64\n",
      "Enabled pixel (9,14) for chip: 0x64\n",
      "Enabled pixel (9,15) for chip: 0x64\n",
      "Enabled pixel (10,0) for chip: 0x64\n",
      "Enabled pixel (10,1) for chip: 0x64\n",
      "Enabled pixel (10,2) for chip: 0x64\n",
      "Enabled pixel (10,3) for chip: 0x64\n",
      "Enabled pixel (10,4) for chip: 0x64\n",
      "Enabled pixel (10,5) for chip: 0x64\n",
      "Enabled pixel (10,6) for chip: 0x64\n",
      "Enabled pixel (10,7) for chip: 0x64\n",
      "Enabled pixel (10,8) for chip: 0x64\n",
      "Enabled pixel (10,9) for chip: 0x64\n",
      "Enabled pixel (10,10) for chip: 0x64\n",
      "Enabled pixel (10,11) for chip: 0x64\n",
      "Enabled pixel (10,12) for chip: 0x64\n",
      "Enabled pixel (10,13) for chip: 0x64\n",
      "Enabled pixel (10,14) for chip: 0x64\n",
      "Enabled pixel (10,15) for chip: 0x64\n",
      "Enabled pixel (11,0) for chip: 0x64\n",
      "Enabled pixel (11,1) for chip: 0x64\n",
      "Enabled pixel (11,2) for chip: 0x64\n",
      "Enabled pixel (11,3) for chip: 0x64\n",
      "Enabled pixel (11,4) for chip: 0x64\n",
      "Enabled pixel (11,5) for chip: 0x64\n",
      "Enabled pixel (11,6) for chip: 0x64\n",
      "Enabled pixel (11,7) for chip: 0x64\n",
      "Enabled pixel (11,8) for chip: 0x64\n",
      "Enabled pixel (11,9) for chip: 0x64\n",
      "Enabled pixel (11,10) for chip: 0x64\n",
      "Enabled pixel (11,11) for chip: 0x64\n",
      "Enabled pixel (11,12) for chip: 0x64\n",
      "Enabled pixel (11,13) for chip: 0x64\n",
      "Enabled pixel (11,14) for chip: 0x64\n",
      "Enabled pixel (11,15) for chip: 0x64\n",
      "Enabled pixel (12,0) for chip: 0x64\n",
      "Enabled pixel (12,1) for chip: 0x64\n",
      "Enabled pixel (12,2) for chip: 0x64\n",
      "Enabled pixel (12,3) for chip: 0x64\n",
      "Enabled pixel (12,4) for chip: 0x64\n",
      "Enabled pixel (12,5) for chip: 0x64\n",
      "Enabled pixel (12,6) for chip: 0x64\n",
      "Enabled pixel (12,7) for chip: 0x64\n",
      "Enabled pixel (12,8) for chip: 0x64\n",
      "Enabled pixel (12,9) for chip: 0x64\n",
      "Enabled pixel (12,10) for chip: 0x64\n",
      "Enabled pixel (12,11) for chip: 0x64\n",
      "Enabled pixel (12,12) for chip: 0x64\n",
      "Enabled pixel (12,13) for chip: 0x64\n",
      "Enabled pixel (12,14) for chip: 0x64\n",
      "Enabled pixel (12,15) for chip: 0x64\n",
      "Enabled pixel (13,0) for chip: 0x64\n",
      "Enabled pixel (13,1) for chip: 0x64\n",
      "Enabled pixel (13,2) for chip: 0x64\n",
      "Enabled pixel (13,3) for chip: 0x64\n",
      "Enabled pixel (13,4) for chip: 0x64\n",
      "Enabled pixel (13,5) for chip: 0x64\n",
      "Enabled pixel (13,6) for chip: 0x64\n",
      "Enabled pixel (13,7) for chip: 0x64\n",
      "Enabled pixel (13,8) for chip: 0x64\n",
      "Enabled pixel (13,9) for chip: 0x64\n",
      "Enabled pixel (13,10) for chip: 0x64\n",
      "Enabled pixel (13,11) for chip: 0x64\n",
      "Enabled pixel (13,12) for chip: 0x64\n",
      "Enabled pixel (13,13) for chip: 0x64\n",
      "Enabled pixel (13,14) for chip: 0x64\n",
      "Enabled pixel (13,15) for chip: 0x64\n",
      "Enabled pixel (14,0) for chip: 0x64\n",
      "Enabled pixel (14,1) for chip: 0x64\n",
      "Enabled pixel (14,2) for chip: 0x64\n",
      "Enabled pixel (14,3) for chip: 0x64\n",
      "Enabled pixel (14,4) for chip: 0x64\n",
      "Enabled pixel (14,5) for chip: 0x64\n",
      "Enabled pixel (14,6) for chip: 0x64\n",
      "Enabled pixel (14,7) for chip: 0x64\n",
      "Enabled pixel (14,8) for chip: 0x64\n",
      "Enabled pixel (14,9) for chip: 0x64\n",
      "Enabled pixel (14,10) for chip: 0x64\n",
      "Enabled pixel (14,11) for chip: 0x64\n",
      "Enabled pixel (14,12) for chip: 0x64\n",
      "Enabled pixel (14,13) for chip: 0x64\n",
      "Enabled pixel (14,14) for chip: 0x64\n",
      "Enabled pixel (14,15) for chip: 0x64\n",
      "Enabled pixel (15,0) for chip: 0x64\n",
      "Enabled pixel (15,1) for chip: 0x64\n",
      "Enabled pixel (15,2) for chip: 0x64\n",
      "Enabled pixel (15,3) for chip: 0x64\n",
      "Enabled pixel (15,4) for chip: 0x64\n",
      "Enabled pixel (15,5) for chip: 0x64\n",
      "Enabled pixel (15,6) for chip: 0x64\n",
      "Enabled pixel (15,7) for chip: 0x64\n",
      "Enabled pixel (15,8) for chip: 0x64\n",
      "Enabled pixel (15,9) for chip: 0x64\n",
      "Enabled pixel (15,10) for chip: 0x64\n",
      "Enabled pixel (15,11) for chip: 0x64\n",
      "Enabled pixel (15,12) for chip: 0x64\n",
      "Enabled pixel (15,13) for chip: 0x64\n",
      "Enabled pixel (15,14) for chip: 0x64\n",
      "Enabled pixel (15,15) for chip: 0x64\n",
      "Operating on chip 0x60 Pixel (0,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,15) Setting Offset to 15\n",
      "Operating on chip 0x61 Pixel (0,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,15) Setting Offset to 10\n",
      "Operating on chip 0x62 Pixel (0,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,15) Setting Offset to 15\n",
      "Operating on chip 0x64 Pixel (0,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,15) Setting Offset to 10\n",
      "Masking from trigger of chip 0x60 Pixel (10,8)\n",
      "Masking from trigger of chip 0x60 Pixel (13,4)\n",
      "Passed pixel check for chip: 0x60\n",
      "Passed peripheral write check for chip: 0x60\n",
      "Peripherals set for chip: 0x60\n",
      "Disabled pixels for chip: 0x60\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "Calibrating row: 100%|██████████| 16/16 [01:27<00:00,  5.50s/it]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Auto calibration finished for chip: 0x60\n",
      "Passed pixel check for chip: 0x61\n",
      "Passed peripheral write check for chip: 0x61\n",
      "Peripherals set for chip: 0x61\n",
      "Disabled pixels for chip: 0x61\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "Calibrating row: 100%|██████████| 16/16 [01:28<00:00,  5.50s/it]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Auto calibration finished for chip: 0x61\n",
      "Passed pixel check for chip: 0x62\n",
      "Passed peripheral write check for chip: 0x62\n",
      "Peripherals set for chip: 0x62\n",
      "Disabled pixels for chip: 0x62\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "Calibrating row: 100%|██████████| 16/16 [01:28<00:00,  5.50s/it]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Auto calibration finished for chip: 0x62\n",
      "Passed pixel check for chip: 0x64\n",
      "Passed peripheral write check for chip: 0x64\n",
      "Peripherals set for chip: 0x64\n",
      "Disabled pixels for chip: 0x64\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "Calibrating row: 100%|██████████| 16/16 [01:28<00:00,  5.51s/it]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Auto calibration finished for chip: 0x64\n",
      "Enabled pixel (0,0) for chip: 0x60\n",
      "Enabled pixel (0,1) for chip: 0x60\n",
      "Enabled pixel (0,2) for chip: 0x60\n",
      "Enabled pixel (0,3) for chip: 0x60\n",
      "Enabled pixel (0,4) for chip: 0x60\n",
      "Enabled pixel (0,5) for chip: 0x60\n",
      "Enabled pixel (0,6) for chip: 0x60\n",
      "Enabled pixel (0,7) for chip: 0x60\n",
      "Enabled pixel (0,8) for chip: 0x60\n",
      "Enabled pixel (0,9) for chip: 0x60\n",
      "Enabled pixel (0,10) for chip: 0x60\n",
      "Enabled pixel (0,11) for chip: 0x60\n",
      "Enabled pixel (0,12) for chip: 0x60\n",
      "Enabled pixel (0,13) for chip: 0x60\n",
      "Enabled pixel (0,14) for chip: 0x60\n",
      "Enabled pixel (0,15) for chip: 0x60\n",
      "Enabled pixel (1,0) for chip: 0x60\n",
      "Enabled pixel (1,1) for chip: 0x60\n",
      "Enabled pixel (1,2) for chip: 0x60\n",
      "Enabled pixel (1,3) for chip: 0x60\n",
      "Enabled pixel (1,4) for chip: 0x60\n",
      "Enabled pixel (1,5) for chip: 0x60\n",
      "Enabled pixel (1,6) for chip: 0x60\n",
      "Enabled pixel (1,7) for chip: 0x60\n",
      "Enabled pixel (1,8) for chip: 0x60\n",
      "Enabled pixel (1,9) for chip: 0x60\n",
      "Enabled pixel (1,10) for chip: 0x60\n",
      "Enabled pixel (1,11) for chip: 0x60\n",
      "Enabled pixel (1,12) for chip: 0x60\n",
      "Enabled pixel (1,13) for chip: 0x60\n",
      "Enabled pixel (1,14) for chip: 0x60\n",
      "Enabled pixel (1,15) for chip: 0x60\n",
      "Enabled pixel (2,0) for chip: 0x60\n",
      "Enabled pixel (2,1) for chip: 0x60\n",
      "Enabled pixel (2,2) for chip: 0x60\n",
      "Enabled pixel (2,3) for chip: 0x60\n",
      "Enabled pixel (2,4) for chip: 0x60\n",
      "Enabled pixel (2,5) for chip: 0x60\n",
      "Enabled pixel (2,6) for chip: 0x60\n",
      "Enabled pixel (2,7) for chip: 0x60\n",
      "Enabled pixel (2,8) for chip: 0x60\n",
      "Enabled pixel (2,9) for chip: 0x60\n",
      "Enabled pixel (2,10) for chip: 0x60\n",
      "Enabled pixel (2,11) for chip: 0x60\n",
      "Enabled pixel (2,12) for chip: 0x60\n",
      "Enabled pixel (2,13) for chip: 0x60\n",
      "Enabled pixel (2,14) for chip: 0x60\n",
      "Enabled pixel (2,15) for chip: 0x60\n",
      "Enabled pixel (3,0) for chip: 0x60\n",
      "Enabled pixel (3,1) for chip: 0x60\n",
      "Enabled pixel (3,2) for chip: 0x60\n",
      "Enabled pixel (3,3) for chip: 0x60\n",
      "Enabled pixel (3,4) for chip: 0x60\n",
      "Enabled pixel (3,5) for chip: 0x60\n",
      "Enabled pixel (3,6) for chip: 0x60\n",
      "Enabled pixel (3,7) for chip: 0x60\n",
      "Enabled pixel (3,8) for chip: 0x60\n",
      "Enabled pixel (3,9) for chip: 0x60\n",
      "Enabled pixel (3,10) for chip: 0x60\n",
      "Enabled pixel (3,11) for chip: 0x60\n",
      "Enabled pixel (3,12) for chip: 0x60\n",
      "Enabled pixel (3,13) for chip: 0x60\n",
      "Enabled pixel (3,14) for chip: 0x60\n",
      "Enabled pixel (3,15) for chip: 0x60\n",
      "Enabled pixel (4,0) for chip: 0x60\n",
      "Enabled pixel (4,1) for chip: 0x60\n",
      "Enabled pixel (4,2) for chip: 0x60\n",
      "Enabled pixel (4,3) for chip: 0x60\n",
      "Enabled pixel (4,4) for chip: 0x60\n",
      "Enabled pixel (4,5) for chip: 0x60\n",
      "Enabled pixel (4,6) for chip: 0x60\n",
      "Enabled pixel (4,7) for chip: 0x60\n",
      "Enabled pixel (4,8) for chip: 0x60\n",
      "Enabled pixel (4,9) for chip: 0x60\n",
      "Enabled pixel (4,10) for chip: 0x60\n",
      "Enabled pixel (4,11) for chip: 0x60\n",
      "Enabled pixel (4,12) for chip: 0x60\n",
      "Enabled pixel (4,13) for chip: 0x60\n",
      "Enabled pixel (4,14) for chip: 0x60\n",
      "Enabled pixel (4,15) for chip: 0x60\n",
      "Enabled pixel (5,0) for chip: 0x60\n",
      "Enabled pixel (5,1) for chip: 0x60\n",
      "Enabled pixel (5,2) for chip: 0x60\n",
      "Enabled pixel (5,3) for chip: 0x60\n",
      "Enabled pixel (5,4) for chip: 0x60\n",
      "Enabled pixel (5,5) for chip: 0x60\n",
      "Enabled pixel (5,6) for chip: 0x60\n",
      "Enabled pixel (5,7) for chip: 0x60\n",
      "Enabled pixel (5,8) for chip: 0x60\n",
      "Enabled pixel (5,9) for chip: 0x60\n",
      "Enabled pixel (5,10) for chip: 0x60\n",
      "Enabled pixel (5,11) for chip: 0x60\n",
      "Enabled pixel (5,12) for chip: 0x60\n",
      "Enabled pixel (5,13) for chip: 0x60\n",
      "Enabled pixel (5,14) for chip: 0x60\n",
      "Enabled pixel (5,15) for chip: 0x60\n",
      "Enabled pixel (6,0) for chip: 0x60\n",
      "Enabled pixel (6,1) for chip: 0x60\n",
      "Enabled pixel (6,2) for chip: 0x60\n",
      "Enabled pixel (6,3) for chip: 0x60\n",
      "Enabled pixel (6,4) for chip: 0x60\n",
      "Enabled pixel (6,5) for chip: 0x60\n",
      "Enabled pixel (6,6) for chip: 0x60\n",
      "Enabled pixel (6,7) for chip: 0x60\n",
      "Enabled pixel (6,8) for chip: 0x60\n",
      "Enabled pixel (6,9) for chip: 0x60\n",
      "Enabled pixel (6,10) for chip: 0x60\n",
      "Enabled pixel (6,11) for chip: 0x60\n",
      "Enabled pixel (6,12) for chip: 0x60\n",
      "Enabled pixel (6,13) for chip: 0x60\n",
      "Enabled pixel (6,14) for chip: 0x60\n",
      "Enabled pixel (6,15) for chip: 0x60\n",
      "Enabled pixel (7,0) for chip: 0x60\n",
      "Enabled pixel (7,1) for chip: 0x60\n",
      "Enabled pixel (7,2) for chip: 0x60\n",
      "Enabled pixel (7,3) for chip: 0x60\n",
      "Enabled pixel (7,4) for chip: 0x60\n",
      "Enabled pixel (7,5) for chip: 0x60\n",
      "Enabled pixel (7,6) for chip: 0x60\n",
      "Enabled pixel (7,7) for chip: 0x60\n",
      "Enabled pixel (7,8) for chip: 0x60\n",
      "Enabled pixel (7,9) for chip: 0x60\n",
      "Enabled pixel (7,10) for chip: 0x60\n",
      "Enabled pixel (7,11) for chip: 0x60\n",
      "Enabled pixel (7,12) for chip: 0x60\n",
      "Enabled pixel (7,13) for chip: 0x60\n",
      "Enabled pixel (7,14) for chip: 0x60\n",
      "Enabled pixel (7,15) for chip: 0x60\n",
      "Enabled pixel (8,0) for chip: 0x60\n",
      "Enabled pixel (8,1) for chip: 0x60\n",
      "Enabled pixel (8,2) for chip: 0x60\n",
      "Enabled pixel (8,3) for chip: 0x60\n",
      "Enabled pixel (8,4) for chip: 0x60\n",
      "Enabled pixel (8,5) for chip: 0x60\n",
      "Enabled pixel (8,6) for chip: 0x60\n",
      "Enabled pixel (8,7) for chip: 0x60\n",
      "Enabled pixel (8,8) for chip: 0x60\n",
      "Enabled pixel (8,9) for chip: 0x60\n",
      "Enabled pixel (8,10) for chip: 0x60\n",
      "Enabled pixel (8,11) for chip: 0x60\n",
      "Enabled pixel (8,12) for chip: 0x60\n",
      "Enabled pixel (8,13) for chip: 0x60\n",
      "Enabled pixel (8,14) for chip: 0x60\n",
      "Enabled pixel (8,15) for chip: 0x60\n",
      "Enabled pixel (9,0) for chip: 0x60\n",
      "Enabled pixel (9,1) for chip: 0x60\n",
      "Enabled pixel (9,2) for chip: 0x60\n",
      "Enabled pixel (9,3) for chip: 0x60\n",
      "Enabled pixel (9,4) for chip: 0x60\n",
      "Enabled pixel (9,5) for chip: 0x60\n",
      "Enabled pixel (9,6) for chip: 0x60\n",
      "Enabled pixel (9,7) for chip: 0x60\n",
      "Enabled pixel (9,8) for chip: 0x60\n",
      "Enabled pixel (9,9) for chip: 0x60\n",
      "Enabled pixel (9,10) for chip: 0x60\n",
      "Enabled pixel (9,11) for chip: 0x60\n",
      "Enabled pixel (9,12) for chip: 0x60\n",
      "Enabled pixel (9,13) for chip: 0x60\n",
      "Enabled pixel (9,14) for chip: 0x60\n",
      "Enabled pixel (9,15) for chip: 0x60\n",
      "Enabled pixel (10,0) for chip: 0x60\n",
      "Enabled pixel (10,1) for chip: 0x60\n",
      "Enabled pixel (10,2) for chip: 0x60\n",
      "Enabled pixel (10,3) for chip: 0x60\n",
      "Enabled pixel (10,4) for chip: 0x60\n",
      "Enabled pixel (10,5) for chip: 0x60\n",
      "Enabled pixel (10,6) for chip: 0x60\n",
      "Enabled pixel (10,7) for chip: 0x60\n",
      "Enabled pixel (10,8) for chip: 0x60\n",
      "Enabled pixel (10,9) for chip: 0x60\n",
      "Enabled pixel (10,10) for chip: 0x60\n",
      "Enabled pixel (10,11) for chip: 0x60\n",
      "Enabled pixel (10,12) for chip: 0x60\n",
      "Enabled pixel (10,13) for chip: 0x60\n",
      "Enabled pixel (10,14) for chip: 0x60\n",
      "Enabled pixel (10,15) for chip: 0x60\n",
      "Enabled pixel (11,0) for chip: 0x60\n",
      "Enabled pixel (11,1) for chip: 0x60\n",
      "Enabled pixel (11,2) for chip: 0x60\n",
      "Enabled pixel (11,3) for chip: 0x60\n",
      "Enabled pixel (11,4) for chip: 0x60\n",
      "Enabled pixel (11,5) for chip: 0x60\n",
      "Enabled pixel (11,6) for chip: 0x60\n",
      "Enabled pixel (11,7) for chip: 0x60\n",
      "Enabled pixel (11,8) for chip: 0x60\n",
      "Enabled pixel (11,9) for chip: 0x60\n",
      "Enabled pixel (11,10) for chip: 0x60\n",
      "Enabled pixel (11,11) for chip: 0x60\n",
      "Enabled pixel (11,12) for chip: 0x60\n",
      "Enabled pixel (11,13) for chip: 0x60\n",
      "Enabled pixel (11,14) for chip: 0x60\n",
      "Enabled pixel (11,15) for chip: 0x60\n",
      "Enabled pixel (12,0) for chip: 0x60\n",
      "Enabled pixel (12,1) for chip: 0x60\n",
      "Enabled pixel (12,2) for chip: 0x60\n",
      "Enabled pixel (12,3) for chip: 0x60\n",
      "Enabled pixel (12,4) for chip: 0x60\n",
      "Enabled pixel (12,5) for chip: 0x60\n",
      "Enabled pixel (12,6) for chip: 0x60\n",
      "Enabled pixel (12,7) for chip: 0x60\n",
      "Enabled pixel (12,8) for chip: 0x60\n",
      "Enabled pixel (12,9) for chip: 0x60\n",
      "Enabled pixel (12,10) for chip: 0x60\n",
      "Enabled pixel (12,11) for chip: 0x60\n",
      "Enabled pixel (12,12) for chip: 0x60\n",
      "Enabled pixel (12,13) for chip: 0x60\n",
      "Enabled pixel (12,14) for chip: 0x60\n",
      "Enabled pixel (12,15) for chip: 0x60\n",
      "Enabled pixel (13,0) for chip: 0x60\n",
      "Enabled pixel (13,1) for chip: 0x60\n",
      "Enabled pixel (13,2) for chip: 0x60\n",
      "Enabled pixel (13,3) for chip: 0x60\n",
      "Enabled pixel (13,4) for chip: 0x60\n",
      "Enabled pixel (13,5) for chip: 0x60\n",
      "Enabled pixel (13,6) for chip: 0x60\n",
      "Enabled pixel (13,7) for chip: 0x60\n",
      "Enabled pixel (13,8) for chip: 0x60\n",
      "Enabled pixel (13,9) for chip: 0x60\n",
      "Enabled pixel (13,10) for chip: 0x60\n",
      "Enabled pixel (13,11) for chip: 0x60\n",
      "Enabled pixel (13,12) for chip: 0x60\n",
      "Enabled pixel (13,13) for chip: 0x60\n",
      "Enabled pixel (13,14) for chip: 0x60\n",
      "Enabled pixel (13,15) for chip: 0x60\n",
      "Enabled pixel (14,0) for chip: 0x60\n",
      "Enabled pixel (14,1) for chip: 0x60\n",
      "Enabled pixel (14,2) for chip: 0x60\n",
      "Enabled pixel (14,3) for chip: 0x60\n",
      "Enabled pixel (14,4) for chip: 0x60\n",
      "Enabled pixel (14,5) for chip: 0x60\n",
      "Enabled pixel (14,6) for chip: 0x60\n",
      "Enabled pixel (14,7) for chip: 0x60\n",
      "Enabled pixel (14,8) for chip: 0x60\n",
      "Enabled pixel (14,9) for chip: 0x60\n",
      "Enabled pixel (14,10) for chip: 0x60\n",
      "Enabled pixel (14,11) for chip: 0x60\n",
      "Enabled pixel (14,12) for chip: 0x60\n",
      "Enabled pixel (14,13) for chip: 0x60\n",
      "Enabled pixel (14,14) for chip: 0x60\n",
      "Enabled pixel (14,15) for chip: 0x60\n",
      "Enabled pixel (15,0) for chip: 0x60\n",
      "Enabled pixel (15,1) for chip: 0x60\n",
      "Enabled pixel (15,2) for chip: 0x60\n",
      "Enabled pixel (15,3) for chip: 0x60\n",
      "Enabled pixel (15,4) for chip: 0x60\n",
      "Enabled pixel (15,5) for chip: 0x60\n",
      "Enabled pixel (15,6) for chip: 0x60\n",
      "Enabled pixel (15,7) for chip: 0x60\n",
      "Enabled pixel (15,8) for chip: 0x60\n",
      "Enabled pixel (15,9) for chip: 0x60\n",
      "Enabled pixel (15,10) for chip: 0x60\n",
      "Enabled pixel (15,11) for chip: 0x60\n",
      "Enabled pixel (15,12) for chip: 0x60\n",
      "Enabled pixel (15,13) for chip: 0x60\n",
      "Enabled pixel (15,14) for chip: 0x60\n",
      "Enabled pixel (15,15) for chip: 0x60\n",
      "Enabled pixel (0,0) for chip: 0x61\n",
      "Enabled pixel (0,1) for chip: 0x61\n",
      "Enabled pixel (0,2) for chip: 0x61\n",
      "Enabled pixel (0,3) for chip: 0x61\n",
      "Enabled pixel (0,4) for chip: 0x61\n",
      "Enabled pixel (0,5) for chip: 0x61\n",
      "Enabled pixel (0,6) for chip: 0x61\n",
      "Enabled pixel (0,7) for chip: 0x61\n",
      "Enabled pixel (0,8) for chip: 0x61\n",
      "Enabled pixel (0,9) for chip: 0x61\n",
      "Enabled pixel (0,10) for chip: 0x61\n",
      "Enabled pixel (0,11) for chip: 0x61\n",
      "Enabled pixel (0,12) for chip: 0x61\n",
      "Enabled pixel (0,13) for chip: 0x61\n",
      "Enabled pixel (0,14) for chip: 0x61\n",
      "Enabled pixel (0,15) for chip: 0x61\n",
      "Enabled pixel (1,0) for chip: 0x61\n",
      "Enabled pixel (1,1) for chip: 0x61\n",
      "Enabled pixel (1,2) for chip: 0x61\n",
      "Enabled pixel (1,3) for chip: 0x61\n",
      "Enabled pixel (1,4) for chip: 0x61\n",
      "Enabled pixel (1,5) for chip: 0x61\n",
      "Enabled pixel (1,6) for chip: 0x61\n",
      "Enabled pixel (1,7) for chip: 0x61\n",
      "Enabled pixel (1,8) for chip: 0x61\n",
      "Enabled pixel (1,9) for chip: 0x61\n",
      "Enabled pixel (1,10) for chip: 0x61\n",
      "Enabled pixel (1,11) for chip: 0x61\n",
      "Enabled pixel (1,12) for chip: 0x61\n",
      "Enabled pixel (1,13) for chip: 0x61\n",
      "Enabled pixel (1,14) for chip: 0x61\n",
      "Enabled pixel (1,15) for chip: 0x61\n",
      "Enabled pixel (2,0) for chip: 0x61\n",
      "Enabled pixel (2,1) for chip: 0x61\n",
      "Enabled pixel (2,2) for chip: 0x61\n",
      "Enabled pixel (2,3) for chip: 0x61\n",
      "Enabled pixel (2,4) for chip: 0x61\n",
      "Enabled pixel (2,5) for chip: 0x61\n",
      "Enabled pixel (2,6) for chip: 0x61\n",
      "Enabled pixel (2,7) for chip: 0x61\n",
      "Enabled pixel (2,8) for chip: 0x61\n",
      "Enabled pixel (2,9) for chip: 0x61\n",
      "Enabled pixel (2,10) for chip: 0x61\n",
      "Enabled pixel (2,11) for chip: 0x61\n",
      "Enabled pixel (2,12) for chip: 0x61\n",
      "Enabled pixel (2,13) for chip: 0x61\n",
      "Enabled pixel (2,14) for chip: 0x61\n",
      "Enabled pixel (2,15) for chip: 0x61\n",
      "Enabled pixel (3,0) for chip: 0x61\n",
      "Enabled pixel (3,1) for chip: 0x61\n",
      "Enabled pixel (3,2) for chip: 0x61\n",
      "Enabled pixel (3,3) for chip: 0x61\n",
      "Enabled pixel (3,4) for chip: 0x61\n",
      "Enabled pixel (3,5) for chip: 0x61\n",
      "Enabled pixel (3,6) for chip: 0x61\n",
      "Enabled pixel (3,7) for chip: 0x61\n",
      "Enabled pixel (3,8) for chip: 0x61\n",
      "Enabled pixel (3,9) for chip: 0x61\n",
      "Enabled pixel (3,10) for chip: 0x61\n",
      "Enabled pixel (3,11) for chip: 0x61\n",
      "Enabled pixel (3,12) for chip: 0x61\n",
      "Enabled pixel (3,13) for chip: 0x61\n",
      "Enabled pixel (3,14) for chip: 0x61\n",
      "Enabled pixel (3,15) for chip: 0x61\n",
      "Enabled pixel (4,0) for chip: 0x61\n",
      "Enabled pixel (4,1) for chip: 0x61\n",
      "Enabled pixel (4,2) for chip: 0x61\n",
      "Enabled pixel (4,3) for chip: 0x61\n",
      "Enabled pixel (4,4) for chip: 0x61\n",
      "Enabled pixel (4,5) for chip: 0x61\n",
      "Enabled pixel (4,6) for chip: 0x61\n",
      "Enabled pixel (4,7) for chip: 0x61\n",
      "Enabled pixel (4,8) for chip: 0x61\n",
      "Enabled pixel (4,9) for chip: 0x61\n",
      "Enabled pixel (4,10) for chip: 0x61\n",
      "Enabled pixel (4,11) for chip: 0x61\n",
      "Enabled pixel (4,12) for chip: 0x61\n",
      "Enabled pixel (4,13) for chip: 0x61\n",
      "Enabled pixel (4,14) for chip: 0x61\n",
      "Enabled pixel (4,15) for chip: 0x61\n",
      "Enabled pixel (5,0) for chip: 0x61\n",
      "Enabled pixel (5,1) for chip: 0x61\n",
      "Enabled pixel (5,2) for chip: 0x61\n",
      "Enabled pixel (5,3) for chip: 0x61\n",
      "Enabled pixel (5,4) for chip: 0x61\n",
      "Enabled pixel (5,5) for chip: 0x61\n",
      "Enabled pixel (5,6) for chip: 0x61\n",
      "Enabled pixel (5,7) for chip: 0x61\n",
      "Enabled pixel (5,8) for chip: 0x61\n",
      "Enabled pixel (5,9) for chip: 0x61\n",
      "Enabled pixel (5,10) for chip: 0x61\n",
      "Enabled pixel (5,11) for chip: 0x61\n",
      "Enabled pixel (5,12) for chip: 0x61\n",
      "Enabled pixel (5,13) for chip: 0x61\n",
      "Enabled pixel (5,14) for chip: 0x61\n",
      "Enabled pixel (5,15) for chip: 0x61\n",
      "Enabled pixel (6,0) for chip: 0x61\n",
      "Enabled pixel (6,1) for chip: 0x61\n",
      "Enabled pixel (6,2) for chip: 0x61\n",
      "Enabled pixel (6,3) for chip: 0x61\n",
      "Enabled pixel (6,4) for chip: 0x61\n",
      "Enabled pixel (6,5) for chip: 0x61\n",
      "Enabled pixel (6,6) for chip: 0x61\n",
      "Enabled pixel (6,7) for chip: 0x61\n",
      "Enabled pixel (6,8) for chip: 0x61\n",
      "Enabled pixel (6,9) for chip: 0x61\n",
      "Enabled pixel (6,10) for chip: 0x61\n",
      "Enabled pixel (6,11) for chip: 0x61\n",
      "Enabled pixel (6,12) for chip: 0x61\n",
      "Enabled pixel (6,13) for chip: 0x61\n",
      "Enabled pixel (6,14) for chip: 0x61\n",
      "Enabled pixel (6,15) for chip: 0x61\n",
      "Enabled pixel (7,0) for chip: 0x61\n",
      "Enabled pixel (7,1) for chip: 0x61\n",
      "Enabled pixel (7,2) for chip: 0x61\n",
      "Enabled pixel (7,3) for chip: 0x61\n",
      "Enabled pixel (7,4) for chip: 0x61\n",
      "Enabled pixel (7,5) for chip: 0x61\n",
      "Enabled pixel (7,6) for chip: 0x61\n",
      "Enabled pixel (7,7) for chip: 0x61\n",
      "Enabled pixel (7,8) for chip: 0x61\n",
      "Enabled pixel (7,9) for chip: 0x61\n",
      "Enabled pixel (7,10) for chip: 0x61\n",
      "Enabled pixel (7,11) for chip: 0x61\n",
      "Enabled pixel (7,12) for chip: 0x61\n",
      "Enabled pixel (7,13) for chip: 0x61\n",
      "Enabled pixel (7,14) for chip: 0x61\n",
      "Enabled pixel (7,15) for chip: 0x61\n",
      "Enabled pixel (8,0) for chip: 0x61\n",
      "Enabled pixel (8,1) for chip: 0x61\n",
      "Enabled pixel (8,2) for chip: 0x61\n",
      "Enabled pixel (8,3) for chip: 0x61\n",
      "Enabled pixel (8,4) for chip: 0x61\n",
      "Enabled pixel (8,5) for chip: 0x61\n",
      "Enabled pixel (8,6) for chip: 0x61\n",
      "Enabled pixel (8,7) for chip: 0x61\n",
      "Enabled pixel (8,8) for chip: 0x61\n",
      "Enabled pixel (8,9) for chip: 0x61\n",
      "Enabled pixel (8,10) for chip: 0x61\n",
      "Enabled pixel (8,11) for chip: 0x61\n",
      "Enabled pixel (8,12) for chip: 0x61\n",
      "Enabled pixel (8,13) for chip: 0x61\n",
      "Enabled pixel (8,14) for chip: 0x61\n",
      "Enabled pixel (8,15) for chip: 0x61\n",
      "Enabled pixel (9,0) for chip: 0x61\n",
      "Enabled pixel (9,1) for chip: 0x61\n",
      "Enabled pixel (9,2) for chip: 0x61\n",
      "Enabled pixel (9,3) for chip: 0x61\n",
      "Enabled pixel (9,4) for chip: 0x61\n",
      "Enabled pixel (9,5) for chip: 0x61\n",
      "Enabled pixel (9,6) for chip: 0x61\n",
      "Enabled pixel (9,7) for chip: 0x61\n",
      "Enabled pixel (9,8) for chip: 0x61\n",
      "Enabled pixel (9,9) for chip: 0x61\n",
      "Enabled pixel (9,10) for chip: 0x61\n",
      "Enabled pixel (9,11) for chip: 0x61\n",
      "Enabled pixel (9,12) for chip: 0x61\n",
      "Enabled pixel (9,13) for chip: 0x61\n",
      "Enabled pixel (9,14) for chip: 0x61\n",
      "Enabled pixel (9,15) for chip: 0x61\n",
      "Enabled pixel (10,0) for chip: 0x61\n",
      "Enabled pixel (10,1) for chip: 0x61\n",
      "Enabled pixel (10,2) for chip: 0x61\n",
      "Enabled pixel (10,3) for chip: 0x61\n",
      "Enabled pixel (10,4) for chip: 0x61\n",
      "Enabled pixel (10,5) for chip: 0x61\n",
      "Enabled pixel (10,6) for chip: 0x61\n",
      "Enabled pixel (10,7) for chip: 0x61\n",
      "Enabled pixel (10,8) for chip: 0x61\n",
      "Enabled pixel (10,9) for chip: 0x61\n",
      "Enabled pixel (10,10) for chip: 0x61\n",
      "Enabled pixel (10,11) for chip: 0x61\n",
      "Enabled pixel (10,12) for chip: 0x61\n",
      "Enabled pixel (10,13) for chip: 0x61\n",
      "Enabled pixel (10,14) for chip: 0x61\n",
      "Enabled pixel (10,15) for chip: 0x61\n",
      "Enabled pixel (11,0) for chip: 0x61\n",
      "Enabled pixel (11,1) for chip: 0x61\n",
      "Enabled pixel (11,2) for chip: 0x61\n",
      "Enabled pixel (11,3) for chip: 0x61\n",
      "Enabled pixel (11,4) for chip: 0x61\n",
      "Enabled pixel (11,5) for chip: 0x61\n",
      "Enabled pixel (11,6) for chip: 0x61\n",
      "Enabled pixel (11,7) for chip: 0x61\n",
      "Enabled pixel (11,8) for chip: 0x61\n",
      "Enabled pixel (11,9) for chip: 0x61\n",
      "Enabled pixel (11,10) for chip: 0x61\n",
      "Enabled pixel (11,11) for chip: 0x61\n",
      "Enabled pixel (11,12) for chip: 0x61\n",
      "Enabled pixel (11,13) for chip: 0x61\n",
      "Enabled pixel (11,14) for chip: 0x61\n",
      "Enabled pixel (11,15) for chip: 0x61\n",
      "Enabled pixel (12,0) for chip: 0x61\n",
      "Enabled pixel (12,1) for chip: 0x61\n",
      "Enabled pixel (12,2) for chip: 0x61\n",
      "Enabled pixel (12,3) for chip: 0x61\n",
      "Enabled pixel (12,4) for chip: 0x61\n",
      "Enabled pixel (12,5) for chip: 0x61\n",
      "Enabled pixel (12,6) for chip: 0x61\n",
      "Enabled pixel (12,7) for chip: 0x61\n",
      "Enabled pixel (12,8) for chip: 0x61\n",
      "Enabled pixel (12,9) for chip: 0x61\n",
      "Enabled pixel (12,10) for chip: 0x61\n",
      "Enabled pixel (12,11) for chip: 0x61\n",
      "Enabled pixel (12,12) for chip: 0x61\n",
      "Enabled pixel (12,13) for chip: 0x61\n",
      "Enabled pixel (12,14) for chip: 0x61\n",
      "Enabled pixel (12,15) for chip: 0x61\n",
      "Enabled pixel (13,0) for chip: 0x61\n",
      "Enabled pixel (13,1) for chip: 0x61\n",
      "Enabled pixel (13,2) for chip: 0x61\n",
      "Enabled pixel (13,3) for chip: 0x61\n",
      "Enabled pixel (13,4) for chip: 0x61\n",
      "Enabled pixel (13,5) for chip: 0x61\n",
      "Enabled pixel (13,6) for chip: 0x61\n",
      "Enabled pixel (13,7) for chip: 0x61\n",
      "Enabled pixel (13,8) for chip: 0x61\n",
      "Enabled pixel (13,9) for chip: 0x61\n",
      "Enabled pixel (13,10) for chip: 0x61\n",
      "Enabled pixel (13,11) for chip: 0x61\n",
      "Enabled pixel (13,12) for chip: 0x61\n",
      "Enabled pixel (13,13) for chip: 0x61\n",
      "Enabled pixel (13,14) for chip: 0x61\n",
      "Enabled pixel (13,15) for chip: 0x61\n",
      "Enabled pixel (14,0) for chip: 0x61\n",
      "Enabled pixel (14,1) for chip: 0x61\n",
      "Enabled pixel (14,2) for chip: 0x61\n",
      "Enabled pixel (14,3) for chip: 0x61\n",
      "Enabled pixel (14,4) for chip: 0x61\n",
      "Enabled pixel (14,5) for chip: 0x61\n",
      "Enabled pixel (14,6) for chip: 0x61\n",
      "Enabled pixel (14,7) for chip: 0x61\n",
      "Enabled pixel (14,8) for chip: 0x61\n",
      "Enabled pixel (14,9) for chip: 0x61\n",
      "Enabled pixel (14,10) for chip: 0x61\n",
      "Enabled pixel (14,11) for chip: 0x61\n",
      "Enabled pixel (14,12) for chip: 0x61\n",
      "Enabled pixel (14,13) for chip: 0x61\n",
      "Enabled pixel (14,14) for chip: 0x61\n",
      "Enabled pixel (14,15) for chip: 0x61\n",
      "Enabled pixel (15,0) for chip: 0x61\n",
      "Enabled pixel (15,1) for chip: 0x61\n",
      "Enabled pixel (15,2) for chip: 0x61\n",
      "Enabled pixel (15,3) for chip: 0x61\n",
      "Enabled pixel (15,4) for chip: 0x61\n",
      "Enabled pixel (15,5) for chip: 0x61\n",
      "Enabled pixel (15,6) for chip: 0x61\n",
      "Enabled pixel (15,7) for chip: 0x61\n",
      "Enabled pixel (15,8) for chip: 0x61\n",
      "Enabled pixel (15,9) for chip: 0x61\n",
      "Enabled pixel (15,10) for chip: 0x61\n",
      "Enabled pixel (15,11) for chip: 0x61\n",
      "Enabled pixel (15,12) for chip: 0x61\n",
      "Enabled pixel (15,13) for chip: 0x61\n",
      "Enabled pixel (15,14) for chip: 0x61\n",
      "Enabled pixel (15,15) for chip: 0x61\n",
      "Enabled pixel (0,0) for chip: 0x62\n",
      "Enabled pixel (0,1) for chip: 0x62\n",
      "Enabled pixel (0,2) for chip: 0x62\n",
      "Enabled pixel (0,3) for chip: 0x62\n",
      "Enabled pixel (0,4) for chip: 0x62\n",
      "Enabled pixel (0,5) for chip: 0x62\n",
      "Enabled pixel (0,6) for chip: 0x62\n",
      "Enabled pixel (0,7) for chip: 0x62\n",
      "Enabled pixel (0,8) for chip: 0x62\n",
      "Enabled pixel (0,9) for chip: 0x62\n",
      "Enabled pixel (0,10) for chip: 0x62\n",
      "Enabled pixel (0,11) for chip: 0x62\n",
      "Enabled pixel (0,12) for chip: 0x62\n",
      "Enabled pixel (0,13) for chip: 0x62\n",
      "Enabled pixel (0,14) for chip: 0x62\n",
      "Enabled pixel (0,15) for chip: 0x62\n",
      "Enabled pixel (1,0) for chip: 0x62\n",
      "Enabled pixel (1,1) for chip: 0x62\n",
      "Enabled pixel (1,2) for chip: 0x62\n",
      "Enabled pixel (1,3) for chip: 0x62\n",
      "Enabled pixel (1,4) for chip: 0x62\n",
      "Enabled pixel (1,5) for chip: 0x62\n",
      "Enabled pixel (1,6) for chip: 0x62\n",
      "Enabled pixel (1,7) for chip: 0x62\n",
      "Enabled pixel (1,8) for chip: 0x62\n",
      "Enabled pixel (1,9) for chip: 0x62\n",
      "Enabled pixel (1,10) for chip: 0x62\n",
      "Enabled pixel (1,11) for chip: 0x62\n",
      "Enabled pixel (1,12) for chip: 0x62\n",
      "Enabled pixel (1,13) for chip: 0x62\n",
      "Enabled pixel (1,14) for chip: 0x62\n",
      "Enabled pixel (1,15) for chip: 0x62\n",
      "Enabled pixel (2,0) for chip: 0x62\n",
      "Enabled pixel (2,1) for chip: 0x62\n",
      "Enabled pixel (2,2) for chip: 0x62\n",
      "Enabled pixel (2,3) for chip: 0x62\n",
      "Enabled pixel (2,4) for chip: 0x62\n",
      "Enabled pixel (2,5) for chip: 0x62\n",
      "Enabled pixel (2,6) for chip: 0x62\n",
      "Enabled pixel (2,7) for chip: 0x62\n",
      "Enabled pixel (2,8) for chip: 0x62\n",
      "Enabled pixel (2,9) for chip: 0x62\n",
      "Enabled pixel (2,10) for chip: 0x62\n",
      "Enabled pixel (2,11) for chip: 0x62\n",
      "Enabled pixel (2,12) for chip: 0x62\n",
      "Enabled pixel (2,13) for chip: 0x62\n",
      "Enabled pixel (2,14) for chip: 0x62\n",
      "Enabled pixel (2,15) for chip: 0x62\n",
      "Enabled pixel (3,0) for chip: 0x62\n",
      "Enabled pixel (3,1) for chip: 0x62\n",
      "Enabled pixel (3,2) for chip: 0x62\n",
      "Enabled pixel (3,3) for chip: 0x62\n",
      "Enabled pixel (3,4) for chip: 0x62\n",
      "Enabled pixel (3,5) for chip: 0x62\n",
      "Enabled pixel (3,6) for chip: 0x62\n",
      "Enabled pixel (3,7) for chip: 0x62\n",
      "Enabled pixel (3,8) for chip: 0x62\n",
      "Enabled pixel (3,9) for chip: 0x62\n",
      "Enabled pixel (3,10) for chip: 0x62\n",
      "Enabled pixel (3,11) for chip: 0x62\n",
      "Enabled pixel (3,12) for chip: 0x62\n",
      "Enabled pixel (3,13) for chip: 0x62\n",
      "Enabled pixel (3,14) for chip: 0x62\n",
      "Enabled pixel (3,15) for chip: 0x62\n",
      "Enabled pixel (4,0) for chip: 0x62\n",
      "Enabled pixel (4,1) for chip: 0x62\n",
      "Enabled pixel (4,2) for chip: 0x62\n",
      "Enabled pixel (4,3) for chip: 0x62\n",
      "Enabled pixel (4,4) for chip: 0x62\n",
      "Enabled pixel (4,5) for chip: 0x62\n",
      "Enabled pixel (4,6) for chip: 0x62\n",
      "Enabled pixel (4,7) for chip: 0x62\n",
      "Enabled pixel (4,8) for chip: 0x62\n",
      "Enabled pixel (4,9) for chip: 0x62\n",
      "Enabled pixel (4,10) for chip: 0x62\n",
      "Enabled pixel (4,11) for chip: 0x62\n",
      "Enabled pixel (4,12) for chip: 0x62\n",
      "Enabled pixel (4,13) for chip: 0x62\n",
      "Enabled pixel (4,14) for chip: 0x62\n",
      "Enabled pixel (4,15) for chip: 0x62\n",
      "Enabled pixel (5,0) for chip: 0x62\n",
      "Enabled pixel (5,1) for chip: 0x62\n",
      "Enabled pixel (5,2) for chip: 0x62\n",
      "Enabled pixel (5,3) for chip: 0x62\n",
      "Enabled pixel (5,4) for chip: 0x62\n",
      "Enabled pixel (5,5) for chip: 0x62\n",
      "Enabled pixel (5,6) for chip: 0x62\n",
      "Enabled pixel (5,7) for chip: 0x62\n",
      "Enabled pixel (5,8) for chip: 0x62\n",
      "Enabled pixel (5,9) for chip: 0x62\n",
      "Enabled pixel (5,10) for chip: 0x62\n",
      "Enabled pixel (5,11) for chip: 0x62\n",
      "Enabled pixel (5,12) for chip: 0x62\n",
      "Enabled pixel (5,13) for chip: 0x62\n",
      "Enabled pixel (5,14) for chip: 0x62\n",
      "Enabled pixel (5,15) for chip: 0x62\n",
      "Enabled pixel (6,0) for chip: 0x62\n",
      "Enabled pixel (6,1) for chip: 0x62\n",
      "Enabled pixel (6,2) for chip: 0x62\n",
      "Enabled pixel (6,3) for chip: 0x62\n",
      "Enabled pixel (6,4) for chip: 0x62\n",
      "Enabled pixel (6,5) for chip: 0x62\n",
      "Enabled pixel (6,6) for chip: 0x62\n",
      "Enabled pixel (6,7) for chip: 0x62\n",
      "Enabled pixel (6,8) for chip: 0x62\n",
      "Enabled pixel (6,9) for chip: 0x62\n",
      "Enabled pixel (6,10) for chip: 0x62\n",
      "Enabled pixel (6,11) for chip: 0x62\n",
      "Enabled pixel (6,12) for chip: 0x62\n",
      "Enabled pixel (6,13) for chip: 0x62\n",
      "Enabled pixel (6,14) for chip: 0x62\n",
      "Enabled pixel (6,15) for chip: 0x62\n",
      "Enabled pixel (7,0) for chip: 0x62\n",
      "Enabled pixel (7,1) for chip: 0x62\n",
      "Enabled pixel (7,2) for chip: 0x62\n",
      "Enabled pixel (7,3) for chip: 0x62\n",
      "Enabled pixel (7,4) for chip: 0x62\n",
      "Enabled pixel (7,5) for chip: 0x62\n",
      "Enabled pixel (7,6) for chip: 0x62\n",
      "Enabled pixel (7,7) for chip: 0x62\n",
      "Enabled pixel (7,8) for chip: 0x62\n",
      "Enabled pixel (7,9) for chip: 0x62\n",
      "Enabled pixel (7,10) for chip: 0x62\n",
      "Enabled pixel (7,11) for chip: 0x62\n",
      "Enabled pixel (7,12) for chip: 0x62\n",
      "Enabled pixel (7,13) for chip: 0x62\n",
      "Enabled pixel (7,14) for chip: 0x62\n",
      "Enabled pixel (7,15) for chip: 0x62\n",
      "Enabled pixel (8,0) for chip: 0x62\n",
      "Enabled pixel (8,1) for chip: 0x62\n",
      "Enabled pixel (8,2) for chip: 0x62\n",
      "Enabled pixel (8,3) for chip: 0x62\n",
      "Enabled pixel (8,4) for chip: 0x62\n",
      "Enabled pixel (8,5) for chip: 0x62\n",
      "Enabled pixel (8,6) for chip: 0x62\n",
      "Enabled pixel (8,7) for chip: 0x62\n",
      "Enabled pixel (8,8) for chip: 0x62\n",
      "Enabled pixel (8,9) for chip: 0x62\n",
      "Enabled pixel (8,10) for chip: 0x62\n",
      "Enabled pixel (8,11) for chip: 0x62\n",
      "Enabled pixel (8,12) for chip: 0x62\n",
      "Enabled pixel (8,13) for chip: 0x62\n",
      "Enabled pixel (8,14) for chip: 0x62\n",
      "Enabled pixel (8,15) for chip: 0x62\n",
      "Enabled pixel (9,0) for chip: 0x62\n",
      "Enabled pixel (9,1) for chip: 0x62\n",
      "Enabled pixel (9,2) for chip: 0x62\n",
      "Enabled pixel (9,3) for chip: 0x62\n",
      "Enabled pixel (9,4) for chip: 0x62\n",
      "Enabled pixel (9,5) for chip: 0x62\n",
      "Enabled pixel (9,6) for chip: 0x62\n",
      "Enabled pixel (9,7) for chip: 0x62\n",
      "Enabled pixel (9,8) for chip: 0x62\n",
      "Enabled pixel (9,9) for chip: 0x62\n",
      "Enabled pixel (9,10) for chip: 0x62\n",
      "Enabled pixel (9,11) for chip: 0x62\n",
      "Enabled pixel (9,12) for chip: 0x62\n",
      "Enabled pixel (9,13) for chip: 0x62\n",
      "Enabled pixel (9,14) for chip: 0x62\n",
      "Enabled pixel (9,15) for chip: 0x62\n",
      "Enabled pixel (10,0) for chip: 0x62\n",
      "Enabled pixel (10,1) for chip: 0x62\n",
      "Enabled pixel (10,2) for chip: 0x62\n",
      "Enabled pixel (10,3) for chip: 0x62\n",
      "Enabled pixel (10,4) for chip: 0x62\n",
      "Enabled pixel (10,5) for chip: 0x62\n",
      "Enabled pixel (10,6) for chip: 0x62\n",
      "Enabled pixel (10,7) for chip: 0x62\n",
      "Enabled pixel (10,8) for chip: 0x62\n",
      "Enabled pixel (10,9) for chip: 0x62\n",
      "Enabled pixel (10,10) for chip: 0x62\n",
      "Enabled pixel (10,11) for chip: 0x62\n",
      "Enabled pixel (10,12) for chip: 0x62\n",
      "Enabled pixel (10,13) for chip: 0x62\n",
      "Enabled pixel (10,14) for chip: 0x62\n",
      "Enabled pixel (10,15) for chip: 0x62\n",
      "Enabled pixel (11,0) for chip: 0x62\n",
      "Enabled pixel (11,1) for chip: 0x62\n",
      "Enabled pixel (11,2) for chip: 0x62\n",
      "Enabled pixel (11,3) for chip: 0x62\n",
      "Enabled pixel (11,4) for chip: 0x62\n",
      "Enabled pixel (11,5) for chip: 0x62\n",
      "Enabled pixel (11,6) for chip: 0x62\n",
      "Enabled pixel (11,7) for chip: 0x62\n",
      "Enabled pixel (11,8) for chip: 0x62\n",
      "Enabled pixel (11,9) for chip: 0x62\n",
      "Enabled pixel (11,10) for chip: 0x62\n",
      "Enabled pixel (11,11) for chip: 0x62\n",
      "Enabled pixel (11,12) for chip: 0x62\n",
      "Enabled pixel (11,13) for chip: 0x62\n",
      "Enabled pixel (11,14) for chip: 0x62\n",
      "Enabled pixel (11,15) for chip: 0x62\n",
      "Enabled pixel (12,0) for chip: 0x62\n",
      "Enabled pixel (12,1) for chip: 0x62\n",
      "Enabled pixel (12,2) for chip: 0x62\n",
      "Enabled pixel (12,3) for chip: 0x62\n",
      "Enabled pixel (12,4) for chip: 0x62\n",
      "Enabled pixel (12,5) for chip: 0x62\n",
      "Enabled pixel (12,6) for chip: 0x62\n",
      "Enabled pixel (12,7) for chip: 0x62\n",
      "Enabled pixel (12,8) for chip: 0x62\n",
      "Enabled pixel (12,9) for chip: 0x62\n",
      "Enabled pixel (12,10) for chip: 0x62\n",
      "Enabled pixel (12,11) for chip: 0x62\n",
      "Enabled pixel (12,12) for chip: 0x62\n",
      "Enabled pixel (12,13) for chip: 0x62\n",
      "Enabled pixel (12,14) for chip: 0x62\n",
      "Enabled pixel (12,15) for chip: 0x62\n",
      "Enabled pixel (13,0) for chip: 0x62\n",
      "Enabled pixel (13,1) for chip: 0x62\n",
      "Enabled pixel (13,2) for chip: 0x62\n",
      "Enabled pixel (13,3) for chip: 0x62\n",
      "Enabled pixel (13,4) for chip: 0x62\n",
      "Enabled pixel (13,5) for chip: 0x62\n",
      "Enabled pixel (13,6) for chip: 0x62\n",
      "Enabled pixel (13,7) for chip: 0x62\n",
      "Enabled pixel (13,8) for chip: 0x62\n",
      "Enabled pixel (13,9) for chip: 0x62\n",
      "Enabled pixel (13,10) for chip: 0x62\n",
      "Enabled pixel (13,11) for chip: 0x62\n",
      "Enabled pixel (13,12) for chip: 0x62\n",
      "Enabled pixel (13,13) for chip: 0x62\n",
      "Enabled pixel (13,14) for chip: 0x62\n",
      "Enabled pixel (13,15) for chip: 0x62\n",
      "Enabled pixel (14,0) for chip: 0x62\n",
      "Enabled pixel (14,1) for chip: 0x62\n",
      "Enabled pixel (14,2) for chip: 0x62\n",
      "Enabled pixel (14,3) for chip: 0x62\n",
      "Enabled pixel (14,4) for chip: 0x62\n",
      "Enabled pixel (14,5) for chip: 0x62\n",
      "Enabled pixel (14,6) for chip: 0x62\n",
      "Enabled pixel (14,7) for chip: 0x62\n",
      "Enabled pixel (14,8) for chip: 0x62\n",
      "Enabled pixel (14,9) for chip: 0x62\n",
      "Enabled pixel (14,10) for chip: 0x62\n",
      "Enabled pixel (14,11) for chip: 0x62\n",
      "Enabled pixel (14,12) for chip: 0x62\n",
      "Enabled pixel (14,13) for chip: 0x62\n",
      "Enabled pixel (14,14) for chip: 0x62\n",
      "Enabled pixel (14,15) for chip: 0x62\n",
      "Enabled pixel (15,0) for chip: 0x62\n",
      "Enabled pixel (15,1) for chip: 0x62\n",
      "Enabled pixel (15,2) for chip: 0x62\n",
      "Enabled pixel (15,3) for chip: 0x62\n",
      "Enabled pixel (15,4) for chip: 0x62\n",
      "Enabled pixel (15,5) for chip: 0x62\n",
      "Enabled pixel (15,6) for chip: 0x62\n",
      "Enabled pixel (15,7) for chip: 0x62\n",
      "Enabled pixel (15,8) for chip: 0x62\n",
      "Enabled pixel (15,9) for chip: 0x62\n",
      "Enabled pixel (15,10) for chip: 0x62\n",
      "Enabled pixel (15,11) for chip: 0x62\n",
      "Enabled pixel (15,12) for chip: 0x62\n",
      "Enabled pixel (15,13) for chip: 0x62\n",
      "Enabled pixel (15,14) for chip: 0x62\n",
      "Enabled pixel (15,15) for chip: 0x62\n",
      "Enabled pixel (0,0) for chip: 0x64\n",
      "Enabled pixel (0,1) for chip: 0x64\n",
      "Enabled pixel (0,2) for chip: 0x64\n",
      "Enabled pixel (0,3) for chip: 0x64\n",
      "Enabled pixel (0,4) for chip: 0x64\n",
      "Enabled pixel (0,5) for chip: 0x64\n",
      "Enabled pixel (0,6) for chip: 0x64\n",
      "Enabled pixel (0,7) for chip: 0x64\n",
      "Enabled pixel (0,8) for chip: 0x64\n",
      "Enabled pixel (0,9) for chip: 0x64\n",
      "Enabled pixel (0,10) for chip: 0x64\n",
      "Enabled pixel (0,11) for chip: 0x64\n",
      "Enabled pixel (0,12) for chip: 0x64\n",
      "Enabled pixel (0,13) for chip: 0x64\n",
      "Enabled pixel (0,14) for chip: 0x64\n",
      "Enabled pixel (0,15) for chip: 0x64\n",
      "Enabled pixel (1,0) for chip: 0x64\n",
      "Enabled pixel (1,1) for chip: 0x64\n",
      "Enabled pixel (1,2) for chip: 0x64\n",
      "Enabled pixel (1,3) for chip: 0x64\n",
      "Enabled pixel (1,4) for chip: 0x64\n",
      "Enabled pixel (1,5) for chip: 0x64\n",
      "Enabled pixel (1,6) for chip: 0x64\n",
      "Enabled pixel (1,7) for chip: 0x64\n",
      "Enabled pixel (1,8) for chip: 0x64\n",
      "Enabled pixel (1,9) for chip: 0x64\n",
      "Enabled pixel (1,10) for chip: 0x64\n",
      "Enabled pixel (1,11) for chip: 0x64\n",
      "Enabled pixel (1,12) for chip: 0x64\n",
      "Enabled pixel (1,13) for chip: 0x64\n",
      "Enabled pixel (1,14) for chip: 0x64\n",
      "Enabled pixel (1,15) for chip: 0x64\n",
      "Enabled pixel (2,0) for chip: 0x64\n",
      "Enabled pixel (2,1) for chip: 0x64\n",
      "Enabled pixel (2,2) for chip: 0x64\n",
      "Enabled pixel (2,3) for chip: 0x64\n",
      "Enabled pixel (2,4) for chip: 0x64\n",
      "Enabled pixel (2,5) for chip: 0x64\n",
      "Enabled pixel (2,6) for chip: 0x64\n",
      "Enabled pixel (2,7) for chip: 0x64\n",
      "Enabled pixel (2,8) for chip: 0x64\n",
      "Enabled pixel (2,9) for chip: 0x64\n",
      "Enabled pixel (2,10) for chip: 0x64\n",
      "Enabled pixel (2,11) for chip: 0x64\n",
      "Enabled pixel (2,12) for chip: 0x64\n",
      "Enabled pixel (2,13) for chip: 0x64\n",
      "Enabled pixel (2,14) for chip: 0x64\n",
      "Enabled pixel (2,15) for chip: 0x64\n",
      "Enabled pixel (3,0) for chip: 0x64\n",
      "Enabled pixel (3,1) for chip: 0x64\n",
      "Enabled pixel (3,2) for chip: 0x64\n",
      "Enabled pixel (3,3) for chip: 0x64\n",
      "Enabled pixel (3,4) for chip: 0x64\n",
      "Enabled pixel (3,5) for chip: 0x64\n",
      "Enabled pixel (3,6) for chip: 0x64\n",
      "Enabled pixel (3,7) for chip: 0x64\n",
      "Enabled pixel (3,8) for chip: 0x64\n",
      "Enabled pixel (3,9) for chip: 0x64\n",
      "Enabled pixel (3,10) for chip: 0x64\n",
      "Enabled pixel (3,11) for chip: 0x64\n",
      "Enabled pixel (3,12) for chip: 0x64\n",
      "Enabled pixel (3,13) for chip: 0x64\n",
      "Enabled pixel (3,14) for chip: 0x64\n",
      "Enabled pixel (3,15) for chip: 0x64\n",
      "Enabled pixel (4,0) for chip: 0x64\n",
      "Enabled pixel (4,1) for chip: 0x64\n",
      "Enabled pixel (4,2) for chip: 0x64\n",
      "Enabled pixel (4,3) for chip: 0x64\n",
      "Enabled pixel (4,4) for chip: 0x64\n",
      "Enabled pixel (4,5) for chip: 0x64\n",
      "Enabled pixel (4,6) for chip: 0x64\n",
      "Enabled pixel (4,7) for chip: 0x64\n",
      "Enabled pixel (4,8) for chip: 0x64\n",
      "Enabled pixel (4,9) for chip: 0x64\n",
      "Enabled pixel (4,10) for chip: 0x64\n",
      "Enabled pixel (4,11) for chip: 0x64\n",
      "Enabled pixel (4,12) for chip: 0x64\n",
      "Enabled pixel (4,13) for chip: 0x64\n",
      "Enabled pixel (4,14) for chip: 0x64\n",
      "Enabled pixel (4,15) for chip: 0x64\n",
      "Enabled pixel (5,0) for chip: 0x64\n",
      "Enabled pixel (5,1) for chip: 0x64\n",
      "Enabled pixel (5,2) for chip: 0x64\n",
      "Enabled pixel (5,3) for chip: 0x64\n",
      "Enabled pixel (5,4) for chip: 0x64\n",
      "Enabled pixel (5,5) for chip: 0x64\n",
      "Enabled pixel (5,6) for chip: 0x64\n",
      "Enabled pixel (5,7) for chip: 0x64\n",
      "Enabled pixel (5,8) for chip: 0x64\n",
      "Enabled pixel (5,9) for chip: 0x64\n",
      "Enabled pixel (5,10) for chip: 0x64\n",
      "Enabled pixel (5,11) for chip: 0x64\n",
      "Enabled pixel (5,12) for chip: 0x64\n",
      "Enabled pixel (5,13) for chip: 0x64\n",
      "Enabled pixel (5,14) for chip: 0x64\n",
      "Enabled pixel (5,15) for chip: 0x64\n",
      "Enabled pixel (6,0) for chip: 0x64\n",
      "Enabled pixel (6,1) for chip: 0x64\n",
      "Enabled pixel (6,2) for chip: 0x64\n",
      "Enabled pixel (6,3) for chip: 0x64\n",
      "Enabled pixel (6,4) for chip: 0x64\n",
      "Enabled pixel (6,5) for chip: 0x64\n",
      "Enabled pixel (6,6) for chip: 0x64\n",
      "Enabled pixel (6,7) for chip: 0x64\n",
      "Enabled pixel (6,8) for chip: 0x64\n",
      "Enabled pixel (6,9) for chip: 0x64\n",
      "Enabled pixel (6,10) for chip: 0x64\n",
      "Enabled pixel (6,11) for chip: 0x64\n",
      "Enabled pixel (6,12) for chip: 0x64\n",
      "Enabled pixel (6,13) for chip: 0x64\n",
      "Enabled pixel (6,14) for chip: 0x64\n",
      "Enabled pixel (6,15) for chip: 0x64\n",
      "Enabled pixel (7,0) for chip: 0x64\n",
      "Enabled pixel (7,1) for chip: 0x64\n",
      "Enabled pixel (7,2) for chip: 0x64\n",
      "Enabled pixel (7,3) for chip: 0x64\n",
      "Enabled pixel (7,4) for chip: 0x64\n",
      "Enabled pixel (7,5) for chip: 0x64\n",
      "Enabled pixel (7,6) for chip: 0x64\n",
      "Enabled pixel (7,7) for chip: 0x64\n",
      "Enabled pixel (7,8) for chip: 0x64\n",
      "Enabled pixel (7,9) for chip: 0x64\n",
      "Enabled pixel (7,10) for chip: 0x64\n",
      "Enabled pixel (7,11) for chip: 0x64\n",
      "Enabled pixel (7,12) for chip: 0x64\n",
      "Enabled pixel (7,13) for chip: 0x64\n",
      "Enabled pixel (7,14) for chip: 0x64\n",
      "Enabled pixel (7,15) for chip: 0x64\n",
      "Enabled pixel (8,0) for chip: 0x64\n",
      "Enabled pixel (8,1) for chip: 0x64\n",
      "Enabled pixel (8,2) for chip: 0x64\n",
      "Enabled pixel (8,3) for chip: 0x64\n",
      "Enabled pixel (8,4) for chip: 0x64\n",
      "Enabled pixel (8,5) for chip: 0x64\n",
      "Enabled pixel (8,6) for chip: 0x64\n",
      "Enabled pixel (8,7) for chip: 0x64\n",
      "Enabled pixel (8,8) for chip: 0x64\n",
      "Enabled pixel (8,9) for chip: 0x64\n",
      "Enabled pixel (8,10) for chip: 0x64\n",
      "Enabled pixel (8,11) for chip: 0x64\n",
      "Enabled pixel (8,12) for chip: 0x64\n",
      "Enabled pixel (8,13) for chip: 0x64\n",
      "Enabled pixel (8,14) for chip: 0x64\n",
      "Enabled pixel (8,15) for chip: 0x64\n",
      "Enabled pixel (9,0) for chip: 0x64\n",
      "Enabled pixel (9,1) for chip: 0x64\n",
      "Enabled pixel (9,2) for chip: 0x64\n",
      "Enabled pixel (9,3) for chip: 0x64\n",
      "Enabled pixel (9,4) for chip: 0x64\n",
      "Enabled pixel (9,5) for chip: 0x64\n",
      "Enabled pixel (9,6) for chip: 0x64\n",
      "Enabled pixel (9,7) for chip: 0x64\n",
      "Enabled pixel (9,8) for chip: 0x64\n",
      "Enabled pixel (9,9) for chip: 0x64\n",
      "Enabled pixel (9,10) for chip: 0x64\n",
      "Enabled pixel (9,11) for chip: 0x64\n",
      "Enabled pixel (9,12) for chip: 0x64\n",
      "Enabled pixel (9,13) for chip: 0x64\n",
      "Enabled pixel (9,14) for chip: 0x64\n",
      "Enabled pixel (9,15) for chip: 0x64\n",
      "Enabled pixel (10,0) for chip: 0x64\n",
      "Enabled pixel (10,1) for chip: 0x64\n",
      "Enabled pixel (10,2) for chip: 0x64\n",
      "Enabled pixel (10,3) for chip: 0x64\n",
      "Enabled pixel (10,4) for chip: 0x64\n",
      "Enabled pixel (10,5) for chip: 0x64\n",
      "Enabled pixel (10,6) for chip: 0x64\n",
      "Enabled pixel (10,7) for chip: 0x64\n",
      "Enabled pixel (10,8) for chip: 0x64\n",
      "Enabled pixel (10,9) for chip: 0x64\n",
      "Enabled pixel (10,10) for chip: 0x64\n",
      "Enabled pixel (10,11) for chip: 0x64\n",
      "Enabled pixel (10,12) for chip: 0x64\n",
      "Enabled pixel (10,13) for chip: 0x64\n",
      "Enabled pixel (10,14) for chip: 0x64\n",
      "Enabled pixel (10,15) for chip: 0x64\n",
      "Enabled pixel (11,0) for chip: 0x64\n",
      "Enabled pixel (11,1) for chip: 0x64\n",
      "Enabled pixel (11,2) for chip: 0x64\n",
      "Enabled pixel (11,3) for chip: 0x64\n",
      "Enabled pixel (11,4) for chip: 0x64\n",
      "Enabled pixel (11,5) for chip: 0x64\n",
      "Enabled pixel (11,6) for chip: 0x64\n",
      "Enabled pixel (11,7) for chip: 0x64\n",
      "Enabled pixel (11,8) for chip: 0x64\n",
      "Enabled pixel (11,9) for chip: 0x64\n",
      "Enabled pixel (11,10) for chip: 0x64\n",
      "Enabled pixel (11,11) for chip: 0x64\n",
      "Enabled pixel (11,12) for chip: 0x64\n",
      "Enabled pixel (11,13) for chip: 0x64\n",
      "Enabled pixel (11,14) for chip: 0x64\n",
      "Enabled pixel (11,15) for chip: 0x64\n",
      "Enabled pixel (12,0) for chip: 0x64\n",
      "Enabled pixel (12,1) for chip: 0x64\n",
      "Enabled pixel (12,2) for chip: 0x64\n",
      "Enabled pixel (12,3) for chip: 0x64\n",
      "Enabled pixel (12,4) for chip: 0x64\n",
      "Enabled pixel (12,5) for chip: 0x64\n",
      "Enabled pixel (12,6) for chip: 0x64\n",
      "Enabled pixel (12,7) for chip: 0x64\n",
      "Enabled pixel (12,8) for chip: 0x64\n",
      "Enabled pixel (12,9) for chip: 0x64\n",
      "Enabled pixel (12,10) for chip: 0x64\n",
      "Enabled pixel (12,11) for chip: 0x64\n",
      "Enabled pixel (12,12) for chip: 0x64\n",
      "Enabled pixel (12,13) for chip: 0x64\n",
      "Enabled pixel (12,14) for chip: 0x64\n",
      "Enabled pixel (12,15) for chip: 0x64\n",
      "Enabled pixel (13,0) for chip: 0x64\n",
      "Enabled pixel (13,1) for chip: 0x64\n",
      "Enabled pixel (13,2) for chip: 0x64\n",
      "Enabled pixel (13,3) for chip: 0x64\n",
      "Enabled pixel (13,4) for chip: 0x64\n",
      "Enabled pixel (13,5) for chip: 0x64\n",
      "Enabled pixel (13,6) for chip: 0x64\n",
      "Enabled pixel (13,7) for chip: 0x64\n",
      "Enabled pixel (13,8) for chip: 0x64\n",
      "Enabled pixel (13,9) for chip: 0x64\n",
      "Enabled pixel (13,10) for chip: 0x64\n",
      "Enabled pixel (13,11) for chip: 0x64\n",
      "Enabled pixel (13,12) for chip: 0x64\n",
      "Enabled pixel (13,13) for chip: 0x64\n",
      "Enabled pixel (13,14) for chip: 0x64\n",
      "Enabled pixel (13,15) for chip: 0x64\n",
      "Enabled pixel (14,0) for chip: 0x64\n",
      "Enabled pixel (14,1) for chip: 0x64\n",
      "Enabled pixel (14,2) for chip: 0x64\n",
      "Enabled pixel (14,3) for chip: 0x64\n",
      "Enabled pixel (14,4) for chip: 0x64\n",
      "Enabled pixel (14,5) for chip: 0x64\n",
      "Enabled pixel (14,6) for chip: 0x64\n",
      "Enabled pixel (14,7) for chip: 0x64\n",
      "Enabled pixel (14,8) for chip: 0x64\n",
      "Enabled pixel (14,9) for chip: 0x64\n",
      "Enabled pixel (14,10) for chip: 0x64\n",
      "Enabled pixel (14,11) for chip: 0x64\n",
      "Enabled pixel (14,12) for chip: 0x64\n",
      "Enabled pixel (14,13) for chip: 0x64\n",
      "Enabled pixel (14,14) for chip: 0x64\n",
      "Enabled pixel (14,15) for chip: 0x64\n",
      "Enabled pixel (15,0) for chip: 0x64\n",
      "Enabled pixel (15,1) for chip: 0x64\n",
      "Enabled pixel (15,2) for chip: 0x64\n",
      "Enabled pixel (15,3) for chip: 0x64\n",
      "Enabled pixel (15,4) for chip: 0x64\n",
      "Enabled pixel (15,5) for chip: 0x64\n",
      "Enabled pixel (15,6) for chip: 0x64\n",
      "Enabled pixel (15,7) for chip: 0x64\n",
      "Enabled pixel (15,8) for chip: 0x64\n",
      "Enabled pixel (15,9) for chip: 0x64\n",
      "Enabled pixel (15,10) for chip: 0x64\n",
      "Enabled pixel (15,11) for chip: 0x64\n",
      "Enabled pixel (15,12) for chip: 0x64\n",
      "Enabled pixel (15,13) for chip: 0x64\n",
      "Enabled pixel (15,14) for chip: 0x64\n",
      "Enabled pixel (15,15) for chip: 0x64\n",
      "Operating on chip 0x60 Pixel (0,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (0,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (1,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (2,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (3,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (4,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (5,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (6,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (7,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (8,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (9,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (10,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (11,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (12,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (13,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (14,15) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,0) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,1) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,2) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,3) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,4) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,5) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,6) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,7) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,8) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,9) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,10) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,11) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,12) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,13) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,14) Setting Offset to 15\n",
      "Operating on chip 0x60 Pixel (15,15) Setting Offset to 15\n",
      "Operating on chip 0x61 Pixel (0,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (0,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (1,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (2,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (3,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (4,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (5,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (6,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (7,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (8,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (9,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (10,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (11,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (12,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (13,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (14,15) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,0) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,1) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,2) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,3) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,4) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,5) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,6) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,7) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,8) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,9) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,10) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,11) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,12) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,13) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,14) Setting Offset to 10\n",
      "Operating on chip 0x61 Pixel (15,15) Setting Offset to 10\n",
      "Operating on chip 0x62 Pixel (0,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (0,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (1,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (2,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (3,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (4,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (5,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (6,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (7,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (8,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (9,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (10,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (11,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (12,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (13,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (14,15) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,0) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,1) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,2) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,3) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,4) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,5) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,6) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,7) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,8) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,9) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,10) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,11) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,12) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,13) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,14) Setting Offset to 15\n",
      "Operating on chip 0x62 Pixel (15,15) Setting Offset to 15\n",
      "Operating on chip 0x64 Pixel (0,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (0,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (1,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (2,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (3,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (4,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (5,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (6,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (7,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (8,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (9,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (10,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (11,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (12,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (13,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (14,15) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,0) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,1) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,2) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,3) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,4) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,5) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,6) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,7) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,8) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,9) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,10) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,11) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,12) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,13) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,14) Setting Offset to 10\n",
      "Operating on chip 0x64 Pixel (15,15) Setting Offset to 10\n",
      "Masking from trigger of chip 0x60 Pixel (10,8)\n",
      "Masking from trigger of chip 0x60 Pixel (13,4)\n",
      "Run 58 started at: 2023-12-17 18:27:04.327219\n"
     ]
    },
    {
     "ename": "KeyboardInterrupt",
     "evalue": "",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mKeyboardInterrupt\u001b[0m                         Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[13], line 27\u001b[0m\n\u001b[1;32m     25\u001b[0m do_pixel_operations(board_offsets\u001b[39m=\u001b[39mboard_offsets, noisy_pixels\u001b[39m=\u001b[39mnoisy_pixels, power_mode\u001b[39m=\u001b[39mpower_mode)\n\u001b[1;32m     26\u001b[0m \u001b[39mprint\u001b[39m(\u001b[39mf\u001b[39m\u001b[39m\"\u001b[39m\u001b[39mRun \u001b[39m\u001b[39m{\u001b[39;00mrun_number\u001b[39m}\u001b[39;00m\u001b[39m started at:\u001b[39m\u001b[39m\"\u001b[39m, datetime\u001b[39m.\u001b[39mdatetime\u001b[39m.\u001b[39mnow()\u001b[39m.\u001b[39misoformat(sep\u001b[39m=\u001b[39m\u001b[39m\"\u001b[39m\u001b[39m \u001b[39m\u001b[39m\"\u001b[39m))\n\u001b[0;32m---> 27\u001b[0m run_daq(trigger_board\u001b[39m=\u001b[39;49mtrigger_board, trigger_board_name\u001b[39m=\u001b[39;49mtrigger_board_name, run_number\u001b[39m=\u001b[39;49mrun_number, total_time\u001b[39m=\u001b[39;49mtotal_time, daq_time\u001b[39m=\u001b[39;49mdaq_time)\n\u001b[1;32m     28\u001b[0m \u001b[39mprint\u001b[39m(\u001b[39mf\u001b[39m\u001b[39m\"\u001b[39m\u001b[39mRun \u001b[39m\u001b[39m{\u001b[39;00mrun_number\u001b[39m}\u001b[39;00m\u001b[39m ended at:\u001b[39m\u001b[39m\"\u001b[39m, datetime\u001b[39m.\u001b[39mdatetime\u001b[39m.\u001b[39mnow()\u001b[39m.\u001b[39misoformat(sep\u001b[39m=\u001b[39m\u001b[39m\"\u001b[39m\u001b[39m \u001b[39m\u001b[39m\"\u001b[39m))\n",
      "Cell \u001b[0;32mIn[12], line 34\u001b[0m, in \u001b[0;36mrun_daq\u001b[0;34m(trigger_board, trigger_board_name, run_number, total_time, daq_time, run_options)\u001b[0m\n\u001b[1;32m     32\u001b[0m     \u001b[39mpass\u001b[39;00m\n\u001b[1;32m     33\u001b[0m IPC_queue\u001b[39m.\u001b[39mput(\u001b[39m'\u001b[39m\u001b[39mallow threads to exit\u001b[39m\u001b[39m'\u001b[39m)\n\u001b[0;32m---> 34\u001b[0m process\u001b[39m.\u001b[39;49mjoin()\n\u001b[1;32m     36\u001b[0m \u001b[39mdel\u001b[39;00m IPC_queue, process, parser\n",
      "File \u001b[0;32m/usr/lib64/python3.9/multiprocessing/process.py:149\u001b[0m, in \u001b[0;36mBaseProcess.join\u001b[0;34m(self, timeout)\u001b[0m\n\u001b[1;32m    147\u001b[0m \u001b[39massert\u001b[39;00m \u001b[39mself\u001b[39m\u001b[39m.\u001b[39m_parent_pid \u001b[39m==\u001b[39m os\u001b[39m.\u001b[39mgetpid(), \u001b[39m'\u001b[39m\u001b[39mcan only join a child process\u001b[39m\u001b[39m'\u001b[39m\n\u001b[1;32m    148\u001b[0m \u001b[39massert\u001b[39;00m \u001b[39mself\u001b[39m\u001b[39m.\u001b[39m_popen \u001b[39mis\u001b[39;00m \u001b[39mnot\u001b[39;00m \u001b[39mNone\u001b[39;00m, \u001b[39m'\u001b[39m\u001b[39mcan only join a started process\u001b[39m\u001b[39m'\u001b[39m\n\u001b[0;32m--> 149\u001b[0m res \u001b[39m=\u001b[39m \u001b[39mself\u001b[39;49m\u001b[39m.\u001b[39;49m_popen\u001b[39m.\u001b[39;49mwait(timeout)\n\u001b[1;32m    150\u001b[0m \u001b[39mif\u001b[39;00m res \u001b[39mis\u001b[39;00m \u001b[39mnot\u001b[39;00m \u001b[39mNone\u001b[39;00m:\n\u001b[1;32m    151\u001b[0m     _children\u001b[39m.\u001b[39mdiscard(\u001b[39mself\u001b[39m)\n",
      "File \u001b[0;32m/usr/lib64/python3.9/multiprocessing/popen_fork.py:43\u001b[0m, in \u001b[0;36mPopen.wait\u001b[0;34m(self, timeout)\u001b[0m\n\u001b[1;32m     41\u001b[0m             \u001b[39mreturn\u001b[39;00m \u001b[39mNone\u001b[39;00m\n\u001b[1;32m     42\u001b[0m     \u001b[39m# This shouldn't block if wait() returned successfully.\u001b[39;00m\n\u001b[0;32m---> 43\u001b[0m     \u001b[39mreturn\u001b[39;00m \u001b[39mself\u001b[39;49m\u001b[39m.\u001b[39;49mpoll(os\u001b[39m.\u001b[39;49mWNOHANG \u001b[39mif\u001b[39;49;00m timeout \u001b[39m==\u001b[39;49m \u001b[39m0.0\u001b[39;49m \u001b[39melse\u001b[39;49;00m \u001b[39m0\u001b[39;49m)\n\u001b[1;32m     44\u001b[0m \u001b[39mreturn\u001b[39;00m \u001b[39mself\u001b[39m\u001b[39m.\u001b[39mreturncode\n",
      "File \u001b[0;32m/usr/lib64/python3.9/multiprocessing/popen_fork.py:27\u001b[0m, in \u001b[0;36mPopen.poll\u001b[0;34m(self, flag)\u001b[0m\n\u001b[1;32m     25\u001b[0m \u001b[39mif\u001b[39;00m \u001b[39mself\u001b[39m\u001b[39m.\u001b[39mreturncode \u001b[39mis\u001b[39;00m \u001b[39mNone\u001b[39;00m:\n\u001b[1;32m     26\u001b[0m     \u001b[39mtry\u001b[39;00m:\n\u001b[0;32m---> 27\u001b[0m         pid, sts \u001b[39m=\u001b[39m os\u001b[39m.\u001b[39;49mwaitpid(\u001b[39mself\u001b[39;49m\u001b[39m.\u001b[39;49mpid, flag)\n\u001b[1;32m     28\u001b[0m     \u001b[39mexcept\u001b[39;00m \u001b[39mOSError\u001b[39;00m:\n\u001b[1;32m     29\u001b[0m         \u001b[39m# Child process not yet created. See #1731717\u001b[39;00m\n\u001b[1;32m     30\u001b[0m         \u001b[39m# e.errno == errno.ECHILD == 10\u001b[39;00m\n\u001b[1;32m     31\u001b[0m         \u001b[39mreturn\u001b[39;00m \u001b[39mNone\u001b[39;00m\n",
      "\u001b[0;31mKeyboardInterrupt\u001b[0m: "
     ]
    }
   ],
   "source": [
    "run_numbers = [58]\n",
    "board_offsets = {\n",
    "    0x60: 0x0f,\n",
    "    0x61: 0x0a,\n",
    "    0x62: 0x0f,\n",
    "    0x64: 0x0a,\n",
    "}\n",
    "noisy_pixels = {\n",
    "    0x60: [ # (row, col)\n",
    "        (10, 8),\n",
    "        (13, 4),\n",
    "    ],\n",
    "}\n",
    "trigger_board = '0001'\n",
    "trigger_board_name = \"EPIR_Pair1\"\n",
    "power_mode = 'high'\n",
    "total_time = 1 * 60 * 60\n",
    "daq_time = 300\n",
    "\n",
    "\n",
    "for run_number in run_numbers:\n",
    "    make_baselines()\n",
    "    do_pixel_operations(board_offsets=board_offsets, noisy_pixels=noisy_pixels, power_mode=power_mode)\n",
    "    make_baselines()\n",
    "    do_pixel_operations(board_offsets=board_offsets, noisy_pixels=noisy_pixels, power_mode=power_mode)\n",
    "    print(f\"Run {run_number} started at:\", datetime.datetime.now().isoformat(sep=\" \"))\n",
    "    run_daq(trigger_board=trigger_board, trigger_board_name=trigger_board_name, run_number=run_number, total_time=total_time, daq_time=daq_time)\n",
    "    print(f\"Run {run_number} ended at:\", datetime.datetime.now().isoformat(sep=\" \"))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# run_numbers = [43, 44, 45, 46, 47, 48]\n",
    "# board_offsets = {\n",
    "#     0x60: 0x0f,\n",
    "#     0x61: 0x08,\n",
    "#     0x62: 0x0f,\n",
    "#     0x64: 0x08,\n",
    "# }\n",
    "# noisy_pixels = {\n",
    "#     0x60: [ # (row, col)\n",
    "#         (10, 8),\n",
    "#         (13, 4),\n",
    "#     ],\n",
    "# }\n",
    "# trigger_board = '0001'\n",
    "# trigger_board_name = \"EPIR_Pair1\"\n",
    "# power_mode = 'high'\n",
    "# total_time = 1 * 60 * 60\n",
    "# daq_time = 300\n",
    "\n",
    "# do_pixel_operations(board_offsets=board_offsets, noisy_pixels=noisy_pixels, power_mode=power_mode)\n",
    "# for run_number in run_numbers:\n",
    "#     make_baselines()\n",
    "#     print(f\"Run {run_number} started at:\", datetime.datetime.now().isoformat(sep=\" \"))\n",
    "#     run_daq(trigger_board=trigger_board, trigger_board_name=trigger_board_name, run_number=run_number, total_time=total_time, daq_time=daq_time)\n",
    "#     print(f\"Run {run_number} ended at:\", datetime.datetime.now().isoformat(sep=\" \"))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "run_number = \"align_4_Dec16\"\n",
    "board_offsets = {\n",
    "    0x60: 0x0f,\n",
    "    0x61: 0x0f,\n",
    "    0x62: 0x0f,\n",
    "    0x64: 0x0f,\n",
    "}\n",
    "noisy_pixels = {\n",
    "    0x60: [ # (row, col)\n",
    "        (10, 8),\n",
    "        (13, 4),\n",
    "    ],\n",
    "}\n",
    "trigger_board = '0001'\n",
    "trigger_board_name = \"EPIR_Pair1\"\n",
    "power_mode = 'high'\n",
    "total_time = 1 * 4 * 30\n",
    "daq_time = 30\n",
    "\n",
    "# make_baselines()\n",
    "# do_pixel_operations(board_offsets=board_offsets, noisy_pixels=noisy_pixels, power_mode=power_mode)\n",
    "print(f\"Run {run_number} started at:\", datetime.datetime.now().isoformat(sep=\" \"))\n",
    "run_daq(trigger_board=trigger_board, trigger_board_name=trigger_board_name, run_number=run_number, total_time=total_time, daq_time=daq_time)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# run_number = 32\n",
    "# board_offsets = {\n",
    "#     0x60: 0x0f,\n",
    "#     0x61: 0x0a,\n",
    "#     0x62: 0x0f,\n",
    "#     0x64: 0x0a,\n",
    "# }\n",
    "# noisy_pixels = {\n",
    "#     0x60: [ # (row, col)\n",
    "#         (10, 8),\n",
    "#         (13, 4),\n",
    "#     ],\n",
    "# }\n",
    "# trigger_board = '0001'\n",
    "# trigger_board_name = \"EPIR_Pair1\"\n",
    "# power_mode = 'high'\n",
    "\n",
    "# make_baselines()\n",
    "# do_pixel_operations(board_offsets=board_offsets, noisy_pixels=noisy_pixels, power_mode=power_mode)\n",
    "# print(f\"Run {run_number} started at:\", datetime.datetime.now().isoformat(sep=\" \"))\n",
    "# run_daq(trigger_board=trigger_board, trigger_board_name=trigger_board_name, run_number=run_number, total_time=total_time, daq_time=daq_time)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# run_number = 33\n",
    "# board_offsets = {\n",
    "#    0x60: 0x0f,\n",
    "#    0x61: 0x05,\n",
    "#    0x62: 0x0f,\n",
    "#    0x64: 0x05,\n",
    "# }\n",
    "# noisy_pixels = {\n",
    "#    0x60: [ # (row, col)\n",
    "#        (10, 8),\n",
    "#        (13, 4),\n",
    "#    ],\n",
    "# }\n",
    "# trigger_board = '0001'\n",
    "# trigger_board_name = \"EPIR_Pair1\"\n",
    "# power_mode = 'high'\n",
    "\n",
    "# make_baselines()\n",
    "# do_pixel_operations(board_offsets=board_offsets, noisy_pixels=noisy_pixels, power_mode=power_mode)\n",
    "# print(f\"Run {run_number} started at:\", datetime.datetime.now().isoformat(sep=\" \"))\n",
    "# run_daq(trigger_board=trigger_board, trigger_board_name=trigger_board_name, run_number=run_number, total_time=total_time, daq_time=daq_time)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.16"
  },
  "orig_nbformat": 4
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
