#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Nov 11 10:21:03 2023
# Process ID: 32584
# Current directory: E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1
# Command line: vivado.exe -log sys_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sys_top.tcl
# Log file: E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/sys_top.vds
# Journal file: E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1\vivado.jou
# Running On: Kasaki352, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 33962 MB
#-----------------------------------------------------------
source sys_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental E:/Xilinx/PLD/pld-repo/projects/main/main.srcs/utils_1/imports/synth_1/sys_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/Xilinx/PLD/pld-repo/projects/main/main.srcs/utils_1/imports/synth_1/sys_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top sys_top -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30632
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11065] parameter 'RBR' becomes localparam in 'apb_uart_sv' with formal parameter declaration list [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/apb_uart/apb_uart.v:35]
WARNING: [Synth 8-11065] parameter 'THR' becomes localparam in 'apb_uart_sv' with formal parameter declaration list [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/apb_uart/apb_uart.v:35]
WARNING: [Synth 8-11065] parameter 'DLL' becomes localparam in 'apb_uart_sv' with formal parameter declaration list [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/apb_uart/apb_uart.v:35]
WARNING: [Synth 8-11065] parameter 'IER' becomes localparam in 'apb_uart_sv' with formal parameter declaration list [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/apb_uart/apb_uart.v:35]
WARNING: [Synth 8-11065] parameter 'DLM' becomes localparam in 'apb_uart_sv' with formal parameter declaration list [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/apb_uart/apb_uart.v:35]
WARNING: [Synth 8-11065] parameter 'IIR' becomes localparam in 'apb_uart_sv' with formal parameter declaration list [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/apb_uart/apb_uart.v:35]
WARNING: [Synth 8-11065] parameter 'FCR' becomes localparam in 'apb_uart_sv' with formal parameter declaration list [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/apb_uart/apb_uart.v:36]
WARNING: [Synth 8-11065] parameter 'LCR' becomes localparam in 'apb_uart_sv' with formal parameter declaration list [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/apb_uart/apb_uart.v:36]
WARNING: [Synth 8-11065] parameter 'MCR' becomes localparam in 'apb_uart_sv' with formal parameter declaration list [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/apb_uart/apb_uart.v:36]
WARNING: [Synth 8-11065] parameter 'LSR' becomes localparam in 'apb_uart_sv' with formal parameter declaration list [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/apb_uart/apb_uart.v:36]
WARNING: [Synth 8-11065] parameter 'MSR' becomes localparam in 'apb_uart_sv' with formal parameter declaration list [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/apb_uart/apb_uart.v:36]
WARNING: [Synth 8-11065] parameter 'SCR' becomes localparam in 'apb_uart_sv' with formal parameter declaration list [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/apb_uart/apb_uart.v:36]
WARNING: [Synth 8-11065] parameter 'TX_FIFO_DEPTH' becomes localparam in 'apb_uart_sv' with formal parameter declaration list [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/apb_uart/apb_uart.v:38]
WARNING: [Synth 8-11065] parameter 'RX_FIFO_DEPTH' becomes localparam in 'apb_uart_sv' with formal parameter declaration list [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/apb_uart/apb_uart.v:39]
INFO: [Synth 8-11241] undeclared symbol 'dut_io_pads_aon_pmu_vddpaden_i_ival', assumed default net type 'wire' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/e203/system.v:366]
INFO: [Synth 8-11241] undeclared symbol 'bypass_rlast', assumed default net type 'wire' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/video_sys.v:172]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 2265.238 ; gain = 413.719
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sys_top' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/soc/sys_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/.Xil/Vivado-32584-Kasaki352/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/.Xil/Vivado-32584-Kasaki352/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'e203_system' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/e203/system.v:21]
INFO: [Synth 8-6157] synthesizing module 'mmcm' [E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/.Xil/Vivado-32584-Kasaki352/realtime/mmcm_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mmcm' (0#1) [E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/.Xil/Vivado-32584-Kasaki352/realtime/mmcm_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_div_zynq' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/e203/clk-div-zynq.v:22]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_zynq' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/e203/clk-div-zynq.v:22]
INFO: [Synth 8-6157] synthesizing module 'reset_sys' [E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/.Xil/Vivado-32584-Kasaki352/realtime/reset_sys_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'reset_sys' (0#1) [E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/.Xil/Vivado-32584-Kasaki352/realtime/reset_sys_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'PULLUP' [E:/Xilinx/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:123418]
INFO: [Synth 8-6155] done synthesizing module 'PULLUP' (0#1) [E:/Xilinx/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:123418]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [E:/Xilinx/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [E:/Xilinx/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6157] synthesizing module 'IOBUF__parameterized0' [E:/Xilinx/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF__parameterized0' (0#1) [E:/Xilinx/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6157] synthesizing module 'e203_soc_top' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/soc/e203_soc_top.v:19]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_top' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/subsys/e203_subsys_top.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_main' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/subsys/e203_subsys_main.v:32]
INFO: [Synth 8-6157] synthesizing module 'sirv_ResetCatchAndSync_2' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/sirv_ResetCatchAndSync_2.v:19]
INFO: [Synth 8-6157] synthesizing module 'sirv_AsyncResetRegVec_129' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/sirv_AsyncResetRegVec_129.v:19]
INFO: [Synth 8-6157] synthesizing module 'sirv_AsyncResetReg' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/sirv_AsyncResetReg.v:19]
INFO: [Synth 8-6155] done synthesizing module 'sirv_AsyncResetReg' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/sirv_AsyncResetReg.v:19]
INFO: [Synth 8-6155] done synthesizing module 'sirv_AsyncResetRegVec_129' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/sirv_AsyncResetRegVec_129.v:19]
INFO: [Synth 8-6155] done synthesizing module 'sirv_ResetCatchAndSync_2' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/sirv_ResetCatchAndSync_2.v:19]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_hclkgen' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/subsys/e203_subsys_hclkgen.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_pll' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/subsys/e203_subsys_pll.v:31]
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_pll' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/subsys/e203_subsys_pll.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_hclkgen_rstsync' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/subsys/e203_subsys_hclkgen_rstsync.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_hclkgen_rstsync' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/subsys/e203_subsys_hclkgen_rstsync.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_pllclkdiv' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/subsys/e203_subsys_pllclkdiv.v:31]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized0' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized0' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6157] synthesizing module 'e203_clkgate' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_clkgate.v:28]
INFO: [Synth 8-6155] done synthesizing module 'e203_clkgate' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_clkgate.v:28]
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_pllclkdiv' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/subsys/e203_subsys_pllclkdiv.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_gfcm' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/subsys/e203_subsys_gfcm.v:31]
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_gfcm' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/subsys/e203_subsys_gfcm.v:31]
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_hclkgen' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/subsys/e203_subsys_hclkgen.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_cpu_top' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_cpu_top.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_cpu' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_cpu.v:30]
	Parameter MASTER bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e203_reset_ctrl' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_reset_ctrl.v:29]
	Parameter MASTER bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'e203_reset_ctrl' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_reset_ctrl.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_clk_ctrl' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_clk_ctrl.v:30]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffr' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:209]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffr' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:209]
INFO: [Synth 8-6155] done synthesizing module 'e203_clk_ctrl' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_clk_ctrl.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_irq_sync' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_irq_sync.v:29]
	Parameter MASTER bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_sync' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_bufs.v:99]
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_sync' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_bufs.v:99]
INFO: [Synth 8-6155] done synthesizing module 'e203_irq_sync' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_irq_sync.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_nice_core' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/subsys/e203_subsys_nice_core.v:28]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized1' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized1' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized2' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized2' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_nice_core' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/subsys/e203_subsys_nice_core.v:28]
INFO: [Synth 8-6157] synthesizing module 'e203_core' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_core.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_ifu.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu_ifetch' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_ifu_ifetch.v:29]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffrs' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:177]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffrs' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:177]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized3' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized3' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized4' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized4' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu_minidec' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_ifu_minidec.v:28]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_decode' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_decode.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_decode' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_decode.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu_minidec' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_ifu_minidec.v:28]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu_litebpu' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_ifu_litebpu.v:28]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu_litebpu' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_ifu_litebpu.v:28]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu_ifetch' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_ifu_ifetch.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu_ift2icb' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_ifu_ift2icb.v:30]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_bypbuf' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_bufs.v:306]
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_fifo' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_bufs.v:381]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflrs' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:40]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflrs' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:40]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_bufs.v:381]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_bypbuf' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_bufs.v:306]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized0' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized0' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized1' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized1' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu_ift2icb' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_ifu_ift2icb.v:30]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_ifu.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_exu' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_regfile' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_regfile.v:28]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized2' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized2' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_regfile' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_regfile.v:28]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_disp' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_disp.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_disp' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_disp.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_oitf' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_oitf.v:29]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized3' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized3' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized4' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized4' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_oitf' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_oitf.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_alu.v:32]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_nice' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_nice.v:30]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_fifo__parameterized0' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_bufs.v:381]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 4 - type: integer 
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized5' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized5' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized6' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized6' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo__parameterized0' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_bufs.v:381]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_nice' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_nice.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_csrctrl' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_alu_csrctrl.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_csrctrl' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_alu_csrctrl.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_bjp' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_alu_bjp.v:32]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_bjp' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_alu_bjp.v:32]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_lsuagu' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_alu_lsuagu.v:32]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_lsuagu' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_alu_lsuagu.v:32]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_rglr' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_alu_rglr.v:30]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_rglr' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_alu_rglr.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_muldiv' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_alu_muldiv.v:32]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_muldiv' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_alu_muldiv.v:32]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_dpath' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_alu_dpath.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_dpath' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_alu_dpath.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_alu.v:32]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_longpwbck' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_longpwbck.v:30]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_longpwbck.v:141]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_longpwbck.v:144]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_longpwbck' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_longpwbck.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_wbck' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_wbck.v:30]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_wbck.v:93]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_wbck' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_wbck.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_commit' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_commit.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_branchslv' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_branchslv.v:30]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_branchslv' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_branchslv.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_excp' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_excp.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_excp' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_excp.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_commit' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_commit.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_csr' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_csr.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_csr' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu_csr.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_exu.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_lsu' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_lsu.v:28]
INFO: [Synth 8-6157] synthesizing module 'e203_lsu_ctrl' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_lsu_ctrl.v:28]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_arbt' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_icbs.v:37]
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter USR_W bound to: 39 - type: integer 
	Parameter ARBT_SCHEME bound to: 0 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 0 - type: integer 
	Parameter ARBT_NUM bound to: 2 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 0 - type: integer 
	Parameter ARBT_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_pipe_stage' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_bufs.v:28]
	Parameter CUT_READY bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_bufs.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_arbt' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_icbs.v:37]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_pipe_stage__parameterized0' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_bufs.v:28]
	Parameter CUT_READY bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 44 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized5' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 44 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized5' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage__parameterized0' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_bufs.v:28]
INFO: [Synth 8-6155] done synthesizing module 'e203_lsu_ctrl' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_lsu_ctrl.v:28]
INFO: [Synth 8-6155] done synthesizing module 'e203_lsu' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_lsu.v:28]
INFO: [Synth 8-6157] synthesizing module 'e203_biu' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_biu.v:29]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_arbt__parameterized0' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_icbs.v:37]
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter ARBT_SCHEME bound to: 0 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter ARBT_NUM bound to: 2 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 0 - type: integer 
	Parameter ARBT_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_pipe_stage__parameterized1' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_bufs.v:28]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage__parameterized1' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_bufs.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_arbt__parameterized0' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_icbs.v:37]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_buffer' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_icbs.v:351]
	Parameter OUTS_CNT_W bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CMD_CUT_READY bound to: 1 - type: integer 
	Parameter RSP_CUT_READY bound to: 1 - type: integer 
	Parameter CMD_DP bound to: 1 - type: integer 
	Parameter RSP_DP bound to: 1 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_fifo__parameterized1' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_bufs.v:381]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 78 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized6' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 78 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized6' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo__parameterized1' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_bufs.v:381]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_fifo__parameterized2' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_bufs.v:381]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 35 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized7' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 35 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized7' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo__parameterized2' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_bufs.v:381]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_buffer' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_icbs.v:351]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_splt' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_icbs.v:648]
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter SPLT_NUM bound to: 6 - type: integer 
	Parameter SPLT_PTR_1HOT bound to: 1 - type: integer 
	Parameter SPLT_PTR_W bound to: 6 - type: integer 
	Parameter ALLOW_DIFF bound to: 0 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 1 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_pipe_stage__parameterized2' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_bufs.v:28]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized8' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized8' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage__parameterized2' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_bufs.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_splt' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_icbs.v:648]
INFO: [Synth 8-6155] done synthesizing module 'e203_biu' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_biu.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_core' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_core.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_itcm_ctrl' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_itcm_ctrl.v:31]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_n2w' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_icbs.v:503]
	Parameter AW bound to: 16 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 0 - type: integer 
	Parameter X_W bound to: 32 - type: integer 
	Parameter Y_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_n2w' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_icbs.v:503]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_arbt__parameterized1' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_icbs.v:37]
	Parameter AW bound to: 16 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter ARBT_SCHEME bound to: 0 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 0 - type: integer 
	Parameter ARBT_NUM bound to: 2 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 0 - type: integer 
	Parameter ARBT_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_arbt__parameterized1' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_icbs.v:37]
INFO: [Synth 8-6157] synthesizing module 'sirv_sram_icb_ctrl' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_sram_icb_ctrl.v:29]
	Parameter DW bound to: 64 - type: integer 
	Parameter MW bound to: 8 - type: integer 
	Parameter AW bound to: 16 - type: integer 
	Parameter AW_LSB bound to: 3 - type: integer 
	Parameter USR_W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_bypbuf__parameterized0' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_bufs.v:306]
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 91 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_fifo__parameterized3' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_bufs.v:381]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 91 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized9' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 91 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized9' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo__parameterized3' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_bufs.v:381]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_bypbuf__parameterized0' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_bufs.v:306]
INFO: [Synth 8-6157] synthesizing module 'sirv_1cyc_sram_ctrl' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_1cyc_sram_ctrl.v:29]
	Parameter DW bound to: 64 - type: integer 
	Parameter MW bound to: 8 - type: integer 
	Parameter AW bound to: 16 - type: integer 
	Parameter AW_LSB bound to: 3 - type: integer 
	Parameter USR_W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_pipe_stage__parameterized3' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_bufs.v:28]
	Parameter CUT_READY bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage__parameterized3' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_bufs.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sirv_1cyc_sram_ctrl' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_1cyc_sram_ctrl.v:29]
INFO: [Synth 8-6155] done synthesizing module 'sirv_sram_icb_ctrl' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_sram_icb_ctrl.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_itcm_ctrl' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_itcm_ctrl.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_dtcm_ctrl' [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_dtcm_ctrl.v:31]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter AW bound to: 16 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter ARBT_SCHEME bound to: 0 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 0 - type: integer 
	Parameter ARBT_NUM bound to: 2 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 0 - type: integer 
	Parameter ARBT_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_arbt__parameterized2' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_icbs.v:37]
	Parameter DW bound to: 32 - type: integer 
	Parameter MW bound to: 4 - type: integer 
	Parameter AW bound to: 16 - type: integer 
	Parameter AW_LSB bound to: 2 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 54 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 54 - type: integer 
	Parameter DW bound to: 54 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized10' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo__parameterized4' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_bufs.v:381]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_bypbuf__parameterized1' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_gnrl_bufs.v:306]
	Parameter DW bound to: 32 - type: integer 
	Parameter MW bound to: 4 - type: integer 
	Parameter AW bound to: 16 - type: integer 
	Parameter AW_LSB bound to: 2 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_1cyc_sram_ctrl__parameterized0' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_1cyc_sram_ctrl.v:29]
INFO: [Synth 8-6155] done synthesizing module 'sirv_sram_icb_ctrl__parameterized0' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/general/sirv_sram_icb_ctrl.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_dtcm_ctrl' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_dtcm_ctrl.v:31]
INFO: [Synth 8-6155] done synthesizing module 'e203_cpu' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/core/e203_cpu.v:30]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DP bound to: 8192 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter FORCE_X2ZERO bound to: 0 - type: integer 
	Parameter MW bound to: 8 - type: integer 
	Parameter AW bound to: 13 - type: integer 
	Parameter DP bound to: 8192 - type: integer 
	Parameter FORCE_X2ZERO bound to: 1'b0 
	Parameter DW bound to: 64 - type: integer 
	Parameter MW bound to: 8 - type: integer 
	Parameter AW bound to: 13 - type: integer 
	Parameter DP bound to: 16384 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FORCE_X2ZERO bound to: 1 - type: integer 
	Parameter MW bound to: 4 - type: integer 
	Parameter AW bound to: 14 - type: integer 
	Parameter DP bound to: 16384 - type: integer 
	Parameter FORCE_X2ZERO bound to: 1'b0 
	Parameter DW bound to: 32 - type: integer 
	Parameter MW bound to: 4 - type: integer 
	Parameter AW bound to: 14 - type: integer 
	Parameter PLIC_PRIO_WIDTH bound to: 3 - type: integer 
	Parameter PLIC_IRQ_NUM bound to: 17 - type: integer 
	Parameter PLIC_IRQ_NUM_LOG2 bound to: 6 - type: integer 
	Parameter PLIC_ICB_RSP_FLOP bound to: 1 - type: integer 
	Parameter PLIC_IRQ_I_FLOP bound to: 1 - type: integer 
	Parameter PLIC_IRQ_O_FLOP bound to: 1 - type: integer 
	Parameter DW bound to: 17 - type: integer 
	Parameter DW bound to: 6 - type: integer 
	Parameter DW bound to: 3 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter ICB_FIFO_DP bound to: 2 - type: integer 
	Parameter ICB_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter SPLT_FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter SPLT_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter O0_BASE_ADDR bound to: 268435456 - type: integer 
	Parameter O0_BASE_REGION_LSB bound to: 15 - type: integer 
	Parameter O1_BASE_ADDR bound to: 268468224 - type: integer 
	Parameter O1_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O2_BASE_ADDR bound to: 268509184 - type: integer 
	Parameter O2_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O3_BASE_ADDR bound to: 268513280 - type: integer 
	Parameter O3_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O4_BASE_ADDR bound to: 268517376 - type: integer 
	Parameter O4_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O5_BASE_ADDR bound to: 268521472 - type: integer 
	Parameter O5_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O6_BASE_ADDR bound to: 268578816 - type: integer 
	Parameter O6_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O7_BASE_ADDR bound to: 268582912 - type: integer 
	Parameter O7_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O8_BASE_ADDR bound to: 268587008 - type: integer 
	Parameter O8_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O9_BASE_ADDR bound to: 268644352 - type: integer 
	Parameter O9_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O10_BASE_ADDR bound to: 268648448 - type: integer 
	Parameter O10_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O11_BASE_ADDR bound to: 268652544 - type: integer 
	Parameter O11_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O12_BASE_ADDR bound to: 285212672 - type: integer 
	Parameter O12_BASE_REGION_LSB bound to: 24 - type: integer 
	Parameter O13_BASE_ADDR bound to: 268697600 - type: integer 
	Parameter O13_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O14_BASE_ADDR bound to: 268701696 - type: integer 
	Parameter O14_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O15_BASE_ADDR bound to: 268705792 - type: integer 
	Parameter O15_BASE_REGION_LSB bound to: 8 - type: integer 
	Parameter OUTS_CNT_W bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CMD_CUT_READY bound to: 1 - type: integer 
	Parameter RSP_CUT_READY bound to: 1 - type: integer 
	Parameter CMD_DP bound to: 2 - type: integer 
	Parameter RSP_DP bound to: 2 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 78 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 35 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter SPLT_NUM bound to: 17 - type: integer 
	Parameter SPLT_PTR_1HOT bound to: 1 - type: integer 
	Parameter SPLT_PTR_W bound to: 17 - type: integer 
	Parameter ALLOW_DIFF bound to: 0 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 1 - type: integer 
	Parameter VLD_MSK_PAYLOAD bound to: 1 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 17 - type: integer 
	Parameter DW bound to: 17 - type: integer 
	Parameter DW bound to: 65 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 65 - type: integer 
	Parameter DW bound to: 33 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 33 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/apb_gpio/apb_gpio.v:132]
INFO: [Synth 8-226] default block is never used [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/apb_gpio/apb_gpio.v:193]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter BUFFER_DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 16 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/apb_uart/apb_uart.v:181]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/apb_spi_master/apb_spi_master.v:124]
	Parameter BUFFER_DEPTH bound to: 10 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/apb_spi_master/spi_master_apb_if.v:109]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/apb_spi_master/spi_master_controller.v:172]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/apb_spi_master/spi_master_controller.v:215]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/apb_i2c/apb_i2c.v:96]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/apb_adv_timer/adv_timer_apb_if.v:626]
	Parameter NUM_BITS bound to: 16 - type: integer 
	Parameter N_EXTSIG bound to: 48 - type: integer 
	Parameter EXTSIG_NUM bound to: 48 - type: integer 
	Parameter AXI_FIFO_DP bound to: 2 - type: integer 
	Parameter AXI_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 1 - type: integer 
	Parameter CHNL_FIFO_DP bound to: 2 - type: integer 
	Parameter CHNL_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 50 - type: integer 
	Parameter DW bound to: 50 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 37 - type: integer 
	Parameter DW bound to: 37 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 2 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter ICB_FIFO_DP bound to: 2 - type: integer 
	Parameter ICB_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter SPLT_FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter SPLT_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter O0_BASE_ADDR bound to: 0 - type: integer 
	Parameter O0_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O1_BASE_ADDR bound to: 4096 - type: integer 
	Parameter O1_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O2_BASE_ADDR bound to: 131072 - type: integer 
	Parameter O2_BASE_REGION_LSB bound to: 17 - type: integer 
	Parameter O3_BASE_ADDR bound to: 536870912 - type: integer 
	Parameter O3_BASE_REGION_LSB bound to: 29 - type: integer 
	Parameter O4_BASE_ADDR bound to: -2147483648 - type: integer 
	Parameter O4_BASE_REGION_LSB bound to: 31 - type: integer 
	Parameter O5_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter O5_BASE_REGION_LSB bound to: 28 - type: integer 
	Parameter O6_BASE_ADDR bound to: 0 - type: integer 
	Parameter O6_BASE_REGION_LSB bound to: 0 - type: integer 
	Parameter O7_BASE_ADDR bound to: 0 - type: integer 
	Parameter O7_BASE_REGION_LSB bound to: 0 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter SPLT_NUM bound to: 9 - type: integer 
	Parameter SPLT_PTR_1HOT bound to: 1 - type: integer 
	Parameter SPLT_PTR_W bound to: 9 - type: integer 
	Parameter ALLOW_DIFF bound to: 0 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 1 - type: integer 
	Parameter VLD_MSK_PAYLOAD bound to: 1 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 9 - type: integer 
	Parameter DW bound to: 9 - type: integer 
	Parameter AW bound to: 12 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter DP bound to: 1024 - type: integer 
	Parameter AW bound to: 12 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter DP bound to: 1024 - type: integer 
	Parameter AXI_FIFO_DP bound to: 2 - type: integer 
	Parameter AXI_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 4 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 1 - type: integer 
	Parameter DP bound to: 4 - type: integer 
	Parameter DW bound to: 1 - type: integer 
	Parameter SUPPORT_JTAG_DTM bound to: 1 - type: integer 
	Parameter ASYNC_FF_LEVELS bound to: 2 - type: integer 
	Parameter PC_SIZE bound to: 32 - type: integer 
	Parameter HART_NUM bound to: 1 - type: integer 
	Parameter HART_ID_W bound to: 1 - type: integer 
	Parameter ASYNC_FF_LEVELS bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/debug/sirv_jtag_dtm.v:237]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/debug/sirv_jtag_dtm.v:295]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/debug/sirv_jtag_dtm.v:308]
	Parameter DW bound to: 41 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 41 - type: integer 
	Parameter DW bound to: 36 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 36 - type: integer 
	Parameter PC_SIZE bound to: 32 - type: integer 
	Parameter DW bound to: 36 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 41 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 65 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter ICB_FIFO_DP bound to: 0 - type: integer 
	Parameter ICB_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter SPLT_FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter SPLT_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter O0_BASE_ADDR bound to: 15'b000001000000000 
	Parameter O0_BASE_REGION_LSB bound to: 8 - type: integer 
	Parameter OUTS_CNT_W bound to: 1 - type: integer 
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CMD_CUT_READY bound to: 1 - type: integer 
	Parameter RSP_CUT_READY bound to: 1 - type: integer 
	Parameter CMD_DP bound to: 0 - type: integer 
	Parameter RSP_DP bound to: 0 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 0 - type: integer 
	Parameter DW bound to: 61 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 0 - type: integer 
	Parameter DW bound to: 35 - type: integer 
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter SPLT_NUM bound to: 2 - type: integer 
	Parameter SPLT_PTR_1HOT bound to: 1 - type: integer 
	Parameter SPLT_PTR_W bound to: 2 - type: integer 
	Parameter ALLOW_DIFF bound to: 0 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 1 - type: integer 
	Parameter VLD_MSK_PAYLOAD bound to: 1 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 2 - type: integer 
WARNING: [Synth 8-689] width (12) of port connection 'VSYS_APB_PADDR' does not match port width (32) of module 'e203_system' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/soc/sys_top.v:102]
	Parameter CLOCK_FREQ_MHZ bound to: 13'b0000001000001 
	Parameter IIC_Clock_KHz bound to: 13'b0000001100100 
	Parameter CLOCK_FREQ_MHZ bound to: 13'b0000001000001 
	Parameter WAIT_TIME_MS bound to: 500 - type: integer 
	Parameter COLD_TIME_MS bound to: 5000 - type: integer 
	Parameter DEVICE_ADDRESS bound to: 8'b01111000 
	Parameter IMAGE_MODE bound to: 1'b0 
	Parameter IMAGE_SIZE_H bound to: 16'b0000001010000000 
	Parameter IMAGE_SIZE_V bound to: 16'b0000000111100000 
	Parameter IMAGE_OFFEST_H bound to: 16'b0000000000000100 
	Parameter IMAGE_OFFEST_V bound to: 16'b0000000000000000 
	Parameter AUTO_FOCUS_MODE bound to: 1'b0 
	Parameter AUTO_FOCUS_CONFIG_NUM bound to: 16'b0000111111110101 
	Parameter WHITE_BALANCE_MODE bound to: 3'b000 
	Parameter SATURATION_MODE bound to: 3'b011 
	Parameter BRIGHTNESS_MODE bound to: 4'b0100 
	Parameter CONTRAST_MODE bound to: 3'b011 
	Parameter SHARPNESS_MODE bound to: 8'b00100001 
	Parameter SPECIAL_EFECTS_MODE bound to: 3'b000 
	Parameter EXPOSURE_MODE bound to: 3'b011 
	Parameter CLOCK_FREQ_MHZ bound to: 13'b0000001000001 
	Parameter IIC_Clock_KHz bound to: 13'b0000001100100 
	Parameter FACTOR_BIT bound to: 5'b10000 
	Parameter CLOCK_MODE bound to: 1'b1 
	Parameter NEGEDGE_ENABLE bound to: 1'b0 
	Parameter DIVIDER_MODE bound to: 4'b0010 
	Parameter FACTOR_BIT bound to: 5'b10000 
WARNING: [Synth 8-689] width (8) of port connection 'o_config_settings' does not match port width (32) of module 'vpu_ioregs' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/video_generator.v:78]
WARNING: [Synth 8-689] width (8) of port connection 'o_configs_1' does not match port width (32) of module 'vpu_ioregs' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/video_generator.v:79]
WARNING: [Synth 8-689] width (8) of port connection 'o_configs_2' does not match port width (32) of module 'vpu_ioregs' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/video_generator.v:80]
WARNING: [Synth 8-7071] port 'full' of module 'bicubic_2x_buffer' is unconnected for instance 'bicubic_2x_buffer0' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:312]
WARNING: [Synth 8-7071] port 'empty' of module 'bicubic_2x_buffer' is unconnected for instance 'bicubic_2x_buffer0' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:312]
WARNING: [Synth 8-7023] instance 'bicubic_2x_buffer0' of module 'bicubic_2x_buffer' has 8 connections declared, but only 6 given [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:312]
WARNING: [Synth 8-7071] port 'full' of module 'bicubic_2x_buffer' is unconnected for instance 'bicubic_2x_buffer1' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:322]
WARNING: [Synth 8-7071] port 'empty' of module 'bicubic_2x_buffer' is unconnected for instance 'bicubic_2x_buffer1' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:322]
WARNING: [Synth 8-7023] instance 'bicubic_2x_buffer1' of module 'bicubic_2x_buffer' has 8 connections declared, but only 6 given [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:322]
INFO: [Synth 8-226] default block is never used [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/hdmi_timing_gen.v:276]
	Parameter IDE_MODE bound to: 2'b00 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: FAST - type: string 
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-689] width (8) of port connection 'rd_data_count' does not match port width (7) of module 'camera_wr_fifo' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/axi_master_write.v:163]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'video_rd_fifo' is unconnected for instance 'video_fifo_inst' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/axi_master_read.v:171]
WARNING: [Synth 8-7023] instance 'video_fifo_inst' of module 'video_rd_fifo' has 12 connections declared, but only 11 given [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/axi_master_read.v:171]
WARNING: [Synth 8-689] width (33) of port connection 'dout' does not match port width (32) of module 'fifo_generator_0' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/axi_master_read.v:197]
WARNING: [Synth 8-7071] port 'full' of module 'fifo_generator_0' is unconnected for instance 'bypass_rd_req_fifo' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/axi_master_read.v:188]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'fifo_generator_0' is unconnected for instance 'bypass_rd_req_fifo' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/axi_master_read.v:188]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'fifo_generator_0' is unconnected for instance 'bypass_rd_req_fifo' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/axi_master_read.v:188]
WARNING: [Synth 8-7023] instance 'bypass_rd_req_fifo' of module 'fifo_generator_0' has 11 connections declared, but only 8 given [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/axi_master_read.v:188]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_awaddr' does not match port width (30) of module 'mig_7series_0' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/ddr_streaming_top.v:212]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_araddr' does not match port width (30) of module 'mig_7series_0' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/ddr_streaming_top.v:235]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_arlock' does not match port width (1) of module 'mig_7series_0' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/ddr_streaming_top.v:239]
WARNING: [Synth 8-7071] port 'device_temp' of module 'mig_7series_0' is unconnected for instance 'mig_inst' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/ddr_streaming_top.v:175]
WARNING: [Synth 8-7023] instance 'mig_inst' of module 'mig_7series_0' has 67 connections declared, but only 66 given [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/ddr_streaming_top.v:175]
WARNING: [Synth 8-7071] port 'i_key1' of module 'video_sys' is unconnected for instance 'video_system' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/soc/sys_top.v:125]
WARNING: [Synth 8-7023] instance 'video_system' of module 'video_sys' has 45 connections declared, but only 44 given [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/soc/sys_top.v:125]
WARNING: [Synth 8-6014] Unused sequential element T_1514_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/sirv_tlwidthwidget_qspi.v:386]
WARNING: [Synth 8-6014] Unused sequential element a_opcode_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/sirv_flash_qspi.v:2220]
WARNING: [Synth 8-6014] Unused sequential element a_param_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/sirv_flash_qspi.v:2221]
WARNING: [Synth 8-6014] Unused sequential element a_mask_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/sirv_flash_qspi.v:2225]
WARNING: [Synth 8-6014] Unused sequential element a_data_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/sirv_flash_qspi.v:2226]
WARNING: [Synth 8-6014] Unused sequential element do_tx_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/e203/perips/apb_spi_master/spi_master_controller.v:468]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_reg" dissolved into registers
WARNING: [Synth 8-3848] Net dut_io_pads_gpioB_i_ival in module/entity e203_system does not have driver. [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/e203/system.v:90]
WARNING: [Synth 8-6014] Unused sequential element debug_vscnt_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/camera/Camera_Interface.v:22]
WARNING: [Synth 8-6014] Unused sequential element cold_cnt_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/OV5640_Interface.v:445]
WARNING: [Synth 8-6014] Unused sequential element mbus_wready_i_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/OV5640_Interface.v:496]
WARNING: [Synth 8-6014] Unused sequential element mbus_rwack_err_i_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/OV5640_Interface.v:498]
WARNING: [Synth 8-6014] Unused sequential element resetn_even_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/Clock_V2.3/Clock_Interface.v:127]
WARNING: [Synth 8-6014] Unused sequential element resetn_odd_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/Clock_V2.3/Clock_Interface.v:135]
WARNING: [Synth 8-6014] Unused sequential element factor_odd_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/Clock_V2.3/Clock_Interface.v:251]
WARNING: [Synth 8-6014] Unused sequential element factor_even_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/Clock_V2.3/Clock_Interface.v:252]
WARNING: [Synth 8-6014] Unused sequential element factor_odd_num_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/Clock_V2.3/Clock_Interface.v:253]
WARNING: [Synth 8-6014] Unused sequential element factor_even_num_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/Clock_V2.3/Clock_Interface.v:254]
WARNING: [Synth 8-6014] Unused sequential element factor_cal_num_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/Clock_V2.3/Clock_Interface.v:255]
WARNING: [Synth 8-6014] Unused sequential element mbus_rready_i_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/IIC_V2.0/IIC_Interface.v:491]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vpu_conf_ioregs'. This will prevent further optimization [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/video_generator.v:67]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ui_renderer'. This will prevent further optimization [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/video_generator.v:157]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ui_ram'. This will prevent further optimization [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/disp/ui_renderer.v:60]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_font_rom'. This will prevent further optimization [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/disp/ui_renderer.v:74]
WARNING: [Synth 8-6014] Unused sequential element sety_delayed_reg[1] was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/disp/ui_renderer.v:30]
WARNING: [Synth 8-6014] Unused sequential element sety_delayed_reg[0] was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/disp/ui_renderer.v:30]
WARNING: [Synth 8-6014] Unused sequential element bicubic_en_delayed_reg[5] was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/defog/Defog_top.v:22]
WARNING: [Synth 8-6014] Unused sequential element wraddr_delayed_reg[5] was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/defog/Defog_top.v:23]
WARNING: [Synth 8-6014] Unused sequential element bicubic_en_delayed_reg[5] was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/hist/hist_top.v:29]
WARNING: [Synth 8-6014] Unused sequential element wraddr_delayed_reg[5] was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/hist/hist_top.v:30]
WARNING: [Synth 8-6014] Unused sequential element state_delayed_reg[3] was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/sharpen/2x/sharpen_top2x.v:144]
WARNING: [Synth 8-6014] Unused sequential element write_cnt_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/sharpen/2x/sharpen_top2x.v:179]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'bicubic_2x'. This will prevent further optimization [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/video_proc_unit.v:203]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'raw_data_fifo'. This will prevent further optimization [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:294]
WARNING: [Synth 8-6014] Unused sequential element vsync_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:30]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][127] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][126] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][125] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][124] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][123] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][122] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][121] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][120] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][119] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][118] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][117] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][116] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][115] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][114] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][113] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][112] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][111] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][110] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][109] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][108] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][107] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][106] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][105] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][104] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][103] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][102] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][101] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][100] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][99] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][98] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][97] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][96] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][95] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][94] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][93] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][92] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][91] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][90] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][89] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][88] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][87] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][86] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][85] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][84] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][83] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][82] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][81] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][80] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][79] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][78] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][77] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][76] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][75] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][74] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][73] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][72] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][71] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][70] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][69] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][68] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][67] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][66] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][65] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][64] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][63] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][62] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][61] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][60] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][59] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][58] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][57] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][56] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][55] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][54] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][53] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][52] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][51] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][50] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][49] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][48] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][47] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][46] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][45] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][44] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][43] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][42] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][41] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][40] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][39] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][38] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][37] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][36] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][35] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][34] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][33] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][32] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][31] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][30] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][29] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][28] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:219]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vpu'. This will prevent further optimization [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/video_generator.v:199]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vpu_ram'. This will prevent further optimization [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/video_proc_unit.v:238]
WARNING: [Synth 8-6014] Unused sequential element vs_r_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/video_proc_unit.v:38]
WARNING: [Synth 8-6014] Unused sequential element bcb_ctrl_vsync_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/video_proc_unit.v:47]
WARNING: [Synth 8-6014] Unused sequential element bcb_ctrl_vsync_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/video_proc_unit.v:54]
WARNING: [Synth 8-6014] Unused sequential element enabled_bcb_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/video_proc_unit.v:61]
WARNING: [Synth 8-3848] Net bcb_res_wren[1] in module/entity video_proc_unit does not have driver. [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/video_proc_unit.v:76]
WARNING: [Synth 8-3848] Net sharpen4x_res_wren in module/entity video_proc_unit does not have driver. [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/video_proc_unit.v:101]
WARNING: [Synth 8-3848] Net bcb_res_wraddr[1] in module/entity video_proc_unit does not have driver. [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/video_proc_unit.v:75]
WARNING: [Synth 8-3848] Net sharpen4x_res_wraddr in module/entity video_proc_unit does not have driver. [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/video_proc_unit.v:100]
WARNING: [Synth 8-3848] Net bcb_res_data[1] in module/entity video_proc_unit does not have driver. [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/video_proc_unit.v:74]
WARNING: [Synth 8-3848] Net sharpen4x_res_data in module/entity video_proc_unit does not have driver. [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/video_proc_unit.v:99]
WARNING: [Synth 8-6014] Unused sequential element H_ACTIVE_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/hdmi_timing_gen.v:280]
WARNING: [Synth 8-6014] Unused sequential element V_ACTIVE_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/hdmi_timing_gen.v:286]
WARNING: [Synth 8-6014] Unused sequential element VS_POL_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/hdmi_timing_gen.v:291]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_read_m'. This will prevent further optimization [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/ddr_streaming_top.v:136]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'video_fifo_inst'. This will prevent further optimization [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/axi_master_read.v:171]
WARNING: [Synth 8-6014] Unused sequential element rd_cnt_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/axi_master_read.v:78]
WARNING: [Synth 8-7129] Port M_AXI_RID[3] in module axi_master_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[2] in module axi_master_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[1] in module axi_master_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module axi_master_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[1] in module axi_master_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[0] in module axi_master_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[3] in module axi_master_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[2] in module axi_master_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[1] in module axi_master_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[0] in module axi_master_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[1] in module axi_master_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[0] in module axi_master_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_parallel_odd[4] in module Serializer_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_parallel_odd[3] in module Serializer_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_parallel_odd[2] in module Serializer_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_parallel_odd[1] in module Serializer_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_parallel_odd[0] in module Serializer_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_parallel_even[4] in module Serializer_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_parallel_even[3] in module Serializer_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_parallel_even[2] in module Serializer_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_parallel_even[1] in module Serializer_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_parallel_even[0] in module Serializer_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_config_settings[7] in module video_proc_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_config_settings[6] in module video_proc_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_config_settings[5] in module video_proc_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_config_settings[4] in module video_proc_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_config_settings[3] in module video_proc_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_config_settings[1] in module video_proc_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_config_settings[0] in module video_proc_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_configs_1[7] in module video_proc_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_configs_1[6] in module video_proc_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_configs_1[5] in module video_proc_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_configs_1[4] in module video_proc_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_configs_2[7] in module video_proc_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_configs_2[6] in module video_proc_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_configs_2[5] in module video_proc_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_configs_2[4] in module video_proc_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_configs_2[3] in module video_proc_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_configs_2[2] in module video_proc_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_configs_2[1] in module video_proc_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_configs_2[0] in module video_proc_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_vsync in module ui_renderer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[15] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[14] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[13] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[12] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[11] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[10] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[9] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[8] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[7] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[6] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[5] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[4] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[3] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[2] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[1] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[0] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[15] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[14] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[13] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[12] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[11] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[10] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[9] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[8] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[7] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[6] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[5] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[4] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[3] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[2] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[1] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[0] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[15] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[14] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[13] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[12] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[11] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[10] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[9] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[8] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[7] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[6] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[5] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[4] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[3] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[2] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[1] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[0] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_wready in module OV5640_Config is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_rdata[7] in module OV5640_Config is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_rdata[6] in module OV5640_Config is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_rdata[5] in module OV5640_Config is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_rdata[4] in module OV5640_Config is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_rdata[3] in module OV5640_Config is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_rdata[2] in module OV5640_Config is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_rdata[1] in module OV5640_Config is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_rdata[0] in module OV5640_Config is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_rvalid in module OV5640_Config is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:51 . Memory (MB): peak = 3505.215 ; gain = 1653.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:53 . Memory (MB): peak = 3505.215 ; gain = 1653.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:53 . Memory (MB): peak = 3505.215 ; gain = 1653.695
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 3505.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/video_rd_fifo/video_rd_fifo/video_rd_fifo_in_context.xdc] for cell 'video_system/memory_top/axi_read_m/video_fifo_inst'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/video_rd_fifo/video_rd_fifo/video_rd_fifo_in_context.xdc] for cell 'video_system/memory_top/axi_read_m/video_fifo_inst'
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'video_system/memory_top/mig_inst'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'video_system/memory_top/mig_inst'
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'video_system/memory_top/axi_read_m/bypass_rd_req_fifo'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'video_system/memory_top/axi_read_m/bypass_rd_req_fifo'
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'soc_clk'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'soc_clk'
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'video_system/video_sys_clk'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'video_system/video_sys_clk'
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/bicubic_raw_cache/bicubic_raw_cache/bicubic_raw_cache_in_context.xdc] for cell 'video_system/video_generator_inst/vpu/bicubic_2x/raw_data_fifo'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/bicubic_raw_cache/bicubic_raw_cache/bicubic_raw_cache_in_context.xdc] for cell 'video_system/video_generator_inst/vpu/bicubic_2x/raw_data_fifo'
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/ui_ram/ui_ram/ui_ram_in_context.xdc] for cell 'video_system/video_generator_inst/u_ui_renderer/u_ui_ram'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/ui_ram/ui_ram/ui_ram_in_context.xdc] for cell 'video_system/video_generator_inst/u_ui_renderer/u_ui_ram'
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/font_rom/font_rom/font_rom_in_context.xdc] for cell 'video_system/video_generator_inst/u_ui_renderer/u_font_rom'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/font_rom/font_rom/font_rom_in_context.xdc] for cell 'video_system/video_generator_inst/u_ui_renderer/u_font_rom'
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mmcm/mmcm/mmcm_in_context.xdc] for cell 'u_e203_soc/ip_mmcm'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mmcm/mmcm/mmcm_in_context.xdc] for cell 'u_e203_soc/ip_mmcm'
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/reset_sys/reset_sys/reset_sys_in_context.xdc] for cell 'u_e203_soc/ip_reset_sys'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/reset_sys/reset_sys/reset_sys_in_context.xdc] for cell 'u_e203_soc/ip_reset_sys'
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/bicubic_2x_buffer/bicubic_2x_buffer/bicubic_2x_buffer_in_context.xdc] for cell 'video_system/video_generator_inst/vpu/bicubic_2x/bicubic_2x_buffer0'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/bicubic_2x_buffer/bicubic_2x_buffer/bicubic_2x_buffer_in_context.xdc] for cell 'video_system/video_generator_inst/vpu/bicubic_2x/bicubic_2x_buffer0'
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/bicubic_2x_buffer/bicubic_2x_buffer/bicubic_2x_buffer_in_context.xdc] for cell 'video_system/video_generator_inst/vpu/bicubic_2x/bicubic_2x_buffer1'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/bicubic_2x_buffer/bicubic_2x_buffer/bicubic_2x_buffer_in_context.xdc] for cell 'video_system/video_generator_inst/vpu/bicubic_2x/bicubic_2x_buffer1'
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/vpu_result_ram/vpu_result_ram/vpu_result_ram_in_context.xdc] for cell 'video_system/video_generator_inst/vpu/vpu_ram'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/vpu_result_ram/vpu_result_ram/vpu_result_ram_in_context.xdc] for cell 'video_system/video_generator_inst/vpu/vpu_ram'
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/camera_wr_fifo/camera_wr_fifo/camera_wr_fifo_in_context.xdc] for cell 'video_system/memory_top/camera_axi_write/cam_wr_fifo_inst'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/camera_wr_fifo/camera_wr_fifo/camera_wr_fifo_in_context.xdc] for cell 'video_system/memory_top/camera_axi_write/cam_wr_fifo_inst'
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/sharpen2x_ram/sharpen2x_ram/sharpen2x_ram_in_context.xdc] for cell 'video_system/video_generator_inst/vpu/u_sharpen_2x/sharpen2x_ram/ram0'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/sharpen2x_ram/sharpen2x_ram/sharpen2x_ram_in_context.xdc] for cell 'video_system/video_generator_inst/vpu/u_sharpen_2x/sharpen2x_ram/ram0'
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/sharpen2x_ram/sharpen2x_ram/sharpen2x_ram_in_context.xdc] for cell 'video_system/video_generator_inst/vpu/u_sharpen_2x/sharpen2x_ram/ram1'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/sharpen2x_ram/sharpen2x_ram/sharpen2x_ram_in_context.xdc] for cell 'video_system/video_generator_inst/vpu/u_sharpen_2x/sharpen2x_ram/ram1'
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/sharpen2x_ram/sharpen2x_ram/sharpen2x_ram_in_context.xdc] for cell 'video_system/video_generator_inst/vpu/u_sharpen_2x/sharpen2x_ram/ram2'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/sharpen2x_ram/sharpen2x_ram/sharpen2x_ram_in_context.xdc] for cell 'video_system/video_generator_inst/vpu/u_sharpen_2x/sharpen2x_ram/ram2'
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/sharpen2x_ram/sharpen2x_ram/sharpen2x_ram_in_context.xdc] for cell 'video_system/video_generator_inst/vpu/u_sharpen_2x/sharpen2x_ram/ram3'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/sharpen2x_ram/sharpen2x_ram/sharpen2x_ram_in_context.xdc] for cell 'video_system/video_generator_inst/vpu/u_sharpen_2x/sharpen2x_ram/ram3'
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/contrast_func_tab/contrast_func_tab/contrast_func_tab_in_context.xdc] for cell 'video_system/video_generator_inst/vpu/u_defog/contrast_func_tab'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/contrast_func_tab/contrast_func_tab/contrast_func_tab_in_context.xdc] for cell 'video_system/video_generator_inst/vpu/u_defog/contrast_func_tab'
Parsing XDC File [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/constr/soc.xdc]
WARNING: [Vivado 12-507] No nets matched 'i_camera_pclk_IBUF'. [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/constr/soc.xdc:14]
Finished Parsing XDC File [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/constr/soc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/constr/soc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/sys_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/constr/soc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3560.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 40 instances
  OBUFDS => OBUFDS: 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.360 . Memory (MB): peak = 3560.668 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:01:13 . Memory (MB): peak = 3560.668 ; gain = 1709.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:01:13 . Memory (MB): peak = 3560.668 ; gain = 1709.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for i_soc_clk. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_soc_clk. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  E:/Xilinx/PLD/pld-repo/rtl-srcs/system/constr/soc.xdc, line 94).
Applied set_property KEEP_HIERARCHY = SOFT for video_system/memory_top/axi_read_m/video_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for video_system/memory_top/mig_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for video_system/memory_top/axi_read_m/bypass_rd_req_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_clk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for video_system/video_sys_clk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for video_system/video_generator_inst/vpu/bicubic_2x/raw_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for video_system/video_generator_inst/u_ui_renderer/u_ui_ram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for video_system/video_generator_inst/u_ui_renderer/u_font_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_e203_soc/ip_mmcm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_e203_soc/ip_reset_sys. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for video_system/video_generator_inst/vpu/bicubic_2x/bicubic_2x_buffer0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for video_system/video_generator_inst/vpu/bicubic_2x/bicubic_2x_buffer1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for video_system/video_generator_inst/vpu/vpu_ram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for video_system/memory_top/camera_axi_write/cam_wr_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for video_system/video_generator_inst/vpu/u_sharpen_2x/sharpen2x_ram/ram0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for video_system/video_generator_inst/vpu/u_sharpen_2x/sharpen2x_ram/ram1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for video_system/video_generator_inst/vpu/u_sharpen_2x/sharpen2x_ram/ram2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for video_system/video_generator_inst/vpu/u_sharpen_2x/sharpen2x_ram/ram3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for video_system/video_generator_inst/vpu/u_defog/contrast_func_tab. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:01:13 . Memory (MB): peak = 3560.668 ; gain = 1709.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:26 ; elapsed = 00:01:22 . Memory (MB): peak = 3933.195 ; gain = 2081.676
---------------------------------------------------------------------------------
e203_system__GC0bicubic_top_2x__GB3video_sys__GC0HDMI_Interface__GC0video_generator__GC0Serializer_Interface__GC0e203_subsys_top__GC0bicubic_top_2x__GB4e203_subsys_perips__GB0e203_subsys_main__GC0hist_top__GC0bicubic_top_2x__GB1sys_top__GC0e203_subsys_perips__GB1bicubic_top_2x__GB2bicubic_top_2x__GB0---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:26 ; elapsed = 00:01:23 . Memory (MB): peak = 3933.195 ; gain = 2081.676
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_current_reg' in module 'sharpen_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0100 |                             0000
                   S_REQ |                             0101 |                             0001
                 S_LOAD1 |                             0011 |                             0010
                S_SWICH1 |                             0000 |                             0011
           S_LOAD2_CALC1 |                             0001 |                             0100
                 S_CALC1 |                             0010 |                             1001
                S_SWICH2 |                             0110 |                             0101
                 S_CALC2 |                             1001 |                             0110
                  S_NEXT |                             0111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_current_reg' using encoding 'sequential' in module 'sharpen_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:01:38 . Memory (MB): peak = 3933.195 ; gain = 2081.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Mimic Skeleton from Reference
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Mimic Skeleton from Reference : Time (s): cpu = 00:00:33 ; elapsed = 00:01:40 . Memory (MB): peak = 3933.195 ; gain = 2081.676
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM mem[1].non_last.mem_r_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem[1].non_last.mem_r_reg. We will not be able to pipeline it. This may degrade performance. 


Incremental Synthesis Report Summary:

1. Incremental synthesis run: yes

   Stitch points used : unchanged


2. Change Summary

Report Incremental Modules: 
+------+---------------------------+------------+----------+----------+
|      |Changed Modules            |Replication |Instances |Changed % |
+------+---------------------------+------------+----------+----------+
|1     |Histogramequalization_core |           1|     70040|   25.6205|
|2     |sharpen_top                |           1|      4215|    1.5418|
+------+---------------------------+------------+----------+----------+


   Full Design Size (number of cells) : 273375
   Resynthesis Design Size (number of cells) : 78328
   Resynth % : 28.6522,  Reuse % : 71.3478

3. Reference Checkpoint Information

+-----------------------------------------------------------------------------------------------------+
| DCP Location:  | E:/Xilinx/PLD/pld-repo/projects/main/main.srcs/utils_1/imports/synth_1/sys_top.dcp |
+-----------------------------------------------------------------------------------------------------+


+--------------------------------+------------------------------+
|         DCP Information        |             Value            |
+--------------------------------+------------------------------+
| Vivado Version                 |                    v2022.2 |
| DCP State                      |                              |
+--------------------------------+------------------------------+



Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |video_proc_unit__GC0            |           1|      5966|
|2     |Serializer_Interface__GC0       |           1|         3|
|3     |HDMI_Interface__GC0             |           1|      1125|
|4     |Histogramequalization_core__GB0 |           1|     25058|
|5     |Histogramequalization_core__GB1 |           1|      5646|
|6     |Histogramequalization_core__GB2 |           1|     11633|
|7     |Histogramequalization_core__GB3 |           1|     27703|
|8     |e203_subsys_perips__GB0_#REUSE# |           1|         0|
|9     |e203_subsys_perips__GB1_#REUSE# |           1|         0|
|10    |e203_subsys_main__GC0_#REUSE#   |           1|         0|
|11    |e203_subsys_top__GC0_#REUSE#    |           1|         0|
|12    |e203_system__GC0_#REUSE#        |           1|         0|
|13    |hist_top__GC0_#REUSE#           |           1|         0|
|14    |bicubic_top_2x__GB0_#REUSE#     |           1|         0|
|15    |bicubic_top_2x__GB1_#REUSE#     |           1|         0|
|16    |bicubic_top_2x__GB2_#REUSE#     |           1|         0|
|17    |bicubic_top_2x__GB3_#REUSE#     |           1|         0|
|18    |bicubic_top_2x__GB4_#REUSE#     |           1|         0|
|19    |video_generator__GC0_#REUSE#    |           1|         0|
|20    |video_sys__GC0_#REUSE#          |           1|         0|
|21    |sys_top__GC0_#REUSE#            |           1|         0|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   4 Input   16 Bit       Adders := 2     
	   7 Input   16 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 1     
	   4 Input   15 Bit       Adders := 1     
	   7 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 2     
	   4 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 2     
	   4 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 5     
	   2 Input    7 Bit       Adders := 1     
	   4 Input    5 Bit       Adders := 6     
	   5 Input    5 Bit       Adders := 6     
	   8 Input    4 Bit       Adders := 12    
	   2 Input    4 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 90    
+---Registers : 
	               17 Bit    Registers := 256   
	               16 Bit    Registers := 18    
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 27    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 27    
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input   48 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 3     
	   4 Input   16 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 7     
	   2 Input   11 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 35    
	   4 Input    8 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 42    
	   9 Input    4 Bit        Muxes := 1     
	  15 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 12    
	   2 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 321   
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_x_d_reg' and it is trimmed from '8' to '1' bits. [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/sharpen/2x/sharpen2x_ram.v:64]
WARNING: [Synth 8-3917] design sys_top has port o_camera_resetn driven by constant 1
WARNING: [Synth 8-3917] design sys_top has port o_camera_power_down driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:50 . Memory (MB): peak = 3933.195 ; gain = 2081.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged AreaOpt Partitions
---------------------------------------------------------------------------------
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /u_e203_soc/IOBUF_jtag_TCK
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB1
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB1
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB1
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB1
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB1
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB1
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB1
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB1
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
---------------------------------------------------------------------------------
Finished Stitch Unchanged AreaOpt Partitions : Time (s): cpu = 00:00:36 ; elapsed = 00:01:51 . Memory (MB): peak = 3933.195 ; gain = 2081.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:01:58 . Memory (MB): peak = 3933.195 ; gain = 2081.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:02:00 . Memory (MB): peak = 3933.195 ; gain = 2081.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3321] create_clock attempting to set clock on an unknown port/pin for constraint at line 1 of e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc. [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc:1]
CRITICAL WARNING: [Synth 8-3321] create_generated_clock attempting to set clock on an unknown port/pin for constraint at line 2 of e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc. [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:2]
CRITICAL WARNING: [Synth 8-3321] create_generated_clock attempting to set clock on an unknown port/pin for constraint at line 3 of e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc. [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:3]
CRITICAL WARNING: [Synth 8-3321] create_generated_clock attempting to set clock on an unknown port/pin for constraint at line 1 of e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc. [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc:1]
CRITICAL WARNING: [Synth 8-3321] create_generated_clock attempting to set clock on an unknown port/pin for constraint at line 2 of e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc. [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc:2]
CRITICAL WARNING: [Synth 8-3321] create_generated_clock attempting to set clock on an unknown port/pin for constraint at line 3 of e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc. [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc:3]
CRITICAL WARNING: [Synth 8-3321] create_clock attempting to set clock on an unknown port/pin for constraint at line 1 of e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mmcm/mmcm/mmcm_in_context.xdc. [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mmcm/mmcm/mmcm_in_context.xdc:1]
CRITICAL WARNING: [Synth 8-3321] create_generated_clock attempting to set clock on an unknown port/pin for constraint at line 2 of e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mmcm/mmcm/mmcm_in_context.xdc. [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mmcm/mmcm/mmcm_in_context.xdc:2]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:02:07 . Memory (MB): peak = 3933.195 ; gain = 2081.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged Partitions
---------------------------------------------------------------------------------
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB1
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB1
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB1
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB1
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB1
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB1
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB1
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB1
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
WARNING: [Synth 8-6885] IncrSyn ConnManager: module hierarchy differs for instance: /video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/Histogramequalization_core__1__GB2
---------------------------------------------------------------------------------
Finished Stitch Unchanged Partitions : Time (s): cpu = 00:00:41 ; elapsed = 00:02:08 . Memory (MB): peak = 3933.195 ; gain = 2081.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:02:15 . Memory (MB): peak = 3933.195 ; gain = 2081.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:02:16 . Memory (MB): peak = 3933.195 ; gain = 2081.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:02:23 . Memory (MB): peak = 3933.195 ; gain = 2081.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:02:23 . Memory (MB): peak = 3933.195 ; gain = 2081.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:02:24 . Memory (MB): peak = 3933.195 ; gain = 2081.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:02:24 . Memory (MB): peak = 3933.195 ; gain = 2081.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|video_proc_unit | u_hist/bicubic_en_delayed_reg[2]                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|video_proc_unit | u_hist/wraddr_delayed_reg[4][0]                      | 5      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|video_proc_unit | u_defog/wraddr_delayed_reg[4][2]                     | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|sys_top         | video_system/video_generator_inst/board_hit_r_reg[4] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sys_top         | video_system/video_generator_inst/r_video_reg[4][23] | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|sys_top         | video_system/video_generator_inst/r_vde_reg[4]       | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|sys_top         | video_system/video_generator_inst/r_hsync_reg[4]     | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|sys_top         | video_system/video_generator_inst/r_vsync_reg[4]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bicubic_top_2x | C+A*B       | 9      | 11     | 10     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ui_renderer    | C+A*B       | 12     | 7      | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_wiz_0         |         1|
|2     |mmcm              |         1|
|3     |reset_sys         |         1|
|4     |clk_wiz_1         |         1|
|5     |video_rd_fifo     |         1|
|6     |fifo_generator_0  |         1|
|7     |mig_7series_0     |         1|
|8     |camera_wr_fifo    |         1|
|9     |bicubic_2x_buffer |         2|
|10    |bicubic_raw_cache |         1|
|11    |vpu_result_ram    |         1|
|12    |contrast_func_tab |         1|
|13    |sharpen2x_ram     |         4|
|14    |ui_ram            |         1|
|15    |font_rom          |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |bicubic_2x_buffer |     2|
|3     |bicubic_raw_cache |     1|
|4     |camera_wr_fifo    |     1|
|5     |clk_wiz           |     2|
|7     |contrast_func_tab |     1|
|8     |fifo_generator    |     1|
|9     |font_rom          |     1|
|10    |mig_7series       |     1|
|11    |mmcm              |     1|
|12    |reset_sys         |     1|
|13    |sharpen2x_ram     |     4|
|17    |ui_ram            |     1|
|18    |video_rd_fifo     |     1|
|19    |vpu_result_ram    |     1|
|20    |BUFG              |     3|
|21    |CARRY4            |  2341|
|22    |DSP48E1           |     2|
|23    |LUT1              |   667|
|24    |LUT2              |  6905|
|25    |LUT3              |  2124|
|26    |LUT4              |  2718|
|27    |LUT5              |  4124|
|28    |LUT6              | 18431|
|29    |MUXF7             |  5780|
|30    |MUXF8             |  2533|
|31    |OSERDESE2         |    16|
|33    |PULLUP            |     7|
|34    |RAM32M            |     2|
|35    |RAM32X1D          |     4|
|36    |RAMB36E1          |    32|
|37    |SRL16E            |    37|
|38    |FDCE              | 17741|
|39    |FDPE              |   417|
|40    |FDRE              | 10966|
|41    |FDSE              |    59|
|42    |LD                |    16|
|43    |IBUF              |    12|
|44    |IOBUF             |    40|
|45    |OBUF              |     9|
|46    |OBUFDS            |     8|
|47    |OBUFT             |     1|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:02:24 . Memory (MB): peak = 3933.195 ; gain = 2081.676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 71 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:02:13 . Memory (MB): peak = 3933.195 ; gain = 2026.223
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:02:25 . Memory (MB): peak = 3933.195 ; gain = 2081.676
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.811 . Memory (MB): peak = 3933.195 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10758 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3933.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 70 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 40 instances
  LD => LDCE: 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete, checksum: 46c01389
INFO: [Common 17-83] Releasing license: Synthesis
284 Infos, 343 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:02:38 . Memory (MB): peak = 3933.195 ; gain = 2485.316
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/sys_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3933.195 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file sys_top_utilization_synth.rpt -pb sys_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 11 10:24:00 2023...
