Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Apr 24 17:08:47 2021
| Host         : Gaming-PC-2021 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fir_filter_top_timing_summary_routed.rpt -pb fir_filter_top_timing_summary_routed.pb -rpx fir_filter_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fir_filter_top
| Device       : 7k70t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.792     -147.030                    406                 4250        0.052        0.000                      0                 4250       -0.849      -95.099                     399                  2548  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)           Period(ns)      Frequency(MHz)
-----       ------------           ----------      --------------
ADC_CLK_P   {0.000 0.250}          0.500           2000.000        
DAC_CLK_P   {0.000 0.250}          0.500           2000.000        
FPGA_CLK_P  {0.000 2.000}          4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ADC_CLK_P          -0.496     -117.460                    353                  369        0.052        0.000                      0                  369       -0.849      -88.800                     371                   371  
DAC_CLK_P          -0.792      -29.569                     53                   54        0.176        0.000                      0                   54       -0.849       -6.300                      28                    28  
FPGA_CLK_P          0.253        0.000                      0                 3827        0.064        0.000                      0                 3827        1.600        0.000                       0                  2149  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ADC_CLK_P
  To Clock:  ADC_CLK_P

Setup :          353  Failing Endpoints,  Worst Slack       -0.496ns,  Total Violation     -117.460ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :          371  Failing Endpoints,  Worst Slack       -0.849ns,  Total Violation      -88.800ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.496ns  (required time - arrival time)
  Source:                 d_valid_counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_valid_counter_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (ADC_CLK_P rise@0.500ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.302ns (31.138%)  route 0.668ns (68.862%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.524ns = ( 4.024 - 0.500 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  adc_ibuf/O
                         net (fo=1, routed)           1.732     2.467    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.547 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.260     3.807    ADC_CLK_BUFG
    SLICE_X34Y8          FDPE                                         r  d_valid_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDPE (Prop_fdpe_C_Q)         0.216     4.023 r  d_valid_counter_reg[2]/Q
                         net (fo=6, routed)           0.452     4.475    d_valid_counter_reg[2]
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.043     4.518 r  d_valid_counter[7]_i_2/O
                         net (fo=2, routed)           0.216     4.734    d_valid_counter[7]_i_2_n_0
    SLICE_X35Y10         LUT4 (Prop_lut4_I2_O)        0.043     4.777 r  d_valid_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     4.777    d_valid_counter[7]_i_1_n_0
    SLICE_X35Y10         FDPE                                         r  d_valid_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V20                                               0.000     0.500 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.661     1.161 r  adc_ibuf/O
                         net (fo=1, routed)           1.649     2.810    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.882 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.142     4.024    ADC_CLK_BUFG
    SLICE_X35Y10         FDPE                                         r  d_valid_counter_reg[7]/C
                         clock pessimism              0.259     4.283    
                         clock uncertainty           -0.035     4.248    
    SLICE_X35Y10         FDPE (Setup_fdpe_C_D)        0.033     4.281    d_valid_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          4.281    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                 -0.496    

Slack (VIOLATED) :        -0.474ns  (required time - arrival time)
  Source:                 d_valid_counter_reg[0]_replica/C
                            (rising edge-triggered cell FDPE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_valid_counter_en_reg/D
                            (rising edge-triggered cell FDCE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (ADC_CLK_P rise@0.500ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.345ns (36.399%)  route 0.603ns (63.601%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.525ns = ( 4.025 - 0.500 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  adc_ibuf/O
                         net (fo=1, routed)           1.732     2.467    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.547 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.260     3.807    ADC_CLK_BUFG
    SLICE_X35Y9          FDPE                                         r  d_valid_counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDPE (Prop_fdpe_C_Q)         0.216     4.023 r  d_valid_counter_reg[0]_replica/Q
                         net (fo=4, routed)           0.350     4.373    d_valid_counter_reg[0]_repN
    SLICE_X35Y9          LUT4 (Prop_lut4_I1_O)        0.043     4.416 r  d_valid_counter_en_i_3/O
                         net (fo=2, routed)           0.090     4.506    d_valid_counter_en_i_3_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I4_O)        0.043     4.549 f  d_valid_counter_en_i_2/O
                         net (fo=1, routed)           0.163     4.712    eqOp
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.043     4.755 r  d_valid_counter_en_i_1/O
                         net (fo=1, routed)           0.000     4.755    d_valid_counter_en_i_1_n_0
    SLICE_X35Y8          FDCE                                         r  d_valid_counter_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V20                                               0.000     0.500 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.661     1.161 r  adc_ibuf/O
                         net (fo=1, routed)           1.649     2.810    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.882 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.143     4.025    ADC_CLK_BUFG
    SLICE_X35Y8          FDCE                                         r  d_valid_counter_en_reg/C
                         clock pessimism              0.259     4.284    
                         clock uncertainty           -0.035     4.249    
    SLICE_X35Y8          FDCE (Setup_fdce_C_D)        0.032     4.281    d_valid_counter_en_reg
  -------------------------------------------------------------------
                         required time                          4.281    
                         arrival time                          -4.755    
  -------------------------------------------------------------------
                         slack                                 -0.474    

Slack (VIOLATED) :        -0.464ns  (required time - arrival time)
  Source:                 d_valid_counter_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_trig_strb_Q_reg/D
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (ADC_CLK_P rise@0.500ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.302ns (32.192%)  route 0.636ns (67.808%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.525ns = ( 4.025 - 0.500 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  adc_ibuf/O
                         net (fo=1, routed)           1.732     2.467    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.547 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.259     3.806    ADC_CLK_BUFG
    SLICE_X34Y10         FDPE                                         r  d_valid_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDPE (Prop_fdpe_C_Q)         0.216     4.022 r  d_valid_counter_reg[5]/Q
                         net (fo=4, routed)           0.499     4.522    d_valid_counter_reg[5]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.043     4.565 r  d_valid_counter_en_i_2_comp/O
                         net (fo=1, routed)           0.137     4.701    eqOp_repN
    SLICE_X33Y8          LUT6 (Prop_lut6_I5_O)        0.043     4.744 r  d_trig_strb_Q_i_1_comp/O
                         net (fo=1, routed)           0.000     4.744    d_trig_strb_Q_i_1_n_0
    SLICE_X33Y8          FDRE                                         r  d_trig_strb_Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V20                                               0.000     0.500 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.661     1.161 r  adc_ibuf/O
                         net (fo=1, routed)           1.649     2.810    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.882 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.143     4.025    ADC_CLK_BUFG
    SLICE_X33Y8          FDRE                                         r  d_trig_strb_Q_reg/C
                         clock pessimism              0.259     4.284    
                         clock uncertainty           -0.035     4.249    
    SLICE_X33Y8          FDRE (Setup_fdre_C_D)        0.031     4.280    d_trig_strb_Q_reg
  -------------------------------------------------------------------
                         required time                          4.280    
                         arrival time                          -4.744    
  -------------------------------------------------------------------
                         slack                                 -0.464    

Slack (VIOLATED) :        -0.459ns  (required time - arrival time)
  Source:                 d_strb_1Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_1Q_reg[4][7]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (ADC_CLK_P rise@0.500ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.259ns (37.734%)  route 0.427ns (62.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns = ( 4.026 - 0.500 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  adc_ibuf/O
                         net (fo=1, routed)           1.732     2.467    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.547 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.260     3.807    ADC_CLK_BUFG
    SLICE_X32Y9          FDRE                                         r  d_strb_1Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.216     4.023 r  d_strb_1Q_reg[4]/Q
                         net (fo=1, routed)           0.141     4.165    d_strb_1Q_reg_n_0_[4]
    SLICE_X33Y9          LUT2 (Prop_lut2_I1_O)        0.043     4.208 r  d_1Q[4][15]_i_1/O
                         net (fo=16, routed)          0.286     4.494    d_1Q_reg[4]0
    SLICE_X29Y9          FDRE                                         r  d_1Q_reg[4][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V20                                               0.000     0.500 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.661     1.161 r  adc_ibuf/O
                         net (fo=1, routed)           1.649     2.810    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.882 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.144     4.026    ADC_CLK_BUFG
    SLICE_X29Y9          FDRE                                         r  d_1Q_reg[4][7]/C
                         clock pessimism              0.238     4.264    
                         clock uncertainty           -0.035     4.229    
    SLICE_X29Y9          FDRE (Setup_fdre_C_CE)      -0.194     4.035    d_1Q_reg[4][7]
  -------------------------------------------------------------------
                         required time                          4.035    
                         arrival time                          -4.494    
  -------------------------------------------------------------------
                         slack                                 -0.459    

Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 d_4Q_reg[3][0]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_5Q_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (ADC_CLK_P rise@0.500ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.515ns = ( 4.015 - 0.500 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  adc_ibuf/O
                         net (fo=1, routed)           1.732     2.467    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.547 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.250     3.797    ADC_CLK_BUFG
    SLICE_X38Y13         SRL16E                                       r  d_4Q_reg[3][0]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.980     4.777 r  d_4Q_reg[3][0]_srl3/Q
                         net (fo=1, routed)           0.000     4.777    d_4Q_reg[3][0]_srl3_n_0
    SLICE_X38Y13         FDRE                                         r  d_5Q_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V20                                               0.000     0.500 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.661     1.161 r  adc_ibuf/O
                         net (fo=1, routed)           1.649     2.810    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.882 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.133     4.015    ADC_CLK_BUFG
    SLICE_X38Y13         FDRE                                         r  d_5Q_reg[3][0]/C
                         clock pessimism              0.282     4.297    
                         clock uncertainty           -0.035     4.262    
    SLICE_X38Y13         FDRE (Setup_fdre_C_D)        0.064     4.326    d_5Q_reg[3][0]
  -------------------------------------------------------------------
                         required time                          4.326    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                 -0.451    

Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 d_4Q_reg[3][8]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_5Q_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (ADC_CLK_P rise@0.500ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.515ns = ( 4.015 - 0.500 ) 
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  adc_ibuf/O
                         net (fo=1, routed)           1.732     2.467    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.547 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.251     3.798    ADC_CLK_BUFG
    SLICE_X38Y11         SRL16E                                       r  d_4Q_reg[3][8]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.980     4.778 r  d_4Q_reg[3][8]_srl3/Q
                         net (fo=1, routed)           0.000     4.778    d_4Q_reg[3][8]_srl3_n_0
    SLICE_X38Y11         FDRE                                         r  d_5Q_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V20                                               0.000     0.500 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.661     1.161 r  adc_ibuf/O
                         net (fo=1, routed)           1.649     2.810    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.882 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.133     4.015    ADC_CLK_BUFG
    SLICE_X38Y11         FDRE                                         r  d_5Q_reg[3][8]/C
                         clock pessimism              0.283     4.298    
                         clock uncertainty           -0.035     4.263    
    SLICE_X38Y11         FDRE (Setup_fdre_C_D)        0.064     4.327    d_5Q_reg[3][8]
  -------------------------------------------------------------------
                         required time                          4.327    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                 -0.451    

Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 d_5Q_reg[2][8]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_6Q_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (ADC_CLK_P rise@0.500ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.515ns = ( 4.015 - 0.500 ) 
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  adc_ibuf/O
                         net (fo=1, routed)           1.732     2.467    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.547 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.251     3.798    ADC_CLK_BUFG
    SLICE_X38Y12         SRL16E                                       r  d_5Q_reg[2][8]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.980     4.778 r  d_5Q_reg[2][8]_srl4/Q
                         net (fo=1, routed)           0.000     4.778    d_5Q_reg[2][8]_srl4_n_0
    SLICE_X38Y12         FDRE                                         r  d_6Q_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V20                                               0.000     0.500 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.661     1.161 r  adc_ibuf/O
                         net (fo=1, routed)           1.649     2.810    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.882 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.133     4.015    ADC_CLK_BUFG
    SLICE_X38Y12         FDRE                                         r  d_6Q_reg[2][8]/C
                         clock pessimism              0.283     4.298    
                         clock uncertainty           -0.035     4.263    
    SLICE_X38Y12         FDRE (Setup_fdre_C_D)        0.064     4.327    d_6Q_reg[2][8]
  -------------------------------------------------------------------
                         required time                          4.327    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                 -0.451    

Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 d_3Q_reg[4][0]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_4Q_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (ADC_CLK_P rise@0.500ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.517ns = ( 4.017 - 0.500 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  adc_ibuf/O
                         net (fo=1, routed)           1.732     2.467    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.547 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.253     3.800    ADC_CLK_BUFG
    SLICE_X38Y9          SRL16E                                       r  d_3Q_reg[4][0]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.980     4.780 r  d_3Q_reg[4][0]_srl2/Q
                         net (fo=1, routed)           0.000     4.780    d_3Q_reg[4][0]_srl2_n_0
    SLICE_X38Y9          FDRE                                         r  d_4Q_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V20                                               0.000     0.500 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.661     1.161 r  adc_ibuf/O
                         net (fo=1, routed)           1.649     2.810    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.882 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.135     4.017    ADC_CLK_BUFG
    SLICE_X38Y9          FDRE                                         r  d_4Q_reg[4][0]/C
                         clock pessimism              0.283     4.300    
                         clock uncertainty           -0.035     4.265    
    SLICE_X38Y9          FDRE (Setup_fdre_C_D)        0.064     4.329    d_4Q_reg[4][0]
  -------------------------------------------------------------------
                         required time                          4.329    
                         arrival time                          -4.780    
  -------------------------------------------------------------------
                         slack                                 -0.451    

Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 d_3Q_reg[4][8]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_4Q_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (ADC_CLK_P rise@0.500ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.516ns = ( 4.016 - 0.500 ) 
    Source Clock Delay      (SCD):    3.799ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  adc_ibuf/O
                         net (fo=1, routed)           1.732     2.467    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.547 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.252     3.799    ADC_CLK_BUFG
    SLICE_X38Y10         SRL16E                                       r  d_3Q_reg[4][8]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.980     4.779 r  d_3Q_reg[4][8]_srl2/Q
                         net (fo=1, routed)           0.000     4.779    d_3Q_reg[4][8]_srl2_n_0
    SLICE_X38Y10         FDRE                                         r  d_4Q_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V20                                               0.000     0.500 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.661     1.161 r  adc_ibuf/O
                         net (fo=1, routed)           1.649     2.810    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.882 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.134     4.016    ADC_CLK_BUFG
    SLICE_X38Y10         FDRE                                         r  d_4Q_reg[4][8]/C
                         clock pessimism              0.283     4.299    
                         clock uncertainty           -0.035     4.264    
    SLICE_X38Y10         FDRE (Setup_fdre_C_D)        0.064     4.328    d_4Q_reg[4][8]
  -------------------------------------------------------------------
                         required time                          4.328    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                 -0.451    

Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 d_5Q_reg[2][0]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_6Q_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (ADC_CLK_P rise@0.500ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 4.014 - 0.500 ) 
    Source Clock Delay      (SCD):    3.795ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  adc_ibuf/O
                         net (fo=1, routed)           1.732     2.467    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.547 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.248     3.795    ADC_CLK_BUFG
    SLICE_X38Y14         SRL16E                                       r  d_5Q_reg[2][0]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.980     4.775 r  d_5Q_reg[2][0]_srl4/Q
                         net (fo=1, routed)           0.000     4.775    d_5Q_reg[2][0]_srl4_n_0
    SLICE_X38Y14         FDRE                                         r  d_6Q_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V20                                               0.000     0.500 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.661     1.161 r  adc_ibuf/O
                         net (fo=1, routed)           1.649     2.810    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.882 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         1.132     4.014    ADC_CLK_BUFG
    SLICE_X38Y14         FDRE                                         r  d_6Q_reg[2][0]/C
                         clock pessimism              0.281     4.295    
                         clock uncertainty           -0.035     4.260    
    SLICE_X38Y14         FDRE (Setup_fdre_C_D)        0.064     4.324    d_6Q_reg[2][0]
  -------------------------------------------------------------------
                         required time                          4.324    
                         arrival time                          -4.775    
  -------------------------------------------------------------------
                         slack                                 -0.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 d_1Q_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_3Q_reg[4][11]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_CLK_P rise@0.000ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.100ns (30.000%)  route 0.233ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  adc_ibuf/O
                         net (fo=1, routed)           0.863     1.239    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.265 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.594     1.859    ADC_CLK_BUFG
    SLICE_X31Y9          FDRE                                         r  d_1Q_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.100     1.959 r  d_1Q_reg[4][11]/Q
                         net (fo=1, routed)           0.233     2.193    d_1Q_reg[4][11]
    SLICE_X38Y10         SRL16E                                       r  d_3Q_reg[4][11]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.443     0.443 r  adc_ibuf/O
                         net (fo=1, routed)           0.928     1.371    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.401 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.808     2.209    ADC_CLK_BUFG
    SLICE_X38Y10         SRL16E                                       r  d_3Q_reg[4][11]_srl2/CLK
                         clock pessimism             -0.164     2.045    
    SLICE_X38Y10         SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     2.140    d_3Q_reg[4][11]_srl2
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 d_1Q_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_3Q_reg[4][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_CLK_P rise@0.000ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.100ns (25.416%)  route 0.293ns (74.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  adc_ibuf/O
                         net (fo=1, routed)           0.863     1.239    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.265 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.594     1.859    ADC_CLK_BUFG
    SLICE_X29Y9          FDRE                                         r  d_1Q_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDRE (Prop_fdre_C_Q)         0.100     1.959 r  d_1Q_reg[4][7]/Q
                         net (fo=1, routed)           0.293     2.253    d_1Q_reg[4][7]
    SLICE_X38Y9          SRL16E                                       r  d_3Q_reg[4][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.443     0.443 r  adc_ibuf/O
                         net (fo=1, routed)           0.928     1.371    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.401 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.809     2.210    ADC_CLK_BUFG
    SLICE_X38Y9          SRL16E                                       r  d_3Q_reg[4][7]_srl2/CLK
                         clock pessimism             -0.164     2.046    
    SLICE_X38Y9          SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.200    d_3Q_reg[4][7]_srl2
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 d_1Q_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_6Q_reg[1][2]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_CLK_P rise@0.000ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.100ns (30.546%)  route 0.227ns (69.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  adc_ibuf/O
                         net (fo=1, routed)           0.863     1.239    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.265 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.593     1.858    ADC_CLK_BUFG
    SLICE_X33Y9          FDRE                                         r  d_1Q_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.100     1.958 r  d_1Q_reg[1][2]/Q
                         net (fo=1, routed)           0.227     2.186    d_1Q_reg[1][2]
    SLICE_X38Y8          SRL16E                                       r  d_6Q_reg[1][2]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.443     0.443 r  adc_ibuf/O
                         net (fo=1, routed)           0.928     1.371    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.401 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.809     2.210    ADC_CLK_BUFG
    SLICE_X38Y8          SRL16E                                       r  d_6Q_reg[1][2]_srl5/CLK
                         clock pessimism             -0.164     2.046    
    SLICE_X38Y8          SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     2.132    d_6Q_reg[1][2]_srl5
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 d_1Q_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_7Q_reg[0][8]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_CLK_P rise@0.000ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.100ns (29.899%)  route 0.234ns (70.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  adc_ibuf/O
                         net (fo=1, routed)           0.863     1.239    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.265 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.594     1.859    ADC_CLK_BUFG
    SLICE_X35Y5          FDRE                                         r  d_1Q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.100     1.959 r  d_1Q_reg[0][8]/Q
                         net (fo=1, routed)           0.234     2.194    d_1Q_reg[0][8]
    SLICE_X38Y5          SRL16E                                       r  d_7Q_reg[0][8]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.443     0.443 r  adc_ibuf/O
                         net (fo=1, routed)           0.928     1.371    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.401 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.810     2.211    ADC_CLK_BUFG
    SLICE_X38Y5          SRL16E                                       r  d_7Q_reg[0][8]_srl6/CLK
                         clock pessimism             -0.164     2.047    
    SLICE_X38Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     2.139    d_7Q_reg[0][8]_srl6
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 d_1Q_reg[2][15]/C
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_5Q_reg[2][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_CLK_P rise@0.000ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.100ns (25.398%)  route 0.294ns (74.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  adc_ibuf/O
                         net (fo=1, routed)           0.863     1.239    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.265 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.593     1.858    ADC_CLK_BUFG
    SLICE_X29Y10         FDRE                                         r  d_1Q_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.100     1.958 r  d_1Q_reg[2][15]/Q
                         net (fo=1, routed)           0.294     2.252    d_1Q_reg[2][15]
    SLICE_X38Y12         SRL16E                                       r  d_5Q_reg[2][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.443     0.443 r  adc_ibuf/O
                         net (fo=1, routed)           0.928     1.371    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.401 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.806     2.207    ADC_CLK_BUFG
    SLICE_X38Y12         SRL16E                                       r  d_5Q_reg[2][15]_srl4/CLK
                         clock pessimism             -0.164     2.043    
    SLICE_X38Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.197    d_5Q_reg[2][15]_srl4
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 d_1Q_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_3Q_reg[4][4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_CLK_P rise@0.000ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.100ns (28.999%)  route 0.245ns (71.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  adc_ibuf/O
                         net (fo=1, routed)           0.863     1.239    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.265 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.593     1.858    ADC_CLK_BUFG
    SLICE_X32Y7          FDRE                                         r  d_1Q_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.100     1.958 r  d_1Q_reg[4][4]/Q
                         net (fo=1, routed)           0.245     2.203    d_1Q_reg[4][4]
    SLICE_X38Y9          SRL16E                                       r  d_3Q_reg[4][4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.443     0.443 r  adc_ibuf/O
                         net (fo=1, routed)           0.928     1.371    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.401 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.809     2.210    ADC_CLK_BUFG
    SLICE_X38Y9          SRL16E                                       r  d_3Q_reg[4][4]_srl2/CLK
                         clock pessimism             -0.164     2.046    
    SLICE_X38Y9          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.148    d_3Q_reg[4][4]_srl2
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 d_1Q_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_4Q_reg[3][1]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_CLK_P rise@0.000ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.100ns (29.575%)  route 0.238ns (70.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  adc_ibuf/O
                         net (fo=1, routed)           0.863     1.239    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.265 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.592     1.857    ADC_CLK_BUFG
    SLICE_X33Y10         FDRE                                         r  d_1Q_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.100     1.957 r  d_1Q_reg[3][1]/Q
                         net (fo=1, routed)           0.238     2.195    d_1Q_reg[3][1]
    SLICE_X38Y13         SRL16E                                       r  d_4Q_reg[3][1]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.443     0.443 r  adc_ibuf/O
                         net (fo=1, routed)           0.928     1.371    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.401 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.805     2.206    ADC_CLK_BUFG
    SLICE_X38Y13         SRL16E                                       r  d_4Q_reg[3][1]_srl3/CLK
                         clock pessimism             -0.164     2.042    
    SLICE_X38Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     2.140    d_4Q_reg[3][1]_srl3
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 d_1Q_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_6Q_reg[1][4]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_CLK_P rise@0.000ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.100ns (28.872%)  route 0.246ns (71.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  adc_ibuf/O
                         net (fo=1, routed)           0.863     1.239    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.265 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.593     1.858    ADC_CLK_BUFG
    SLICE_X33Y9          FDRE                                         r  d_1Q_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.100     1.958 r  d_1Q_reg[1][4]/Q
                         net (fo=1, routed)           0.246     2.205    d_1Q_reg[1][4]
    SLICE_X38Y8          SRL16E                                       r  d_6Q_reg[1][4]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.443     0.443 r  adc_ibuf/O
                         net (fo=1, routed)           0.928     1.371    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.401 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.809     2.210    ADC_CLK_BUFG
    SLICE_X38Y8          SRL16E                                       r  d_6Q_reg[1][4]_srl5/CLK
                         clock pessimism             -0.164     2.046    
    SLICE_X38Y8          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.148    d_6Q_reg[1][4]_srl5
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 d_1Q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_4Q_reg[3][4]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_CLK_P rise@0.000ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.100ns (29.119%)  route 0.243ns (70.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  adc_ibuf/O
                         net (fo=1, routed)           0.863     1.239    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.265 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.592     1.857    ADC_CLK_BUFG
    SLICE_X33Y10         FDRE                                         r  d_1Q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.100     1.957 r  d_1Q_reg[3][4]/Q
                         net (fo=1, routed)           0.243     2.201    d_1Q_reg[3][4]
    SLICE_X38Y13         SRL16E                                       r  d_4Q_reg[3][4]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.443     0.443 r  adc_ibuf/O
                         net (fo=1, routed)           0.928     1.371    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.401 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.805     2.206    ADC_CLK_BUFG
    SLICE_X38Y13         SRL16E                                       r  d_4Q_reg[3][4]_srl3/CLK
                         clock pessimism             -0.164     2.042    
    SLICE_X38Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.144    d_4Q_reg[3][4]_srl3
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 d_1Q_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            d_6Q_reg[1][11]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ADC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             ADC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_CLK_P rise@0.000ns - ADC_CLK_P rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.100ns (29.462%)  route 0.239ns (70.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  adc_ibuf/O
                         net (fo=1, routed)           0.863     1.239    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.265 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.593     1.858    ADC_CLK_BUFG
    SLICE_X32Y8          FDRE                                         r  d_1Q_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.100     1.958 r  d_1Q_reg[1][11]/Q
                         net (fo=1, routed)           0.239     2.198    d_1Q_reg[1][11]
    SLICE_X38Y7          SRL16E                                       r  d_6Q_reg[1][11]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  ADC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    ADC_CLK_P
    V20                  IBUFDS (Prop_ibufds_I_O)     0.443     0.443 r  adc_ibuf/O
                         net (fo=1, routed)           0.928     1.371    ADC_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.401 r  ADC_CLK_BUFG_inst/O
                         net (fo=370, routed)         0.809     2.210    ADC_CLK_BUFG
    SLICE_X38Y7          SRL16E                                       r  d_6Q_reg[1][11]_srl5/CLK
                         clock pessimism             -0.164     2.046    
    SLICE_X38Y7          SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     2.141    d_6Q_reg[1][11]_srl5
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_CLK_P
Waveform(ns):       { 0.000 0.250 }
Period(ns):         0.500
Sources:            { ADC_CLK_P }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.349         0.500       -0.849     BUFGCTRL_X0Y1  ADC_CLK_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            0.750         0.500       -0.250     SLICE_X35Y5    d_1Q_reg[0][10]/C
Min Period        n/a     FDRE/C      n/a            0.750         0.500       -0.250     SLICE_X35Y5    d_1Q_reg[0][11]/C
Min Period        n/a     FDRE/C      n/a            0.750         0.500       -0.250     SLICE_X35Y6    d_1Q_reg[0][2]/C
Min Period        n/a     FDRE/C      n/a            0.750         0.500       -0.250     SLICE_X35Y6    d_1Q_reg[0][3]/C
Min Period        n/a     FDRE/C      n/a            0.750         0.500       -0.250     SLICE_X35Y6    d_1Q_reg[0][4]/C
Min Period        n/a     FDRE/C      n/a            0.750         0.500       -0.250     SLICE_X35Y5    d_1Q_reg[0][5]/C
Min Period        n/a     FDRE/C      n/a            0.750         0.500       -0.250     SLICE_X35Y5    d_1Q_reg[0][6]/C
Min Period        n/a     FDRE/C      n/a            0.750         0.500       -0.250     SLICE_X35Y6    d_1Q_reg[0][7]/C
Min Period        n/a     FDRE/C      n/a            0.750         0.500       -0.250     SLICE_X32Y8    d_1Q_reg[1][10]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y13   d_4Q_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y11   d_4Q_reg[3][10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y11   d_4Q_reg[3][11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y11   d_4Q_reg[3][12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y11   d_4Q_reg[3][13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y11   d_4Q_reg[3][14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y11   d_4Q_reg[3][15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y13   d_4Q_reg[3][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y13   d_4Q_reg[3][2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y13   d_4Q_reg[3][3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y9    d_3Q_reg[4][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y9    d_3Q_reg[4][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y10   d_3Q_reg[4][10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y10   d_3Q_reg[4][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y10   d_3Q_reg[4][11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y10   d_3Q_reg[4][11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y10   d_3Q_reg[4][12]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y10   d_3Q_reg[4][12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y10   d_3Q_reg[4][13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.550         0.250       -0.300     SLICE_X38Y10   d_3Q_reg[4][13]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  DAC_CLK_P
  To Clock:  DAC_CLK_P

Setup :           53  Failing Endpoints,  Worst Slack       -0.792ns,  Total Violation      -29.569ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :           28  Failing Endpoints,  Worst Slack       -0.849ns,  Total Violation       -6.300ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.792ns  (required time - arrival time)
  Source:                 s_fir_data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            DAC_DATA_IN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (DAC_CLK_P rise@0.500ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.345ns (27.789%)  route 0.896ns (72.211%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 4.022 - 0.500 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.738     0.738 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.470    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.550 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          1.256     3.806    DAC_CLK_BUFG
    SLICE_X31Y16         FDCE                                         r  s_fir_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDCE (Prop_fdce_C_Q)         0.216     4.022 f  s_fir_data_out_reg[4]/Q
                         net (fo=19, routed)          0.341     4.363    sel0[3]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.043     4.406 f  DAC_DATA_IN[15]_i_7/O
                         net (fo=16, routed)          0.309     4.715    G_FIR_FILTER[2].U_FIR_FILTER/DAC_DATA_IN_reg[0]_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.043     4.758 r  G_FIR_FILTER[2].U_FIR_FILTER/DAC_DATA_IN[3]_i_3/O
                         net (fo=1, routed)           0.247     5.005    G_FIR_FILTER[5].U_FIR_FILTER/DAC_DATA_IN_reg[3]
    SLICE_X34Y17         LUT6 (Prop_lut6_I1_O)        0.043     5.048 r  G_FIR_FILTER[5].U_FIR_FILTER/DAC_DATA_IN[3]_i_1/O
                         net (fo=1, routed)           0.000     5.048    G_FIR_FILTER[5].U_FIR_FILTER_n_12
    SLICE_X34Y17         FDRE                                         r  DAC_DATA_IN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V19                                               0.000     0.500 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.664     1.164 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.649     2.813    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.885 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          1.137     4.022    DAC_CLK_BUFG
    SLICE_X34Y17         FDRE                                         r  DAC_DATA_IN_reg[3]/C
                         clock pessimism              0.238     4.260    
                         clock uncertainty           -0.035     4.225    
    SLICE_X34Y17         FDRE (Setup_fdre_C_D)        0.031     4.256    DAC_DATA_IN_reg[3]
  -------------------------------------------------------------------
                         required time                          4.256    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                 -0.792    

Slack (VIOLATED) :        -0.770ns  (required time - arrival time)
  Source:                 s_fir_data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            DAC_DATA_IN_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (DAC_CLK_P rise@0.500ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.345ns (28.241%)  route 0.877ns (71.759%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 4.022 - 0.500 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.738     0.738 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.470    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.550 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          1.256     3.806    DAC_CLK_BUFG
    SLICE_X31Y16         FDCE                                         r  s_fir_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDCE (Prop_fdce_C_Q)         0.216     4.022 f  s_fir_data_out_reg[4]/Q
                         net (fo=19, routed)          0.341     4.363    sel0[3]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.043     4.406 f  DAC_DATA_IN[15]_i_7/O
                         net (fo=16, routed)          0.308     4.713    G_FIR_FILTER[2].U_FIR_FILTER/DAC_DATA_IN_reg[0]_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.043     4.756 r  G_FIR_FILTER[2].U_FIR_FILTER/DAC_DATA_IN[6]_i_3/O
                         net (fo=1, routed)           0.228     4.985    G_FIR_FILTER[5].U_FIR_FILTER/DAC_DATA_IN_reg[6]
    SLICE_X34Y17         LUT6 (Prop_lut6_I1_O)        0.043     5.028 r  G_FIR_FILTER[5].U_FIR_FILTER/DAC_DATA_IN[6]_i_1/O
                         net (fo=1, routed)           0.000     5.028    G_FIR_FILTER[5].U_FIR_FILTER_n_9
    SLICE_X34Y17         FDRE                                         r  DAC_DATA_IN_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V19                                               0.000     0.500 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.664     1.164 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.649     2.813    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.885 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          1.137     4.022    DAC_CLK_BUFG
    SLICE_X34Y17         FDRE                                         r  DAC_DATA_IN_reg[6]/C
                         clock pessimism              0.238     4.260    
                         clock uncertainty           -0.035     4.225    
    SLICE_X34Y17         FDRE (Setup_fdre_C_D)        0.033     4.258    DAC_DATA_IN_reg[6]
  -------------------------------------------------------------------
                         required time                          4.258    
                         arrival time                          -5.028    
  -------------------------------------------------------------------
                         slack                                 -0.770    

Slack (VIOLATED) :        -0.759ns  (required time - arrival time)
  Source:                 s_fir_data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            DAC_DATA_IN_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (DAC_CLK_P rise@0.500ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.345ns (28.471%)  route 0.867ns (71.529%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 4.023 - 0.500 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.738     0.738 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.470    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.550 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          1.256     3.806    DAC_CLK_BUFG
    SLICE_X31Y16         FDCE                                         r  s_fir_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDCE (Prop_fdce_C_Q)         0.216     4.022 f  s_fir_data_out_reg[4]/Q
                         net (fo=19, routed)          0.341     4.363    sel0[3]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.043     4.406 f  DAC_DATA_IN[15]_i_7/O
                         net (fo=16, routed)          0.313     4.719    G_FIR_FILTER[2].U_FIR_FILTER/DAC_DATA_IN_reg[0]_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I5_O)        0.043     4.762 r  G_FIR_FILTER[2].U_FIR_FILTER/DAC_DATA_IN[10]_i_3/O
                         net (fo=1, routed)           0.213     4.975    G_FIR_FILTER[5].U_FIR_FILTER/DAC_DATA_IN_reg[10]
    SLICE_X35Y16         LUT6 (Prop_lut6_I1_O)        0.043     5.018 r  G_FIR_FILTER[5].U_FIR_FILTER/DAC_DATA_IN[10]_i_1/O
                         net (fo=1, routed)           0.000     5.018    G_FIR_FILTER[5].U_FIR_FILTER_n_5
    SLICE_X35Y16         FDRE                                         r  DAC_DATA_IN_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V19                                               0.000     0.500 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.664     1.164 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.649     2.813    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.885 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          1.138     4.023    DAC_CLK_BUFG
    SLICE_X35Y16         FDRE                                         r  DAC_DATA_IN_reg[10]/C
                         clock pessimism              0.238     4.261    
                         clock uncertainty           -0.035     4.226    
    SLICE_X35Y16         FDRE (Setup_fdre_C_D)        0.033     4.259    DAC_DATA_IN_reg[10]
  -------------------------------------------------------------------
                         required time                          4.259    
                         arrival time                          -5.018    
  -------------------------------------------------------------------
                         slack                                 -0.759    

Slack (VIOLATED) :        -0.701ns  (required time - arrival time)
  Source:                 s_fir_data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            DAC_DATA_IN_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (DAC_CLK_P rise@0.500ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.302ns (32.635%)  route 0.623ns (67.365%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 4.022 - 0.500 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.738     0.738 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.470    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.550 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          1.256     3.806    DAC_CLK_BUFG
    SLICE_X31Y16         FDCE                                         r  s_fir_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDCE (Prop_fdce_C_Q)         0.216     4.022 r  s_fir_data_out_reg[4]/Q
                         net (fo=19, routed)          0.335     4.357    sel0[3]
    SLICE_X32Y16         LUT4 (Prop_lut4_I1_O)        0.043     4.400 r  DAC_DATA_IN[15]_i_4/O
                         net (fo=1, routed)           0.093     4.493    DAC_DATA_IN[15]_i_4_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.043     4.536 r  DAC_DATA_IN[15]_i_1_comp/O
                         net (fo=16, routed)          0.196     4.731    DAC_DATA_IN0
    SLICE_X34Y17         FDRE                                         r  DAC_DATA_IN_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V19                                               0.000     0.500 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.664     1.164 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.649     2.813    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.885 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          1.137     4.022    DAC_CLK_BUFG
    SLICE_X34Y17         FDRE                                         r  DAC_DATA_IN_reg[14]/C
                         clock pessimism              0.238     4.260    
                         clock uncertainty           -0.035     4.225    
    SLICE_X34Y17         FDRE (Setup_fdre_C_CE)      -0.194     4.031    DAC_DATA_IN_reg[14]
  -------------------------------------------------------------------
                         required time                          4.031    
                         arrival time                          -4.731    
  -------------------------------------------------------------------
                         slack                                 -0.701    

Slack (VIOLATED) :        -0.701ns  (required time - arrival time)
  Source:                 s_fir_data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            DAC_DATA_IN_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (DAC_CLK_P rise@0.500ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.302ns (32.635%)  route 0.623ns (67.365%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 4.022 - 0.500 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.738     0.738 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.470    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.550 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          1.256     3.806    DAC_CLK_BUFG
    SLICE_X31Y16         FDCE                                         r  s_fir_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDCE (Prop_fdce_C_Q)         0.216     4.022 r  s_fir_data_out_reg[4]/Q
                         net (fo=19, routed)          0.335     4.357    sel0[3]
    SLICE_X32Y16         LUT4 (Prop_lut4_I1_O)        0.043     4.400 r  DAC_DATA_IN[15]_i_4/O
                         net (fo=1, routed)           0.093     4.493    DAC_DATA_IN[15]_i_4_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.043     4.536 r  DAC_DATA_IN[15]_i_1_comp/O
                         net (fo=16, routed)          0.196     4.731    DAC_DATA_IN0
    SLICE_X34Y17         FDRE                                         r  DAC_DATA_IN_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V19                                               0.000     0.500 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.664     1.164 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.649     2.813    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.885 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          1.137     4.022    DAC_CLK_BUFG
    SLICE_X34Y17         FDRE                                         r  DAC_DATA_IN_reg[3]/C
                         clock pessimism              0.238     4.260    
                         clock uncertainty           -0.035     4.225    
    SLICE_X34Y17         FDRE (Setup_fdre_C_CE)      -0.194     4.031    DAC_DATA_IN_reg[3]
  -------------------------------------------------------------------
                         required time                          4.031    
                         arrival time                          -4.731    
  -------------------------------------------------------------------
                         slack                                 -0.701    

Slack (VIOLATED) :        -0.701ns  (required time - arrival time)
  Source:                 s_fir_data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            DAC_DATA_IN_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (DAC_CLK_P rise@0.500ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.302ns (32.635%)  route 0.623ns (67.365%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 4.022 - 0.500 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.738     0.738 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.470    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.550 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          1.256     3.806    DAC_CLK_BUFG
    SLICE_X31Y16         FDCE                                         r  s_fir_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDCE (Prop_fdce_C_Q)         0.216     4.022 r  s_fir_data_out_reg[4]/Q
                         net (fo=19, routed)          0.335     4.357    sel0[3]
    SLICE_X32Y16         LUT4 (Prop_lut4_I1_O)        0.043     4.400 r  DAC_DATA_IN[15]_i_4/O
                         net (fo=1, routed)           0.093     4.493    DAC_DATA_IN[15]_i_4_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.043     4.536 r  DAC_DATA_IN[15]_i_1_comp/O
                         net (fo=16, routed)          0.196     4.731    DAC_DATA_IN0
    SLICE_X34Y17         FDRE                                         r  DAC_DATA_IN_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V19                                               0.000     0.500 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.664     1.164 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.649     2.813    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.885 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          1.137     4.022    DAC_CLK_BUFG
    SLICE_X34Y17         FDRE                                         r  DAC_DATA_IN_reg[4]/C
                         clock pessimism              0.238     4.260    
                         clock uncertainty           -0.035     4.225    
    SLICE_X34Y17         FDRE (Setup_fdre_C_CE)      -0.194     4.031    DAC_DATA_IN_reg[4]
  -------------------------------------------------------------------
                         required time                          4.031    
                         arrival time                          -4.731    
  -------------------------------------------------------------------
                         slack                                 -0.701    

Slack (VIOLATED) :        -0.701ns  (required time - arrival time)
  Source:                 s_fir_data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            DAC_DATA_IN_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (DAC_CLK_P rise@0.500ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.302ns (32.635%)  route 0.623ns (67.365%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 4.022 - 0.500 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.738     0.738 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.470    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.550 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          1.256     3.806    DAC_CLK_BUFG
    SLICE_X31Y16         FDCE                                         r  s_fir_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDCE (Prop_fdce_C_Q)         0.216     4.022 r  s_fir_data_out_reg[4]/Q
                         net (fo=19, routed)          0.335     4.357    sel0[3]
    SLICE_X32Y16         LUT4 (Prop_lut4_I1_O)        0.043     4.400 r  DAC_DATA_IN[15]_i_4/O
                         net (fo=1, routed)           0.093     4.493    DAC_DATA_IN[15]_i_4_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.043     4.536 r  DAC_DATA_IN[15]_i_1_comp/O
                         net (fo=16, routed)          0.196     4.731    DAC_DATA_IN0
    SLICE_X34Y17         FDRE                                         r  DAC_DATA_IN_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V19                                               0.000     0.500 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.664     1.164 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.649     2.813    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.885 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          1.137     4.022    DAC_CLK_BUFG
    SLICE_X34Y17         FDRE                                         r  DAC_DATA_IN_reg[6]/C
                         clock pessimism              0.238     4.260    
                         clock uncertainty           -0.035     4.225    
    SLICE_X34Y17         FDRE (Setup_fdre_C_CE)      -0.194     4.031    DAC_DATA_IN_reg[6]
  -------------------------------------------------------------------
                         required time                          4.031    
                         arrival time                          -4.731    
  -------------------------------------------------------------------
                         slack                                 -0.701    

Slack (VIOLATED) :        -0.694ns  (required time - arrival time)
  Source:                 s_fir_data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            DAC_DATA_IN_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (DAC_CLK_P rise@0.500ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.302ns (32.880%)  route 0.616ns (67.120%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 4.022 - 0.500 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.738     0.738 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.470    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.550 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          1.256     3.806    DAC_CLK_BUFG
    SLICE_X31Y16         FDCE                                         r  s_fir_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDCE (Prop_fdce_C_Q)         0.216     4.022 r  s_fir_data_out_reg[4]/Q
                         net (fo=19, routed)          0.335     4.357    sel0[3]
    SLICE_X32Y16         LUT4 (Prop_lut4_I1_O)        0.043     4.400 r  DAC_DATA_IN[15]_i_4/O
                         net (fo=1, routed)           0.093     4.493    DAC_DATA_IN[15]_i_4_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.043     4.536 r  DAC_DATA_IN[15]_i_1_comp/O
                         net (fo=16, routed)          0.189     4.725    DAC_DATA_IN0
    SLICE_X32Y17         FDRE                                         r  DAC_DATA_IN_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V19                                               0.000     0.500 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.664     1.164 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.649     2.813    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.885 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          1.137     4.022    DAC_CLK_BUFG
    SLICE_X32Y17         FDRE                                         r  DAC_DATA_IN_reg[13]/C
                         clock pessimism              0.238     4.260    
                         clock uncertainty           -0.035     4.225    
    SLICE_X32Y17         FDRE (Setup_fdre_C_CE)      -0.194     4.031    DAC_DATA_IN_reg[13]
  -------------------------------------------------------------------
                         required time                          4.031    
                         arrival time                          -4.725    
  -------------------------------------------------------------------
                         slack                                 -0.694    

Slack (VIOLATED) :        -0.694ns  (required time - arrival time)
  Source:                 s_fir_data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            DAC_DATA_IN_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (DAC_CLK_P rise@0.500ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.302ns (32.880%)  route 0.616ns (67.120%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 4.022 - 0.500 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.738     0.738 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.470    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.550 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          1.256     3.806    DAC_CLK_BUFG
    SLICE_X31Y16         FDCE                                         r  s_fir_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDCE (Prop_fdce_C_Q)         0.216     4.022 r  s_fir_data_out_reg[4]/Q
                         net (fo=19, routed)          0.335     4.357    sel0[3]
    SLICE_X32Y16         LUT4 (Prop_lut4_I1_O)        0.043     4.400 r  DAC_DATA_IN[15]_i_4/O
                         net (fo=1, routed)           0.093     4.493    DAC_DATA_IN[15]_i_4_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.043     4.536 r  DAC_DATA_IN[15]_i_1_comp/O
                         net (fo=16, routed)          0.189     4.725    DAC_DATA_IN0
    SLICE_X32Y17         FDRE                                         r  DAC_DATA_IN_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V19                                               0.000     0.500 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.664     1.164 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.649     2.813    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.885 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          1.137     4.022    DAC_CLK_BUFG
    SLICE_X32Y17         FDRE                                         r  DAC_DATA_IN_reg[1]/C
                         clock pessimism              0.238     4.260    
                         clock uncertainty           -0.035     4.225    
    SLICE_X32Y17         FDRE (Setup_fdre_C_CE)      -0.194     4.031    DAC_DATA_IN_reg[1]
  -------------------------------------------------------------------
                         required time                          4.031    
                         arrival time                          -4.725    
  -------------------------------------------------------------------
                         slack                                 -0.694    

Slack (VIOLATED) :        -0.693ns  (required time - arrival time)
  Source:                 s_fir_data_out_reg[3]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            DAC_DATA_IN_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (DAC_CLK_P rise@0.500ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.302ns (32.699%)  route 0.622ns (67.301%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.524ns = ( 4.024 - 0.500 ) 
    Source Clock Delay      (SCD):    3.802ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.738     0.738 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.470    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.550 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          1.252     3.802    DAC_CLK_BUFG
    SLICE_X33Y17         FDCE                                         r  s_fir_data_out_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.216     4.018 r  s_fir_data_out_reg[3]_replica_1/Q
                         net (fo=15, routed)          0.337     4.356    sel0[2]_repN_1
    SLICE_X32Y16         LUT4 (Prop_lut4_I0_O)        0.043     4.399 r  DAC_DATA_IN[15]_i_4/O
                         net (fo=1, routed)           0.093     4.491    DAC_DATA_IN[15]_i_4_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.043     4.534 r  DAC_DATA_IN[15]_i_1_comp/O
                         net (fo=16, routed)          0.191     4.726    DAC_DATA_IN0
    SLICE_X30Y16         FDRE                                         r  DAC_DATA_IN_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.500     0.500 r  
    V19                                               0.000     0.500 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.500    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.664     1.164 r  dac_clk_ibuf/O
                         net (fo=1, routed)           1.649     2.813    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.885 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          1.139     4.024    DAC_CLK_BUFG
    SLICE_X30Y16         FDRE                                         r  DAC_DATA_IN_reg[12]/C
                         clock pessimism              0.238     4.262    
                         clock uncertainty           -0.035     4.227    
    SLICE_X30Y16         FDRE (Setup_fdre_C_CE)      -0.194     4.033    DAC_DATA_IN_reg[12]
  -------------------------------------------------------------------
                         required time                          4.033    
                         arrival time                          -4.726    
  -------------------------------------------------------------------
                         slack                                 -0.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 s_fir_data_out_reg[3]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            s_fir_data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_CLK_P rise@0.000ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.534%)  route 0.141ns (52.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.242    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.268 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          0.588     1.856    DAC_CLK_BUFG
    SLICE_X33Y17         FDCE                                         r  s_fir_data_out_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.100     1.956 r  s_fir_data_out_reg[3]_replica_1/Q
                         net (fo=15, routed)          0.141     2.097    sel0[2]_repN_1
    SLICE_X31Y16         LUT3 (Prop_lut3_I1_O)        0.028     2.125 r  s_fir_data_out[4]_i_1/O
                         net (fo=1, routed)           0.000     2.125    p_2_in[4]
    SLICE_X31Y16         FDCE                                         r  s_fir_data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.374    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.404 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          0.809     2.213    DAC_CLK_BUFG
    SLICE_X31Y16         FDCE                                         r  s_fir_data_out_reg[4]/C
                         clock pessimism             -0.324     1.889    
    SLICE_X31Y16         FDCE (Hold_fdce_C_D)         0.060     1.949    s_fir_data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 s_fir_data_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            s_fir_data_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_CLK_P rise@0.000ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.296%)  route 0.122ns (48.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.242    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.268 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          0.589     1.857    DAC_CLK_BUFG
    SLICE_X33Y16         FDPE                                         r  s_fir_data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDPE (Prop_fdpe_C_Q)         0.100     1.957 r  s_fir_data_out_reg[0]/Q
                         net (fo=2, routed)           0.122     2.079    data0
    SLICE_X33Y15         LUT3 (Prop_lut3_I1_O)        0.028     2.107 r  s_fir_data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.107    p_2_in[1]
    SLICE_X33Y15         FDCE                                         r  s_fir_data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.374    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.404 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          0.808     2.212    DAC_CLK_BUFG
    SLICE_X33Y15         FDCE                                         r  s_fir_data_out_reg[1]/C
                         clock pessimism             -0.342     1.870    
    SLICE_X33Y15         FDCE (Hold_fdce_C_D)         0.060     1.930    s_fir_data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 s_fir_data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            s_fir_data_out_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_CLK_P rise@0.000ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.477%)  route 0.126ns (49.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.242    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.268 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          0.588     1.856    DAC_CLK_BUFG
    SLICE_X33Y17         FDCE                                         r  s_fir_data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.100     1.956 r  s_fir_data_out_reg[7]/Q
                         net (fo=29, routed)          0.126     2.082    p_7_in
    SLICE_X33Y16         LUT2 (Prop_lut2_I0_O)        0.028     2.110 r  s_fir_data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     2.110    p_2_in[0]
    SLICE_X33Y16         FDPE                                         r  s_fir_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.374    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.404 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          0.807     2.211    DAC_CLK_BUFG
    SLICE_X33Y16         FDPE                                         r  s_fir_data_out_reg[0]/C
                         clock pessimism             -0.342     1.869    
    SLICE_X33Y16         FDPE (Hold_fdpe_C_D)         0.060     1.929    s_fir_data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 s_fir_data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            DAC_DATA_IN_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_CLK_P rise@0.000ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.161%)  route 0.143ns (52.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.242    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.268 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          0.588     1.856    DAC_CLK_BUFG
    SLICE_X33Y17         FDCE                                         r  s_fir_data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.100     1.956 r  s_fir_data_out_reg[7]/Q
                         net (fo=29, routed)          0.143     2.099    G_FIR_FILTER[5].U_FIR_FILTER/DAC_DATA_IN_reg[0]_0[4]
    SLICE_X32Y17         LUT6 (Prop_lut6_I3_O)        0.028     2.127 r  G_FIR_FILTER[5].U_FIR_FILTER/DAC_DATA_IN[13]_i_1/O
                         net (fo=1, routed)           0.000     2.127    G_FIR_FILTER[5].U_FIR_FILTER_n_2
    SLICE_X32Y17         FDRE                                         r  DAC_DATA_IN_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.374    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.404 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          0.806     2.210    DAC_CLK_BUFG
    SLICE_X32Y17         FDRE                                         r  DAC_DATA_IN_reg[13]/C
                         clock pessimism             -0.343     1.867    
    SLICE_X32Y17         FDRE (Hold_fdre_C_D)         0.060     1.927    DAC_DATA_IN_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 s_fir_data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            s_fir_data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_CLK_P rise@0.000ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.447%)  route 0.167ns (56.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.242    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.268 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          0.590     1.858    DAC_CLK_BUFG
    SLICE_X31Y16         FDCE                                         r  s_fir_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDCE (Prop_fdce_C_Q)         0.100     1.958 r  s_fir_data_out_reg[4]/Q
                         net (fo=19, routed)          0.167     2.125    sel0[3]
    SLICE_X34Y16         LUT3 (Prop_lut3_I1_O)        0.028     2.153 r  s_fir_data_out[5]_i_1/O
                         net (fo=1, routed)           0.000     2.153    p_2_in[5]
    SLICE_X34Y16         FDCE                                         r  s_fir_data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.374    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.404 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          0.807     2.211    DAC_CLK_BUFG
    SLICE_X34Y16         FDCE                                         r  s_fir_data_out_reg[5]/C
                         clock pessimism             -0.324     1.887    
    SLICE_X34Y16         FDCE (Hold_fdce_C_D)         0.060     1.947    s_fir_data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 s_fir_data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            DAC_DATA_IN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_CLK_P rise@0.000ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.156ns (55.524%)  route 0.125ns (44.476%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.242    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.268 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          0.590     1.858    DAC_CLK_BUFG
    SLICE_X33Y15         FDCE                                         r  s_fir_data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.100     1.958 r  s_fir_data_out_reg[1]/Q
                         net (fo=18, routed)          0.071     2.029    G_FIR_FILTER[2].U_FIR_FILTER/DAC_DATA_IN_reg[0][0]
    SLICE_X32Y15         LUT6 (Prop_lut6_I4_O)        0.028     2.057 r  G_FIR_FILTER[2].U_FIR_FILTER/DAC_DATA_IN[0]_i_3/O
                         net (fo=1, routed)           0.054     2.111    G_FIR_FILTER[5].U_FIR_FILTER/DAC_DATA_IN_reg[0]
    SLICE_X32Y15         LUT6 (Prop_lut6_I1_O)        0.028     2.139 r  G_FIR_FILTER[5].U_FIR_FILTER/DAC_DATA_IN[0]_i_1/O
                         net (fo=1, routed)           0.000     2.139    G_FIR_FILTER[5].U_FIR_FILTER_n_15
    SLICE_X32Y15         FDRE                                         r  DAC_DATA_IN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.374    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.404 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          0.808     2.212    DAC_CLK_BUFG
    SLICE_X32Y15         FDRE                                         r  DAC_DATA_IN_reg[0]/C
                         clock pessimism             -0.343     1.869    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.060     1.929    DAC_DATA_IN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 s_fir_data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            s_fir_data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_CLK_P rise@0.000ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.868%)  route 0.157ns (55.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.242    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.268 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          0.589     1.857    DAC_CLK_BUFG
    SLICE_X34Y16         FDCE                                         r  s_fir_data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.100     1.957 r  s_fir_data_out_reg[5]/Q
                         net (fo=20, routed)          0.157     2.114    sel0[4]
    SLICE_X33Y17         LUT3 (Prop_lut3_I1_O)        0.028     2.142 r  s_fir_data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     2.142    p_2_in[6]
    SLICE_X33Y17         FDCE                                         r  s_fir_data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.374    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.404 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          0.806     2.210    DAC_CLK_BUFG
    SLICE_X33Y17         FDCE                                         r  s_fir_data_out_reg[6]/C
                         clock pessimism             -0.342     1.868    
    SLICE_X33Y17         FDCE (Hold_fdce_C_D)         0.061     1.929    s_fir_data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 s_fir_data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            s_fir_data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_CLK_P rise@0.000ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.271%)  route 0.149ns (53.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.242    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.268 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          0.588     1.856    DAC_CLK_BUFG
    SLICE_X33Y17         FDCE                                         r  s_fir_data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.100     1.956 f  s_fir_data_out_reg[7]/Q
                         net (fo=29, routed)          0.149     2.105    p_7_in
    SLICE_X33Y17         LUT3 (Prop_lut3_I2_O)        0.028     2.133 r  s_fir_data_out[7]_i_2/O
                         net (fo=1, routed)           0.000     2.133    p_2_in[7]
    SLICE_X33Y17         FDCE                                         r  s_fir_data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.374    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.404 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          0.806     2.210    DAC_CLK_BUFG
    SLICE_X33Y17         FDCE                                         r  s_fir_data_out_reg[7]/C
                         clock pessimism             -0.354     1.856    
    SLICE_X33Y17         FDCE (Hold_fdce_C_D)         0.060     1.916    s_fir_data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 s_fir_data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            s_fir_data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_CLK_P rise@0.000ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.027%)  route 0.169ns (56.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.242    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.268 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          0.588     1.856    DAC_CLK_BUFG
    SLICE_X33Y17         FDCE                                         r  s_fir_data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.100     1.956 f  s_fir_data_out_reg[7]/Q
                         net (fo=29, routed)          0.169     2.125    p_7_in
    SLICE_X34Y16         LUT3 (Prop_lut3_I2_O)        0.028     2.153 r  s_fir_data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.153    p_2_in[2]
    SLICE_X34Y16         FDCE                                         r  s_fir_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.374    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.404 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          0.807     2.211    DAC_CLK_BUFG
    SLICE_X34Y16         FDCE                                         r  s_fir_data_out_reg[2]/C
                         clock pessimism             -0.342     1.869    
    SLICE_X34Y16         FDCE (Hold_fdce_C_D)         0.061     1.930    s_fir_data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 s_fir_data_out_reg[6]_replica/C
                            (rising edge-triggered cell FDCE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            DAC_DATA_IN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DAC_CLK_P  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             DAC_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_CLK_P rise@0.000ns - DAC_CLK_P rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.292%)  route 0.182ns (58.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.242    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.268 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          0.590     1.858    DAC_CLK_BUFG
    SLICE_X33Y15         FDCE                                         r  s_fir_data_out_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.100     1.958 r  s_fir_data_out_reg[6]_replica/Q
                         net (fo=17, routed)          0.182     2.140    G_FIR_FILTER[5].U_FIR_FILTER/sel0[5]_repN_alias
    SLICE_X32Y16         LUT6 (Prop_lut6_I2_O)        0.028     2.168 r  G_FIR_FILTER[5].U_FIR_FILTER/DAC_DATA_IN[2]_i_1/O
                         net (fo=1, routed)           0.000     2.168    G_FIR_FILTER[5].U_FIR_FILTER_n_13
    SLICE_X32Y16         FDRE                                         r  DAC_DATA_IN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_CLK_P rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  DAC_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    DAC_CLK_P
    V19                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  dac_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.374    DAC_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.404 r  DAC_CLK_BUFG_inst/O
                         net (fo=27, routed)          0.807     2.211    DAC_CLK_BUFG
    SLICE_X32Y16         FDRE                                         r  DAC_DATA_IN_reg[2]/C
                         clock pessimism             -0.342     1.869    
    SLICE_X32Y16         FDRE (Hold_fdre_C_D)         0.060     1.929    DAC_DATA_IN_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DAC_CLK_P
Waveform(ns):       { 0.000 0.250 }
Period(ns):         0.500
Sources:            { DAC_CLK_P }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.349         0.500       -0.849     BUFGCTRL_X0Y2  DAC_CLK_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         0.500       -0.250     SLICE_X31Y16   s_fir_data_out_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.700         0.500       -0.200     SLICE_X33Y15   s_fir_data_out_reg[6]_replica/C
Min Period        n/a     FDRE/C   n/a            0.700         0.500       -0.200     SLICE_X32Y15   DAC_DATA_IN_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         0.500       -0.200     SLICE_X35Y16   DAC_DATA_IN_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         0.500       -0.200     SLICE_X35Y16   DAC_DATA_IN_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         0.500       -0.200     SLICE_X30Y16   DAC_DATA_IN_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         0.500       -0.200     SLICE_X32Y17   DAC_DATA_IN_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         0.500       -0.200     SLICE_X34Y17   DAC_DATA_IN_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         0.500       -0.200     SLICE_X32Y15   DAC_DATA_IN_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         0.250       -0.150     SLICE_X31Y16   s_fir_data_out_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         0.250       -0.150     SLICE_X31Y16   s_fir_data_out_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         0.250       -0.100     SLICE_X33Y15   s_fir_data_out_reg[6]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         0.250       -0.100     SLICE_X32Y15   DAC_DATA_IN_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         0.250       -0.100     SLICE_X30Y16   DAC_DATA_IN_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         0.250       -0.100     SLICE_X32Y15   DAC_DATA_IN_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         0.250       -0.100     SLICE_X32Y15   DAC_DATA_IN_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         0.250       -0.100     SLICE_X30Y16   DAC_DATA_IN_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         0.250       -0.100     SLICE_X33Y15   s_fir_data_out_reg[3]_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         0.250       -0.100     SLICE_X33Y15   s_fir_data_out_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         0.250       -0.100     SLICE_X33Y15   s_fir_data_out_reg[6]_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         0.250       -0.100     SLICE_X32Y15   DAC_DATA_IN_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         0.250       -0.100     SLICE_X32Y17   DAC_DATA_IN_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         0.250       -0.100     SLICE_X34Y17   DAC_DATA_IN_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         0.250       -0.100     SLICE_X32Y15   DAC_DATA_IN_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         0.250       -0.100     SLICE_X32Y17   DAC_DATA_IN_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         0.250       -0.100     SLICE_X34Y17   DAC_DATA_IN_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         0.250       -0.100     SLICE_X34Y17   DAC_DATA_IN_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         0.250       -0.100     SLICE_X32Y15   DAC_DATA_IN_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         0.250       -0.100     SLICE_X34Y17   DAC_DATA_IN_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  FPGA_CLK_P
  To Clock:  FPGA_CLK_P

Setup :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[1]0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (FPGA_CLK_P rise@4.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.254ns (17.784%)  route 1.174ns (82.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns = ( 7.550 - 4.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.724     0.724 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.456    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.536 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.271     3.807    G_FIR_FILTER[0].U_FIR_FILTER/FPGA_CLK_BUFG
    SLICE_X12Y6          FDCE                                         r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDCE (Prop_fdce_C_Q)         0.254     4.061 r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[1][1]/Q
                         net (fo=8, routed)           1.174     5.236    G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[1]0_0[0]
    DSP48_X2Y9           DSP48E1                                      r  G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[1]0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      4.000     4.000 r  
    Y18                                               0.000     4.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     4.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.650     4.650 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.649     6.299    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     6.371 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.179     7.550    G_FIR_FILTER[1].U_FIR_FILTER/FPGA_CLK_BUFG
    DSP48_X2Y9           DSP48E1                                      r  G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[1]0/CLK
                         clock pessimism              0.183     7.733    
                         clock uncertainty           -0.035     7.698    
    DSP48_X2Y9           DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -2.209     5.489    G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[1]0
  -------------------------------------------------------------------
                         required time                          5.489    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_FIR_FILTER[3].U_FIR_FILTER/r_mult_reg[1]0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (FPGA_CLK_P rise@4.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.254ns (17.921%)  route 1.163ns (82.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.555ns = ( 7.555 - 4.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.724     0.724 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.456    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.536 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.271     3.807    G_FIR_FILTER[0].U_FIR_FILTER/FPGA_CLK_BUFG
    SLICE_X12Y6          FDCE                                         r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDCE (Prop_fdce_C_Q)         0.254     4.061 r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[1][1]/Q
                         net (fo=8, routed)           1.163     5.225    G_FIR_FILTER[3].U_FIR_FILTER/r_mult_reg[1]0_0[0]
    DSP48_X2Y7           DSP48E1                                      r  G_FIR_FILTER[3].U_FIR_FILTER/r_mult_reg[1]0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      4.000     4.000 r  
    Y18                                               0.000     4.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     4.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.650     4.650 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.649     6.299    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     6.371 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.184     7.555    G_FIR_FILTER[3].U_FIR_FILTER/FPGA_CLK_BUFG
    DSP48_X2Y7           DSP48E1                                      r  G_FIR_FILTER[3].U_FIR_FILTER/r_mult_reg[1]0/CLK
                         clock pessimism              0.183     7.738    
                         clock uncertainty           -0.035     7.703    
    DSP48_X2Y7           DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -2.209     5.494    G_FIR_FILTER[3].U_FIR_FILTER/r_mult_reg[1]0
  -------------------------------------------------------------------
                         required time                          5.494    
                         arrival time                          -5.225    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[2][9]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[2]0/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (FPGA_CLK_P rise@4.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.216ns (17.440%)  route 1.023ns (82.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns = ( 7.550 - 4.000 ) 
    Source Clock Delay      (SCD):    3.795ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.724     0.724 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.456    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.536 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.259     3.795    G_FIR_FILTER[0].U_FIR_FILTER/FPGA_CLK_BUFG
    SLICE_X26Y14         FDCE                                         r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDCE (Prop_fdce_C_Q)         0.216     4.011 r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[2][9]/Q
                         net (fo=8, routed)           1.023     5.034    G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[2]0_0[4]
    DSP48_X2Y10          DSP48E1                                      r  G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[2]0/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      4.000     4.000 r  
    Y18                                               0.000     4.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     4.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.650     4.650 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.649     6.299    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     6.371 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.179     7.550    G_FIR_FILTER[1].U_FIR_FILTER/FPGA_CLK_BUFG
    DSP48_X2Y10          DSP48E1                                      r  G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[2]0/CLK
                         clock pessimism              0.183     7.733    
                         clock uncertainty           -0.035     7.698    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -2.209     5.489    G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[2]0
  -------------------------------------------------------------------
                         required time                          5.489    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_FIR_FILTER[0].U_FIR_FILTER/r_mult_reg[1]0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (FPGA_CLK_P rise@4.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.254ns (20.560%)  route 0.981ns (79.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.562ns = ( 7.562 - 4.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.724     0.724 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.456    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.536 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.271     3.807    G_FIR_FILTER[0].U_FIR_FILTER/FPGA_CLK_BUFG
    SLICE_X12Y6          FDCE                                         r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDCE (Prop_fdce_C_Q)         0.254     4.061 r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[1][1]/Q
                         net (fo=8, routed)           0.981     5.043    G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[1][14]_0[0]
    DSP48_X2Y3           DSP48E1                                      r  G_FIR_FILTER[0].U_FIR_FILTER/r_mult_reg[1]0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      4.000     4.000 r  
    Y18                                               0.000     4.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     4.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.650     4.650 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.649     6.299    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     6.371 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.191     7.562    G_FIR_FILTER[0].U_FIR_FILTER/FPGA_CLK_BUFG
    DSP48_X2Y3           DSP48E1                                      r  G_FIR_FILTER[0].U_FIR_FILTER/r_mult_reg[1]0/CLK
                         clock pessimism              0.183     7.745    
                         clock uncertainty           -0.035     7.710    
    DSP48_X2Y3           DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -2.209     5.501    G_FIR_FILTER[0].U_FIR_FILTER/r_mult_reg[1]0
  -------------------------------------------------------------------
                         required time                          5.501    
                         arrival time                          -5.043    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[2][6]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[2]0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (FPGA_CLK_P rise@4.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.216ns (17.620%)  route 1.010ns (82.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns = ( 7.550 - 4.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.724     0.724 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.456    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.536 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.264     3.800    G_FIR_FILTER[0].U_FIR_FILTER/FPGA_CLK_BUFG
    SLICE_X29Y6          FDCE                                         r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDCE (Prop_fdce_C_Q)         0.216     4.016 r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[2][6]/Q
                         net (fo=8, routed)           1.010     5.026    G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[2]0_0[1]
    DSP48_X2Y10          DSP48E1                                      r  G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[2]0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      4.000     4.000 r  
    Y18                                               0.000     4.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     4.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.650     4.650 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.649     6.299    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     6.371 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.179     7.550    G_FIR_FILTER[1].U_FIR_FILTER/FPGA_CLK_BUFG
    DSP48_X2Y10          DSP48E1                                      r  G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[2]0/CLK
                         clock pessimism              0.183     7.733    
                         clock uncertainty           -0.035     7.698    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -2.209     5.489    G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[2]0
  -------------------------------------------------------------------
                         required time                          5.489    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[1]0/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (FPGA_CLK_P rise@4.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.216ns (17.706%)  route 1.004ns (82.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns = ( 7.550 - 4.000 ) 
    Source Clock Delay      (SCD):    3.805ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.724     0.724 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.456    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.536 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.269     3.805    G_FIR_FILTER[0].U_FIR_FILTER/FPGA_CLK_BUFG
    SLICE_X19Y8          FDCE                                         r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y8          FDCE (Prop_fdce_C_Q)         0.216     4.021 r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[1][3]/Q
                         net (fo=8, routed)           1.004     5.025    G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[1]0_0[1]
    DSP48_X2Y9           DSP48E1                                      r  G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[1]0/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      4.000     4.000 r  
    Y18                                               0.000     4.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     4.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.650     4.650 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.649     6.299    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     6.371 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.179     7.550    G_FIR_FILTER[1].U_FIR_FILTER/FPGA_CLK_BUFG
    DSP48_X2Y9           DSP48E1                                      r  G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[1]0/CLK
                         clock pessimism              0.183     7.733    
                         clock uncertainty           -0.035     7.698    
    DSP48_X2Y9           DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -2.209     5.489    G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[1]0
  -------------------------------------------------------------------
                         required time                          5.489    
                         arrival time                          -5.025    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[3]0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (FPGA_CLK_P rise@4.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.216ns (17.579%)  route 1.013ns (82.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 7.552 - 4.000 ) 
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.724     0.724 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.456    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.536 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.262     3.798    G_FIR_FILTER[0].U_FIR_FILTER/FPGA_CLK_BUFG
    SLICE_X24Y11         FDCE                                         r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y11         FDCE (Prop_fdce_C_Q)         0.216     4.014 r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[3][2]/Q
                         net (fo=8, routed)           1.013     5.027    G_FIR_FILTER[1].U_FIR_FILTER/Q[1]
    DSP48_X2Y11          DSP48E1                                      r  G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[3]0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      4.000     4.000 r  
    Y18                                               0.000     4.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     4.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.650     4.650 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.649     6.299    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     6.371 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.181     7.552    G_FIR_FILTER[1].U_FIR_FILTER/FPGA_CLK_BUFG
    DSP48_X2Y11          DSP48E1                                      r  G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[3]0/CLK
                         clock pessimism              0.183     7.735    
                         clock uncertainty           -0.035     7.700    
    DSP48_X2Y11          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -2.209     5.491    G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[3]0
  -------------------------------------------------------------------
                         required time                          5.491    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[0][15]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_FIR_FILTER[7].U_FIR_FILTER/r_mult_reg[0]0/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (FPGA_CLK_P rise@4.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.216ns (17.180%)  route 1.041ns (82.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 7.575 - 4.000 ) 
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.724     0.724 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.456    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.536 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.246     3.782    G_FIR_FILTER[0].U_FIR_FILTER/FPGA_CLK_BUFG
    SLICE_X37Y16         FDCE                                         r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.216     3.998 r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[0][15]/Q
                         net (fo=24, routed)          1.041     5.040    G_FIR_FILTER[7].U_FIR_FILTER/r_mult_reg[0]0_0[10]
    DSP48_X1Y1           DSP48E1                                      r  G_FIR_FILTER[7].U_FIR_FILTER/r_mult_reg[0]0/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      4.000     4.000 r  
    Y18                                               0.000     4.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     4.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.650     4.650 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.649     6.299    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     6.371 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.204     7.575    G_FIR_FILTER[7].U_FIR_FILTER/FPGA_CLK_BUFG
    DSP48_X1Y1           DSP48E1                                      r  G_FIR_FILTER[7].U_FIR_FILTER/r_mult_reg[0]0/CLK
                         clock pessimism              0.183     7.758    
                         clock uncertainty           -0.035     7.723    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -2.209     5.514    G_FIR_FILTER[7].U_FIR_FILTER/r_mult_reg[0]0
  -------------------------------------------------------------------
                         required time                          5.514    
                         arrival time                          -5.040    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[1]0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (FPGA_CLK_P rise@4.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.216ns (17.857%)  route 0.994ns (82.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns = ( 7.550 - 4.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.724     0.724 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.456    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.536 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.261     3.797    G_FIR_FILTER[0].U_FIR_FILTER/FPGA_CLK_BUFG
    SLICE_X29Y12         FDCE                                         r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDCE (Prop_fdce_C_Q)         0.216     4.013 r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[1][5]/Q
                         net (fo=8, routed)           0.994     5.007    G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[1]0_0[2]
    DSP48_X2Y9           DSP48E1                                      r  G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[1]0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      4.000     4.000 r  
    Y18                                               0.000     4.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     4.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.650     4.650 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.649     6.299    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     6.371 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.179     7.550    G_FIR_FILTER[1].U_FIR_FILTER/FPGA_CLK_BUFG
    DSP48_X2Y9           DSP48E1                                      r  G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[1]0/CLK
                         clock pessimism              0.183     7.733    
                         clock uncertainty           -0.035     7.698    
    DSP48_X2Y9           DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -2.209     5.489    G_FIR_FILTER[1].U_FIR_FILTER/r_mult_reg[1]0
  -------------------------------------------------------------------
                         required time                          5.489    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_FIR_FILTER[0].U_FIR_FILTER/r_mult_reg[1]0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (FPGA_CLK_P rise@4.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.216ns (17.684%)  route 1.005ns (82.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.562ns = ( 7.562 - 4.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.724     0.724 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.732     2.456    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.536 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.261     3.797    G_FIR_FILTER[0].U_FIR_FILTER/FPGA_CLK_BUFG
    SLICE_X29Y12         FDCE                                         r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDCE (Prop_fdce_C_Q)         0.216     4.013 r  G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[1][5]/Q
                         net (fo=8, routed)           1.005     5.019    G_FIR_FILTER[0].U_FIR_FILTER/r_coeff_reg[1][14]_0[2]
    DSP48_X2Y3           DSP48E1                                      r  G_FIR_FILTER[0].U_FIR_FILTER/r_mult_reg[1]0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      4.000     4.000 r  
    Y18                                               0.000     4.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     4.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.650     4.650 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           1.649     6.299    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     6.371 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        1.191     7.562    G_FIR_FILTER[0].U_FIR_FILTER/FPGA_CLK_BUFG
    DSP48_X2Y3           DSP48E1                                      r  G_FIR_FILTER[0].U_FIR_FILTER/r_mult_reg[1]0/CLK
                         clock pessimism              0.183     7.745    
                         clock uncertainty           -0.035     7.710    
    DSP48_X2Y3           DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -2.209     5.501    G_FIR_FILTER[0].U_FIR_FILTER/r_mult_reg[1]0
  -------------------------------------------------------------------
                         required time                          5.501    
                         arrival time                          -5.019    
  -------------------------------------------------------------------
                         slack                                  0.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_CLK_P rise@0.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.100ns (34.874%)  route 0.187ns (65.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.365     0.365 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.228    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.254 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.600     1.854    G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y5          FDRE                                         r  G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y5          FDRE (Prop_fdre_C_Q)         0.100     1.954 r  G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.187     2.141    G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[1]
    RAMB18_X1Y3          RAMB18E1                                     r  G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.360    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.390 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.847     2.237    G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y3          RAMB18E1                                     r  G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.343     1.894    
    RAMB18_X1Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.077    G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_CLK_P rise@0.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.100ns (34.534%)  route 0.190ns (65.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.365     0.365 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.228    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.254 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.600     1.854    G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y5          FDRE                                         r  G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y5          FDRE (Prop_fdre_C_Q)         0.100     1.954 r  G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=3, routed)           0.190     2.144    G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[6]
    RAMB18_X1Y3          RAMB18E1                                     r  G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.360    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.390 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.847     2.237    G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y3          RAMB18E1                                     r  G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.343     1.894    
    RAMB18_X1Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.077    G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 G_ADC_FIFO[4].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_ADC_FIFO[4].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_CLK_P rise@0.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.100ns (30.386%)  route 0.229ns (69.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.365     0.365 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.228    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.254 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.598     1.852    G_ADC_FIFO[4].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X24Y2          FDRE                                         r  G_ADC_FIFO[4].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y2          FDRE (Prop_fdre_C_Q)         0.100     1.952 r  G_ADC_FIFO[4].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=3, routed)           0.229     2.182    G_ADC_FIFO[4].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[4]
    RAMB18_X1Y1          RAMB18E1                                     r  G_ADC_FIFO[4].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.360    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.390 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.848     2.238    G_ADC_FIFO[4].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y1          RAMB18E1                                     r  G_ADC_FIFO[4].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.324     1.914    
    RAMB18_X1Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.097    G_ADC_FIFO[4].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 G_ADC_FIFO[0].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FIR_FILTER_IN_reg[0][14]/D
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_CLK_P rise@0.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.091ns (32.892%)  route 0.186ns (67.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.365     0.365 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.228    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.254 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.595     1.849    G_ADC_FIFO[0].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X33Y2          FDRE                                         r  G_ADC_FIFO[0].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.091     1.940 r  G_ADC_FIFO[0].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/Q
                         net (fo=1, routed)           0.186     2.126    adc_fifo_dout[0][14]
    SLICE_X36Y4          FDCE                                         r  FIR_FILTER_IN_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.360    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.390 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.810     2.200    FPGA_CLK_BUFG
    SLICE_X36Y4          FDCE                                         r  FIR_FILTER_IN_reg[0][14]/C
                         clock pessimism             -0.164     2.036    
    SLICE_X36Y4          FDCE (Hold_fdce_C_D)         0.003     2.039    FIR_FILTER_IN_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_CLK_P rise@0.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.659%)  route 0.188ns (67.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.365     0.365 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.228    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.254 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.599     1.853    G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y7          FDRE                                         r  G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.091     1.944 r  G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/Q
                         net (fo=3, routed)           0.188     2.132    G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[7]
    RAMB18_X1Y3          RAMB18E1                                     r  G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.360    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.390 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.848     2.238    G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y3          RAMB18E1                                     r  G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.343     1.895    
    RAMB18_X1Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.147     2.042    G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 G_ADC_FIFO[4].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_ADC_FIFO[4].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_CLK_P rise@0.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.100ns (29.325%)  route 0.241ns (70.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.365     0.365 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.228    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.254 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.597     1.851    G_ADC_FIFO[4].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X24Y3          FDRE                                         r  G_ADC_FIFO[4].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y3          FDRE (Prop_fdre_C_Q)         0.100     1.951 r  G_ADC_FIFO[4].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=3, routed)           0.241     2.192    G_ADC_FIFO[4].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[3]
    RAMB18_X1Y1          RAMB18E1                                     r  G_ADC_FIFO[4].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.360    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.390 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.848     2.238    G_ADC_FIFO[4].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y1          RAMB18E1                                     r  G_ADC_FIFO[4].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.324     1.914    
    RAMB18_X1Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.097    G_ADC_FIFO[4].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_CLK_P rise@0.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.100ns (30.824%)  route 0.224ns (69.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.365     0.365 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.228    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.254 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.600     1.854    G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y6          FDRE                                         r  G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.100     1.954 r  G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=3, routed)           0.224     2.179    G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[3]
    RAMB18_X1Y3          RAMB18E1                                     r  G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.360    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.390 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.848     2.238    G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y3          RAMB18E1                                     r  G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.343     1.895    
    RAMB18_X1Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.078    G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 G_ADC_FIFO[0].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FIR_FILTER_IN_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_CLK_P rise@0.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.091ns (31.448%)  route 0.198ns (68.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.365     0.365 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.228    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.254 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.595     1.849    G_ADC_FIFO[0].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X32Y2          FDRE                                         r  G_ADC_FIFO[0].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.091     1.940 r  G_ADC_FIFO[0].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/Q
                         net (fo=1, routed)           0.198     2.139    adc_fifo_dout[0][6]
    SLICE_X36Y2          FDCE                                         r  FIR_FILTER_IN_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.360    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.390 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.811     2.201    FPGA_CLK_BUFG
    SLICE_X36Y2          FDCE                                         r  FIR_FILTER_IN_reg[0][6]/C
                         clock pessimism             -0.164     2.037    
    SLICE_X36Y2          FDCE (Hold_fdce_C_D)         0.000     2.037    FIR_FILTER_IN_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 G_ADC_FIFO[7].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_ADC_FIFO[7].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_CLK_P rise@0.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.100ns (28.477%)  route 0.251ns (71.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.365     0.365 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.228    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.254 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.595     1.849    G_ADC_FIFO[7].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y4          FDRE                                         r  G_ADC_FIFO[7].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.100     1.949 r  G_ADC_FIFO[7].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.251     2.201    G_ADC_FIFO[7].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]
    RAMB18_X1Y2          RAMB18E1                                     r  G_ADC_FIFO[7].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.360    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.390 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.847     2.237    G_ADC_FIFO[7].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y2          RAMB18E1                                     r  G_ADC_FIFO[7].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.324     1.913    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.096    G_ADC_FIFO[7].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 FIR_FILTER_IN_reg[7][15]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            G_FIR_FILTER[7].U_FIR_FILTER/p_data_reg[0][15]/D
                            (rising edge-triggered cell FDCE clocked by FPGA_CLK_P  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             FPGA_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_CLK_P rise@0.000ns - FPGA_CLK_P rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.365     0.365 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.863     1.228    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.254 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.600     1.854    FPGA_CLK_BUFG
    SLICE_X23Y3          FDCE                                         r  FIR_FILTER_IN_reg[7][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y3          FDCE (Prop_fdce_C_Q)         0.100     1.954 r  FIR_FILTER_IN_reg[7][15]/Q
                         net (fo=1, routed)           0.055     2.009    G_FIR_FILTER[7].U_FIR_FILTER/p_data_reg[0][15]_0[15]
    SLICE_X23Y3          FDCE                                         r  G_FIR_FILTER[7].U_FIR_FILTER/p_data_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_CLK_P rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  FPGA_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLK_P
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  fpga_clk_ibuf/O
                         net (fo=1, routed)           0.928     1.360    FPGA_CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.390 r  FPGA_CLK_BUFG_inst/O
                         net (fo=2148, routed)        0.821     2.211    G_FIR_FILTER[7].U_FIR_FILTER/FPGA_CLK_BUFG
    SLICE_X23Y3          FDCE                                         r  G_FIR_FILTER[7].U_FIR_FILTER/p_data_reg[0][15]/C
                         clock pessimism             -0.357     1.854    
    SLICE_X23Y3          FDCE (Hold_fdce_C_D)         0.049     1.903    G_FIR_FILTER[7].U_FIR_FILTER/p_data_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGA_CLK_P
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { FPGA_CLK_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893         4.000       2.107      RAMB18_X1Y0   G_ADC_FIFO[0].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.893         4.000       2.107      RAMB18_X1Y0   G_ADC_FIFO[0].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893         4.000       2.107      RAMB18_X2Y4   G_ADC_FIFO[1].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.893         4.000       2.107      RAMB18_X2Y4   G_ADC_FIFO[1].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893         4.000       2.107      RAMB18_X1Y3   G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.893         4.000       2.107      RAMB18_X1Y3   G_ADC_FIFO[2].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893         4.000       2.107      RAMB18_X2Y2   G_ADC_FIFO[3].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.893         4.000       2.107      RAMB18_X2Y2   G_ADC_FIFO[3].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893         4.000       2.107      RAMB18_X1Y1   G_ADC_FIFO[4].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.893         4.000       2.107      RAMB18_X1Y1   G_ADC_FIFO[4].U_FIR_FIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X36Y4   FIR_FILTER_IN_reg[0][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X48Y15  G_FIR_FILTER[3].U_FIR_FILTER/p_data_reg[1][15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X48Y15  G_FIR_FILTER[3].U_FIR_FILTER/p_data_reg[2][12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X48Y15  G_FIR_FILTER[3].U_FIR_FILTER/p_data_reg[2][13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X48Y14  G_FIR_FILTER[3].U_FIR_FILTER/p_data_reg[2][14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X48Y15  G_FIR_FILTER[3].U_FIR_FILTER/p_data_reg[2][15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X48Y14  G_FIR_FILTER[3].U_FIR_FILTER/p_data_reg[2][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X48Y14  G_FIR_FILTER[3].U_FIR_FILTER/p_data_reg[2][6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X48Y14  G_FIR_FILTER[3].U_FIR_FILTER/p_data_reg[3][15]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.000       1.600      SLICE_X39Y10  adc_fifo_din_reg[1][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.000       1.650      SLICE_X22Y1   FIR_FILTER_IN_reg[7][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.000       1.650      SLICE_X22Y2   FIR_FILTER_IN_reg[7][13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.000       1.650      SLICE_X22Y2   FIR_FILTER_IN_reg[7][14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.000       1.650      SLICE_X22Y1   FIR_FILTER_IN_reg[7][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.000       1.650      SLICE_X23Y2   FIR_FILTER_IN_reg[7][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.000       1.650      SLICE_X23Y2   FIR_FILTER_IN_reg[7][3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.000       1.650      SLICE_X28Y12  adc_fifo_din_reg[2][1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.000       1.650      SLICE_X28Y12  adc_fifo_din_reg[2][3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.000       1.650      SLICE_X23Y2   FIR_FILTER_IN_reg[7][4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.000       1.650      SLICE_X22Y2   FIR_FILTER_IN_reg[7][7]/C



