
050_F3DISCO_TI_Callback.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001b8c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08001d14  08001d14  00011d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001d3c  08001d3c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001d3c  08001d3c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001d3c  08001d3c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001d3c  08001d3c  00011d3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001d40  08001d40  00011d40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001d44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          000000a4  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200000b0  200000b0  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a20b  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001774  00000000  00000000  0002a247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006d8  00000000  00000000  0002b9c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000650  00000000  00000000  0002c098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001d2d4  00000000  00000000  0002c6e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009f65  00000000  00000000  000499bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b04ca  00000000  00000000  00053921  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00103deb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001ab0  00000000  00000000  00103e3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001cfc 	.word	0x08001cfc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08001cfc 	.word	0x08001cfc

080001c8 <SysTick_Handler>:

#include "main.h"

extern UART_HandleTypeDef huart1;

void SysTick_Handler (void){
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80001cc:	f000 f952 	bl	8000474 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80001d0:	f000 faa5 	bl	800071e <HAL_SYSTICK_IRQHandler>

}
 80001d4:	bf00      	nop
 80001d6:	bd80      	pop	{r7, pc}

080001d8 <USART1_IRQHandler>:


void USART1_IRQHandler (void){
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&huart1);
 80001dc:	4802      	ldr	r0, [pc, #8]	; (80001e8 <USART1_IRQHandler+0x10>)
 80001de:	f000 fe39 	bl	8000e54 <HAL_UART_IRQHandler>
}
 80001e2:	bf00      	nop
 80001e4:	bd80      	pop	{r7, pc}
 80001e6:	bf00      	nop
 80001e8:	20000028 	.word	0x20000028

080001ec <main>:
/*************************MAIN************************************/
uint8_t data_buffer[100];
uint8_t recvd_data;
uint8_t count=0;
uint8_t reception_complete=FALSE;
int main (void){
 80001ec:	b580      	push	{r7, lr}
 80001ee:	b082      	sub	sp, #8
 80001f0:	af00      	add	r7, sp, #0

	HAL_Init();
 80001f2:	f000 f8f1 	bl	80003d8 <HAL_Init>
	SystemClockConfig();
 80001f6:	f000 f83d 	bl	8000274 <SystemClockConfig>
	GPIO_Init();
 80001fa:	f000 f817 	bl	800022c <GPIO_Init>

	UART1_Init();
 80001fe:	f000 f841 	bl	8000284 <UART1_Init>
//	HAL_UART_Transmit(&huart1, (uint8_t*)user_data, len_of_data, HAL_MAX_DELAY);




uint8_t count=0;
 8000202:	2300      	movs	r3, #0
 8000204:	71fb      	strb	r3, [r7, #7]

while(1)
{

HAL_UART_Transmit(&huart1, &count, 1, HAL_MAX_DELAY);
 8000206:	1df9      	adds	r1, r7, #7
 8000208:	f04f 33ff 	mov.w	r3, #4294967295
 800020c:	2201      	movs	r2, #1
 800020e:	4806      	ldr	r0, [pc, #24]	; (8000228 <main+0x3c>)
 8000210:	f000 fd8c 	bl	8000d2c <HAL_UART_Transmit>
count++;
 8000214:	79fb      	ldrb	r3, [r7, #7]
 8000216:	3301      	adds	r3, #1
 8000218:	b2db      	uxtb	r3, r3
 800021a:	71fb      	strb	r3, [r7, #7]
HAL_Delay(500);
 800021c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000220:	f000 f948 	bl	80004b4 <HAL_Delay>
HAL_UART_Transmit(&huart1, &count, 1, HAL_MAX_DELAY);
 8000224:	e7ef      	b.n	8000206 <main+0x1a>
 8000226:	bf00      	nop
 8000228:	20000028 	.word	0x20000028

0800022c <GPIO_Init>:
	return 0;
}//END MAIN


void GPIO_Init(void)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	b086      	sub	sp, #24
 8000230:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000232:	4b0e      	ldr	r3, [pc, #56]	; (800026c <GPIO_Init+0x40>)
 8000234:	695b      	ldr	r3, [r3, #20]
 8000236:	4a0d      	ldr	r2, [pc, #52]	; (800026c <GPIO_Init+0x40>)
 8000238:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800023c:	6153      	str	r3, [r2, #20]
 800023e:	4b0b      	ldr	r3, [pc, #44]	; (800026c <GPIO_Init+0x40>)
 8000240:	695b      	ldr	r3, [r3, #20]
 8000242:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000246:	603b      	str	r3, [r7, #0]
 8000248:	683b      	ldr	r3, [r7, #0]
	GPIO_InitTypeDef ledgpio;
	ledgpio.Pin = GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_8;
 800024a:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 800024e:	607b      	str	r3, [r7, #4]
	ledgpio.Mode = GPIO_MODE_OUTPUT_PP;
 8000250:	2301      	movs	r3, #1
 8000252:	60bb      	str	r3, [r7, #8]
	ledgpio.Pull = GPIO_NOPULL;
 8000254:	2300      	movs	r3, #0
 8000256:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOE,&ledgpio);
 8000258:	1d3b      	adds	r3, r7, #4
 800025a:	4619      	mov	r1, r3
 800025c:	4804      	ldr	r0, [pc, #16]	; (8000270 <GPIO_Init+0x44>)
 800025e:	f000 fae3 	bl	8000828 <HAL_GPIO_Init>
}
 8000262:	bf00      	nop
 8000264:	3718      	adds	r7, #24
 8000266:	46bd      	mov	sp, r7
 8000268:	bd80      	pop	{r7, pc}
 800026a:	bf00      	nop
 800026c:	40021000 	.word	0x40021000
 8000270:	48001000 	.word	0x48001000

08000274 <SystemClockConfig>:

void SystemClockConfig(void){
 8000274:	b480      	push	{r7}
 8000276:	af00      	add	r7, sp, #0

}
 8000278:	bf00      	nop
 800027a:	46bd      	mov	sp, r7
 800027c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000280:	4770      	bx	lr
	...

08000284 <UART1_Init>:

void UART1_Init(void){
 8000284:	b580      	push	{r7, lr}
 8000286:	af00      	add	r7, sp, #0

	huart1.Instance=USART1;						//
 8000288:	4b0f      	ldr	r3, [pc, #60]	; (80002c8 <UART1_Init+0x44>)
 800028a:	4a10      	ldr	r2, [pc, #64]	; (80002cc <UART1_Init+0x48>)
 800028c:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate=115200;				//
 800028e:	4b0e      	ldr	r3, [pc, #56]	; (80002c8 <UART1_Init+0x44>)
 8000290:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000294:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength=UART_WORDLENGTH_8B;	//
 8000296:	4b0c      	ldr	r3, [pc, #48]	; (80002c8 <UART1_Init+0x44>)
 8000298:	2200      	movs	r2, #0
 800029a:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits=UART_STOPBITS_1;		//
 800029c:	4b0a      	ldr	r3, [pc, #40]	; (80002c8 <UART1_Init+0x44>)
 800029e:	2200      	movs	r2, #0
 80002a0:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity=UART_PARITY_NONE;		//
 80002a2:	4b09      	ldr	r3, [pc, #36]	; (80002c8 <UART1_Init+0x44>)
 80002a4:	2200      	movs	r2, #0
 80002a6:	611a      	str	r2, [r3, #16]
	huart1.Init.HwFlowCtl=UART_HWCONTROL_NONE;	//
 80002a8:	4b07      	ldr	r3, [pc, #28]	; (80002c8 <UART1_Init+0x44>)
 80002aa:	2200      	movs	r2, #0
 80002ac:	619a      	str	r2, [r3, #24]
	huart1.Init.Mode=UART_MODE_TX_RX;			//
 80002ae:	4b06      	ldr	r3, [pc, #24]	; (80002c8 <UART1_Init+0x44>)
 80002b0:	220c      	movs	r2, #12
 80002b2:	615a      	str	r2, [r3, #20]
	if (HAL_UART_Init(&huart1) !=HAL_OK){
 80002b4:	4804      	ldr	r0, [pc, #16]	; (80002c8 <UART1_Init+0x44>)
 80002b6:	f000 fceb 	bl	8000c90 <HAL_UART_Init>
 80002ba:	4603      	mov	r3, r0
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d001      	beq.n	80002c4 <UART1_Init+0x40>
		//There is a problem
		Error_handler();
 80002c0:	f000 f806 	bl	80002d0 <Error_handler>
	}
}
 80002c4:	bf00      	nop
 80002c6:	bd80      	pop	{r7, pc}
 80002c8:	20000028 	.word	0x20000028
 80002cc:	40013800 	.word	0x40013800

080002d0 <Error_handler>:


void Error_handler(void){
 80002d0:	b480      	push	{r7}
 80002d2:	af00      	add	r7, sp, #0
	while(1);
 80002d4:	e7fe      	b.n	80002d4 <Error_handler+0x4>
	...

080002d8 <HAL_UART_MspInit>:
	HAL_NVIC_SetPriority(UsageFault_IRQn,0,0);

}


void HAL_UART_MspInit(UART_HandleTypeDef *huart){
 80002d8:	b580      	push	{r7, lr}
 80002da:	b08a      	sub	sp, #40	; 0x28
 80002dc:	af00      	add	r7, sp, #0
 80002de:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef gpio_uart;
	//here we are going to do the low level inits. of the USART2 peripheral

	//1. enable the clock for the USART1 peripheral
	__HAL_RCC_USART1_CLK_ENABLE();
 80002e0:	4b1d      	ldr	r3, [pc, #116]	; (8000358 <HAL_UART_MspInit+0x80>)
 80002e2:	699b      	ldr	r3, [r3, #24]
 80002e4:	4a1c      	ldr	r2, [pc, #112]	; (8000358 <HAL_UART_MspInit+0x80>)
 80002e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80002ea:	6193      	str	r3, [r2, #24]
 80002ec:	4b1a      	ldr	r3, [pc, #104]	; (8000358 <HAL_UART_MspInit+0x80>)
 80002ee:	699b      	ldr	r3, [r3, #24]
 80002f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80002f4:	613b      	str	r3, [r7, #16]
 80002f6:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80002f8:	4b17      	ldr	r3, [pc, #92]	; (8000358 <HAL_UART_MspInit+0x80>)
 80002fa:	695b      	ldr	r3, [r3, #20]
 80002fc:	4a16      	ldr	r2, [pc, #88]	; (8000358 <HAL_UART_MspInit+0x80>)
 80002fe:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000302:	6153      	str	r3, [r2, #20]
 8000304:	4b14      	ldr	r3, [pc, #80]	; (8000358 <HAL_UART_MspInit+0x80>)
 8000306:	695b      	ldr	r3, [r3, #20]
 8000308:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800030c:	60fb      	str	r3, [r7, #12]
 800030e:	68fb      	ldr	r3, [r7, #12]
	//2. Do the pin muxing configurations
	gpio_uart.Pin=GPIO_PIN_4;
 8000310:	2310      	movs	r3, #16
 8000312:	617b      	str	r3, [r7, #20]
	gpio_uart.Mode=GPIO_MODE_AF_PP;
 8000314:	2302      	movs	r3, #2
 8000316:	61bb      	str	r3, [r7, #24]
	gpio_uart.Pull=GPIO_PULLUP;
 8000318:	2301      	movs	r3, #1
 800031a:	61fb      	str	r3, [r7, #28]
	gpio_uart.Speed=GPIO_SPEED_FREQ_LOW;
 800031c:	2300      	movs	r3, #0
 800031e:	623b      	str	r3, [r7, #32]
	gpio_uart.Alternate=GPIO_AF7_USART1;	//UART2_TX
 8000320:	2307      	movs	r3, #7
 8000322:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOC,&gpio_uart);
 8000324:	f107 0314 	add.w	r3, r7, #20
 8000328:	4619      	mov	r1, r3
 800032a:	480c      	ldr	r0, [pc, #48]	; (800035c <HAL_UART_MspInit+0x84>)
 800032c:	f000 fa7c 	bl	8000828 <HAL_GPIO_Init>

	//nu trebuie de scrie restul setarilor dearece ele sint fixate in structura
	gpio_uart.Pin=GPIO_PIN_5;		//UART2_RX
 8000330:	2320      	movs	r3, #32
 8000332:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOC,&gpio_uart);
 8000334:	f107 0314 	add.w	r3, r7, #20
 8000338:	4619      	mov	r1, r3
 800033a:	4808      	ldr	r0, [pc, #32]	; (800035c <HAL_UART_MspInit+0x84>)
 800033c:	f000 fa74 	bl	8000828 <HAL_GPIO_Init>
	//3. Enable the IRQ and set up the priority (NVIC settings)
	HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000340:	2025      	movs	r0, #37	; 0x25
 8000342:	f000 f9d2 	bl	80006ea <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART1_IRQn, 15, 0);
 8000346:	2200      	movs	r2, #0
 8000348:	210f      	movs	r1, #15
 800034a:	2025      	movs	r0, #37	; 0x25
 800034c:	f000 f9b1 	bl	80006b2 <HAL_NVIC_SetPriority>

}
 8000350:	bf00      	nop
 8000352:	3728      	adds	r7, #40	; 0x28
 8000354:	46bd      	mov	sp, r7
 8000356:	bd80      	pop	{r7, pc}
 8000358:	40021000 	.word	0x40021000
 800035c:	48000800 	.word	0x48000800

08000360 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000360:	b480      	push	{r7}
 8000362:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000364:	4b06      	ldr	r3, [pc, #24]	; (8000380 <SystemInit+0x20>)
 8000366:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800036a:	4a05      	ldr	r2, [pc, #20]	; (8000380 <SystemInit+0x20>)
 800036c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000370:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000374:	bf00      	nop
 8000376:	46bd      	mov	sp, r7
 8000378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop
 8000380:	e000ed00 	.word	0xe000ed00

08000384 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000384:	f8df d034 	ldr.w	sp, [pc, #52]	; 80003bc <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000388:	480d      	ldr	r0, [pc, #52]	; (80003c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800038a:	490e      	ldr	r1, [pc, #56]	; (80003c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 800038c:	4a0e      	ldr	r2, [pc, #56]	; (80003c8 <LoopForever+0xe>)
  movs r3, #0
 800038e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000390:	e002      	b.n	8000398 <LoopCopyDataInit>

08000392 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000392:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000394:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000396:	3304      	adds	r3, #4

08000398 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000398:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800039a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800039c:	d3f9      	bcc.n	8000392 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800039e:	4a0b      	ldr	r2, [pc, #44]	; (80003cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80003a0:	4c0b      	ldr	r4, [pc, #44]	; (80003d0 <LoopForever+0x16>)
  movs r3, #0
 80003a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003a4:	e001      	b.n	80003aa <LoopFillZerobss>

080003a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003a8:	3204      	adds	r2, #4

080003aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003ac:	d3fb      	bcc.n	80003a6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80003ae:	f7ff ffd7 	bl	8000360 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80003b2:	f001 fc7f 	bl	8001cb4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80003b6:	f7ff ff19 	bl	80001ec <main>

080003ba <LoopForever>:

LoopForever:
    b LoopForever
 80003ba:	e7fe      	b.n	80003ba <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80003bc:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 80003c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003c4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80003c8:	08001d44 	.word	0x08001d44
  ldr r2, =_sbss
 80003cc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80003d0:	200000b0 	.word	0x200000b0

080003d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80003d4:	e7fe      	b.n	80003d4 <ADC1_2_IRQHandler>
	...

080003d8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80003dc:	4b08      	ldr	r3, [pc, #32]	; (8000400 <HAL_Init+0x28>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	4a07      	ldr	r2, [pc, #28]	; (8000400 <HAL_Init+0x28>)
 80003e2:	f043 0310 	orr.w	r3, r3, #16
 80003e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80003e8:	2003      	movs	r0, #3
 80003ea:	f000 f957 	bl	800069c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80003ee:	2000      	movs	r0, #0
 80003f0:	f000 f810 	bl	8000414 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80003f4:	f000 f806 	bl	8000404 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80003f8:	2300      	movs	r3, #0
}
 80003fa:	4618      	mov	r0, r3
 80003fc:	bd80      	pop	{r7, pc}
 80003fe:	bf00      	nop
 8000400:	40022000 	.word	0x40022000

08000404 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8000404:	b480      	push	{r7}
 8000406:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8000408:	bf00      	nop
 800040a:	46bd      	mov	sp, r7
 800040c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000410:	4770      	bx	lr
	...

08000414 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	b082      	sub	sp, #8
 8000418:	af00      	add	r7, sp, #0
 800041a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800041c:	4b12      	ldr	r3, [pc, #72]	; (8000468 <HAL_InitTick+0x54>)
 800041e:	681a      	ldr	r2, [r3, #0]
 8000420:	4b12      	ldr	r3, [pc, #72]	; (800046c <HAL_InitTick+0x58>)
 8000422:	781b      	ldrb	r3, [r3, #0]
 8000424:	4619      	mov	r1, r3
 8000426:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800042a:	fbb3 f3f1 	udiv	r3, r3, r1
 800042e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000432:	4618      	mov	r0, r3
 8000434:	f000 f967 	bl	8000706 <HAL_SYSTICK_Config>
 8000438:	4603      	mov	r3, r0
 800043a:	2b00      	cmp	r3, #0
 800043c:	d001      	beq.n	8000442 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800043e:	2301      	movs	r3, #1
 8000440:	e00e      	b.n	8000460 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	2b0f      	cmp	r3, #15
 8000446:	d80a      	bhi.n	800045e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000448:	2200      	movs	r2, #0
 800044a:	6879      	ldr	r1, [r7, #4]
 800044c:	f04f 30ff 	mov.w	r0, #4294967295
 8000450:	f000 f92f 	bl	80006b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000454:	4a06      	ldr	r2, [pc, #24]	; (8000470 <HAL_InitTick+0x5c>)
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800045a:	2300      	movs	r3, #0
 800045c:	e000      	b.n	8000460 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800045e:	2301      	movs	r3, #1
}
 8000460:	4618      	mov	r0, r3
 8000462:	3708      	adds	r7, #8
 8000464:	46bd      	mov	sp, r7
 8000466:	bd80      	pop	{r7, pc}
 8000468:	20000000 	.word	0x20000000
 800046c:	20000008 	.word	0x20000008
 8000470:	20000004 	.word	0x20000004

08000474 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000474:	b480      	push	{r7}
 8000476:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000478:	4b06      	ldr	r3, [pc, #24]	; (8000494 <HAL_IncTick+0x20>)
 800047a:	781b      	ldrb	r3, [r3, #0]
 800047c:	461a      	mov	r2, r3
 800047e:	4b06      	ldr	r3, [pc, #24]	; (8000498 <HAL_IncTick+0x24>)
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	4413      	add	r3, r2
 8000484:	4a04      	ldr	r2, [pc, #16]	; (8000498 <HAL_IncTick+0x24>)
 8000486:	6013      	str	r3, [r2, #0]
}
 8000488:	bf00      	nop
 800048a:	46bd      	mov	sp, r7
 800048c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000490:	4770      	bx	lr
 8000492:	bf00      	nop
 8000494:	20000008 	.word	0x20000008
 8000498:	200000ac 	.word	0x200000ac

0800049c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800049c:	b480      	push	{r7}
 800049e:	af00      	add	r7, sp, #0
  return uwTick;  
 80004a0:	4b03      	ldr	r3, [pc, #12]	; (80004b0 <HAL_GetTick+0x14>)
 80004a2:	681b      	ldr	r3, [r3, #0]
}
 80004a4:	4618      	mov	r0, r3
 80004a6:	46bd      	mov	sp, r7
 80004a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ac:	4770      	bx	lr
 80004ae:	bf00      	nop
 80004b0:	200000ac 	.word	0x200000ac

080004b4 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b084      	sub	sp, #16
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80004bc:	f7ff ffee 	bl	800049c <HAL_GetTick>
 80004c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80004c6:	68fb      	ldr	r3, [r7, #12]
 80004c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80004cc:	d005      	beq.n	80004da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80004ce:	4b0a      	ldr	r3, [pc, #40]	; (80004f8 <HAL_Delay+0x44>)
 80004d0:	781b      	ldrb	r3, [r3, #0]
 80004d2:	461a      	mov	r2, r3
 80004d4:	68fb      	ldr	r3, [r7, #12]
 80004d6:	4413      	add	r3, r2
 80004d8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80004da:	bf00      	nop
 80004dc:	f7ff ffde 	bl	800049c <HAL_GetTick>
 80004e0:	4602      	mov	r2, r0
 80004e2:	68bb      	ldr	r3, [r7, #8]
 80004e4:	1ad3      	subs	r3, r2, r3
 80004e6:	68fa      	ldr	r2, [r7, #12]
 80004e8:	429a      	cmp	r2, r3
 80004ea:	d8f7      	bhi.n	80004dc <HAL_Delay+0x28>
  {
  }
}
 80004ec:	bf00      	nop
 80004ee:	bf00      	nop
 80004f0:	3710      	adds	r7, #16
 80004f2:	46bd      	mov	sp, r7
 80004f4:	bd80      	pop	{r7, pc}
 80004f6:	bf00      	nop
 80004f8:	20000008 	.word	0x20000008

080004fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80004fc:	b480      	push	{r7}
 80004fe:	b085      	sub	sp, #20
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	f003 0307 	and.w	r3, r3, #7
 800050a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800050c:	4b0c      	ldr	r3, [pc, #48]	; (8000540 <__NVIC_SetPriorityGrouping+0x44>)
 800050e:	68db      	ldr	r3, [r3, #12]
 8000510:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000512:	68ba      	ldr	r2, [r7, #8]
 8000514:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000518:	4013      	ands	r3, r2
 800051a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800051c:	68fb      	ldr	r3, [r7, #12]
 800051e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000520:	68bb      	ldr	r3, [r7, #8]
 8000522:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000524:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000528:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800052c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800052e:	4a04      	ldr	r2, [pc, #16]	; (8000540 <__NVIC_SetPriorityGrouping+0x44>)
 8000530:	68bb      	ldr	r3, [r7, #8]
 8000532:	60d3      	str	r3, [r2, #12]
}
 8000534:	bf00      	nop
 8000536:	3714      	adds	r7, #20
 8000538:	46bd      	mov	sp, r7
 800053a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053e:	4770      	bx	lr
 8000540:	e000ed00 	.word	0xe000ed00

08000544 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000544:	b480      	push	{r7}
 8000546:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000548:	4b04      	ldr	r3, [pc, #16]	; (800055c <__NVIC_GetPriorityGrouping+0x18>)
 800054a:	68db      	ldr	r3, [r3, #12]
 800054c:	0a1b      	lsrs	r3, r3, #8
 800054e:	f003 0307 	and.w	r3, r3, #7
}
 8000552:	4618      	mov	r0, r3
 8000554:	46bd      	mov	sp, r7
 8000556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055a:	4770      	bx	lr
 800055c:	e000ed00 	.word	0xe000ed00

08000560 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000560:	b480      	push	{r7}
 8000562:	b083      	sub	sp, #12
 8000564:	af00      	add	r7, sp, #0
 8000566:	4603      	mov	r3, r0
 8000568:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800056a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800056e:	2b00      	cmp	r3, #0
 8000570:	db0b      	blt.n	800058a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000572:	79fb      	ldrb	r3, [r7, #7]
 8000574:	f003 021f 	and.w	r2, r3, #31
 8000578:	4907      	ldr	r1, [pc, #28]	; (8000598 <__NVIC_EnableIRQ+0x38>)
 800057a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800057e:	095b      	lsrs	r3, r3, #5
 8000580:	2001      	movs	r0, #1
 8000582:	fa00 f202 	lsl.w	r2, r0, r2
 8000586:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800058a:	bf00      	nop
 800058c:	370c      	adds	r7, #12
 800058e:	46bd      	mov	sp, r7
 8000590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	e000e100 	.word	0xe000e100

0800059c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800059c:	b480      	push	{r7}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	6039      	str	r1, [r7, #0]
 80005a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	db0a      	blt.n	80005c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005b0:	683b      	ldr	r3, [r7, #0]
 80005b2:	b2da      	uxtb	r2, r3
 80005b4:	490c      	ldr	r1, [pc, #48]	; (80005e8 <__NVIC_SetPriority+0x4c>)
 80005b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005ba:	0112      	lsls	r2, r2, #4
 80005bc:	b2d2      	uxtb	r2, r2
 80005be:	440b      	add	r3, r1
 80005c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005c4:	e00a      	b.n	80005dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005c6:	683b      	ldr	r3, [r7, #0]
 80005c8:	b2da      	uxtb	r2, r3
 80005ca:	4908      	ldr	r1, [pc, #32]	; (80005ec <__NVIC_SetPriority+0x50>)
 80005cc:	79fb      	ldrb	r3, [r7, #7]
 80005ce:	f003 030f 	and.w	r3, r3, #15
 80005d2:	3b04      	subs	r3, #4
 80005d4:	0112      	lsls	r2, r2, #4
 80005d6:	b2d2      	uxtb	r2, r2
 80005d8:	440b      	add	r3, r1
 80005da:	761a      	strb	r2, [r3, #24]
}
 80005dc:	bf00      	nop
 80005de:	370c      	adds	r7, #12
 80005e0:	46bd      	mov	sp, r7
 80005e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e6:	4770      	bx	lr
 80005e8:	e000e100 	.word	0xe000e100
 80005ec:	e000ed00 	.word	0xe000ed00

080005f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b089      	sub	sp, #36	; 0x24
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	60f8      	str	r0, [r7, #12]
 80005f8:	60b9      	str	r1, [r7, #8]
 80005fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	f003 0307 	and.w	r3, r3, #7
 8000602:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000604:	69fb      	ldr	r3, [r7, #28]
 8000606:	f1c3 0307 	rsb	r3, r3, #7
 800060a:	2b04      	cmp	r3, #4
 800060c:	bf28      	it	cs
 800060e:	2304      	movcs	r3, #4
 8000610:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000612:	69fb      	ldr	r3, [r7, #28]
 8000614:	3304      	adds	r3, #4
 8000616:	2b06      	cmp	r3, #6
 8000618:	d902      	bls.n	8000620 <NVIC_EncodePriority+0x30>
 800061a:	69fb      	ldr	r3, [r7, #28]
 800061c:	3b03      	subs	r3, #3
 800061e:	e000      	b.n	8000622 <NVIC_EncodePriority+0x32>
 8000620:	2300      	movs	r3, #0
 8000622:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000624:	f04f 32ff 	mov.w	r2, #4294967295
 8000628:	69bb      	ldr	r3, [r7, #24]
 800062a:	fa02 f303 	lsl.w	r3, r2, r3
 800062e:	43da      	mvns	r2, r3
 8000630:	68bb      	ldr	r3, [r7, #8]
 8000632:	401a      	ands	r2, r3
 8000634:	697b      	ldr	r3, [r7, #20]
 8000636:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000638:	f04f 31ff 	mov.w	r1, #4294967295
 800063c:	697b      	ldr	r3, [r7, #20]
 800063e:	fa01 f303 	lsl.w	r3, r1, r3
 8000642:	43d9      	mvns	r1, r3
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000648:	4313      	orrs	r3, r2
         );
}
 800064a:	4618      	mov	r0, r3
 800064c:	3724      	adds	r7, #36	; 0x24
 800064e:	46bd      	mov	sp, r7
 8000650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000654:	4770      	bx	lr
	...

08000658 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	3b01      	subs	r3, #1
 8000664:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000668:	d301      	bcc.n	800066e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800066a:	2301      	movs	r3, #1
 800066c:	e00f      	b.n	800068e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800066e:	4a0a      	ldr	r2, [pc, #40]	; (8000698 <SysTick_Config+0x40>)
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	3b01      	subs	r3, #1
 8000674:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000676:	210f      	movs	r1, #15
 8000678:	f04f 30ff 	mov.w	r0, #4294967295
 800067c:	f7ff ff8e 	bl	800059c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000680:	4b05      	ldr	r3, [pc, #20]	; (8000698 <SysTick_Config+0x40>)
 8000682:	2200      	movs	r2, #0
 8000684:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000686:	4b04      	ldr	r3, [pc, #16]	; (8000698 <SysTick_Config+0x40>)
 8000688:	2207      	movs	r2, #7
 800068a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800068c:	2300      	movs	r3, #0
}
 800068e:	4618      	mov	r0, r3
 8000690:	3708      	adds	r7, #8
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	e000e010 	.word	0xe000e010

0800069c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b082      	sub	sp, #8
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006a4:	6878      	ldr	r0, [r7, #4]
 80006a6:	f7ff ff29 	bl	80004fc <__NVIC_SetPriorityGrouping>
}
 80006aa:	bf00      	nop
 80006ac:	3708      	adds	r7, #8
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}

080006b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006b2:	b580      	push	{r7, lr}
 80006b4:	b086      	sub	sp, #24
 80006b6:	af00      	add	r7, sp, #0
 80006b8:	4603      	mov	r3, r0
 80006ba:	60b9      	str	r1, [r7, #8]
 80006bc:	607a      	str	r2, [r7, #4]
 80006be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80006c0:	2300      	movs	r3, #0
 80006c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80006c4:	f7ff ff3e 	bl	8000544 <__NVIC_GetPriorityGrouping>
 80006c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006ca:	687a      	ldr	r2, [r7, #4]
 80006cc:	68b9      	ldr	r1, [r7, #8]
 80006ce:	6978      	ldr	r0, [r7, #20]
 80006d0:	f7ff ff8e 	bl	80005f0 <NVIC_EncodePriority>
 80006d4:	4602      	mov	r2, r0
 80006d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006da:	4611      	mov	r1, r2
 80006dc:	4618      	mov	r0, r3
 80006de:	f7ff ff5d 	bl	800059c <__NVIC_SetPriority>
}
 80006e2:	bf00      	nop
 80006e4:	3718      	adds	r7, #24
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}

080006ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006ea:	b580      	push	{r7, lr}
 80006ec:	b082      	sub	sp, #8
 80006ee:	af00      	add	r7, sp, #0
 80006f0:	4603      	mov	r3, r0
 80006f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80006f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006f8:	4618      	mov	r0, r3
 80006fa:	f7ff ff31 	bl	8000560 <__NVIC_EnableIRQ>
}
 80006fe:	bf00      	nop
 8000700:	3708      	adds	r7, #8
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}

08000706 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000706:	b580      	push	{r7, lr}
 8000708:	b082      	sub	sp, #8
 800070a:	af00      	add	r7, sp, #0
 800070c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800070e:	6878      	ldr	r0, [r7, #4]
 8000710:	f7ff ffa2 	bl	8000658 <SysTick_Config>
 8000714:	4603      	mov	r3, r0
}
 8000716:	4618      	mov	r0, r3
 8000718:	3708      	adds	r7, #8
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}

0800071e <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800071e:	b580      	push	{r7, lr}
 8000720:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000722:	f000 f802 	bl	800072a <HAL_SYSTICK_Callback>
}
 8000726:	bf00      	nop
 8000728:	bd80      	pop	{r7, pc}

0800072a <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800072a:	b480      	push	{r7}
 800072c:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800072e:	bf00      	nop
 8000730:	46bd      	mov	sp, r7
 8000732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000736:	4770      	bx	lr

08000738 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000738:	b480      	push	{r7}
 800073a:	b083      	sub	sp, #12
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000746:	2b02      	cmp	r3, #2
 8000748:	d008      	beq.n	800075c <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	2204      	movs	r2, #4
 800074e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	2200      	movs	r2, #0
 8000754:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000758:	2301      	movs	r3, #1
 800075a:	e020      	b.n	800079e <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	681a      	ldr	r2, [r3, #0]
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	f022 020e 	bic.w	r2, r2, #14
 800076a:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	681a      	ldr	r2, [r3, #0]
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	f022 0201 	bic.w	r2, r2, #1
 800077a:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000784:	2101      	movs	r1, #1
 8000786:	fa01 f202 	lsl.w	r2, r1, r2
 800078a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	2201      	movs	r2, #1
 8000790:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	2200      	movs	r2, #0
 8000798:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 800079c:	2300      	movs	r3, #0
}
 800079e:	4618      	mov	r0, r3
 80007a0:	370c      	adds	r7, #12
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr

080007aa <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80007aa:	b580      	push	{r7, lr}
 80007ac:	b084      	sub	sp, #16
 80007ae:	af00      	add	r7, sp, #0
 80007b0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80007b2:	2300      	movs	r3, #0
 80007b4:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80007bc:	2b02      	cmp	r3, #2
 80007be:	d005      	beq.n	80007cc <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	2204      	movs	r2, #4
 80007c4:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80007c6:	2301      	movs	r3, #1
 80007c8:	73fb      	strb	r3, [r7, #15]
 80007ca:	e027      	b.n	800081c <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	681a      	ldr	r2, [r3, #0]
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	f022 020e 	bic.w	r2, r2, #14
 80007da:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	681a      	ldr	r2, [r3, #0]
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	f022 0201 	bic.w	r2, r2, #1
 80007ea:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80007f4:	2101      	movs	r1, #1
 80007f6:	fa01 f202 	lsl.w	r2, r1, r2
 80007fa:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	2201      	movs	r2, #1
 8000800:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	2200      	movs	r2, #0
 8000808:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000810:	2b00      	cmp	r3, #0
 8000812:	d003      	beq.n	800081c <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000818:	6878      	ldr	r0, [r7, #4]
 800081a:	4798      	blx	r3
    } 
  }
  return status;
 800081c:	7bfb      	ldrb	r3, [r7, #15]
}
 800081e:	4618      	mov	r0, r3
 8000820:	3710      	adds	r7, #16
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
	...

08000828 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000828:	b480      	push	{r7}
 800082a:	b087      	sub	sp, #28
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
 8000830:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000832:	2300      	movs	r3, #0
 8000834:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000836:	e154      	b.n	8000ae2 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000838:	683b      	ldr	r3, [r7, #0]
 800083a:	681a      	ldr	r2, [r3, #0]
 800083c:	2101      	movs	r1, #1
 800083e:	697b      	ldr	r3, [r7, #20]
 8000840:	fa01 f303 	lsl.w	r3, r1, r3
 8000844:	4013      	ands	r3, r2
 8000846:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	2b00      	cmp	r3, #0
 800084c:	f000 8146 	beq.w	8000adc <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000850:	683b      	ldr	r3, [r7, #0]
 8000852:	685b      	ldr	r3, [r3, #4]
 8000854:	f003 0303 	and.w	r3, r3, #3
 8000858:	2b01      	cmp	r3, #1
 800085a:	d005      	beq.n	8000868 <HAL_GPIO_Init+0x40>
 800085c:	683b      	ldr	r3, [r7, #0]
 800085e:	685b      	ldr	r3, [r3, #4]
 8000860:	f003 0303 	and.w	r3, r3, #3
 8000864:	2b02      	cmp	r3, #2
 8000866:	d130      	bne.n	80008ca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	689b      	ldr	r3, [r3, #8]
 800086c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800086e:	697b      	ldr	r3, [r7, #20]
 8000870:	005b      	lsls	r3, r3, #1
 8000872:	2203      	movs	r2, #3
 8000874:	fa02 f303 	lsl.w	r3, r2, r3
 8000878:	43db      	mvns	r3, r3
 800087a:	693a      	ldr	r2, [r7, #16]
 800087c:	4013      	ands	r3, r2
 800087e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	68da      	ldr	r2, [r3, #12]
 8000884:	697b      	ldr	r3, [r7, #20]
 8000886:	005b      	lsls	r3, r3, #1
 8000888:	fa02 f303 	lsl.w	r3, r2, r3
 800088c:	693a      	ldr	r2, [r7, #16]
 800088e:	4313      	orrs	r3, r2
 8000890:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	693a      	ldr	r2, [r7, #16]
 8000896:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	685b      	ldr	r3, [r3, #4]
 800089c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800089e:	2201      	movs	r2, #1
 80008a0:	697b      	ldr	r3, [r7, #20]
 80008a2:	fa02 f303 	lsl.w	r3, r2, r3
 80008a6:	43db      	mvns	r3, r3
 80008a8:	693a      	ldr	r2, [r7, #16]
 80008aa:	4013      	ands	r3, r2
 80008ac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80008ae:	683b      	ldr	r3, [r7, #0]
 80008b0:	685b      	ldr	r3, [r3, #4]
 80008b2:	091b      	lsrs	r3, r3, #4
 80008b4:	f003 0201 	and.w	r2, r3, #1
 80008b8:	697b      	ldr	r3, [r7, #20]
 80008ba:	fa02 f303 	lsl.w	r3, r2, r3
 80008be:	693a      	ldr	r2, [r7, #16]
 80008c0:	4313      	orrs	r3, r2
 80008c2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	693a      	ldr	r2, [r7, #16]
 80008c8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80008ca:	683b      	ldr	r3, [r7, #0]
 80008cc:	685b      	ldr	r3, [r3, #4]
 80008ce:	f003 0303 	and.w	r3, r3, #3
 80008d2:	2b03      	cmp	r3, #3
 80008d4:	d017      	beq.n	8000906 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	68db      	ldr	r3, [r3, #12]
 80008da:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80008dc:	697b      	ldr	r3, [r7, #20]
 80008de:	005b      	lsls	r3, r3, #1
 80008e0:	2203      	movs	r2, #3
 80008e2:	fa02 f303 	lsl.w	r3, r2, r3
 80008e6:	43db      	mvns	r3, r3
 80008e8:	693a      	ldr	r2, [r7, #16]
 80008ea:	4013      	ands	r3, r2
 80008ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	689a      	ldr	r2, [r3, #8]
 80008f2:	697b      	ldr	r3, [r7, #20]
 80008f4:	005b      	lsls	r3, r3, #1
 80008f6:	fa02 f303 	lsl.w	r3, r2, r3
 80008fa:	693a      	ldr	r2, [r7, #16]
 80008fc:	4313      	orrs	r3, r2
 80008fe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	693a      	ldr	r2, [r7, #16]
 8000904:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000906:	683b      	ldr	r3, [r7, #0]
 8000908:	685b      	ldr	r3, [r3, #4]
 800090a:	f003 0303 	and.w	r3, r3, #3
 800090e:	2b02      	cmp	r3, #2
 8000910:	d123      	bne.n	800095a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000912:	697b      	ldr	r3, [r7, #20]
 8000914:	08da      	lsrs	r2, r3, #3
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	3208      	adds	r2, #8
 800091a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800091e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000920:	697b      	ldr	r3, [r7, #20]
 8000922:	f003 0307 	and.w	r3, r3, #7
 8000926:	009b      	lsls	r3, r3, #2
 8000928:	220f      	movs	r2, #15
 800092a:	fa02 f303 	lsl.w	r3, r2, r3
 800092e:	43db      	mvns	r3, r3
 8000930:	693a      	ldr	r2, [r7, #16]
 8000932:	4013      	ands	r3, r2
 8000934:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	691a      	ldr	r2, [r3, #16]
 800093a:	697b      	ldr	r3, [r7, #20]
 800093c:	f003 0307 	and.w	r3, r3, #7
 8000940:	009b      	lsls	r3, r3, #2
 8000942:	fa02 f303 	lsl.w	r3, r2, r3
 8000946:	693a      	ldr	r2, [r7, #16]
 8000948:	4313      	orrs	r3, r2
 800094a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800094c:	697b      	ldr	r3, [r7, #20]
 800094e:	08da      	lsrs	r2, r3, #3
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	3208      	adds	r2, #8
 8000954:	6939      	ldr	r1, [r7, #16]
 8000956:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000960:	697b      	ldr	r3, [r7, #20]
 8000962:	005b      	lsls	r3, r3, #1
 8000964:	2203      	movs	r2, #3
 8000966:	fa02 f303 	lsl.w	r3, r2, r3
 800096a:	43db      	mvns	r3, r3
 800096c:	693a      	ldr	r2, [r7, #16]
 800096e:	4013      	ands	r3, r2
 8000970:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	685b      	ldr	r3, [r3, #4]
 8000976:	f003 0203 	and.w	r2, r3, #3
 800097a:	697b      	ldr	r3, [r7, #20]
 800097c:	005b      	lsls	r3, r3, #1
 800097e:	fa02 f303 	lsl.w	r3, r2, r3
 8000982:	693a      	ldr	r2, [r7, #16]
 8000984:	4313      	orrs	r3, r2
 8000986:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	693a      	ldr	r2, [r7, #16]
 800098c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800098e:	683b      	ldr	r3, [r7, #0]
 8000990:	685b      	ldr	r3, [r3, #4]
 8000992:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000996:	2b00      	cmp	r3, #0
 8000998:	f000 80a0 	beq.w	8000adc <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800099c:	4b58      	ldr	r3, [pc, #352]	; (8000b00 <HAL_GPIO_Init+0x2d8>)
 800099e:	699b      	ldr	r3, [r3, #24]
 80009a0:	4a57      	ldr	r2, [pc, #348]	; (8000b00 <HAL_GPIO_Init+0x2d8>)
 80009a2:	f043 0301 	orr.w	r3, r3, #1
 80009a6:	6193      	str	r3, [r2, #24]
 80009a8:	4b55      	ldr	r3, [pc, #340]	; (8000b00 <HAL_GPIO_Init+0x2d8>)
 80009aa:	699b      	ldr	r3, [r3, #24]
 80009ac:	f003 0301 	and.w	r3, r3, #1
 80009b0:	60bb      	str	r3, [r7, #8]
 80009b2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80009b4:	4a53      	ldr	r2, [pc, #332]	; (8000b04 <HAL_GPIO_Init+0x2dc>)
 80009b6:	697b      	ldr	r3, [r7, #20]
 80009b8:	089b      	lsrs	r3, r3, #2
 80009ba:	3302      	adds	r3, #2
 80009bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009c0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80009c2:	697b      	ldr	r3, [r7, #20]
 80009c4:	f003 0303 	and.w	r3, r3, #3
 80009c8:	009b      	lsls	r3, r3, #2
 80009ca:	220f      	movs	r2, #15
 80009cc:	fa02 f303 	lsl.w	r3, r2, r3
 80009d0:	43db      	mvns	r3, r3
 80009d2:	693a      	ldr	r2, [r7, #16]
 80009d4:	4013      	ands	r3, r2
 80009d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80009de:	d019      	beq.n	8000a14 <HAL_GPIO_Init+0x1ec>
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	4a49      	ldr	r2, [pc, #292]	; (8000b08 <HAL_GPIO_Init+0x2e0>)
 80009e4:	4293      	cmp	r3, r2
 80009e6:	d013      	beq.n	8000a10 <HAL_GPIO_Init+0x1e8>
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	4a48      	ldr	r2, [pc, #288]	; (8000b0c <HAL_GPIO_Init+0x2e4>)
 80009ec:	4293      	cmp	r3, r2
 80009ee:	d00d      	beq.n	8000a0c <HAL_GPIO_Init+0x1e4>
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	4a47      	ldr	r2, [pc, #284]	; (8000b10 <HAL_GPIO_Init+0x2e8>)
 80009f4:	4293      	cmp	r3, r2
 80009f6:	d007      	beq.n	8000a08 <HAL_GPIO_Init+0x1e0>
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	4a46      	ldr	r2, [pc, #280]	; (8000b14 <HAL_GPIO_Init+0x2ec>)
 80009fc:	4293      	cmp	r3, r2
 80009fe:	d101      	bne.n	8000a04 <HAL_GPIO_Init+0x1dc>
 8000a00:	2304      	movs	r3, #4
 8000a02:	e008      	b.n	8000a16 <HAL_GPIO_Init+0x1ee>
 8000a04:	2305      	movs	r3, #5
 8000a06:	e006      	b.n	8000a16 <HAL_GPIO_Init+0x1ee>
 8000a08:	2303      	movs	r3, #3
 8000a0a:	e004      	b.n	8000a16 <HAL_GPIO_Init+0x1ee>
 8000a0c:	2302      	movs	r3, #2
 8000a0e:	e002      	b.n	8000a16 <HAL_GPIO_Init+0x1ee>
 8000a10:	2301      	movs	r3, #1
 8000a12:	e000      	b.n	8000a16 <HAL_GPIO_Init+0x1ee>
 8000a14:	2300      	movs	r3, #0
 8000a16:	697a      	ldr	r2, [r7, #20]
 8000a18:	f002 0203 	and.w	r2, r2, #3
 8000a1c:	0092      	lsls	r2, r2, #2
 8000a1e:	4093      	lsls	r3, r2
 8000a20:	693a      	ldr	r2, [r7, #16]
 8000a22:	4313      	orrs	r3, r2
 8000a24:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000a26:	4937      	ldr	r1, [pc, #220]	; (8000b04 <HAL_GPIO_Init+0x2dc>)
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	089b      	lsrs	r3, r3, #2
 8000a2c:	3302      	adds	r3, #2
 8000a2e:	693a      	ldr	r2, [r7, #16]
 8000a30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a34:	4b38      	ldr	r3, [pc, #224]	; (8000b18 <HAL_GPIO_Init+0x2f0>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	43db      	mvns	r3, r3
 8000a3e:	693a      	ldr	r2, [r7, #16]
 8000a40:	4013      	ands	r3, r2
 8000a42:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000a44:	683b      	ldr	r3, [r7, #0]
 8000a46:	685b      	ldr	r3, [r3, #4]
 8000a48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d003      	beq.n	8000a58 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8000a50:	693a      	ldr	r2, [r7, #16]
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	4313      	orrs	r3, r2
 8000a56:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000a58:	4a2f      	ldr	r2, [pc, #188]	; (8000b18 <HAL_GPIO_Init+0x2f0>)
 8000a5a:	693b      	ldr	r3, [r7, #16]
 8000a5c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000a5e:	4b2e      	ldr	r3, [pc, #184]	; (8000b18 <HAL_GPIO_Init+0x2f0>)
 8000a60:	685b      	ldr	r3, [r3, #4]
 8000a62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	43db      	mvns	r3, r3
 8000a68:	693a      	ldr	r2, [r7, #16]
 8000a6a:	4013      	ands	r3, r2
 8000a6c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	685b      	ldr	r3, [r3, #4]
 8000a72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d003      	beq.n	8000a82 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8000a7a:	693a      	ldr	r2, [r7, #16]
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	4313      	orrs	r3, r2
 8000a80:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000a82:	4a25      	ldr	r2, [pc, #148]	; (8000b18 <HAL_GPIO_Init+0x2f0>)
 8000a84:	693b      	ldr	r3, [r7, #16]
 8000a86:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000a88:	4b23      	ldr	r3, [pc, #140]	; (8000b18 <HAL_GPIO_Init+0x2f0>)
 8000a8a:	689b      	ldr	r3, [r3, #8]
 8000a8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	43db      	mvns	r3, r3
 8000a92:	693a      	ldr	r2, [r7, #16]
 8000a94:	4013      	ands	r3, r2
 8000a96:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	685b      	ldr	r3, [r3, #4]
 8000a9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d003      	beq.n	8000aac <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8000aa4:	693a      	ldr	r2, [r7, #16]
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	4313      	orrs	r3, r2
 8000aaa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000aac:	4a1a      	ldr	r2, [pc, #104]	; (8000b18 <HAL_GPIO_Init+0x2f0>)
 8000aae:	693b      	ldr	r3, [r7, #16]
 8000ab0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000ab2:	4b19      	ldr	r3, [pc, #100]	; (8000b18 <HAL_GPIO_Init+0x2f0>)
 8000ab4:	68db      	ldr	r3, [r3, #12]
 8000ab6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	43db      	mvns	r3, r3
 8000abc:	693a      	ldr	r2, [r7, #16]
 8000abe:	4013      	ands	r3, r2
 8000ac0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	685b      	ldr	r3, [r3, #4]
 8000ac6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d003      	beq.n	8000ad6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000ace:	693a      	ldr	r2, [r7, #16]
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	4313      	orrs	r3, r2
 8000ad4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000ad6:	4a10      	ldr	r2, [pc, #64]	; (8000b18 <HAL_GPIO_Init+0x2f0>)
 8000ad8:	693b      	ldr	r3, [r7, #16]
 8000ada:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	3301      	adds	r3, #1
 8000ae0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ae2:	683b      	ldr	r3, [r7, #0]
 8000ae4:	681a      	ldr	r2, [r3, #0]
 8000ae6:	697b      	ldr	r3, [r7, #20]
 8000ae8:	fa22 f303 	lsr.w	r3, r2, r3
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	f47f aea3 	bne.w	8000838 <HAL_GPIO_Init+0x10>
  }
}
 8000af2:	bf00      	nop
 8000af4:	bf00      	nop
 8000af6:	371c      	adds	r7, #28
 8000af8:	46bd      	mov	sp, r7
 8000afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afe:	4770      	bx	lr
 8000b00:	40021000 	.word	0x40021000
 8000b04:	40010000 	.word	0x40010000
 8000b08:	48000400 	.word	0x48000400
 8000b0c:	48000800 	.word	0x48000800
 8000b10:	48000c00 	.word	0x48000c00
 8000b14:	48001000 	.word	0x48001000
 8000b18:	40010400 	.word	0x40010400

08000b1c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b08b      	sub	sp, #44	; 0x2c
 8000b20:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000b22:	2300      	movs	r3, #0
 8000b24:	61fb      	str	r3, [r7, #28]
 8000b26:	2300      	movs	r3, #0
 8000b28:	61bb      	str	r3, [r7, #24]
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	627b      	str	r3, [r7, #36]	; 0x24
 8000b2e:	2300      	movs	r3, #0
 8000b30:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000b32:	2300      	movs	r3, #0
 8000b34:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8000b36:	4b29      	ldr	r3, [pc, #164]	; (8000bdc <HAL_RCC_GetSysClockFreq+0xc0>)
 8000b38:	685b      	ldr	r3, [r3, #4]
 8000b3a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000b3c:	69fb      	ldr	r3, [r7, #28]
 8000b3e:	f003 030c 	and.w	r3, r3, #12
 8000b42:	2b04      	cmp	r3, #4
 8000b44:	d002      	beq.n	8000b4c <HAL_RCC_GetSysClockFreq+0x30>
 8000b46:	2b08      	cmp	r3, #8
 8000b48:	d003      	beq.n	8000b52 <HAL_RCC_GetSysClockFreq+0x36>
 8000b4a:	e03c      	b.n	8000bc6 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000b4c:	4b24      	ldr	r3, [pc, #144]	; (8000be0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8000b4e:	623b      	str	r3, [r7, #32]
      break;
 8000b50:	e03c      	b.n	8000bcc <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8000b52:	69fb      	ldr	r3, [r7, #28]
 8000b54:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000b58:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8000b5c:	60ba      	str	r2, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b5e:	68ba      	ldr	r2, [r7, #8]
 8000b60:	fa92 f2a2 	rbit	r2, r2
 8000b64:	607a      	str	r2, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000b66:	687a      	ldr	r2, [r7, #4]
 8000b68:	fab2 f282 	clz	r2, r2
 8000b6c:	b2d2      	uxtb	r2, r2
 8000b6e:	40d3      	lsrs	r3, r2
 8000b70:	4a1c      	ldr	r2, [pc, #112]	; (8000be4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8000b72:	5cd3      	ldrb	r3, [r2, r3]
 8000b74:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8000b76:	4b19      	ldr	r3, [pc, #100]	; (8000bdc <HAL_RCC_GetSysClockFreq+0xc0>)
 8000b78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b7a:	f003 030f 	and.w	r3, r3, #15
 8000b7e:	220f      	movs	r2, #15
 8000b80:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b82:	693a      	ldr	r2, [r7, #16]
 8000b84:	fa92 f2a2 	rbit	r2, r2
 8000b88:	60fa      	str	r2, [r7, #12]
  return result;
 8000b8a:	68fa      	ldr	r2, [r7, #12]
 8000b8c:	fab2 f282 	clz	r2, r2
 8000b90:	b2d2      	uxtb	r2, r2
 8000b92:	40d3      	lsrs	r3, r2
 8000b94:	4a14      	ldr	r2, [pc, #80]	; (8000be8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8000b96:	5cd3      	ldrb	r3, [r2, r3]
 8000b98:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8000b9a:	69fb      	ldr	r3, [r7, #28]
 8000b9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d008      	beq.n	8000bb6 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8000ba4:	4a0e      	ldr	r2, [pc, #56]	; (8000be0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8000ba6:	69bb      	ldr	r3, [r7, #24]
 8000ba8:	fbb2 f2f3 	udiv	r2, r2, r3
 8000bac:	697b      	ldr	r3, [r7, #20]
 8000bae:	fb02 f303 	mul.w	r3, r2, r3
 8000bb2:	627b      	str	r3, [r7, #36]	; 0x24
 8000bb4:	e004      	b.n	8000bc0 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8000bb6:	697b      	ldr	r3, [r7, #20]
 8000bb8:	4a0c      	ldr	r2, [pc, #48]	; (8000bec <HAL_RCC_GetSysClockFreq+0xd0>)
 8000bba:	fb02 f303 	mul.w	r3, r2, r3
 8000bbe:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8000bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bc2:	623b      	str	r3, [r7, #32]
      break;
 8000bc4:	e002      	b.n	8000bcc <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000bc6:	4b06      	ldr	r3, [pc, #24]	; (8000be0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8000bc8:	623b      	str	r3, [r7, #32]
      break;
 8000bca:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000bcc:	6a3b      	ldr	r3, [r7, #32]
}
 8000bce:	4618      	mov	r0, r3
 8000bd0:	372c      	adds	r7, #44	; 0x2c
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop
 8000bdc:	40021000 	.word	0x40021000
 8000be0:	007a1200 	.word	0x007a1200
 8000be4:	08001d1c 	.word	0x08001d1c
 8000be8:	08001d2c 	.word	0x08001d2c
 8000bec:	003d0900 	.word	0x003d0900

08000bf0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000bf4:	4b03      	ldr	r3, [pc, #12]	; (8000c04 <HAL_RCC_GetHCLKFreq+0x14>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
}
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr
 8000c02:	bf00      	nop
 8000c04:	20000000 	.word	0x20000000

08000c08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b082      	sub	sp, #8
 8000c0c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8000c0e:	f7ff ffef 	bl	8000bf0 <HAL_RCC_GetHCLKFreq>
 8000c12:	4601      	mov	r1, r0
 8000c14:	4b0b      	ldr	r3, [pc, #44]	; (8000c44 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000c1c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000c20:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c22:	687a      	ldr	r2, [r7, #4]
 8000c24:	fa92 f2a2 	rbit	r2, r2
 8000c28:	603a      	str	r2, [r7, #0]
  return result;
 8000c2a:	683a      	ldr	r2, [r7, #0]
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	b2d2      	uxtb	r2, r2
 8000c32:	40d3      	lsrs	r3, r2
 8000c34:	4a04      	ldr	r2, [pc, #16]	; (8000c48 <HAL_RCC_GetPCLK1Freq+0x40>)
 8000c36:	5cd3      	ldrb	r3, [r2, r3]
 8000c38:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	3708      	adds	r7, #8
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	40021000 	.word	0x40021000
 8000c48:	08001d14 	.word	0x08001d14

08000c4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8000c52:	f7ff ffcd 	bl	8000bf0 <HAL_RCC_GetHCLKFreq>
 8000c56:	4601      	mov	r1, r0
 8000c58:	4b0b      	ldr	r3, [pc, #44]	; (8000c88 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8000c5a:	685b      	ldr	r3, [r3, #4]
 8000c5c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000c60:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000c64:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c66:	687a      	ldr	r2, [r7, #4]
 8000c68:	fa92 f2a2 	rbit	r2, r2
 8000c6c:	603a      	str	r2, [r7, #0]
  return result;
 8000c6e:	683a      	ldr	r2, [r7, #0]
 8000c70:	fab2 f282 	clz	r2, r2
 8000c74:	b2d2      	uxtb	r2, r2
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	4a04      	ldr	r2, [pc, #16]	; (8000c8c <HAL_RCC_GetPCLK2Freq+0x40>)
 8000c7a:	5cd3      	ldrb	r3, [r2, r3]
 8000c7c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8000c80:	4618      	mov	r0, r3
 8000c82:	3708      	adds	r7, #8
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	40021000 	.word	0x40021000
 8000c8c:	08001d14 	.word	0x08001d14

08000c90 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d101      	bne.n	8000ca2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	e040      	b.n	8000d24 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d106      	bne.n	8000cb8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	2200      	movs	r2, #0
 8000cae:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8000cb2:	6878      	ldr	r0, [r7, #4]
 8000cb4:	f7ff fb10 	bl	80002d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	2224      	movs	r2, #36	; 0x24
 8000cbc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	681a      	ldr	r2, [r3, #0]
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	f022 0201 	bic.w	r2, r2, #1
 8000ccc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8000cce:	6878      	ldr	r0, [r7, #4]
 8000cd0:	f000 fbbe 	bl	8001450 <UART_SetConfig>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b01      	cmp	r3, #1
 8000cd8:	d101      	bne.n	8000cde <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8000cda:	2301      	movs	r3, #1
 8000cdc:	e022      	b.n	8000d24 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d002      	beq.n	8000cec <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8000ce6:	6878      	ldr	r0, [r7, #4]
 8000ce8:	f000 fd88 	bl	80017fc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	685a      	ldr	r2, [r3, #4]
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8000cfa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	689a      	ldr	r2, [r3, #8]
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8000d0a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	681a      	ldr	r2, [r3, #0]
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f042 0201 	orr.w	r2, r2, #1
 8000d1a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8000d1c:	6878      	ldr	r0, [r7, #4]
 8000d1e:	f000 fe0f 	bl	8001940 <UART_CheckIdleState>
 8000d22:	4603      	mov	r3, r0
}
 8000d24:	4618      	mov	r0, r3
 8000d26:	3708      	adds	r7, #8
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}

08000d2c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b08a      	sub	sp, #40	; 0x28
 8000d30:	af02      	add	r7, sp, #8
 8000d32:	60f8      	str	r0, [r7, #12]
 8000d34:	60b9      	str	r1, [r7, #8]
 8000d36:	603b      	str	r3, [r7, #0]
 8000d38:	4613      	mov	r3, r2
 8000d3a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8000d40:	2b20      	cmp	r3, #32
 8000d42:	f040 8082 	bne.w	8000e4a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8000d46:	68bb      	ldr	r3, [r7, #8]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d002      	beq.n	8000d52 <HAL_UART_Transmit+0x26>
 8000d4c:	88fb      	ldrh	r3, [r7, #6]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d101      	bne.n	8000d56 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8000d52:	2301      	movs	r3, #1
 8000d54:	e07a      	b.n	8000e4c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8000d5c:	2b01      	cmp	r3, #1
 8000d5e:	d101      	bne.n	8000d64 <HAL_UART_Transmit+0x38>
 8000d60:	2302      	movs	r3, #2
 8000d62:	e073      	b.n	8000e4c <HAL_UART_Transmit+0x120>
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	2201      	movs	r2, #1
 8000d68:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	2200      	movs	r2, #0
 8000d70:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	2221      	movs	r2, #33	; 0x21
 8000d78:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8000d7a:	f7ff fb8f 	bl	800049c <HAL_GetTick>
 8000d7e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	88fa      	ldrh	r2, [r7, #6]
 8000d84:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	88fa      	ldrh	r2, [r7, #6]
 8000d8c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	689b      	ldr	r3, [r3, #8]
 8000d94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000d98:	d108      	bne.n	8000dac <HAL_UART_Transmit+0x80>
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	691b      	ldr	r3, [r3, #16]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d104      	bne.n	8000dac <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8000da2:	2300      	movs	r3, #0
 8000da4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8000da6:	68bb      	ldr	r3, [r7, #8]
 8000da8:	61bb      	str	r3, [r7, #24]
 8000daa:	e003      	b.n	8000db4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8000dac:	68bb      	ldr	r3, [r7, #8]
 8000dae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8000db0:	2300      	movs	r3, #0
 8000db2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	2200      	movs	r2, #0
 8000db8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8000dbc:	e02d      	b.n	8000e1a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	9300      	str	r3, [sp, #0]
 8000dc2:	697b      	ldr	r3, [r7, #20]
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	2180      	movs	r1, #128	; 0x80
 8000dc8:	68f8      	ldr	r0, [r7, #12]
 8000dca:	f000 fe02 	bl	80019d2 <UART_WaitOnFlagUntilTimeout>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8000dd4:	2303      	movs	r3, #3
 8000dd6:	e039      	b.n	8000e4c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8000dd8:	69fb      	ldr	r3, [r7, #28]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d10b      	bne.n	8000df6 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8000dde:	69bb      	ldr	r3, [r7, #24]
 8000de0:	881a      	ldrh	r2, [r3, #0]
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000dea:	b292      	uxth	r2, r2
 8000dec:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8000dee:	69bb      	ldr	r3, [r7, #24]
 8000df0:	3302      	adds	r3, #2
 8000df2:	61bb      	str	r3, [r7, #24]
 8000df4:	e008      	b.n	8000e08 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8000df6:	69fb      	ldr	r3, [r7, #28]
 8000df8:	781a      	ldrb	r2, [r3, #0]
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	b292      	uxth	r2, r2
 8000e00:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8000e02:	69fb      	ldr	r3, [r7, #28]
 8000e04:	3301      	adds	r3, #1
 8000e06:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8000e0e:	b29b      	uxth	r3, r3
 8000e10:	3b01      	subs	r3, #1
 8000e12:	b29a      	uxth	r2, r3
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8000e20:	b29b      	uxth	r3, r3
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d1cb      	bne.n	8000dbe <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	9300      	str	r3, [sp, #0]
 8000e2a:	697b      	ldr	r3, [r7, #20]
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	2140      	movs	r1, #64	; 0x40
 8000e30:	68f8      	ldr	r0, [r7, #12]
 8000e32:	f000 fdce 	bl	80019d2 <UART_WaitOnFlagUntilTimeout>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8000e3c:	2303      	movs	r3, #3
 8000e3e:	e005      	b.n	8000e4c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	2220      	movs	r2, #32
 8000e44:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8000e46:	2300      	movs	r3, #0
 8000e48:	e000      	b.n	8000e4c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8000e4a:	2302      	movs	r3, #2
  }
}
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	3720      	adds	r7, #32
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}

08000e54 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b0ba      	sub	sp, #232	; 0xe8
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	69db      	ldr	r3, [r3, #28]
 8000e62:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	689b      	ldr	r3, [r3, #8]
 8000e76:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8000e7a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8000e7e:	f640 030f 	movw	r3, #2063	; 0x80f
 8000e82:	4013      	ands	r3, r2
 8000e84:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8000e88:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d115      	bne.n	8000ebc <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8000e90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8000e94:	f003 0320 	and.w	r3, r3, #32
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d00f      	beq.n	8000ebc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8000e9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8000ea0:	f003 0320 	and.w	r3, r3, #32
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d009      	beq.n	8000ebc <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	f000 82a3 	beq.w	80013f8 <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000eb6:	6878      	ldr	r0, [r7, #4]
 8000eb8:	4798      	blx	r3
      }
      return;
 8000eba:	e29d      	b.n	80013f8 <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8000ebc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	f000 8117 	beq.w	80010f4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8000ec6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8000eca:	f003 0301 	and.w	r3, r3, #1
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d106      	bne.n	8000ee0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8000ed2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8000ed6:	4b85      	ldr	r3, [pc, #532]	; (80010ec <HAL_UART_IRQHandler+0x298>)
 8000ed8:	4013      	ands	r3, r2
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	f000 810a 	beq.w	80010f4 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8000ee0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8000ee4:	f003 0301 	and.w	r3, r3, #1
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d011      	beq.n	8000f10 <HAL_UART_IRQHandler+0xbc>
 8000eec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8000ef0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d00b      	beq.n	8000f10 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	2201      	movs	r2, #1
 8000efe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000f06:	f043 0201 	orr.w	r2, r3, #1
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8000f10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8000f14:	f003 0302 	and.w	r3, r3, #2
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d011      	beq.n	8000f40 <HAL_UART_IRQHandler+0xec>
 8000f1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8000f20:	f003 0301 	and.w	r3, r3, #1
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d00b      	beq.n	8000f40 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	2202      	movs	r2, #2
 8000f2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000f36:	f043 0204 	orr.w	r2, r3, #4
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8000f40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8000f44:	f003 0304 	and.w	r3, r3, #4
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d011      	beq.n	8000f70 <HAL_UART_IRQHandler+0x11c>
 8000f4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8000f50:	f003 0301 	and.w	r3, r3, #1
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d00b      	beq.n	8000f70 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	2204      	movs	r2, #4
 8000f5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000f66:	f043 0202 	orr.w	r2, r3, #2
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8000f70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8000f74:	f003 0308 	and.w	r3, r3, #8
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d017      	beq.n	8000fac <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8000f7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8000f80:	f003 0320 	and.w	r3, r3, #32
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d105      	bne.n	8000f94 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8000f88:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8000f8c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d00b      	beq.n	8000fac <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	2208      	movs	r2, #8
 8000f9a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000fa2:	f043 0208 	orr.w	r2, r3, #8
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8000fac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8000fb0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d012      	beq.n	8000fde <HAL_UART_IRQHandler+0x18a>
 8000fb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8000fbc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d00c      	beq.n	8000fde <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000fcc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000fd4:	f043 0220 	orr.w	r2, r3, #32
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	f000 8209 	beq.w	80013fc <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8000fea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8000fee:	f003 0320 	and.w	r3, r3, #32
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d00d      	beq.n	8001012 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8000ff6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8000ffa:	f003 0320 	and.w	r3, r3, #32
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d007      	beq.n	8001012 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001006:	2b00      	cmp	r3, #0
 8001008:	d003      	beq.n	8001012 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800100e:	6878      	ldr	r0, [r7, #4]
 8001010:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001018:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	689b      	ldr	r3, [r3, #8]
 8001022:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001026:	2b40      	cmp	r3, #64	; 0x40
 8001028:	d005      	beq.n	8001036 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800102a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800102e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001032:	2b00      	cmp	r3, #0
 8001034:	d04f      	beq.n	80010d6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001036:	6878      	ldr	r0, [r7, #4]
 8001038:	f000 fd8f 	bl	8001b5a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	689b      	ldr	r3, [r3, #8]
 8001042:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001046:	2b40      	cmp	r3, #64	; 0x40
 8001048:	d141      	bne.n	80010ce <HAL_UART_IRQHandler+0x27a>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	3308      	adds	r3, #8
 8001050:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001054:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001058:	e853 3f00 	ldrex	r3, [r3]
 800105c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8001060:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001064:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001068:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	3308      	adds	r3, #8
 8001072:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8001076:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800107a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800107e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8001082:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8001086:	e841 2300 	strex	r3, r2, [r1]
 800108a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800108e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d1d9      	bne.n	800104a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800109a:	2b00      	cmp	r3, #0
 800109c:	d013      	beq.n	80010c6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010a2:	4a13      	ldr	r2, [pc, #76]	; (80010f0 <HAL_UART_IRQHandler+0x29c>)
 80010a4:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010aa:	4618      	mov	r0, r3
 80010ac:	f7ff fb7d 	bl	80007aa <HAL_DMA_Abort_IT>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d017      	beq.n	80010e6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010bc:	687a      	ldr	r2, [r7, #4]
 80010be:	6f12      	ldr	r2, [r2, #112]	; 0x70
 80010c0:	4610      	mov	r0, r2
 80010c2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80010c4:	e00f      	b.n	80010e6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80010c6:	6878      	ldr	r0, [r7, #4]
 80010c8:	f000 f9ac 	bl	8001424 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80010cc:	e00b      	b.n	80010e6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f000 f9a8 	bl	8001424 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80010d4:	e007      	b.n	80010e6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80010d6:	6878      	ldr	r0, [r7, #4]
 80010d8:	f000 f9a4 	bl	8001424 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2200      	movs	r2, #0
 80010e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 80010e4:	e18a      	b.n	80013fc <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80010e6:	bf00      	nop
    return;
 80010e8:	e188      	b.n	80013fc <HAL_UART_IRQHandler+0x5a8>
 80010ea:	bf00      	nop
 80010ec:	04000120 	.word	0x04000120
 80010f0:	08001c21 	.word	0x08001c21

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010f8:	2b01      	cmp	r3, #1
 80010fa:	f040 8143 	bne.w	8001384 <HAL_UART_IRQHandler+0x530>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80010fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001102:	f003 0310 	and.w	r3, r3, #16
 8001106:	2b00      	cmp	r3, #0
 8001108:	f000 813c 	beq.w	8001384 <HAL_UART_IRQHandler+0x530>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800110c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001110:	f003 0310 	and.w	r3, r3, #16
 8001114:	2b00      	cmp	r3, #0
 8001116:	f000 8135 	beq.w	8001384 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	2210      	movs	r2, #16
 8001120:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	689b      	ldr	r3, [r3, #8]
 8001128:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800112c:	2b40      	cmp	r3, #64	; 0x40
 800112e:	f040 80b1 	bne.w	8001294 <HAL_UART_IRQHandler+0x440>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800113e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8001142:	2b00      	cmp	r3, #0
 8001144:	f000 815c 	beq.w	8001400 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800114e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8001152:	429a      	cmp	r2, r3
 8001154:	f080 8154 	bcs.w	8001400 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800115e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001166:	699b      	ldr	r3, [r3, #24]
 8001168:	2b20      	cmp	r3, #32
 800116a:	f000 8085 	beq.w	8001278 <HAL_UART_IRQHandler+0x424>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001176:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800117a:	e853 3f00 	ldrex	r3, [r3]
 800117e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8001182:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001186:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800118a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	461a      	mov	r2, r3
 8001194:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001198:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800119c:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80011a0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80011a4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80011a8:	e841 2300 	strex	r3, r2, [r1]
 80011ac:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80011b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d1da      	bne.n	800116e <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	3308      	adds	r3, #8
 80011be:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80011c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80011c2:	e853 3f00 	ldrex	r3, [r3]
 80011c6:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80011c8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80011ca:	f023 0301 	bic.w	r3, r3, #1
 80011ce:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	3308      	adds	r3, #8
 80011d8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80011dc:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80011e0:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80011e2:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80011e4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80011e8:	e841 2300 	strex	r3, r2, [r1]
 80011ec:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80011ee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d1e1      	bne.n	80011b8 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	3308      	adds	r3, #8
 80011fa:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80011fc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80011fe:	e853 3f00 	ldrex	r3, [r3]
 8001202:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8001204:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001206:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800120a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	3308      	adds	r3, #8
 8001214:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8001218:	66fa      	str	r2, [r7, #108]	; 0x6c
 800121a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800121c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800121e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001220:	e841 2300 	strex	r3, r2, [r1]
 8001224:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8001226:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001228:	2b00      	cmp	r3, #0
 800122a:	d1e3      	bne.n	80011f4 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2220      	movs	r2, #32
 8001230:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	2200      	movs	r2, #0
 8001236:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800123e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001240:	e853 3f00 	ldrex	r3, [r3]
 8001244:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8001246:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001248:	f023 0310 	bic.w	r3, r3, #16
 800124c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	461a      	mov	r2, r3
 8001256:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800125a:	65bb      	str	r3, [r7, #88]	; 0x58
 800125c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800125e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001260:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001262:	e841 2300 	strex	r3, r2, [r1]
 8001266:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8001268:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800126a:	2b00      	cmp	r3, #0
 800126c:	d1e4      	bne.n	8001238 <HAL_UART_IRQHandler+0x3e4>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001272:	4618      	mov	r0, r3
 8001274:	f7ff fa60 	bl	8000738 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8001284:	b29b      	uxth	r3, r3
 8001286:	1ad3      	subs	r3, r2, r3
 8001288:	b29b      	uxth	r3, r3
 800128a:	4619      	mov	r1, r3
 800128c:	6878      	ldr	r0, [r7, #4]
 800128e:	f000 f8d3 	bl	8001438 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8001292:	e0b5      	b.n	8001400 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80012a0:	b29b      	uxth	r3, r3
 80012a2:	1ad3      	subs	r3, r2, r3
 80012a4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80012ae:	b29b      	uxth	r3, r3
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	f000 80a7 	beq.w	8001404 <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 80012b6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	f000 80a2 	beq.w	8001404 <HAL_UART_IRQHandler+0x5b0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80012c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012c8:	e853 3f00 	ldrex	r3, [r3]
 80012cc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80012ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012d0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80012d4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	461a      	mov	r2, r3
 80012de:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80012e2:	647b      	str	r3, [r7, #68]	; 0x44
 80012e4:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80012e6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80012e8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80012ea:	e841 2300 	strex	r3, r2, [r1]
 80012ee:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80012f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d1e4      	bne.n	80012c0 <HAL_UART_IRQHandler+0x46c>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	3308      	adds	r3, #8
 80012fc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80012fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001300:	e853 3f00 	ldrex	r3, [r3]
 8001304:	623b      	str	r3, [r7, #32]
   return(result);
 8001306:	6a3b      	ldr	r3, [r7, #32]
 8001308:	f023 0301 	bic.w	r3, r3, #1
 800130c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	3308      	adds	r3, #8
 8001316:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800131a:	633a      	str	r2, [r7, #48]	; 0x30
 800131c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800131e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001320:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001322:	e841 2300 	strex	r3, r2, [r1]
 8001326:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8001328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800132a:	2b00      	cmp	r3, #0
 800132c:	d1e3      	bne.n	80012f6 <HAL_UART_IRQHandler+0x4a2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2220      	movs	r2, #32
 8001332:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2200      	movs	r2, #0
 8001338:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2200      	movs	r2, #0
 800133e:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	e853 3f00 	ldrex	r3, [r3]
 800134c:	60fb      	str	r3, [r7, #12]
   return(result);
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	f023 0310 	bic.w	r3, r3, #16
 8001354:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	461a      	mov	r2, r3
 800135e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001362:	61fb      	str	r3, [r7, #28]
 8001364:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001366:	69b9      	ldr	r1, [r7, #24]
 8001368:	69fa      	ldr	r2, [r7, #28]
 800136a:	e841 2300 	strex	r3, r2, [r1]
 800136e:	617b      	str	r3, [r7, #20]
   return(result);
 8001370:	697b      	ldr	r3, [r7, #20]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d1e4      	bne.n	8001340 <HAL_UART_IRQHandler+0x4ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001376:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800137a:	4619      	mov	r1, r3
 800137c:	6878      	ldr	r0, [r7, #4]
 800137e:	f000 f85b 	bl	8001438 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8001382:	e03f      	b.n	8001404 <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8001384:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001388:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800138c:	2b00      	cmp	r3, #0
 800138e:	d00e      	beq.n	80013ae <HAL_UART_IRQHandler+0x55a>
 8001390:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001394:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001398:	2b00      	cmp	r3, #0
 800139a:	d008      	beq.n	80013ae <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80013a4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f000 fc7a 	bl	8001ca0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80013ac:	e02d      	b.n	800140a <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80013ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80013b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d00e      	beq.n	80013d8 <HAL_UART_IRQHandler+0x584>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80013ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80013be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d008      	beq.n	80013d8 <HAL_UART_IRQHandler+0x584>
  {
    if (huart->TxISR != NULL)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d01c      	beq.n	8001408 <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80013d2:	6878      	ldr	r0, [r7, #4]
 80013d4:	4798      	blx	r3
    }
    return;
 80013d6:	e017      	b.n	8001408 <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80013d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80013dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d012      	beq.n	800140a <HAL_UART_IRQHandler+0x5b6>
 80013e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80013e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d00c      	beq.n	800140a <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 80013f0:	6878      	ldr	r0, [r7, #4]
 80013f2:	f000 fc2b 	bl	8001c4c <UART_EndTransmit_IT>
    return;
 80013f6:	e008      	b.n	800140a <HAL_UART_IRQHandler+0x5b6>
      return;
 80013f8:	bf00      	nop
 80013fa:	e006      	b.n	800140a <HAL_UART_IRQHandler+0x5b6>
    return;
 80013fc:	bf00      	nop
 80013fe:	e004      	b.n	800140a <HAL_UART_IRQHandler+0x5b6>
      return;
 8001400:	bf00      	nop
 8001402:	e002      	b.n	800140a <HAL_UART_IRQHandler+0x5b6>
      return;
 8001404:	bf00      	nop
 8001406:	e000      	b.n	800140a <HAL_UART_IRQHandler+0x5b6>
    return;
 8001408:	bf00      	nop
  }

}
 800140a:	37e8      	adds	r7, #232	; 0xe8
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}

08001410 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8001418:	bf00      	nop
 800141a:	370c      	adds	r7, #12
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr

08001424 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800142c:	bf00      	nop
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr

08001438 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
 8001440:	460b      	mov	r3, r1
 8001442:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8001444:	bf00      	nop
 8001446:	370c      	adds	r7, #12
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr

08001450 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b088      	sub	sp, #32
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001458:	2300      	movs	r3, #0
 800145a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	689a      	ldr	r2, [r3, #8]
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	691b      	ldr	r3, [r3, #16]
 8001464:	431a      	orrs	r2, r3
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	695b      	ldr	r3, [r3, #20]
 800146a:	431a      	orrs	r2, r3
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	69db      	ldr	r3, [r3, #28]
 8001470:	4313      	orrs	r3, r2
 8001472:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800147e:	f023 030c 	bic.w	r3, r3, #12
 8001482:	687a      	ldr	r2, [r7, #4]
 8001484:	6812      	ldr	r2, [r2, #0]
 8001486:	6979      	ldr	r1, [r7, #20]
 8001488:	430b      	orrs	r3, r1
 800148a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	685b      	ldr	r3, [r3, #4]
 8001492:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	68da      	ldr	r2, [r3, #12]
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	430a      	orrs	r2, r1
 80014a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	699b      	ldr	r3, [r3, #24]
 80014a6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	6a1b      	ldr	r3, [r3, #32]
 80014ac:	697a      	ldr	r2, [r7, #20]
 80014ae:	4313      	orrs	r3, r2
 80014b0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	689b      	ldr	r3, [r3, #8]
 80014b8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	697a      	ldr	r2, [r7, #20]
 80014c2:	430a      	orrs	r2, r1
 80014c4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4aa8      	ldr	r2, [pc, #672]	; (800176c <UART_SetConfig+0x31c>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d120      	bne.n	8001512 <UART_SetConfig+0xc2>
 80014d0:	4ba7      	ldr	r3, [pc, #668]	; (8001770 <UART_SetConfig+0x320>)
 80014d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d4:	f003 0303 	and.w	r3, r3, #3
 80014d8:	2b03      	cmp	r3, #3
 80014da:	d817      	bhi.n	800150c <UART_SetConfig+0xbc>
 80014dc:	a201      	add	r2, pc, #4	; (adr r2, 80014e4 <UART_SetConfig+0x94>)
 80014de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014e2:	bf00      	nop
 80014e4:	080014f5 	.word	0x080014f5
 80014e8:	08001501 	.word	0x08001501
 80014ec:	08001507 	.word	0x08001507
 80014f0:	080014fb 	.word	0x080014fb
 80014f4:	2301      	movs	r3, #1
 80014f6:	77fb      	strb	r3, [r7, #31]
 80014f8:	e0b5      	b.n	8001666 <UART_SetConfig+0x216>
 80014fa:	2302      	movs	r3, #2
 80014fc:	77fb      	strb	r3, [r7, #31]
 80014fe:	e0b2      	b.n	8001666 <UART_SetConfig+0x216>
 8001500:	2304      	movs	r3, #4
 8001502:	77fb      	strb	r3, [r7, #31]
 8001504:	e0af      	b.n	8001666 <UART_SetConfig+0x216>
 8001506:	2308      	movs	r3, #8
 8001508:	77fb      	strb	r3, [r7, #31]
 800150a:	e0ac      	b.n	8001666 <UART_SetConfig+0x216>
 800150c:	2310      	movs	r3, #16
 800150e:	77fb      	strb	r3, [r7, #31]
 8001510:	e0a9      	b.n	8001666 <UART_SetConfig+0x216>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4a97      	ldr	r2, [pc, #604]	; (8001774 <UART_SetConfig+0x324>)
 8001518:	4293      	cmp	r3, r2
 800151a:	d124      	bne.n	8001566 <UART_SetConfig+0x116>
 800151c:	4b94      	ldr	r3, [pc, #592]	; (8001770 <UART_SetConfig+0x320>)
 800151e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001520:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001524:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8001528:	d011      	beq.n	800154e <UART_SetConfig+0xfe>
 800152a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800152e:	d817      	bhi.n	8001560 <UART_SetConfig+0x110>
 8001530:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001534:	d011      	beq.n	800155a <UART_SetConfig+0x10a>
 8001536:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800153a:	d811      	bhi.n	8001560 <UART_SetConfig+0x110>
 800153c:	2b00      	cmp	r3, #0
 800153e:	d003      	beq.n	8001548 <UART_SetConfig+0xf8>
 8001540:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001544:	d006      	beq.n	8001554 <UART_SetConfig+0x104>
 8001546:	e00b      	b.n	8001560 <UART_SetConfig+0x110>
 8001548:	2300      	movs	r3, #0
 800154a:	77fb      	strb	r3, [r7, #31]
 800154c:	e08b      	b.n	8001666 <UART_SetConfig+0x216>
 800154e:	2302      	movs	r3, #2
 8001550:	77fb      	strb	r3, [r7, #31]
 8001552:	e088      	b.n	8001666 <UART_SetConfig+0x216>
 8001554:	2304      	movs	r3, #4
 8001556:	77fb      	strb	r3, [r7, #31]
 8001558:	e085      	b.n	8001666 <UART_SetConfig+0x216>
 800155a:	2308      	movs	r3, #8
 800155c:	77fb      	strb	r3, [r7, #31]
 800155e:	e082      	b.n	8001666 <UART_SetConfig+0x216>
 8001560:	2310      	movs	r3, #16
 8001562:	77fb      	strb	r3, [r7, #31]
 8001564:	e07f      	b.n	8001666 <UART_SetConfig+0x216>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4a83      	ldr	r2, [pc, #524]	; (8001778 <UART_SetConfig+0x328>)
 800156c:	4293      	cmp	r3, r2
 800156e:	d124      	bne.n	80015ba <UART_SetConfig+0x16a>
 8001570:	4b7f      	ldr	r3, [pc, #508]	; (8001770 <UART_SetConfig+0x320>)
 8001572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001574:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8001578:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800157c:	d011      	beq.n	80015a2 <UART_SetConfig+0x152>
 800157e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8001582:	d817      	bhi.n	80015b4 <UART_SetConfig+0x164>
 8001584:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001588:	d011      	beq.n	80015ae <UART_SetConfig+0x15e>
 800158a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800158e:	d811      	bhi.n	80015b4 <UART_SetConfig+0x164>
 8001590:	2b00      	cmp	r3, #0
 8001592:	d003      	beq.n	800159c <UART_SetConfig+0x14c>
 8001594:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001598:	d006      	beq.n	80015a8 <UART_SetConfig+0x158>
 800159a:	e00b      	b.n	80015b4 <UART_SetConfig+0x164>
 800159c:	2300      	movs	r3, #0
 800159e:	77fb      	strb	r3, [r7, #31]
 80015a0:	e061      	b.n	8001666 <UART_SetConfig+0x216>
 80015a2:	2302      	movs	r3, #2
 80015a4:	77fb      	strb	r3, [r7, #31]
 80015a6:	e05e      	b.n	8001666 <UART_SetConfig+0x216>
 80015a8:	2304      	movs	r3, #4
 80015aa:	77fb      	strb	r3, [r7, #31]
 80015ac:	e05b      	b.n	8001666 <UART_SetConfig+0x216>
 80015ae:	2308      	movs	r3, #8
 80015b0:	77fb      	strb	r3, [r7, #31]
 80015b2:	e058      	b.n	8001666 <UART_SetConfig+0x216>
 80015b4:	2310      	movs	r3, #16
 80015b6:	77fb      	strb	r3, [r7, #31]
 80015b8:	e055      	b.n	8001666 <UART_SetConfig+0x216>
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4a6f      	ldr	r2, [pc, #444]	; (800177c <UART_SetConfig+0x32c>)
 80015c0:	4293      	cmp	r3, r2
 80015c2:	d124      	bne.n	800160e <UART_SetConfig+0x1be>
 80015c4:	4b6a      	ldr	r3, [pc, #424]	; (8001770 <UART_SetConfig+0x320>)
 80015c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80015cc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80015d0:	d011      	beq.n	80015f6 <UART_SetConfig+0x1a6>
 80015d2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80015d6:	d817      	bhi.n	8001608 <UART_SetConfig+0x1b8>
 80015d8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80015dc:	d011      	beq.n	8001602 <UART_SetConfig+0x1b2>
 80015de:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80015e2:	d811      	bhi.n	8001608 <UART_SetConfig+0x1b8>
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d003      	beq.n	80015f0 <UART_SetConfig+0x1a0>
 80015e8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80015ec:	d006      	beq.n	80015fc <UART_SetConfig+0x1ac>
 80015ee:	e00b      	b.n	8001608 <UART_SetConfig+0x1b8>
 80015f0:	2300      	movs	r3, #0
 80015f2:	77fb      	strb	r3, [r7, #31]
 80015f4:	e037      	b.n	8001666 <UART_SetConfig+0x216>
 80015f6:	2302      	movs	r3, #2
 80015f8:	77fb      	strb	r3, [r7, #31]
 80015fa:	e034      	b.n	8001666 <UART_SetConfig+0x216>
 80015fc:	2304      	movs	r3, #4
 80015fe:	77fb      	strb	r3, [r7, #31]
 8001600:	e031      	b.n	8001666 <UART_SetConfig+0x216>
 8001602:	2308      	movs	r3, #8
 8001604:	77fb      	strb	r3, [r7, #31]
 8001606:	e02e      	b.n	8001666 <UART_SetConfig+0x216>
 8001608:	2310      	movs	r3, #16
 800160a:	77fb      	strb	r3, [r7, #31]
 800160c:	e02b      	b.n	8001666 <UART_SetConfig+0x216>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4a5b      	ldr	r2, [pc, #364]	; (8001780 <UART_SetConfig+0x330>)
 8001614:	4293      	cmp	r3, r2
 8001616:	d124      	bne.n	8001662 <UART_SetConfig+0x212>
 8001618:	4b55      	ldr	r3, [pc, #340]	; (8001770 <UART_SetConfig+0x320>)
 800161a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8001620:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001624:	d011      	beq.n	800164a <UART_SetConfig+0x1fa>
 8001626:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800162a:	d817      	bhi.n	800165c <UART_SetConfig+0x20c>
 800162c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001630:	d011      	beq.n	8001656 <UART_SetConfig+0x206>
 8001632:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001636:	d811      	bhi.n	800165c <UART_SetConfig+0x20c>
 8001638:	2b00      	cmp	r3, #0
 800163a:	d003      	beq.n	8001644 <UART_SetConfig+0x1f4>
 800163c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001640:	d006      	beq.n	8001650 <UART_SetConfig+0x200>
 8001642:	e00b      	b.n	800165c <UART_SetConfig+0x20c>
 8001644:	2300      	movs	r3, #0
 8001646:	77fb      	strb	r3, [r7, #31]
 8001648:	e00d      	b.n	8001666 <UART_SetConfig+0x216>
 800164a:	2302      	movs	r3, #2
 800164c:	77fb      	strb	r3, [r7, #31]
 800164e:	e00a      	b.n	8001666 <UART_SetConfig+0x216>
 8001650:	2304      	movs	r3, #4
 8001652:	77fb      	strb	r3, [r7, #31]
 8001654:	e007      	b.n	8001666 <UART_SetConfig+0x216>
 8001656:	2308      	movs	r3, #8
 8001658:	77fb      	strb	r3, [r7, #31]
 800165a:	e004      	b.n	8001666 <UART_SetConfig+0x216>
 800165c:	2310      	movs	r3, #16
 800165e:	77fb      	strb	r3, [r7, #31]
 8001660:	e001      	b.n	8001666 <UART_SetConfig+0x216>
 8001662:	2310      	movs	r3, #16
 8001664:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	69db      	ldr	r3, [r3, #28]
 800166a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800166e:	d15c      	bne.n	800172a <UART_SetConfig+0x2da>
  {
    switch (clocksource)
 8001670:	7ffb      	ldrb	r3, [r7, #31]
 8001672:	2b08      	cmp	r3, #8
 8001674:	d827      	bhi.n	80016c6 <UART_SetConfig+0x276>
 8001676:	a201      	add	r2, pc, #4	; (adr r2, 800167c <UART_SetConfig+0x22c>)
 8001678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800167c:	080016a1 	.word	0x080016a1
 8001680:	080016a9 	.word	0x080016a9
 8001684:	080016b1 	.word	0x080016b1
 8001688:	080016c7 	.word	0x080016c7
 800168c:	080016b7 	.word	0x080016b7
 8001690:	080016c7 	.word	0x080016c7
 8001694:	080016c7 	.word	0x080016c7
 8001698:	080016c7 	.word	0x080016c7
 800169c:	080016bf 	.word	0x080016bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80016a0:	f7ff fab2 	bl	8000c08 <HAL_RCC_GetPCLK1Freq>
 80016a4:	61b8      	str	r0, [r7, #24]
        break;
 80016a6:	e013      	b.n	80016d0 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80016a8:	f7ff fad0 	bl	8000c4c <HAL_RCC_GetPCLK2Freq>
 80016ac:	61b8      	str	r0, [r7, #24]
        break;
 80016ae:	e00f      	b.n	80016d0 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80016b0:	4b34      	ldr	r3, [pc, #208]	; (8001784 <UART_SetConfig+0x334>)
 80016b2:	61bb      	str	r3, [r7, #24]
        break;
 80016b4:	e00c      	b.n	80016d0 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80016b6:	f7ff fa31 	bl	8000b1c <HAL_RCC_GetSysClockFreq>
 80016ba:	61b8      	str	r0, [r7, #24]
        break;
 80016bc:	e008      	b.n	80016d0 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80016be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80016c2:	61bb      	str	r3, [r7, #24]
        break;
 80016c4:	e004      	b.n	80016d0 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 80016c6:	2300      	movs	r3, #0
 80016c8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80016ca:	2301      	movs	r3, #1
 80016cc:	77bb      	strb	r3, [r7, #30]
        break;
 80016ce:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80016d0:	69bb      	ldr	r3, [r7, #24]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	f000 8084 	beq.w	80017e0 <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80016d8:	69bb      	ldr	r3, [r7, #24]
 80016da:	005a      	lsls	r2, r3, #1
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	085b      	lsrs	r3, r3, #1
 80016e2:	441a      	add	r2, r3
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80016ec:	b29b      	uxth	r3, r3
 80016ee:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80016f0:	693b      	ldr	r3, [r7, #16]
 80016f2:	2b0f      	cmp	r3, #15
 80016f4:	d916      	bls.n	8001724 <UART_SetConfig+0x2d4>
 80016f6:	693b      	ldr	r3, [r7, #16]
 80016f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016fc:	d212      	bcs.n	8001724 <UART_SetConfig+0x2d4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80016fe:	693b      	ldr	r3, [r7, #16]
 8001700:	b29b      	uxth	r3, r3
 8001702:	f023 030f 	bic.w	r3, r3, #15
 8001706:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001708:	693b      	ldr	r3, [r7, #16]
 800170a:	085b      	lsrs	r3, r3, #1
 800170c:	b29b      	uxth	r3, r3
 800170e:	f003 0307 	and.w	r3, r3, #7
 8001712:	b29a      	uxth	r2, r3
 8001714:	89fb      	ldrh	r3, [r7, #14]
 8001716:	4313      	orrs	r3, r2
 8001718:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	89fa      	ldrh	r2, [r7, #14]
 8001720:	60da      	str	r2, [r3, #12]
 8001722:	e05d      	b.n	80017e0 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8001724:	2301      	movs	r3, #1
 8001726:	77bb      	strb	r3, [r7, #30]
 8001728:	e05a      	b.n	80017e0 <UART_SetConfig+0x390>
      }
    }
  }
  else
  {
    switch (clocksource)
 800172a:	7ffb      	ldrb	r3, [r7, #31]
 800172c:	2b08      	cmp	r3, #8
 800172e:	d836      	bhi.n	800179e <UART_SetConfig+0x34e>
 8001730:	a201      	add	r2, pc, #4	; (adr r2, 8001738 <UART_SetConfig+0x2e8>)
 8001732:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001736:	bf00      	nop
 8001738:	0800175d 	.word	0x0800175d
 800173c:	08001765 	.word	0x08001765
 8001740:	08001789 	.word	0x08001789
 8001744:	0800179f 	.word	0x0800179f
 8001748:	0800178f 	.word	0x0800178f
 800174c:	0800179f 	.word	0x0800179f
 8001750:	0800179f 	.word	0x0800179f
 8001754:	0800179f 	.word	0x0800179f
 8001758:	08001797 	.word	0x08001797
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800175c:	f7ff fa54 	bl	8000c08 <HAL_RCC_GetPCLK1Freq>
 8001760:	61b8      	str	r0, [r7, #24]
        break;
 8001762:	e021      	b.n	80017a8 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8001764:	f7ff fa72 	bl	8000c4c <HAL_RCC_GetPCLK2Freq>
 8001768:	61b8      	str	r0, [r7, #24]
        break;
 800176a:	e01d      	b.n	80017a8 <UART_SetConfig+0x358>
 800176c:	40013800 	.word	0x40013800
 8001770:	40021000 	.word	0x40021000
 8001774:	40004400 	.word	0x40004400
 8001778:	40004800 	.word	0x40004800
 800177c:	40004c00 	.word	0x40004c00
 8001780:	40005000 	.word	0x40005000
 8001784:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001788:	4b1b      	ldr	r3, [pc, #108]	; (80017f8 <UART_SetConfig+0x3a8>)
 800178a:	61bb      	str	r3, [r7, #24]
        break;
 800178c:	e00c      	b.n	80017a8 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800178e:	f7ff f9c5 	bl	8000b1c <HAL_RCC_GetSysClockFreq>
 8001792:	61b8      	str	r0, [r7, #24]
        break;
 8001794:	e008      	b.n	80017a8 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001796:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800179a:	61bb      	str	r3, [r7, #24]
        break;
 800179c:	e004      	b.n	80017a8 <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 800179e:	2300      	movs	r3, #0
 80017a0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
 80017a4:	77bb      	strb	r3, [r7, #30]
        break;
 80017a6:	bf00      	nop
    }

    if (pclk != 0U)
 80017a8:	69bb      	ldr	r3, [r7, #24]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d018      	beq.n	80017e0 <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	085a      	lsrs	r2, r3, #1
 80017b4:	69bb      	ldr	r3, [r7, #24]
 80017b6:	441a      	add	r2, r3
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80017c0:	b29b      	uxth	r3, r3
 80017c2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80017c4:	693b      	ldr	r3, [r7, #16]
 80017c6:	2b0f      	cmp	r3, #15
 80017c8:	d908      	bls.n	80017dc <UART_SetConfig+0x38c>
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017d0:	d204      	bcs.n	80017dc <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	693a      	ldr	r2, [r7, #16]
 80017d8:	60da      	str	r2, [r3, #12]
 80017da:	e001      	b.n	80017e0 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 80017dc:	2301      	movs	r3, #1
 80017de:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2200      	movs	r2, #0
 80017e4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	2200      	movs	r2, #0
 80017ea:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80017ec:	7fbb      	ldrb	r3, [r7, #30]
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3720      	adds	r7, #32
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	007a1200 	.word	0x007a1200

080017fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001808:	f003 0301 	and.w	r3, r3, #1
 800180c:	2b00      	cmp	r3, #0
 800180e:	d00a      	beq.n	8001826 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	430a      	orrs	r2, r1
 8001824:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800182a:	f003 0302 	and.w	r3, r3, #2
 800182e:	2b00      	cmp	r3, #0
 8001830:	d00a      	beq.n	8001848 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	430a      	orrs	r2, r1
 8001846:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800184c:	f003 0304 	and.w	r3, r3, #4
 8001850:	2b00      	cmp	r3, #0
 8001852:	d00a      	beq.n	800186a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	430a      	orrs	r2, r1
 8001868:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800186e:	f003 0308 	and.w	r3, r3, #8
 8001872:	2b00      	cmp	r3, #0
 8001874:	d00a      	beq.n	800188c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	430a      	orrs	r2, r1
 800188a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001890:	f003 0310 	and.w	r3, r3, #16
 8001894:	2b00      	cmp	r3, #0
 8001896:	d00a      	beq.n	80018ae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	430a      	orrs	r2, r1
 80018ac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b2:	f003 0320 	and.w	r3, r3, #32
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d00a      	beq.n	80018d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	430a      	orrs	r2, r1
 80018ce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d01a      	beq.n	8001912 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	430a      	orrs	r2, r1
 80018f0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80018fa:	d10a      	bne.n	8001912 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	430a      	orrs	r2, r1
 8001910:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001916:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800191a:	2b00      	cmp	r3, #0
 800191c:	d00a      	beq.n	8001934 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	430a      	orrs	r2, r1
 8001932:	605a      	str	r2, [r3, #4]
  }
}
 8001934:	bf00      	nop
 8001936:	370c      	adds	r7, #12
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr

08001940 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b086      	sub	sp, #24
 8001944:	af02      	add	r7, sp, #8
 8001946:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2200      	movs	r2, #0
 800194c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8001950:	f7fe fda4 	bl	800049c <HAL_GetTick>
 8001954:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 0308 	and.w	r3, r3, #8
 8001960:	2b08      	cmp	r3, #8
 8001962:	d10e      	bne.n	8001982 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001964:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8001968:	9300      	str	r3, [sp, #0]
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	2200      	movs	r2, #0
 800196e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8001972:	6878      	ldr	r0, [r7, #4]
 8001974:	f000 f82d 	bl	80019d2 <UART_WaitOnFlagUntilTimeout>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800197e:	2303      	movs	r3, #3
 8001980:	e023      	b.n	80019ca <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f003 0304 	and.w	r3, r3, #4
 800198c:	2b04      	cmp	r3, #4
 800198e:	d10e      	bne.n	80019ae <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001990:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8001994:	9300      	str	r3, [sp, #0]
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	2200      	movs	r2, #0
 800199a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800199e:	6878      	ldr	r0, [r7, #4]
 80019a0:	f000 f817 	bl	80019d2 <UART_WaitOnFlagUntilTimeout>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80019aa:	2303      	movs	r3, #3
 80019ac:	e00d      	b.n	80019ca <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2220      	movs	r2, #32
 80019b2:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2220      	movs	r2, #32
 80019b8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2200      	movs	r2, #0
 80019be:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2200      	movs	r2, #0
 80019c4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80019c8:	2300      	movs	r3, #0
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3710      	adds	r7, #16
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}

080019d2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80019d2:	b580      	push	{r7, lr}
 80019d4:	b09c      	sub	sp, #112	; 0x70
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	60f8      	str	r0, [r7, #12]
 80019da:	60b9      	str	r1, [r7, #8]
 80019dc:	603b      	str	r3, [r7, #0]
 80019de:	4613      	mov	r3, r2
 80019e0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80019e2:	e0a5      	b.n	8001b30 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80019e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80019e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019ea:	f000 80a1 	beq.w	8001b30 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80019ee:	f7fe fd55 	bl	800049c <HAL_GetTick>
 80019f2:	4602      	mov	r2, r0
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	1ad3      	subs	r3, r2, r3
 80019f8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80019fa:	429a      	cmp	r2, r3
 80019fc:	d302      	bcc.n	8001a04 <UART_WaitOnFlagUntilTimeout+0x32>
 80019fe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d13e      	bne.n	8001a82 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001a0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001a0c:	e853 3f00 	ldrex	r3, [r3]
 8001a10:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8001a12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001a14:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001a18:	667b      	str	r3, [r7, #100]	; 0x64
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	461a      	mov	r2, r3
 8001a20:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001a22:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001a24:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001a26:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001a28:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001a2a:	e841 2300 	strex	r3, r2, [r1]
 8001a2e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8001a30:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d1e6      	bne.n	8001a04 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	3308      	adds	r3, #8
 8001a3c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001a3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001a40:	e853 3f00 	ldrex	r3, [r3]
 8001a44:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8001a46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a48:	f023 0301 	bic.w	r3, r3, #1
 8001a4c:	663b      	str	r3, [r7, #96]	; 0x60
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	3308      	adds	r3, #8
 8001a54:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001a56:	64ba      	str	r2, [r7, #72]	; 0x48
 8001a58:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001a5a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001a5c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001a5e:	e841 2300 	strex	r3, r2, [r1]
 8001a62:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8001a64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d1e5      	bne.n	8001a36 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	2220      	movs	r2, #32
 8001a6e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	2220      	movs	r2, #32
 8001a74:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	2200      	movs	r2, #0
 8001a7a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8001a7e:	2303      	movs	r3, #3
 8001a80:	e067      	b.n	8001b52 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 0304 	and.w	r3, r3, #4
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d04f      	beq.n	8001b30 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	69db      	ldr	r3, [r3, #28]
 8001a96:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001a9e:	d147      	bne.n	8001b30 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001aa8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ab2:	e853 3f00 	ldrex	r3, [r3]
 8001ab6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aba:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001abe:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ac8:	637b      	str	r3, [r7, #52]	; 0x34
 8001aca:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001acc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001ace:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001ad0:	e841 2300 	strex	r3, r2, [r1]
 8001ad4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001ad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d1e6      	bne.n	8001aaa <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	3308      	adds	r3, #8
 8001ae2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	e853 3f00 	ldrex	r3, [r3]
 8001aea:	613b      	str	r3, [r7, #16]
   return(result);
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	f023 0301 	bic.w	r3, r3, #1
 8001af2:	66bb      	str	r3, [r7, #104]	; 0x68
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	3308      	adds	r3, #8
 8001afa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001afc:	623a      	str	r2, [r7, #32]
 8001afe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001b00:	69f9      	ldr	r1, [r7, #28]
 8001b02:	6a3a      	ldr	r2, [r7, #32]
 8001b04:	e841 2300 	strex	r3, r2, [r1]
 8001b08:	61bb      	str	r3, [r7, #24]
   return(result);
 8001b0a:	69bb      	ldr	r3, [r7, #24]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d1e5      	bne.n	8001adc <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	2220      	movs	r2, #32
 8001b14:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	2220      	movs	r2, #32
 8001b1a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	2220      	movs	r2, #32
 8001b20:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	2200      	movs	r2, #0
 8001b28:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8001b2c:	2303      	movs	r3, #3
 8001b2e:	e010      	b.n	8001b52 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	69da      	ldr	r2, [r3, #28]
 8001b36:	68bb      	ldr	r3, [r7, #8]
 8001b38:	4013      	ands	r3, r2
 8001b3a:	68ba      	ldr	r2, [r7, #8]
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	bf0c      	ite	eq
 8001b40:	2301      	moveq	r3, #1
 8001b42:	2300      	movne	r3, #0
 8001b44:	b2db      	uxtb	r3, r3
 8001b46:	461a      	mov	r2, r3
 8001b48:	79fb      	ldrb	r3, [r7, #7]
 8001b4a:	429a      	cmp	r2, r3
 8001b4c:	f43f af4a 	beq.w	80019e4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001b50:	2300      	movs	r3, #0
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	3770      	adds	r7, #112	; 0x70
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}

08001b5a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001b5a:	b480      	push	{r7}
 8001b5c:	b095      	sub	sp, #84	; 0x54
 8001b5e:	af00      	add	r7, sp, #0
 8001b60:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001b68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b6a:	e853 3f00 	ldrex	r3, [r3]
 8001b6e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8001b70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b72:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001b76:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	461a      	mov	r2, r3
 8001b7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b80:	643b      	str	r3, [r7, #64]	; 0x40
 8001b82:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001b84:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001b86:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001b88:	e841 2300 	strex	r3, r2, [r1]
 8001b8c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8001b8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d1e6      	bne.n	8001b62 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	3308      	adds	r3, #8
 8001b9a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001b9c:	6a3b      	ldr	r3, [r7, #32]
 8001b9e:	e853 3f00 	ldrex	r3, [r3]
 8001ba2:	61fb      	str	r3, [r7, #28]
   return(result);
 8001ba4:	69fb      	ldr	r3, [r7, #28]
 8001ba6:	f023 0301 	bic.w	r3, r3, #1
 8001baa:	64bb      	str	r3, [r7, #72]	; 0x48
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	3308      	adds	r3, #8
 8001bb2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001bb4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001bb6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001bb8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001bba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001bbc:	e841 2300 	strex	r3, r2, [r1]
 8001bc0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d1e5      	bne.n	8001b94 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bcc:	2b01      	cmp	r3, #1
 8001bce:	d118      	bne.n	8001c02 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	e853 3f00 	ldrex	r3, [r3]
 8001bdc:	60bb      	str	r3, [r7, #8]
   return(result);
 8001bde:	68bb      	ldr	r3, [r7, #8]
 8001be0:	f023 0310 	bic.w	r3, r3, #16
 8001be4:	647b      	str	r3, [r7, #68]	; 0x44
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	461a      	mov	r2, r3
 8001bec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001bee:	61bb      	str	r3, [r7, #24]
 8001bf0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001bf2:	6979      	ldr	r1, [r7, #20]
 8001bf4:	69ba      	ldr	r2, [r7, #24]
 8001bf6:	e841 2300 	strex	r3, r2, [r1]
 8001bfa:	613b      	str	r3, [r7, #16]
   return(result);
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d1e6      	bne.n	8001bd0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2220      	movs	r2, #32
 8001c06:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2200      	movs	r2, #0
 8001c12:	665a      	str	r2, [r3, #100]	; 0x64
}
 8001c14:	bf00      	nop
 8001c16:	3754      	adds	r7, #84	; 0x54
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr

08001c20 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b084      	sub	sp, #16
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c2c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	2200      	movs	r2, #0
 8001c32:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	2200      	movs	r2, #0
 8001c3a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001c3e:	68f8      	ldr	r0, [r7, #12]
 8001c40:	f7ff fbf0 	bl	8001424 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001c44:	bf00      	nop
 8001c46:	3710      	adds	r7, #16
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}

08001c4c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b088      	sub	sp, #32
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	e853 3f00 	ldrex	r3, [r3]
 8001c60:	60bb      	str	r3, [r7, #8]
   return(result);
 8001c62:	68bb      	ldr	r3, [r7, #8]
 8001c64:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001c68:	61fb      	str	r3, [r7, #28]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	461a      	mov	r2, r3
 8001c70:	69fb      	ldr	r3, [r7, #28]
 8001c72:	61bb      	str	r3, [r7, #24]
 8001c74:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c76:	6979      	ldr	r1, [r7, #20]
 8001c78:	69ba      	ldr	r2, [r7, #24]
 8001c7a:	e841 2300 	strex	r3, r2, [r1]
 8001c7e:	613b      	str	r3, [r7, #16]
   return(result);
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d1e6      	bne.n	8001c54 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2220      	movs	r2, #32
 8001c8a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2200      	movs	r2, #0
 8001c90:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	f7ff fbbc 	bl	8001410 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001c98:	bf00      	nop
 8001c9a:	3720      	adds	r7, #32
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}

08001ca0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8001ca8:	bf00      	nop
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <__libc_init_array>:
 8001cb4:	b570      	push	{r4, r5, r6, lr}
 8001cb6:	4d0d      	ldr	r5, [pc, #52]	; (8001cec <__libc_init_array+0x38>)
 8001cb8:	4c0d      	ldr	r4, [pc, #52]	; (8001cf0 <__libc_init_array+0x3c>)
 8001cba:	1b64      	subs	r4, r4, r5
 8001cbc:	10a4      	asrs	r4, r4, #2
 8001cbe:	2600      	movs	r6, #0
 8001cc0:	42a6      	cmp	r6, r4
 8001cc2:	d109      	bne.n	8001cd8 <__libc_init_array+0x24>
 8001cc4:	4d0b      	ldr	r5, [pc, #44]	; (8001cf4 <__libc_init_array+0x40>)
 8001cc6:	4c0c      	ldr	r4, [pc, #48]	; (8001cf8 <__libc_init_array+0x44>)
 8001cc8:	f000 f818 	bl	8001cfc <_init>
 8001ccc:	1b64      	subs	r4, r4, r5
 8001cce:	10a4      	asrs	r4, r4, #2
 8001cd0:	2600      	movs	r6, #0
 8001cd2:	42a6      	cmp	r6, r4
 8001cd4:	d105      	bne.n	8001ce2 <__libc_init_array+0x2e>
 8001cd6:	bd70      	pop	{r4, r5, r6, pc}
 8001cd8:	f855 3b04 	ldr.w	r3, [r5], #4
 8001cdc:	4798      	blx	r3
 8001cde:	3601      	adds	r6, #1
 8001ce0:	e7ee      	b.n	8001cc0 <__libc_init_array+0xc>
 8001ce2:	f855 3b04 	ldr.w	r3, [r5], #4
 8001ce6:	4798      	blx	r3
 8001ce8:	3601      	adds	r6, #1
 8001cea:	e7f2      	b.n	8001cd2 <__libc_init_array+0x1e>
 8001cec:	08001d3c 	.word	0x08001d3c
 8001cf0:	08001d3c 	.word	0x08001d3c
 8001cf4:	08001d3c 	.word	0x08001d3c
 8001cf8:	08001d40 	.word	0x08001d40

08001cfc <_init>:
 8001cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001cfe:	bf00      	nop
 8001d00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d02:	bc08      	pop	{r3}
 8001d04:	469e      	mov	lr, r3
 8001d06:	4770      	bx	lr

08001d08 <_fini>:
 8001d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d0a:	bf00      	nop
 8001d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d0e:	bc08      	pop	{r3}
 8001d10:	469e      	mov	lr, r3
 8001d12:	4770      	bx	lr
