module module_0 (
    input id_1,
    output id_2,
    input [id_1 : id_2] id_3,
    input [id_3 : id_2] id_4,
    inout [id_3 : 1] id_5,
    id_6,
    input [id_5 : id_2] id_7,
    output [id_5 : id_6] id_8,
    id_9,
    output logic [id_8 : id_4] id_10,
    output id_11,
    input id_12,
    output [id_5 : id_10] id_13,
    input logic [1 : id_9] id_14,
    output id_15,
    output logic [id_7 : id_14] id_16
);
  id_17 id_18 (
      .id_6 (id_4),
      .id_11(id_3),
      .id_16(id_9),
      .id_15(~id_12),
      .id_3 (id_12)
  );
endmodule
