<html><body><samp><pre>
<!@TC:1744622765>

Loading design for application trce from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA332
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Mon Apr 14 11:24:52 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/hdl/controller_down_counter_borrar/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk" 85.000000 MHz ;
            4096 items scored, 8 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.184ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state[2]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:              11.783ns  (47.2% logic, 52.8% route), 14 logic levels.

 Constraint Details:

     11.783ns physical path delay SLICE_19 to SLICE_10 exceeds
     11.765ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 11.599ns) by 0.184ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C19B.CLK to     R18C19B.Q0 SLICE_19 (from clk_c)
ROUTE         6     1.212     R18C19B.Q0 to     R19C21B.C1 current_state[2]
CTOF_DEL    ---     0.495     R19C21B.C1 to     R19C21B.F1 SLICE_66
ROUTE         1     1.023     R19C21B.F1 to     R19C20D.B1 un37_i_a4_3_N_2L1
CTOF_DEL    ---     0.495     R19C20D.B1 to     R19C20D.F1 SLICE_42
ROUTE         3     0.764     R19C20D.F1 to     R19C20B.C1 un37_li_3[1]
CTOF_DEL    ---     0.495     R19C20B.C1 to     R19C20B.F1 SLICE_46
ROUTE         5     0.788     R19C20B.F1 to     R20C20D.C1 un37_li[1]
CTOF_DEL    ---     0.495     R20C20D.C1 to     R20C20D.F1 SLICE_43
ROUTE         3     0.981     R20C20D.F1 to     R20C19D.A0 delay_cycles_14_3_.i4_mux_0_i
CTOF_DEL    ---     0.495     R20C19D.A0 to     R20C19D.F0 SLICE_35
ROUTE         1     1.450     R20C19D.F0 to     R18C21A.B0 delay_counter
C0TOFCO_DE  ---     1.023     R18C21A.B0 to    R18C21A.FCO SLICE_0
ROUTE         1     0.000    R18C21A.FCO to    R18C21B.FCI delay_counter_cry[0]
FCITOFCO_D  ---     0.162    R18C21B.FCI to    R18C21B.FCO SLICE_16
ROUTE         1     0.000    R18C21B.FCO to    R18C21C.FCI delay_counter_cry[2]
FCITOFCO_D  ---     0.162    R18C21C.FCI to    R18C21C.FCO SLICE_15
ROUTE         1     0.000    R18C21C.FCO to    R18C21D.FCI delay_counter_cry[4]
FCITOFCO_D  ---     0.162    R18C21D.FCI to    R18C21D.FCO SLICE_14
ROUTE         1     0.000    R18C21D.FCO to    R18C22A.FCI delay_counter_cry[6]
FCITOFCO_D  ---     0.162    R18C22A.FCI to    R18C22A.FCO SLICE_13
ROUTE         1     0.000    R18C22A.FCO to    R18C22B.FCI delay_counter_cry[8]
FCITOFCO_D  ---     0.162    R18C22B.FCI to    R18C22B.FCO SLICE_12
ROUTE         1     0.000    R18C22B.FCO to    R18C22C.FCI delay_counter_cry[10]
FCITOFCO_D  ---     0.162    R18C22C.FCI to    R18C22C.FCO SLICE_11
ROUTE         1     0.000    R18C22C.FCO to    R18C22D.FCI delay_counter_cry[12]
FCITOF1_DE  ---     0.643    R18C22D.FCI to     R18C22D.F1 SLICE_10
ROUTE         1     0.000     R18C22D.F1 to    R18C22D.DI1 delay_counter_s[14] (to clk_c)
                  --------
                   11.783   (47.2% logic, 52.8% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R18C19B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R18C22D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.129ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state[2]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:              11.728ns  (46.3% logic, 53.7% route), 14 logic levels.

 Constraint Details:

     11.728ns physical path delay SLICE_19 to SLICE_10 exceeds
     11.765ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 11.599ns) by 0.129ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C19B.CLK to     R18C19B.Q0 SLICE_19 (from clk_c)
ROUTE         6     1.212     R18C19B.Q0 to     R19C21B.C1 current_state[2]
CTOF_DEL    ---     0.495     R19C21B.C1 to     R19C21B.F1 SLICE_66
ROUTE         1     1.023     R19C21B.F1 to     R19C20D.B1 un37_i_a4_3_N_2L1
CTOF_DEL    ---     0.495     R19C20D.B1 to     R19C20D.F1 SLICE_42
ROUTE         3     0.764     R19C20D.F1 to     R19C20B.C1 un37_li_3[1]
CTOF_DEL    ---     0.495     R19C20B.C1 to     R19C20B.F1 SLICE_46
ROUTE         5     0.788     R19C20B.F1 to     R20C20B.C1 un37_li[1]
CTOF_DEL    ---     0.495     R20C20B.C1 to     R20C20B.F1 SLICE_44
ROUTE         3     0.984     R20C20B.F1 to     R20C20B.A0 delay_cycles_14_3_.i4_mux
CTOF_DEL    ---     0.495     R20C20B.A0 to     R20C20B.F0 SLICE_44
ROUTE        15     1.526     R20C20B.F0 to     R18C21A.B1 un1_delay_cycles_12
C1TOFCO_DE  ---     0.889     R18C21A.B1 to    R18C21A.FCO SLICE_0
ROUTE         1     0.000    R18C21A.FCO to    R18C21B.FCI delay_counter_cry[0]
FCITOFCO_D  ---     0.162    R18C21B.FCI to    R18C21B.FCO SLICE_16
ROUTE         1     0.000    R18C21B.FCO to    R18C21C.FCI delay_counter_cry[2]
FCITOFCO_D  ---     0.162    R18C21C.FCI to    R18C21C.FCO SLICE_15
ROUTE         1     0.000    R18C21C.FCO to    R18C21D.FCI delay_counter_cry[4]
FCITOFCO_D  ---     0.162    R18C21D.FCI to    R18C21D.FCO SLICE_14
ROUTE         1     0.000    R18C21D.FCO to    R18C22A.FCI delay_counter_cry[6]
FCITOFCO_D  ---     0.162    R18C22A.FCI to    R18C22A.FCO SLICE_13
ROUTE         1     0.000    R18C22A.FCO to    R18C22B.FCI delay_counter_cry[8]
FCITOFCO_D  ---     0.162    R18C22B.FCI to    R18C22B.FCO SLICE_12
ROUTE         1     0.000    R18C22B.FCO to    R18C22C.FCI delay_counter_cry[10]
FCITOFCO_D  ---     0.162    R18C22C.FCI to    R18C22C.FCO SLICE_11
ROUTE         1     0.000    R18C22C.FCO to    R18C22D.FCI delay_counter_cry[12]
FCITOF1_DE  ---     0.643    R18C22D.FCI to     R18C22D.F1 SLICE_10
ROUTE         1     0.000     R18C22D.F1 to    R18C22D.DI1 delay_counter_s[14] (to clk_c)
                  --------
                   11.728   (46.3% logic, 53.7% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R18C19B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R18C22D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.126ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state[2]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[13]  (to clk_c +)

   Delay:              11.725ns  (47.0% logic, 53.0% route), 14 logic levels.

 Constraint Details:

     11.725ns physical path delay SLICE_19 to SLICE_10 exceeds
     11.765ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 11.599ns) by 0.126ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C19B.CLK to     R18C19B.Q0 SLICE_19 (from clk_c)
ROUTE         6     1.212     R18C19B.Q0 to     R19C21B.C1 current_state[2]
CTOF_DEL    ---     0.495     R19C21B.C1 to     R19C21B.F1 SLICE_66
ROUTE         1     1.023     R19C21B.F1 to     R19C20D.B1 un37_i_a4_3_N_2L1
CTOF_DEL    ---     0.495     R19C20D.B1 to     R19C20D.F1 SLICE_42
ROUTE         3     0.764     R19C20D.F1 to     R19C20B.C1 un37_li_3[1]
CTOF_DEL    ---     0.495     R19C20B.C1 to     R19C20B.F1 SLICE_46
ROUTE         5     0.788     R19C20B.F1 to     R20C20D.C1 un37_li[1]
CTOF_DEL    ---     0.495     R20C20D.C1 to     R20C20D.F1 SLICE_43
ROUTE         3     0.981     R20C20D.F1 to     R20C19D.A0 delay_cycles_14_3_.i4_mux_0_i
CTOF_DEL    ---     0.495     R20C19D.A0 to     R20C19D.F0 SLICE_35
ROUTE         1     1.450     R20C19D.F0 to     R18C21A.B0 delay_counter
C0TOFCO_DE  ---     1.023     R18C21A.B0 to    R18C21A.FCO SLICE_0
ROUTE         1     0.000    R18C21A.FCO to    R18C21B.FCI delay_counter_cry[0]
FCITOFCO_D  ---     0.162    R18C21B.FCI to    R18C21B.FCO SLICE_16
ROUTE         1     0.000    R18C21B.FCO to    R18C21C.FCI delay_counter_cry[2]
FCITOFCO_D  ---     0.162    R18C21C.FCI to    R18C21C.FCO SLICE_15
ROUTE         1     0.000    R18C21C.FCO to    R18C21D.FCI delay_counter_cry[4]
FCITOFCO_D  ---     0.162    R18C21D.FCI to    R18C21D.FCO SLICE_14
ROUTE         1     0.000    R18C21D.FCO to    R18C22A.FCI delay_counter_cry[6]
FCITOFCO_D  ---     0.162    R18C22A.FCI to    R18C22A.FCO SLICE_13
ROUTE         1     0.000    R18C22A.FCO to    R18C22B.FCI delay_counter_cry[8]
FCITOFCO_D  ---     0.162    R18C22B.FCI to    R18C22B.FCO SLICE_12
ROUTE         1     0.000    R18C22B.FCO to    R18C22C.FCI delay_counter_cry[10]
FCITOFCO_D  ---     0.162    R18C22C.FCI to    R18C22C.FCO SLICE_11
ROUTE         1     0.000    R18C22C.FCO to    R18C22D.FCI delay_counter_cry[12]
FCITOF0_DE  ---     0.585    R18C22D.FCI to     R18C22D.F0 SLICE_10
ROUTE         1     0.000     R18C22D.F0 to    R18C22D.DI0 delay_counter_s[13] (to clk_c)
                  --------
                   11.725   (47.0% logic, 53.0% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R18C19B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R18C22D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.101ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state[2]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:              11.700ns  (46.2% logic, 53.8% route), 13 logic levels.

 Constraint Details:

     11.700ns physical path delay SLICE_19 to SLICE_10 exceeds
     11.765ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 11.599ns) by 0.101ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C19B.CLK to     R18C19B.Q0 SLICE_19 (from clk_c)
ROUTE         6     1.212     R18C19B.Q0 to     R19C21B.C1 current_state[2]
CTOF_DEL    ---     0.495     R19C21B.C1 to     R19C21B.F1 SLICE_66
ROUTE         1     1.023     R19C21B.F1 to     R19C20D.B1 un37_i_a4_3_N_2L1
CTOF_DEL    ---     0.495     R19C20D.B1 to     R19C20D.F1 SLICE_42
ROUTE         3     0.764     R19C20D.F1 to     R19C20B.C1 un37_li_3[1]
CTOF_DEL    ---     0.495     R19C20B.C1 to     R19C20B.F1 SLICE_46
ROUTE         5     0.788     R19C20B.F1 to     R20C20B.C1 un37_li[1]
CTOF_DEL    ---     0.495     R20C20B.C1 to     R20C20B.F1 SLICE_44
ROUTE         3     0.984     R20C20B.F1 to     R20C20B.A0 delay_cycles_14_3_.i4_mux
CTOF_DEL    ---     0.495     R20C20B.A0 to     R20C20B.F0 SLICE_44
ROUTE        15     1.526     R20C20B.F0 to     R18C21B.B0 un1_delay_cycles_12
C0TOFCO_DE  ---     1.023     R18C21B.B0 to    R18C21B.FCO SLICE_16
ROUTE         1     0.000    R18C21B.FCO to    R18C21C.FCI delay_counter_cry[2]
FCITOFCO_D  ---     0.162    R18C21C.FCI to    R18C21C.FCO SLICE_15
ROUTE         1     0.000    R18C21C.FCO to    R18C21D.FCI delay_counter_cry[4]
FCITOFCO_D  ---     0.162    R18C21D.FCI to    R18C21D.FCO SLICE_14
ROUTE         1     0.000    R18C21D.FCO to    R18C22A.FCI delay_counter_cry[6]
FCITOFCO_D  ---     0.162    R18C22A.FCI to    R18C22A.FCO SLICE_13
ROUTE         1     0.000    R18C22A.FCO to    R18C22B.FCI delay_counter_cry[8]
FCITOFCO_D  ---     0.162    R18C22B.FCI to    R18C22B.FCO SLICE_12
ROUTE         1     0.000    R18C22B.FCO to    R18C22C.FCI delay_counter_cry[10]
FCITOFCO_D  ---     0.162    R18C22C.FCI to    R18C22C.FCO SLICE_11
ROUTE         1     0.000    R18C22C.FCO to    R18C22D.FCI delay_counter_cry[12]
FCITOF1_DE  ---     0.643    R18C22D.FCI to     R18C22D.F1 SLICE_10
ROUTE         1     0.000     R18C22D.F1 to    R18C22D.DI1 delay_counter_s[14] (to clk_c)
                  --------
                   11.700   (46.2% logic, 53.8% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R18C19B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R18C22D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.071ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state[2]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[13]  (to clk_c +)

   Delay:              11.670ns  (46.0% logic, 54.0% route), 14 logic levels.

 Constraint Details:

     11.670ns physical path delay SLICE_19 to SLICE_10 exceeds
     11.765ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 11.599ns) by 0.071ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C19B.CLK to     R18C19B.Q0 SLICE_19 (from clk_c)
ROUTE         6     1.212     R18C19B.Q0 to     R19C21B.C1 current_state[2]
CTOF_DEL    ---     0.495     R19C21B.C1 to     R19C21B.F1 SLICE_66
ROUTE         1     1.023     R19C21B.F1 to     R19C20D.B1 un37_i_a4_3_N_2L1
CTOF_DEL    ---     0.495     R19C20D.B1 to     R19C20D.F1 SLICE_42
ROUTE         3     0.764     R19C20D.F1 to     R19C20B.C1 un37_li_3[1]
CTOF_DEL    ---     0.495     R19C20B.C1 to     R19C20B.F1 SLICE_46
ROUTE         5     0.788     R19C20B.F1 to     R20C20B.C1 un37_li[1]
CTOF_DEL    ---     0.495     R20C20B.C1 to     R20C20B.F1 SLICE_44
ROUTE         3     0.984     R20C20B.F1 to     R20C20B.A0 delay_cycles_14_3_.i4_mux
CTOF_DEL    ---     0.495     R20C20B.A0 to     R20C20B.F0 SLICE_44
ROUTE        15     1.526     R20C20B.F0 to     R18C21A.B1 un1_delay_cycles_12
C1TOFCO_DE  ---     0.889     R18C21A.B1 to    R18C21A.FCO SLICE_0
ROUTE         1     0.000    R18C21A.FCO to    R18C21B.FCI delay_counter_cry[0]
FCITOFCO_D  ---     0.162    R18C21B.FCI to    R18C21B.FCO SLICE_16
ROUTE         1     0.000    R18C21B.FCO to    R18C21C.FCI delay_counter_cry[2]
FCITOFCO_D  ---     0.162    R18C21C.FCI to    R18C21C.FCO SLICE_15
ROUTE         1     0.000    R18C21C.FCO to    R18C21D.FCI delay_counter_cry[4]
FCITOFCO_D  ---     0.162    R18C21D.FCI to    R18C21D.FCO SLICE_14
ROUTE         1     0.000    R18C21D.FCO to    R18C22A.FCI delay_counter_cry[6]
FCITOFCO_D  ---     0.162    R18C22A.FCI to    R18C22A.FCO SLICE_13
ROUTE         1     0.000    R18C22A.FCO to    R18C22B.FCI delay_counter_cry[8]
FCITOFCO_D  ---     0.162    R18C22B.FCI to    R18C22B.FCO SLICE_12
ROUTE         1     0.000    R18C22B.FCO to    R18C22C.FCI delay_counter_cry[10]
FCITOFCO_D  ---     0.162    R18C22C.FCI to    R18C22C.FCO SLICE_11
ROUTE         1     0.000    R18C22C.FCO to    R18C22D.FCI delay_counter_cry[12]
FCITOF0_DE  ---     0.585    R18C22D.FCI to     R18C22D.F0 SLICE_10
ROUTE         1     0.000     R18C22D.F0 to    R18C22D.DI0 delay_counter_s[13] (to clk_c)
                  --------
                   11.670   (46.0% logic, 54.0% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R18C19B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R18C22D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.043ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state[2]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[13]  (to clk_c +)

   Delay:              11.642ns  (45.9% logic, 54.1% route), 13 logic levels.

 Constraint Details:

     11.642ns physical path delay SLICE_19 to SLICE_10 exceeds
     11.765ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 11.599ns) by 0.043ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C19B.CLK to     R18C19B.Q0 SLICE_19 (from clk_c)
ROUTE         6     1.212     R18C19B.Q0 to     R19C21B.C1 current_state[2]
CTOF_DEL    ---     0.495     R19C21B.C1 to     R19C21B.F1 SLICE_66
ROUTE         1     1.023     R19C21B.F1 to     R19C20D.B1 un37_i_a4_3_N_2L1
CTOF_DEL    ---     0.495     R19C20D.B1 to     R19C20D.F1 SLICE_42
ROUTE         3     0.764     R19C20D.F1 to     R19C20B.C1 un37_li_3[1]
CTOF_DEL    ---     0.495     R19C20B.C1 to     R19C20B.F1 SLICE_46
ROUTE         5     0.788     R19C20B.F1 to     R20C20B.C1 un37_li[1]
CTOF_DEL    ---     0.495     R20C20B.C1 to     R20C20B.F1 SLICE_44
ROUTE         3     0.984     R20C20B.F1 to     R20C20B.A0 delay_cycles_14_3_.i4_mux
CTOF_DEL    ---     0.495     R20C20B.A0 to     R20C20B.F0 SLICE_44
ROUTE        15     1.526     R20C20B.F0 to     R18C21B.B0 un1_delay_cycles_12
C0TOFCO_DE  ---     1.023     R18C21B.B0 to    R18C21B.FCO SLICE_16
ROUTE         1     0.000    R18C21B.FCO to    R18C21C.FCI delay_counter_cry[2]
FCITOFCO_D  ---     0.162    R18C21C.FCI to    R18C21C.FCO SLICE_15
ROUTE         1     0.000    R18C21C.FCO to    R18C21D.FCI delay_counter_cry[4]
FCITOFCO_D  ---     0.162    R18C21D.FCI to    R18C21D.FCO SLICE_14
ROUTE         1     0.000    R18C21D.FCO to    R18C22A.FCI delay_counter_cry[6]
FCITOFCO_D  ---     0.162    R18C22A.FCI to    R18C22A.FCO SLICE_13
ROUTE         1     0.000    R18C22A.FCO to    R18C22B.FCI delay_counter_cry[8]
FCITOFCO_D  ---     0.162    R18C22B.FCI to    R18C22B.FCO SLICE_12
ROUTE         1     0.000    R18C22B.FCO to    R18C22C.FCI delay_counter_cry[10]
FCITOFCO_D  ---     0.162    R18C22C.FCI to    R18C22C.FCO SLICE_11
ROUTE         1     0.000    R18C22C.FCO to    R18C22D.FCI delay_counter_cry[12]
FCITOF0_DE  ---     0.585    R18C22D.FCI to     R18C22D.F0 SLICE_10
ROUTE         1     0.000     R18C22D.F0 to    R18C22D.DI0 delay_counter_s[13] (to clk_c)
                  --------
                   11.642   (45.9% logic, 54.1% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R18C19B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R18C22D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.022ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state[2]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[12]  (to clk_c +)

   Delay:              11.621ns  (46.5% logic, 53.5% route), 13 logic levels.

 Constraint Details:

     11.621ns physical path delay SLICE_19 to SLICE_11 exceeds
     11.765ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 11.599ns) by 0.022ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C19B.CLK to     R18C19B.Q0 SLICE_19 (from clk_c)
ROUTE         6     1.212     R18C19B.Q0 to     R19C21B.C1 current_state[2]
CTOF_DEL    ---     0.495     R19C21B.C1 to     R19C21B.F1 SLICE_66
ROUTE         1     1.023     R19C21B.F1 to     R19C20D.B1 un37_i_a4_3_N_2L1
CTOF_DEL    ---     0.495     R19C20D.B1 to     R19C20D.F1 SLICE_42
ROUTE         3     0.764     R19C20D.F1 to     R19C20B.C1 un37_li_3[1]
CTOF_DEL    ---     0.495     R19C20B.C1 to     R19C20B.F1 SLICE_46
ROUTE         5     0.788     R19C20B.F1 to     R20C20D.C1 un37_li[1]
CTOF_DEL    ---     0.495     R20C20D.C1 to     R20C20D.F1 SLICE_43
ROUTE         3     0.981     R20C20D.F1 to     R20C19D.A0 delay_cycles_14_3_.i4_mux_0_i
CTOF_DEL    ---     0.495     R20C19D.A0 to     R20C19D.F0 SLICE_35
ROUTE         1     1.450     R20C19D.F0 to     R18C21A.B0 delay_counter
C0TOFCO_DE  ---     1.023     R18C21A.B0 to    R18C21A.FCO SLICE_0
ROUTE         1     0.000    R18C21A.FCO to    R18C21B.FCI delay_counter_cry[0]
FCITOFCO_D  ---     0.162    R18C21B.FCI to    R18C21B.FCO SLICE_16
ROUTE         1     0.000    R18C21B.FCO to    R18C21C.FCI delay_counter_cry[2]
FCITOFCO_D  ---     0.162    R18C21C.FCI to    R18C21C.FCO SLICE_15
ROUTE         1     0.000    R18C21C.FCO to    R18C21D.FCI delay_counter_cry[4]
FCITOFCO_D  ---     0.162    R18C21D.FCI to    R18C21D.FCO SLICE_14
ROUTE         1     0.000    R18C21D.FCO to    R18C22A.FCI delay_counter_cry[6]
FCITOFCO_D  ---     0.162    R18C22A.FCI to    R18C22A.FCO SLICE_13
ROUTE         1     0.000    R18C22A.FCO to    R18C22B.FCI delay_counter_cry[8]
FCITOFCO_D  ---     0.162    R18C22B.FCI to    R18C22B.FCO SLICE_12
ROUTE         1     0.000    R18C22B.FCO to    R18C22C.FCI delay_counter_cry[10]
FCITOF1_DE  ---     0.643    R18C22C.FCI to     R18C22C.F1 SLICE_11
ROUTE         1     0.000     R18C22C.F1 to    R18C22C.DI1 delay_counter_s[12] (to clk_c)
                  --------
                   11.621   (46.5% logic, 53.5% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R18C19B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R18C22C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.015ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state[2]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:              11.614ns  (46.9% logic, 53.1% route), 14 logic levels.

 Constraint Details:

     11.614ns physical path delay SLICE_19 to SLICE_10 exceeds
     11.765ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 11.599ns) by 0.015ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C19B.CLK to     R18C19B.Q0 SLICE_19 (from clk_c)
ROUTE         6     1.212     R18C19B.Q0 to     R19C21B.C1 current_state[2]
CTOF_DEL    ---     0.495     R19C21B.C1 to     R19C21B.F1 SLICE_66
ROUTE         1     1.023     R19C21B.F1 to     R19C20D.B1 un37_i_a4_3_N_2L1
CTOF_DEL    ---     0.495     R19C20D.B1 to     R19C20D.F1 SLICE_42
ROUTE         3     0.764     R19C20D.F1 to     R19C20B.C1 un37_li_3[1]
CTOF_DEL    ---     0.495     R19C20B.C1 to     R19C20B.F1 SLICE_46
ROUTE         5     0.944     R19C20B.F1 to     R20C19C.M0 un37_li[1]
MTOOFX_DEL  ---     0.376     R20C19C.M0 to   R20C19C.OFX0 delay_cycles_14_3_.delay_counter_4_m[0]/SLICE_34
ROUTE         3     0.775   R20C19C.OFX0 to     R20C19D.C0 delay_cycles[4]
CTOF_DEL    ---     0.495     R20C19D.C0 to     R20C19D.F0 SLICE_35
ROUTE         1     1.450     R20C19D.F0 to     R18C21A.B0 delay_counter
C0TOFCO_DE  ---     1.023     R18C21A.B0 to    R18C21A.FCO SLICE_0
ROUTE         1     0.000    R18C21A.FCO to    R18C21B.FCI delay_counter_cry[0]
FCITOFCO_D  ---     0.162    R18C21B.FCI to    R18C21B.FCO SLICE_16
ROUTE         1     0.000    R18C21B.FCO to    R18C21C.FCI delay_counter_cry[2]
FCITOFCO_D  ---     0.162    R18C21C.FCI to    R18C21C.FCO SLICE_15
ROUTE         1     0.000    R18C21C.FCO to    R18C21D.FCI delay_counter_cry[4]
FCITOFCO_D  ---     0.162    R18C21D.FCI to    R18C21D.FCO SLICE_14
ROUTE         1     0.000    R18C21D.FCO to    R18C22A.FCI delay_counter_cry[6]
FCITOFCO_D  ---     0.162    R18C22A.FCI to    R18C22A.FCO SLICE_13
ROUTE         1     0.000    R18C22A.FCO to    R18C22B.FCI delay_counter_cry[8]
FCITOFCO_D  ---     0.162    R18C22B.FCI to    R18C22B.FCO SLICE_12
ROUTE         1     0.000    R18C22B.FCO to    R18C22C.FCI delay_counter_cry[10]
FCITOFCO_D  ---     0.162    R18C22C.FCI to    R18C22C.FCO SLICE_11
ROUTE         1     0.000    R18C22C.FCO to    R18C22D.FCI delay_counter_cry[12]
FCITOF1_DE  ---     0.643    R18C22D.FCI to     R18C22D.F1 SLICE_10
ROUTE         1     0.000     R18C22D.F1 to    R18C22D.DI1 delay_counter_s[14] (to clk_c)
                  --------
                   11.614   (46.9% logic, 53.1% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R18C19B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R18C22D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.005ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state[14]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:              11.594ns  (48.0% logic, 52.0% route), 14 logic levels.

 Constraint Details:

     11.594ns physical path delay SLICE_25 to SLICE_10 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 11.599ns) by 0.005ns

 Physical Path Details:

      Data path SLICE_25 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C21C.CLK to     R19C21C.Q0 SLICE_25 (from clk_c)
ROUTE         5     1.023     R19C21C.Q0 to     R19C21B.B1 current_state[14]
CTOF_DEL    ---     0.495     R19C21B.B1 to     R19C21B.F1 SLICE_66
ROUTE         1     1.023     R19C21B.F1 to     R19C20D.B1 un37_i_a4_3_N_2L1
CTOF_DEL    ---     0.495     R19C20D.B1 to     R19C20D.F1 SLICE_42
ROUTE         3     0.764     R19C20D.F1 to     R19C20B.C1 un37_li_3[1]
CTOF_DEL    ---     0.495     R19C20B.C1 to     R19C20B.F1 SLICE_46
ROUTE         5     0.788     R19C20B.F1 to     R20C20D.C1 un37_li[1]
CTOF_DEL    ---     0.495     R20C20D.C1 to     R20C20D.F1 SLICE_43
ROUTE         3     0.981     R20C20D.F1 to     R20C19D.A0 delay_cycles_14_3_.i4_mux_0_i
CTOF_DEL    ---     0.495     R20C19D.A0 to     R20C19D.F0 SLICE_35
ROUTE         1     1.450     R20C19D.F0 to     R18C21A.B0 delay_counter
C0TOFCO_DE  ---     1.023     R18C21A.B0 to    R18C21A.FCO SLICE_0
ROUTE         1     0.000    R18C21A.FCO to    R18C21B.FCI delay_counter_cry[0]
FCITOFCO_D  ---     0.162    R18C21B.FCI to    R18C21B.FCO SLICE_16
ROUTE         1     0.000    R18C21B.FCO to    R18C21C.FCI delay_counter_cry[2]
FCITOFCO_D  ---     0.162    R18C21C.FCI to    R18C21C.FCO SLICE_15
ROUTE         1     0.000    R18C21C.FCO to    R18C21D.FCI delay_counter_cry[4]
FCITOFCO_D  ---     0.162    R18C21D.FCI to    R18C21D.FCO SLICE_14
ROUTE         1     0.000    R18C21D.FCO to    R18C22A.FCI delay_counter_cry[6]
FCITOFCO_D  ---     0.162    R18C22A.FCI to    R18C22A.FCO SLICE_13
ROUTE         1     0.000    R18C22A.FCO to    R18C22B.FCI delay_counter_cry[8]
FCITOFCO_D  ---     0.162    R18C22B.FCI to    R18C22B.FCO SLICE_12
ROUTE         1     0.000    R18C22B.FCO to    R18C22C.FCI delay_counter_cry[10]
FCITOFCO_D  ---     0.162    R18C22C.FCI to    R18C22C.FCO SLICE_11
ROUTE         1     0.000    R18C22C.FCO to    R18C22D.FCI delay_counter_cry[12]
FCITOF1_DE  ---     0.643    R18C22D.FCI to     R18C22D.F1 SLICE_10
ROUTE         1     0.000     R18C22D.F1 to    R18C22D.DI1 delay_counter_s[14] (to clk_c)
                  --------
                   11.594   (48.0% logic, 52.0% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C21C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R18C22D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.033ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state[2]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:              11.566ns  (45.6% logic, 54.4% route), 13 logic levels.

 Constraint Details:

     11.566ns physical path delay SLICE_19 to SLICE_10 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 11.599ns) by 0.033ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C19B.CLK to     R18C19B.Q0 SLICE_19 (from clk_c)
ROUTE         6     1.212     R18C19B.Q0 to     R19C21B.C1 current_state[2]
CTOF_DEL    ---     0.495     R19C21B.C1 to     R19C21B.F1 SLICE_66
ROUTE         1     1.023     R19C21B.F1 to     R19C20D.B1 un37_i_a4_3_N_2L1
CTOF_DEL    ---     0.495     R19C20D.B1 to     R19C20D.F1 SLICE_42
ROUTE         3     0.764     R19C20D.F1 to     R19C20B.C1 un37_li_3[1]
CTOF_DEL    ---     0.495     R19C20B.C1 to     R19C20B.F1 SLICE_46
ROUTE         5     0.788     R19C20B.F1 to     R20C20B.C1 un37_li[1]
CTOF_DEL    ---     0.495     R20C20B.C1 to     R20C20B.F1 SLICE_44
ROUTE         3     0.984     R20C20B.F1 to     R20C20B.A0 delay_cycles_14_3_.i4_mux
CTOF_DEL    ---     0.495     R20C20B.A0 to     R20C20B.F0 SLICE_44
ROUTE        15     1.526     R20C20B.F0 to     R18C21B.B1 un1_delay_cycles_12
C1TOFCO_DE  ---     0.889     R18C21B.B1 to    R18C21B.FCO SLICE_16
ROUTE         1     0.000    R18C21B.FCO to    R18C21C.FCI delay_counter_cry[2]
FCITOFCO_D  ---     0.162    R18C21C.FCI to    R18C21C.FCO SLICE_15
ROUTE         1     0.000    R18C21C.FCO to    R18C21D.FCI delay_counter_cry[4]
FCITOFCO_D  ---     0.162    R18C21D.FCI to    R18C21D.FCO SLICE_14
ROUTE         1     0.000    R18C21D.FCO to    R18C22A.FCI delay_counter_cry[6]
FCITOFCO_D  ---     0.162    R18C22A.FCI to    R18C22A.FCO SLICE_13
ROUTE         1     0.000    R18C22A.FCO to    R18C22B.FCI delay_counter_cry[8]
FCITOFCO_D  ---     0.162    R18C22B.FCI to    R18C22B.FCO SLICE_12
ROUTE         1     0.000    R18C22B.FCO to    R18C22C.FCI delay_counter_cry[10]
FCITOFCO_D  ---     0.162    R18C22C.FCI to    R18C22C.FCO SLICE_11
ROUTE         1     0.000    R18C22C.FCO to    R18C22D.FCI delay_counter_cry[12]
FCITOF1_DE  ---     0.643    R18C22D.FCI to     R18C22D.F1 SLICE_10
ROUTE         1     0.000     R18C22D.F1 to    R18C22D.DI1 delay_counter_s[14] (to clk_c)
                  --------
                   11.566   (45.6% logic, 54.4% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R18C19B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R18C22D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  83.689MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 85.000000 MHz ;    |   85.000 MHz|   83.689 MHz|  14 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
delay_counter_cry[2]                    |       1|       8|    100.00%
                                        |        |        |
delay_counter_cry[4]                    |       1|       8|    100.00%
                                        |        |        |
delay_counter_cry[6]                    |       1|       8|    100.00%
                                        |        |        |
delay_counter_cry[8]                    |       1|       8|    100.00%
                                        |        |        |
delay_counter_cry[10]                   |       1|       8|    100.00%
                                        |        |        |
un37_i_a4_3_N_2L1                       |       1|       8|    100.00%
                                        |        |        |
current_state[2]                        |       6|       8|    100.00%
                                        |        |        |
un37_li_3[1]                            |       3|       8|    100.00%
                                        |        |        |
un37_li[1]                              |       5|       8|    100.00%
                                        |        |        |
delay_counter_cry[12]                   |       1|       7|     87.50%
                                        |        |        |
delay_counter_cry[0]                    |       1|       6|     75.00%
                                        |        |        |
delay_counter_s[14]                     |       1|       4|     50.00%
                                        |        |        |
delay_cycles_14_3_.i4_mux               |       3|       4|     50.00%
                                        |        |        |
un1_delay_cycles_12                     |      15|       4|     50.00%
                                        |        |        |
delay_counter                           |       1|       4|     50.00%
                                        |        |        |
delay_counter_s[13]                     |       1|       3|     37.50%
                                        |        |        |
delay_cycles_14_3_.i4_mux_0_i           |       3|       3|     37.50%
                                        |        |        |
delay_counter_s[12]                     |       1|       1|     12.50%
                                        |        |        |
delay_cycles[4]                         |       3|       1|     12.50%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 100
   Covered under: FREQUENCY PORT "clk" 85.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 8  Score: 691
Cumulative negative slack: 691

Constraints cover 36739 paths, 1 nets, and 561 connections (56.95% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Mon Apr 14 11:24:52 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/hdl/controller_down_counter_borrar/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk" 85.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[13]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[13]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C22D.CLK to     R18C22D.Q0 SLICE_10 (from clk_c)
ROUTE         2     0.132     R18C22D.Q0 to     R18C22D.A0 delay_counter[13]
CTOF_DEL    ---     0.101     R18C22D.A0 to     R18C22D.F0 SLICE_10
ROUTE         1     0.000     R18C22D.F0 to    R18C22D.DI0 delay_counter_s[13] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R18C22D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R18C22D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[9]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[9]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C22B.CLK to     R18C22B.Q0 SLICE_12 (from clk_c)
ROUTE         2     0.132     R18C22B.Q0 to     R18C22B.A0 delay_counter[9]
CTOF_DEL    ---     0.101     R18C22B.A0 to     R18C22B.F0 SLICE_12
ROUTE         1     0.000     R18C22B.F0 to    R18C22B.DI0 delay_counter_s[9] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R18C22B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R18C22B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[14]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[14]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_2 to SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C24D.CLK to     R14C24D.Q1 SLICE_2 (from clk_c)
ROUTE         2     0.132     R14C24D.Q1 to     R14C24D.A1 refresh_counter[14]
CTOF_DEL    ---     0.101     R14C24D.A1 to     R14C24D.F1 SLICE_2
ROUTE         1     0.000     R14C24D.F1 to    R14C24D.DI1 un2_refresh_counter[14] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R14C24D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R14C24D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[13]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[13]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_2 to SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C24D.CLK to     R14C24D.Q0 SLICE_2 (from clk_c)
ROUTE         2     0.132     R14C24D.Q0 to     R14C24D.A0 refresh_counter[13]
CTOF_DEL    ---     0.101     R14C24D.A0 to     R14C24D.F0 SLICE_2
ROUTE         1     0.000     R14C24D.F0 to    R14C24D.DI0 un2_refresh_counter[13] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R14C24D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R14C24D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[11]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[11]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_3 to SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C24C.CLK to     R14C24C.Q0 SLICE_3 (from clk_c)
ROUTE         2     0.132     R14C24C.Q0 to     R14C24C.A0 refresh_counter[11]
CTOF_DEL    ---     0.101     R14C24C.A0 to     R14C24C.F0 SLICE_3
ROUTE         1     0.000     R14C24C.F0 to    R14C24C.DI0 un2_refresh_counter[11] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R14C24C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R14C24C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[12]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[12]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_3 to SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C24C.CLK to     R14C24C.Q1 SLICE_3 (from clk_c)
ROUTE         2     0.132     R14C24C.Q1 to     R14C24C.A1 refresh_counter[12]
CTOF_DEL    ---     0.101     R14C24C.A1 to     R14C24C.F1 SLICE_3
ROUTE         1     0.000     R14C24C.F1 to    R14C24C.DI1 un2_refresh_counter[12] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R14C24C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R14C24C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              init_counter[1]  (from clk_c +)
   Destination:    FF         Data in        init_counter[1]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_31 to SLICE_31 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_31 to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C20D.CLK to     R17C20D.Q1 SLICE_31 (from clk_c)
ROUTE         5     0.132     R17C20D.Q1 to     R17C20D.A1 init_counter[1]
CTOF_DEL    ---     0.101     R17C20D.A1 to     R17C20D.F1 SLICE_31
ROUTE         1     0.000     R17C20D.F1 to    R17C20D.DI1 init_counter_RNO[1] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R17C20D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R17C20D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              init_counter[0]  (from clk_c +)
   Destination:    FF         Data in        init_counter[0]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_31 to SLICE_31 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_31 to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C20D.CLK to     R17C20D.Q0 SLICE_31 (from clk_c)
ROUTE         5     0.132     R17C20D.Q0 to     R17C20D.A0 init_counter[0]
CTOF_DEL    ---     0.101     R17C20D.A0 to     R17C20D.F0 SLICE_31
ROUTE         1     0.000     R17C20D.F0 to    R17C20D.DI0 N_206_i (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R17C20D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R17C20D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[9]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[9]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_4 to SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C24B.CLK to     R14C24B.Q0 SLICE_4 (from clk_c)
ROUTE         2     0.132     R14C24B.Q0 to     R14C24B.A0 refresh_counter[9]
CTOF_DEL    ---     0.101     R14C24B.A0 to     R14C24B.F0 SLICE_4
ROUTE         1     0.000     R14C24B.F0 to    R14C24B.DI0 un2_refresh_counter[9] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R14C24B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R14C24B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[10]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[10]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_4 to SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C24B.CLK to     R14C24B.Q1 SLICE_4 (from clk_c)
ROUTE         2     0.132     R14C24B.Q1 to     R14C24B.A1 refresh_counter[10]
CTOF_DEL    ---     0.101     R14C24B.A1 to     R14C24B.F1 SLICE_4
ROUTE         1     0.000     R14C24B.F1 to    R14C24B.DI1 un2_refresh_counter[10] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R14C24B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R14C24B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 85.000000 MHz ;    |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 100
   Covered under: FREQUENCY PORT "clk" 85.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 36739 paths, 1 nets, and 561 connections (56.95% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 8 (setup), 0 (hold)
Score: 691 (setup), 0 (hold)
Cumulative negative slack: 691 (691+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


</pre></samp></body></html>
