{"Source Block": ["oh/elink/hdl/etx_cfg.v@63:73@HdlIdDef", "   reg [8:0] \t   tx_gpio_reg;\n   reg [15:0] \t   tx_status_reg;\n   reg [31:0] \t   tx_monitor_reg;\n   reg [31:0] \t   tx_packet_reg;\n   reg [31:0] \t   mi_dout;\n   reg \t\t   ecfg_access;\n   \n   //wires\n   wire \t   ecfg_read;\n   wire \t   ecfg_write;\n   wire \t   tx_cfg_write;\n"], "Clone Blocks": [["oh/elink/hdl/etx_cfg.v@66:76", "   reg [31:0] \t   tx_packet_reg;\n   reg [31:0] \t   mi_dout;\n   reg \t\t   ecfg_access;\n   \n   //wires\n   wire \t   ecfg_read;\n   wire \t   ecfg_write;\n   wire \t   tx_cfg_write;\n   wire \t   tx_gpio_write;\n   wire \t   tx_addr_write;\n   wire \t   tx_data_write;\n"], ["oh/elink/hdl/etx_cfg.v@61:71", "   reg [15:0] \t   tx_version_reg;\n   reg [11:0] \t   tx_cfg_reg;\n   reg [8:0] \t   tx_gpio_reg;\n   reg [15:0] \t   tx_status_reg;\n   reg [31:0] \t   tx_monitor_reg;\n   reg [31:0] \t   tx_packet_reg;\n   reg [31:0] \t   mi_dout;\n   reg \t\t   ecfg_access;\n   \n   //wires\n   wire \t   ecfg_read;\n"], ["oh/elink/hdl/etx_cfg.v@60:70", "   //registers\n   reg [15:0] \t   tx_version_reg;\n   reg [11:0] \t   tx_cfg_reg;\n   reg [8:0] \t   tx_gpio_reg;\n   reg [15:0] \t   tx_status_reg;\n   reg [31:0] \t   tx_monitor_reg;\n   reg [31:0] \t   tx_packet_reg;\n   reg [31:0] \t   mi_dout;\n   reg \t\t   ecfg_access;\n   \n   //wires\n"], ["oh/elink/hdl/etx_cfg.v@58:68", "   output          ctrlmode_bypass; // selects ctrlmode\n\n   //registers\n   reg [15:0] \t   tx_version_reg;\n   reg [11:0] \t   tx_cfg_reg;\n   reg [8:0] \t   tx_gpio_reg;\n   reg [15:0] \t   tx_status_reg;\n   reg [31:0] \t   tx_monitor_reg;\n   reg [31:0] \t   tx_packet_reg;\n   reg [31:0] \t   mi_dout;\n   reg \t\t   ecfg_access;\n"], ["oh/elink/hdl/etx_cfg.v@59:69", "\n   //registers\n   reg [15:0] \t   tx_version_reg;\n   reg [11:0] \t   tx_cfg_reg;\n   reg [8:0] \t   tx_gpio_reg;\n   reg [15:0] \t   tx_status_reg;\n   reg [31:0] \t   tx_monitor_reg;\n   reg [31:0] \t   tx_packet_reg;\n   reg [31:0] \t   mi_dout;\n   reg \t\t   ecfg_access;\n   \n"]], "Diff Content": {"Delete": [[68, "   reg \t\t   ecfg_access;\n"]], "Add": [[68, "   reg [31:0] \t   cfg_dout;      \n"], [68, "   reg \t\t   ecfg_access;  \n"], [68, "   reg [1:0] \t   datamode_out;\n"], [68, "   reg [4:0] \t   ctrlmode_out;\n"], [68, "   reg \t\t   write_out;\n"], [68, "   reg [AW-1:0]    dstaddr_out;\n"], [68, "   reg [AW-1:0]    srcaddr_out;\n"], [68, "   reg [AW-1:0]    data_out;\n"], [68, "   reg \t\t   read_sel;\n"], [68, "   reg \t\t   etx_cfg_access;\n"]]}}