{"Source Block": ["oh/common/hdl/dsync.v@23:41@HdlStmFor", "   \n   genvar \ti;\n   integer \tj;\n\n   generate\n      for(i=0;i<DW;i=i+1)\n\tbegin\n\t   always @ (posedge clk)\n\t     begin\n\t\tsync_pipe[i][0] = din;\t\t  \n\t\tfor(j=1;j<PS;j=j+1)\n\t\t  sync_pipe[i][j] = sync_pipe[i][j-1];\t\t  \n\t     end\n\t   assign dout[i] = sync_pipe[i][PS-1];\n\tend \n   endgenerate\n   \nendmodule // dsync\n\n"], "Clone Blocks": [["oh/common/hdl/rsync.v@23:43", " \n   genvar \ti;\n   integer \tj;\n   \n   generate    \n      for(i=0;i<DW;i=i+1)\n\tbegin\n\t   always @ (posedge clk or negedge nrst_in[i])\n\t     if(!nrst_in[i])\n\t       sync_pipe[i]  <= 'b0;\n\t     else\n\t       begin\n\t\t  sync_pipe[i][0] =1'b1;\t\t  \n\t\t  for(j=1;j<PS;j=j+1)\n\t\t    sync_pipe[i][j] = sync_pipe[i][j-1];\t\t  \n\t       end\n\t   assign nrst_out[i] = sync_pipe[i][PS-1];\n\tend      \n   endgenerate\n\nendmodule // rsync\n"]], "Diff Content": {"Delete": [[28, "      for(i=0;i<DW;i=i+1)\n"], [29, "\tbegin\n"], [30, "\t   always @ (posedge clk)\n"], [31, "\t     begin\n"], [32, "\t\tsync_pipe[i][0] = din;\t\t  \n"], [33, "\t\tfor(j=1;j<PS;j=j+1)\n"], [34, "\t\t  sync_pipe[i][j] = sync_pipe[i][j-1];\t\t  \n"], [35, "\t     end\n"], [36, "\t   assign dout[i] = sync_pipe[i][PS-1];\n"], [37, "\tend \n"]], "Add": [[37, "   generate          \n"], [37, "      for(i=0;i<PS;i=i+1)\n"], [37, "\tif(i==0)\n"], [37, "\t  begin\n"], [37, "\t     always @ (posedge clk)\n"], [37, "\t       sync_pipe[0][DW-1:0] <= din[DW-1:0];\t     \n"], [37, "\t  end\n"], [37, "\telse\n"], [37, "\t  begin\n"], [37, "\t  always @ (posedge clk )\n"], [37, "\t    sync_pipe[i][DW-1:0] <= sync_pipe[i-1][DW-1:0];\t     \n"], [37, "\t  end // else: !if(i==0)      \n"]]}}