// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

// DATE "04/02/2017 16:29:19"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Project (
	CLOCK_50,
	RESET_N,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	CLOCK_50;
input 	RESET_N;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLOCK_50~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \RESET_N~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \inst_FL[3]~feeder_combout ;
wire \inst_FL[3]~DUPLICATE_q ;
wire \PC[8]_NEW405_RTM0409~combout ;
wire \PC[8]_OTERM471 ;
wire \PC[8]_OTERM465 ;
wire \regval1_DL[1]_NEW297_RTM0299~combout ;
wire \imem~13_combout ;
wire \PC[9]~DUPLICATE_q ;
wire \Add0~33_sumout ;
wire \imem~20_combout ;
wire \imem~19_combout ;
wire \inst_FL~4_combout ;
wire \inst_FL~8_combout ;
wire \imem~16_combout ;
wire \imem~17_combout ;
wire \PC[4]~DUPLICATE_q ;
wire \imem~18_combout ;
wire \inst_FL~7_combout ;
wire \inst_FL[26]~DUPLICATE_q ;
wire \imem~11_combout ;
wire \imem~12_combout ;
wire \inst_FL~5_combout ;
wire \WideOr15~1_combout ;
wire \imem~35_combout ;
wire \imem~34_combout ;
wire \inst_FL~13_combout ;
wire \inst_FL[2]~feeder_combout ;
wire \imem~33_combout ;
wire \imem~32_combout ;
wire \inst_FL~12_combout ;
wire \Decoder0~0_combout ;
wire \Selector12~0_combout ;
wire \imem~94_combout ;
wire \imem~95_combout ;
wire \imem~0_combout ;
wire \imem~96_combout ;
wire \imem~1_combout ;
wire \inst_FL~1_combout ;
wire \Selector14~0_combout ;
wire \wregno_DL~3_combout ;
wire \WideOr1~0_combout ;
wire \WideOr15~0_combout ;
wire \always3~0_combout ;
wire \always3~4_combout ;
wire \regBusy_D~0_combout ;
wire \always6~0_combout ;
wire \isnop_AL~q ;
wire \MemWE~0_combout ;
wire \wregno_ML~3_combout ;
wire \isnop_ML~0_combout ;
wire \isnop_ML~q ;
wire \wrreg_DL~0_combout ;
wire \wrreg_DL~q ;
wire \wrreg_AL~q ;
wire \wrreg_ML~0_combout ;
wire \wrreg_ML~q ;
wire \always11~0_combout ;
wire \Decoder2~1_combout ;
wire \regBusy_D~11_combout ;
wire \imem~29_combout ;
wire \imem~4_combout ;
wire \imem~30_combout ;
wire \imem~28_combout ;
wire \imem~31_combout ;
wire \inst_FL~11_combout ;
wire \inst_FL[1]~feeder_combout ;
wire \inst_FL[1]~DUPLICATE_q ;
wire \imem~26_combout ;
wire \imem~27_combout ;
wire \inst_FL~10_combout ;
wire \inst_FL[9]~DUPLICATE_q ;
wire \Selector13~0_combout ;
wire \wregno_DL~0_combout ;
wire \wregno_ML~0_combout ;
wire \imem~23_combout ;
wire \imem~38_combout ;
wire \imem~36_combout ;
wire \imem~37_combout ;
wire \imem~39_combout ;
wire \inst_FL~14_combout ;
wire \Selector11~0_combout ;
wire \wregno_DL~2_combout ;
wire \wregno_ML~2_combout ;
wire \wregno_DL~1_combout ;
wire \wregno_ML~1_combout ;
wire \Decoder2~9_combout ;
wire \regBusy_D~47_combout ;
wire \isnop_FL~DUPLICATE_q ;
wire \regBusy_D~45_combout ;
wire \regBusy_D~46_combout ;
wire \regBusy_D~48_combout ;
wire \Decoder2~5_combout ;
wire \regBusy_D~41_combout ;
wire \regBusy_D~42_combout ;
wire \regBusy_D~39_combout ;
wire \regBusy_D~43_combout ;
wire \regBusy_D~40_combout ;
wire \regBusy_D~44_combout ;
wire \regBusy_D~49_combout ;
wire \regBusy_D~54_combout ;
wire \Decoder2~3_combout ;
wire \Decoder2~10_combout ;
wire \regBusy_D~52_combout ;
wire \regBusy_D~53_combout ;
wire \regBusy_D~50_combout ;
wire \regBusy_D~58_combout ;
wire \regBusy_D~51_combout ;
wire \Mux2~3_combout ;
wire \Decoder2~0_combout ;
wire \regBusy_D~9_combout ;
wire \regBusy_D~8_combout ;
wire \regBusy_D~10_combout ;
wire \regBusy_D~2_combout ;
wire \regBusy_D~1_combout ;
wire \regBusy_D~3_combout ;
wire \regBusy_D[0]~DUPLICATE_q ;
wire \regBusy_D~6_combout ;
wire \regBusy_D~5_combout ;
wire \regBusy_D~4_combout ;
wire \regBusy_D~7_combout ;
wire \Decoder2~2_combout ;
wire \regBusy_D~12_combout ;
wire \regBusy_D~14_combout ;
wire \Mux2~0_combout ;
wire \Decoder2~7_combout ;
wire \regBusy_D~32_combout ;
wire \regBusy_D~30_combout ;
wire \regBusy_D~31_combout ;
wire \regBusy_D~33_combout ;
wire \regBusy_D~34_combout ;
wire \regBusy_D~35_combout ;
wire \regBusy_D~36_combout ;
wire \regBusy_D~28_combout ;
wire \regBusy_D~27_combout ;
wire \Decoder2~6_combout ;
wire \regBusy_D~29_combout ;
wire \regBusy_D~37_combout ;
wire \Decoder2~8_combout ;
wire \regBusy_D~62_combout ;
wire \regBusy_D~38_combout ;
wire \Mux2~2_combout ;
wire \regBusy_D~15_combout ;
wire \regBusy_D~16_combout ;
wire \regBusy_D~17_combout ;
wire \regBusy_D~22_combout ;
wire \regBusy_D~23_combout ;
wire \regBusy_D~24_combout ;
wire \Decoder2~4_combout ;
wire \regBusy_D~25_combout ;
wire \regBusy_D~66_combout ;
wire \regBusy_D~26_combout ;
wire \regBusy_D~20_combout ;
wire \regBusy_D~19_combout ;
wire \regBusy_D~18_combout ;
wire \regBusy_D~21_combout ;
wire \Mux2~1_combout ;
wire \Mux2~4_combout ;
wire \always1~0_combout ;
wire \pcpred_FL[31]~0_combout ;
wire \pcpred_DL~2_combout ;
wire \sxtimm_DL[0]_OTERM487 ;
wire \Add3~65_sumout ;
wire \regval1_DL[2]_NEW390_RTM0392~combout ;
wire \wregval_ML[3]_OTERM3~feeder_combout ;
wire \wregval_ML[3]_OTERM3 ;
wire \imem~90_combout ;
wire \inst_FL~35_combout ;
wire \alufunc_DL~3_combout ;
wire \~GND~combout ;
wire \alufunc_DL~4_combout ;
wire \alufunc_DL[1]~DUPLICATE_q ;
wire \imem~89_combout ;
wire \inst_FL~36_combout ;
wire \inst_FL[18]~DUPLICATE_q ;
wire \alufunc_DL~1_combout ;
wire \alufunc_DL[0]_NEW210_RTM0212~combout ;
wire \alufunc_DL[0]_OTERM211 ;
wire \sxtimm_DL[15]_OTERM479 ;
wire \regval1_DL[29]_NEW258_RTM0260~combout ;
wire \WideOr12~0_combout ;
wire \selaluout_DL~q ;
wire \selaluout_AL~feeder_combout ;
wire \selaluout_AL~q ;
wire \regval2_DL[29]_NEW369_RTM0371~combout ;
wire \regs_rtl_1_bypass[68]~feeder_combout ;
wire \inst_FL~20_combout ;
wire \inst_FL~21_combout ;
wire \inst_FL~22_combout ;
wire \inst_FL~23_combout ;
wire \dmem_rtl_0_bypass[31]~feeder_combout ;
wire \Decoder0~2_combout ;
wire \imem~68_combout ;
wire \imem~77_combout ;
wire \inst_FL~33_combout ;
wire \alufunc_DL~7_combout ;
wire \imem~78_combout ;
wire \inst_FL~34_combout ;
wire \inst_FL[20]~DUPLICATE_q ;
wire \alufunc_DL~5_combout ;
wire \alufunc_DL~6_combout ;
wire \imem~67_combout ;
wire \inst_FL~29_combout ;
wire \alufunc_DL~8_combout ;
wire \Selector46~0_combout ;
wire \alufunc_DL[2]~DUPLICATE_q ;
wire \alufunc_DL[3]~DUPLICATE_q ;
wire \Selector37~0_combout ;
wire \Selector37~1_combout ;
wire \sxtimm_DL[15]~DUPLICATE_q ;
wire aluimm_DL_OTERM475;
wire \aluimm_DL~q ;
wire \regval1_DL[15]_NEW228_RTM0230~combout ;
wire \selmemout_DL~0_combout ;
wire \selmemout_DL~q ;
wire \selmemout_AL~q ;
wire \wregval_ML~6_combout ;
wire \Selector46~23_combout ;
wire \regval1_DL[9]_NEW246_RTM0248~combout ;
wire \imem~56_combout ;
wire \imem~44_combout ;
wire \imem~55_combout ;
wire \imem~54_combout ;
wire \imem~57_combout ;
wire \inst_FL~18_combout ;
wire \regs_rtl_0_bypass[6]~feeder_combout ;
wire \inst_FL[6]~feeder_combout ;
wire \regs_rtl_0_bypass[8]~feeder_combout ;
wire \regs_rtl_0_bypass[0]~feeder_combout ;
wire \regs_rtl_0_bypass[1]~feeder_combout ;
wire \imem~52_combout ;
wire \imem~53_combout ;
wire \imem~47_combout ;
wire \imem~48_combout ;
wire \imem~49_combout ;
wire \imem~50_combout ;
wire \imem~51_combout ;
wire \inst_FL~17_combout ;
wire \inst_FL[5]~feeder_combout ;
wire \imem~42_combout ;
wire \imem~43_combout ;
wire \imem~45_combout ;
wire \imem~46_combout ;
wire \inst_FL~16_combout ;
wire \inst_FL[4]~feeder_combout ;
wire \regs~3_combout ;
wire \regs~4_combout ;
wire \regs_rtl_0_bypass[28]~feeder_combout ;
wire \Add0~46 ;
wire \Add0~54 ;
wire \Add0~50 ;
wire \Add0~30 ;
wire \Add0~25_sumout ;
wire \pcpred_DL~8_combout ;
wire \regval1_DL[31]_NEW288_RTM0290~combout ;
wire \regval1_DL[31]~DUPLICATE_q ;
wire \regs_rtl_0_bypass[72]~feeder_combout ;
wire \Selector15~0_combout ;
wire \Selector15~0_OTERM473 ;
wire \Selector15~2_combout ;
wire \regval2_DL[31]_NEW381_RTM0383~combout ;
wire \regs_rtl_1_bypass[72]~feeder_combout ;
wire \pcpred_DL[2]~DUPLICATE_q ;
wire \wregval_ML~20_combout ;
wire \wregval_ML[2]_OTERM29 ;
wire \Selector28~0_combout ;
wire \regval1_DL[24]_NEW276_RTM0278~combout ;
wire \regs_rtl_0_bypass[58]~feeder_combout ;
wire \inst_FL~25_combout ;
wire \inst_FL~26_combout ;
wire \inst_FL~27_combout ;
wire \inst_FL~28_combout ;
wire \Selector24~0_combout ;
wire \Selector28~1_combout ;
wire \regval1_DL[3]_NEW393_RTM0395~combout ;
wire \regval2_DL[4]_NEW291_RTM0293~combout ;
wire \regs_rtl_1_bypass[18]~feeder_combout ;
wire \imem~85_combout ;
wire \imem~72_combout ;
wire \imem~87_combout ;
wire \imem~86_combout ;
wire \imem~88_combout ;
wire \inst_FL~39_combout ;
wire \inst_FL[12]~DUPLICATE_q ;
wire \sxtimm_DL[4]_OTERM477 ;
wire \aluimm_DL~DUPLICATE_q ;
wire \aluin2_A[4]~6_combout ;
wire \regval2_DL[8]_NEW330_RTM0332~combout ;
wire \regs_rtl_1_bypass[26]~feeder_combout ;
wire \imem~69_combout ;
wire \imem~91_combout ;
wire \inst_FL~30_combout ;
wire \inst_FL[16]~DUPLICATE_q ;
wire \sxtimm_DL[8]_OTERM491 ;
wire \regval1_DL[8]_NEW249_RTM0251~combout ;
wire \regs_rtl_0_bypass[26]~feeder_combout ;
wire \regval2_DL[2]_NEW300_RTM0302~combout ;
wire \Add0~49_sumout ;
wire \pcplus_DL~17_combout ;
wire \regs_rtl_1_bypass[58]~feeder_combout ;
wire \wregval_ML~22_combout ;
wire \regval1_DL[22]_NEW282_RTM0284~combout ;
wire \regval1_DL[7]_NEW252_RTM0254~combout ;
wire \regs_rtl_0_bypass[24]~feeder_combout ;
wire \imem~79_combout ;
wire \inst_FL~37_combout ;
wire \sxtimm_DL[9]_OTERM489 ;
wire \regval1_DL[10]_NEW243_RTM0245~combout ;
wire \regs_rtl_0_bypass[30]~feeder_combout ;
wire \regval2_DL[0]_NEW402_RTM0404~combout ;
wire \sxtimm_DL[12]_OTERM485 ;
wire \sxtimm_DL[12]~DUPLICATE_q ;
wire \sxtimm_DL[11]_OTERM503 ;
wire \sxtimm_DL[11]~DUPLICATE_q ;
wire \sxtimm_DL[10]_OTERM505 ;
wire \regval1_DL[12]_NEW237_RTM0239~combout ;
wire \regval1_DL[16]_NEW225_RTM0227~combout ;
wire \aluout_AL[15]~DUPLICATE_q ;
wire \wrmem_DL~0_combout ;
wire \wrmem_DL~q ;
wire \wrmem_AL~q ;
wire \regval1_DL[20]_NEW213_RTM0215~combout ;
wire \regs_rtl_0_bypass[50]~feeder_combout ;
wire \dmem_rtl_0_bypass[68]~feeder_combout ;
wire \regs_rtl_1_bypass[48]~feeder_combout ;
wire \regval1_DL[18]_NEW219_RTM0221~combout ;
wire \regs_rtl_0_bypass[46]~feeder_combout ;
wire \regval2_DL[3]_NEW303_RTM0305~combout ;
wire \regs_rtl_1_bypass[16]~feeder_combout ;
wire \regval2_DL[22]_NEW354_RTM0356~combout ;
wire \regs_rtl_1_bypass[54]~feeder_combout ;
wire \regval1_DL[23]_NEW279_RTM0281~combout ;
wire \Add3~34 ;
wire \Add3~37_sumout ;
wire \regval1_DL[25]_NEW273_RTM0275~combout ;
wire \regs_rtl_0_bypass[60]~feeder_combout ;
wire \regval1_DL[26]_NEW270_RTM0272~combout ;
wire \regs_rtl_0_bypass[62]~feeder_combout ;
wire \regval1_DL[13]_NEW234_RTM0236~combout ;
wire \sxtimm_DL[3]_OTERM499 ;
wire \sxtimm_DL[2]_OTERM501 ;
wire \ShiftLeft0~1_combout ;
wire \regval1_DL[30]_NEW261_RTM0263~combout ;
wire \regs_rtl_0|auto_generated|ram_block1a28 ;
wire \regs_rtl_0_bypass[66]~feeder_combout ;
wire \regs~50_combout ;
wire \regval1_DL[28]_NEW264_RTM0266~combout ;
wire \regval1_DL[28]_OTERM265 ;
wire \regval1_DL[27]_NEW267_RTM0269~combout ;
wire \regs_rtl_0_bypass[64]~feeder_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a27 ;
wire \regs~49_combout ;
wire \regval1_DL[27]_OTERM268 ;
wire \regval1_DL[27]~DUPLICATE_q ;
wire \regval1_DL[21]_NEW285_RTM0287~combout ;
wire \regs_rtl_0|auto_generated|ram_block1a21 ;
wire \regs_rtl_0_bypass[52]~feeder_combout ;
wire \regs~43_combout ;
wire \regval1_DL[21]_OTERM286 ;
wire \regval1_DL[21]~DUPLICATE_q ;
wire \Add4~50 ;
wire \Add4~54 ;
wire \Add4~42 ;
wire \Add4~30 ;
wire \Add4~34 ;
wire \Add4~38 ;
wire \Add4~58 ;
wire \Add4~62 ;
wire \Add4~45_sumout ;
wire \Add3~38 ;
wire \Add3~57_sumout ;
wire \Add4~57_sumout ;
wire \pcgood_B[26]~56_combout ;
wire \PC~57_combout ;
wire \PC~58_combout ;
wire \Add4~53_sumout ;
wire \Add0~26 ;
wire \Add0~2 ;
wire \Add0~6 ;
wire \Add0~10 ;
wire \Add0~14 ;
wire \Add0~18 ;
wire \Add0~22 ;
wire \Add0~117_sumout ;
wire \PC~61_combout ;
wire \sxtimm_DL[14]_OTERM481 ;
wire \sxtimm_DL[14]~DUPLICATE_q ;
wire \sxtimm_DL[13]_OTERM483 ;
wire \sxtimm_DL[13]~DUPLICATE_q ;
wire \regval1_DL[15]~DUPLICATE_q ;
wire \regval1_DL[11]_NEW240_RTM0242~combout ;
wire \regs_rtl_0_bypass[32]~feeder_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a11 ;
wire \regs~58_combout ;
wire \regval1_DL[11]_OTERM241 ;
wire \regval1_DL[9]~DUPLICATE_q ;
wire \imem~83_combout ;
wire \imem~82_combout ;
wire \imem~80_combout ;
wire \imem~81_combout ;
wire \imem~84_combout ;
wire \inst_FL~38_combout ;
wire \sxtimm_DL[6]_OTERM495 ;
wire \sxtimm_DL[6]~DUPLICATE_q ;
wire \regval1_DL[8]~DUPLICATE_q ;
wire \regval1_DL[7]~DUPLICATE_q ;
wire \imem~76_combout ;
wire \imem~75_combout ;
wire \inst_FL~32_combout ;
wire \sxtimm_DL[5]_OTERM507 ;
wire \regval1_DL[6]_NEW255_RTM0257~combout ;
wire \regs_rtl_0_bypass[22]~feeder_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a6 ;
wire \regs~53_combout ;
wire \regval1_DL[6]_OTERM256 ;
wire \regval1_DL[6]~DUPLICATE_q ;
wire \regval1_DL[5]_NEW399_RTM0401~combout ;
wire \regs_rtl_0_bypass[20]~feeder_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a5 ;
wire \regs~5_combout ;
wire \regval1_DL[5]_OTERM400 ;
wire \regval1_DL[5]~DUPLICATE_q ;
wire \sxtimm_DL[2]~DUPLICATE_q ;
wire \sxtimm_DL[1]_OTERM497 ;
wire \sxtimm_DL[1]~DUPLICATE_q ;
wire \Add4~66 ;
wire \Add4~70 ;
wire \Add4~74 ;
wire \Add4~78 ;
wire \Add4~82 ;
wire \Add4~86 ;
wire \Add4~98 ;
wire \Add4~102 ;
wire \Add4~2 ;
wire \Add4~106 ;
wire \Add4~110 ;
wire \Add4~90 ;
wire \Add4~114 ;
wire \Add4~118 ;
wire \Add4~93_sumout ;
wire \pcpred_DL~6_combout ;
wire \Add0~21_sumout ;
wire \pcpred_DL~11_combout ;
wire \Add3~114 ;
wire \Add3~118 ;
wire \Add3~93_sumout ;
wire \pcgood_B[16]~20_combout ;
wire \PC~62_combout ;
wire \PC[16]~DUPLICATE_q ;
wire \Add0~118 ;
wire \Add0~69_sumout ;
wire \pcplus_DL~4_combout ;
wire \Add3~94 ;
wire \Add3~17_sumout ;
wire \regval1_DL[17]_NEW222_RTM0224~combout ;
wire \regs_rtl_0|auto_generated|ram_block1a17 ;
wire \regs_rtl_0_bypass[44]~feeder_combout ;
wire \regs~64_combout ;
wire \regval1_DL[17]_OTERM223 ;
wire \Add4~94 ;
wire \Add4~17_sumout ;
wire \pcgood_B[17]~96_combout ;
wire \PC~37_combout ;
wire \PC~38_combout ;
wire \Add0~70 ;
wire \Add0~73_sumout ;
wire \pcplus_DL~5_combout ;
wire \Add3~18 ;
wire \Add3~21_sumout ;
wire \Add4~18 ;
wire \Add4~21_sumout ;
wire \pcgood_B[18]~92_combout ;
wire \PC~39_combout ;
wire \PC~40_combout ;
wire \Add0~74 ;
wire \Add0~77_sumout ;
wire \pcplus_DL~6_combout ;
wire \pcpred_DL[19]~DUPLICATE_q ;
wire \Add3~22 ;
wire \Add3~25_sumout ;
wire \Add4~22 ;
wire \Add4~25_sumout ;
wire \pcgood_B[19]~88_combout ;
wire \PC~41_combout ;
wire \PC~42_combout ;
wire \Add0~78 ;
wire \Add0~102 ;
wire \Add0~105_sumout ;
wire \pcplus_DL~13_combout ;
wire \Add3~26 ;
wire \Add3~50 ;
wire \Add3~53_sumout ;
wire \pcgood_B[21]~60_combout ;
wire \PC~55_combout ;
wire \PC~56_combout ;
wire \Add0~106 ;
wire \Add0~94 ;
wire \Add0~82 ;
wire \Add0~86 ;
wire \Add0~90 ;
wire \Add0~109_sumout ;
wire \pcplus_DL~14_combout ;
wire \Add3~58 ;
wire \Add3~62 ;
wire \Add3~45_sumout ;
wire \pcgood_B[28]~68_combout ;
wire \PC~51_combout ;
wire \PC~52_combout ;
wire \Add4~61_sumout ;
wire \Add3~61_sumout ;
wire \pcgood_B[27]~52_combout ;
wire \Add0~110 ;
wire \Add0~113_sumout ;
wire \PC~59_combout ;
wire \PC~60_combout ;
wire \Add0~114 ;
wire \Add0~97_sumout ;
wire \pcplus_DL~11_combout ;
wire \Add3~46 ;
wire \Add3~5_sumout ;
wire \Add4~46 ;
wire \Add4~5_sumout ;
wire \pcgood_B[29]~108_combout ;
wire \PC~31_combout ;
wire \PC~32_combout ;
wire \Add0~98 ;
wire \Add0~57_sumout ;
wire \pcplus_DL~1_combout ;
wire \Add3~6 ;
wire \Add3~9_sumout ;
wire \Add4~6 ;
wire \Add4~9_sumout ;
wire \pcgood_B[30]~104_combout ;
wire \PC~33_combout ;
wire \PC~34_combout ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \pcplus_DL~2_combout ;
wire \regval2_DL[30]_NEW372_RTM0374~combout ;
wire \regs_rtl_1_bypass[70]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a30 ;
wire \regs~14_combout ;
wire \regval2_DL[30]_OTERM373 ;
wire \aluin2_A[30]~22_combout ;
wire \Selector16~0_combout ;
wire \regval2_DL[30]~DUPLICATE_q ;
wire \regval2_DL[28]_NEW378_RTM0380~combout ;
wire \regs_rtl_1_bypass[66]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a28 ;
wire \regs~12_combout ;
wire \regval2_DL[28]_OTERM379 ;
wire \regval2_DL[28]~DUPLICATE_q ;
wire \regs_rtl_1_bypass[64]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a27 ;
wire \regs~13_combout ;
wire \regval2_DL[27]_NEW375_RTM0377~combout ;
wire \regval2_DL[27]_OTERM376 ;
wire \regval2_DL[27]~DUPLICATE_q ;
wire \regval2_DL[26]_NEW366_RTM0368~combout ;
wire \regs_rtl_1_bypass[62]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a26 ;
wire \regs~16_combout ;
wire \regval2_DL[26]_OTERM367 ;
wire \regval2_DL[25]_NEW363_RTM0365~combout ;
wire \regs_rtl_1_bypass[60]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a25 ;
wire \regs~17_combout ;
wire \regval2_DL[25]_OTERM364 ;
wire \regval2_DL[25]~DUPLICATE_q ;
wire \regval2_DL[24]~DUPLICATE_q ;
wire \regval2_DL[23]_NEW357_RTM0359~combout ;
wire \regs_rtl_1_bypass[56]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a23 ;
wire \regs~19_combout ;
wire \regval2_DL[23]_OTERM358 ;
wire \regval2_DL[23]~DUPLICATE_q ;
wire \regval2_DL[21]_NEW339_RTM0341~combout ;
wire \regs_rtl_1_bypass[52]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a21 ;
wire \regs~25_combout ;
wire \regval2_DL[21]_OTERM340 ;
wire \regval2_DL[21]~DUPLICATE_q ;
wire \regs_rtl_1_bypass[49]~feeder_combout ;
wire \regs_rtl_1_bypass[50]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a20 ;
wire \regs~26_combout ;
wire \regval2_DL[20]_NEW336_RTM0338~combout ;
wire \regval2_DL[20]_OTERM337 ;
wire \regval1_DL[19]~DUPLICATE_q ;
wire \regval2_DL[18]_NEW351_RTM0353~combout ;
wire \regs_rtl_1_bypass[46]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a18 ;
wire \regs~21_combout ;
wire \regval2_DL[18]_OTERM352 ;
wire \regs_rtl_1_bypass[44]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a17 ;
wire \regs~22_combout ;
wire \regval2_DL[17]_NEW348_RTM0350~combout ;
wire \regval2_DL[17]_OTERM349 ;
wire \regval2_DL[17]~DUPLICATE_q ;
wire \regval1_DL[17]~DUPLICATE_q ;
wire \regval2_DL[16]_NEW384_RTM0386~combout ;
wire \regs_rtl_1_bypass[42]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a16 ;
wire \regs~10_combout ;
wire \regval2_DL[16]_OTERM385 ;
wire \regval2_DL[15]_NEW345_RTM0347~combout ;
wire \regs_rtl_1|auto_generated|ram_block1a15 ;
wire \regs_rtl_1_bypass[40]~feeder_combout ;
wire \regs~23_combout ;
wire \regval2_DL[15]_OTERM346 ;
wire \regval2_DL[14]_NEW342_RTM0344~combout ;
wire \regs_rtl_1|auto_generated|ram_block1a14 ;
wire \regs_rtl_1_bypass[38]~feeder_combout ;
wire \regs~24_combout ;
wire \regval2_DL[14]_OTERM343 ;
wire \regval2_DL[14]~DUPLICATE_q ;
wire \regval2_DL[13]_NEW321_RTM0323~combout ;
wire \regs_rtl_1_bypass[36]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a13 ;
wire \regs~31_combout ;
wire \regval2_DL[13]_OTERM322 ;
wire \regval2_DL[13]~DUPLICATE_q ;
wire \regval2_DL[12]_NEW318_RTM0320~combout ;
wire \regs_rtl_1_bypass[34]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a12 ;
wire \regs~32_combout ;
wire \regval2_DL[12]_OTERM319 ;
wire \regval2_DL[12]~DUPLICATE_q ;
wire \regval1_DL[11]~DUPLICATE_q ;
wire \regval2_DL[11]_NEW315_RTM0317~combout ;
wire \regs_rtl_1_bypass[32]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a11 ;
wire \regs~33_combout ;
wire \regval2_DL[11]_OTERM316 ;
wire \sxtimm_DL[10]~DUPLICATE_q ;
wire \regval2_DL[10]_NEW312_RTM0314~combout ;
wire \regs_rtl_1|auto_generated|ram_block1a10 ;
wire \regs_rtl_1_bypass[30]~feeder_combout ;
wire \regs~34_combout ;
wire \regval2_DL[10]_OTERM313 ;
wire \regval2_DL[9]_NEW309_RTM0311~combout ;
wire \regs_rtl_1_bypass[28]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a9 ;
wire \regs~35_combout ;
wire \regval2_DL[9]_OTERM310 ;
wire \regval2_DL[9]~DUPLICATE_q ;
wire \regval2_DL[8]~DUPLICATE_q ;
wire \regval2_DL[7]_NEW327_RTM0329~combout ;
wire \regs_rtl_1_bypass[24]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a7 ;
wire \regs~29_combout ;
wire \regval2_DL[7]_OTERM328 ;
wire \regval2_DL[6]_NEW306_RTM0308~combout ;
wire \regs_rtl_1_bypass[22]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a6 ;
wire \regs~36_combout ;
wire \regval2_DL[6]_OTERM307 ;
wire \regval2_DL[6]~DUPLICATE_q ;
wire \sxtimm_DL[5]~DUPLICATE_q ;
wire \regval2_DL[5]_NEW324_RTM0326~combout ;
wire \regs_rtl_1_bypass[20]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a5 ;
wire \regs~30_combout ;
wire \regval2_DL[5]_OTERM325 ;
wire \regval2_DL[5]~DUPLICATE_q ;
wire \sxtimm_DL[4]~DUPLICATE_q ;
wire \regval2_DL[3]~DUPLICATE_q ;
wire \regval2_DL[0]~DUPLICATE_q ;
wire \regval1_DL[0]_NEW294_RTM0296~combout ;
wire \regs_rtl_0_bypass[10]~feeder_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \regs~40_combout ;
wire \regval1_DL[0]_OTERM295 ;
wire \Add2~130_cout ;
wire \Add2~22 ;
wire \Add2~90 ;
wire \Add2~94 ;
wire \Add2~98 ;
wire \Add2~122 ;
wire \Add2~2 ;
wire \Add2~102 ;
wire \Add2~126 ;
wire \Add2~74 ;
wire \Add2~78 ;
wire \Add2~82 ;
wire \Add2~86 ;
wire \Add2~6 ;
wire \Add2~10 ;
wire \Add2~14 ;
wire \Add2~18 ;
wire \Add2~26 ;
wire \Add2~30 ;
wire \Add2~42 ;
wire \Add2~46 ;
wire \Add2~50 ;
wire \Add2~54 ;
wire \Add2~58 ;
wire \Add2~62 ;
wire \Add2~34 ;
wire \Add2~38 ;
wire \Add2~66 ;
wire \Add2~70 ;
wire \Add2~106 ;
wire \Add2~110 ;
wire \Add2~113_sumout ;
wire \regval1_DL[2]~DUPLICATE_q ;
wire \Add1~22 ;
wire \Add1~90 ;
wire \Add1~94 ;
wire \Add1~98 ;
wire \Add1~122 ;
wire \Add1~2 ;
wire \Add1~102 ;
wire \Add1~126 ;
wire \Add1~74 ;
wire \Add1~78 ;
wire \Add1~82 ;
wire \Add1~86 ;
wire \Add1~6 ;
wire \Add1~10 ;
wire \Add1~14 ;
wire \Add1~18 ;
wire \Add1~26 ;
wire \Add1~30 ;
wire \Add1~42 ;
wire \Add1~46 ;
wire \Add1~50 ;
wire \Add1~54 ;
wire \Add1~58 ;
wire \Add1~62 ;
wire \Add1~34 ;
wire \Add1~38 ;
wire \Add1~66 ;
wire \Add1~70 ;
wire \Add1~106 ;
wire \Add1~110 ;
wire \Add1~113_sumout ;
wire \Selector16~1_combout ;
wire \Selector46~2_combout ;
wire \aluin2_A[1]~1_combout ;
wire \Selector32~2_combout ;
wire \ShiftLeft0~15_combout ;
wire \ShiftLeft0~14_combout ;
wire \ShiftLeft0~12_combout ;
wire \ShiftLeft0~16_combout ;
wire \ShiftLeft0~58_combout ;
wire \ShiftLeft0~49_combout ;
wire \ShiftLeft0~35_combout ;
wire \ShiftLeft0~43_combout ;
wire \ShiftLeft0~59_combout ;
wire \Selector46~21_combout ;
wire \Selector16~2_combout ;
wire \Selector16~3_combout ;
wire \Selector16~4_combout ;
wire \Selector16~5_combout ;
wire \wregval_ML~41_combout ;
wire \Selector32~0_combout ;
wire \Selector45~0_combout ;
wire \Selector44~0_combout ;
wire \Add1~93_sumout ;
wire \Selector39~0_combout ;
wire \Selector44~2_combout ;
wire \Add2~93_sumout ;
wire \Selector44~3_combout ;
wire \ShiftRight0~44_combout ;
wire \ShiftRight0~30_combout ;
wire \ShiftRight0~29_combout ;
wire \regval1_DL[26]~DUPLICATE_q ;
wire \ShiftRight0~31_combout ;
wire \ShiftRight0~45_combout ;
wire \ShiftRight0~58_combout ;
wire \ShiftRight0~51_combout ;
wire \ShiftRight0~28_combout ;
wire \ShiftRight0~57_combout ;
wire \ShiftRight0~59_combout ;
wire \Selector44~1_combout ;
wire \Selector44~4_combout ;
wire \aluin2_A[5]~4_combout ;
wire \Selector41~2_combout ;
wire \Add2~1_sumout ;
wire \Add1~1_sumout ;
wire \Selector41~3_combout ;
wire \ShiftLeft0~0_combout ;
wire \ShiftLeft0~2_combout ;
wire \Selector41~0_combout ;
wire \ShiftRight0~19_combout ;
wire \ShiftRight0~17_combout ;
wire \ShiftRight0~16_combout ;
wire \ShiftRight0~18_combout ;
wire \ShiftRight0~20_combout ;
wire \Selector41~1_combout ;
wire \Selector41~4_combout ;
wire \ShiftLeft0~42_combout ;
wire \Selector40~0_combout ;
wire \Add2~101_sumout ;
wire \aluin2_A[6]~15_combout ;
wire \Selector40~2_combout ;
wire \Add1~101_sumout ;
wire \Selector40~3_combout ;
wire \ShiftRight0~48_combout ;
wire \ShiftRight0~63_combout ;
wire \Selector40~1_combout ;
wire \Selector40~4_combout ;
wire \ShiftLeft0~19_combout ;
wire \ShiftLeft0~20_combout ;
wire \ShiftLeft0~18_combout ;
wire \ShiftLeft0~51_combout ;
wire \Selector35~0_combout ;
wire \ShiftRight0~36_combout ;
wire \ShiftRight0~35_combout ;
wire \ShiftRight0~33_combout ;
wire \ShiftRight0~34_combout ;
wire \ShiftRight0~53_combout ;
wire \ShiftRight0~54_combout ;
wire \Selector35~4_combout ;
wire \regval2_DL[11]~DUPLICATE_q ;
wire \aluin2_A[11]~12_combout ;
wire \Selector35~1_combout ;
wire \Add2~85_sumout ;
wire \Add1~85_sumout ;
wire \Selector35~2_combout ;
wire \Selector35~3_combout ;
wire \aluin2_A[12]~8_combout ;
wire \Selector34~1_combout ;
wire \Add1~5_sumout ;
wire \Add2~5_sumout ;
wire \Selector34~2_combout ;
wire \ShiftRight0~22_combout ;
wire \ShiftRight0~23_combout ;
wire \ShiftRight0~24_combout ;
wire \ShiftRight0~21_combout ;
wire \ShiftRight0~25_combout ;
wire \Selector34~4_combout ;
wire \ShiftLeft0~5_combout ;
wire \ShiftLeft0~4_combout ;
wire \ShiftLeft0~6_combout ;
wire \ShiftLeft0~3_combout ;
wire \ShiftLeft0~7_combout ;
wire \Selector34~0_combout ;
wire \Selector34~3_combout ;
wire \aluout_AL[12]~DUPLICATE_q ;
wire \aluout_AL~1_combout ;
wire \ShiftRight0~46_combout ;
wire \ShiftRight0~60_combout ;
wire \ShiftRight0~61_combout ;
wire \ShiftRight0~62_combout ;
wire \Selector43~1_combout ;
wire \Selector43~0_combout ;
wire \aluout_AL~2_combout ;
wire \ShiftLeft0~39_combout ;
wire \Selector42~0_combout ;
wire \Selector42~2_combout ;
wire \Add1~121_sumout ;
wire \Add2~121_sumout ;
wire \Selector42~3_combout ;
wire \aluout_AL~3_combout ;
wire \aluout_AL~4_combout ;
wire \aluout_AL~5_combout ;
wire \ShiftLeft0~45_combout ;
wire \Selector39~3_combout ;
wire \aluin2_A[7]~3_combout ;
wire \Selector39~5_combout ;
wire \Add2~125_sumout ;
wire \Add1~125_sumout ;
wire \Selector39~6_combout ;
wire \aluout_AL~6_combout ;
wire \Selector39~2_combout ;
wire \Selector38~0_combout ;
wire \ShiftRight0~41_combout ;
wire \ShiftRight0~49_combout ;
wire \Selector38~2_combout ;
wire \ShiftLeft0~27_combout ;
wire \Selector38~1_combout ;
wire \aluout_AL~7_combout ;
wire \Selector37~3_combout ;
wire \aluin2_A[9]~14_combout ;
wire \Selector37~5_combout ;
wire \Add2~77_sumout ;
wire \Add1~77_sumout ;
wire \Selector37~6_combout ;
wire \aluout_AL~8_combout ;
wire \ShiftRight0~52_combout ;
wire \Selector36~0_combout ;
wire \Selector36~2_combout ;
wire \Add2~81_sumout ;
wire \aluin2_A[10]~13_combout ;
wire \Selector36~3_combout ;
wire \Add1~81_sumout ;
wire \Selector36~4_combout ;
wire \aluout_AL~9_combout ;
wire \aluout_AL~10_combout ;
wire \aluout_AL~11_combout ;
wire \aluin2_A[13]~9_combout ;
wire \Selector33~4_combout ;
wire \Add1~9_sumout ;
wire \Add2~9_sumout ;
wire \Selector33~5_combout ;
wire \ShiftLeft0~8_combout ;
wire \ShiftLeft0~10_combout ;
wire \ShiftLeft0~11_combout ;
wire \ShiftRight0~12_combout ;
wire \ShiftRight0~13_combout ;
wire \ShiftRight0~27_combout ;
wire \Selector33~3_combout ;
wire \aluout_AL~12_combout ;
wire \Selector32~1_combout ;
wire \ShiftRight0~32_combout ;
wire \Selector32~3_combout ;
wire \aluout_AL~13_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \dmem_rtl_0_bypass[90]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \wregval_ML~40_combout ;
wire \wregval_ML~42_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a30 ;
wire \regs_rtl_0_bypass[70]~feeder_combout ;
wire \regs~51_combout ;
wire \regval1_DL[30]_OTERM262 ;
wire \ShiftRight0~26_combout ;
wire \Selector18~1_combout ;
wire \ShiftLeft0~23_combout ;
wire \ShiftLeft0~28_combout ;
wire \ShiftLeft0~29_combout ;
wire \ShiftLeft0~54_combout ;
wire \ShiftLeft0~55_combout ;
wire \Selector18~0_combout ;
wire \aluin2_A[28]~19_combout ;
wire \Selector18~2_combout ;
wire \Add2~105_sumout ;
wire \Add1~105_sumout ;
wire \Selector18~3_combout ;
wire \Selector18~4_combout ;
wire \wregval_ML~35_combout ;
wire \dmem_rtl_0_bypass[86]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \wregval_ML~34_combout ;
wire \wregval_ML~36_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a13 ;
wire \regs_rtl_0_bypass[36]~feeder_combout ;
wire \regs~60_combout ;
wire \regval1_DL[13]_OTERM235 ;
wire \regval1_DL[13]~DUPLICATE_q ;
wire \ShiftLeft0~17_combout ;
wire \ShiftLeft0~46_combout ;
wire \ShiftLeft0~52_combout ;
wire \ShiftLeft0~37_combout ;
wire \ShiftLeft0~53_combout ;
wire \Selector19~1_combout ;
wire \Selector19~2_combout ;
wire \aluin2_A[27]~20_combout ;
wire \Selector19~0_combout ;
wire \Selector19~3_combout ;
wire \Add2~69_sumout ;
wire \Add1~69_sumout ;
wire \Selector19~4_combout ;
wire \Selector19~5_combout ;
wire \Selector19~6_combout ;
wire \wregval_ML~38_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \dmem_rtl_0_bypass[84]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \wregval_ML~37_combout ;
wire \wregval_ML~39_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a26 ;
wire \regs~48_combout ;
wire \regval1_DL[26]_OTERM271 ;
wire \regval2_DL[26]~DUPLICATE_q ;
wire \aluin2_A[26]~30_combout ;
wire \Selector20~0_combout ;
wire \ShiftLeft0~50_combout ;
wire \Selector15~1_combout ;
wire \Selector20~5_combout ;
wire \Selector23~0_combout ;
wire \Selector20~4_combout ;
wire \Selector20~1_combout ;
wire \Add1~65_sumout ;
wire \Add2~65_sumout ;
wire \Selector20~2_combout ;
wire \Selector20~3_combout ;
wire \Selector20~6_combout ;
wire \pcpred_DL[26]~DUPLICATE_q ;
wire \wregval_ML~26_combout ;
wire \Equal4~9_combout ;
wire \wregval_ML~27_combout ;
wire \wregval_ML~45_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \dmem_rtl_0_bypass[82]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \wregval_ML~44_combout ;
wire \wregval_ML~46_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a25 ;
wire \regs~47_combout ;
wire \regval1_DL[25]_OTERM274 ;
wire \regval1_DL[25]~DUPLICATE_q ;
wire \Add4~37_sumout ;
wire \pcgood_B[25]~76_combout ;
wire \PC~47_combout ;
wire \PC~48_combout ;
wire \Add0~89_sumout ;
wire \pcplus_DL~9_combout ;
wire \wregval_ML~48_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \dmem_rtl_0_bypass[80]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \wregval_ML~47_combout ;
wire \wregval_ML~49_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a23 ;
wire \regs_rtl_0_bypass[56]~feeder_combout ;
wire \regs~45_combout ;
wire \regval1_DL[23]_OTERM280 ;
wire \aluin2_A[23]~17_combout ;
wire \Selector23~4_combout ;
wire \Add2~61_sumout ;
wire \Add1~61_sumout ;
wire \Selector23~3_combout ;
wire \ShiftLeft0~47_combout ;
wire \Selector39~1_combout ;
wire \Selector23~1_combout ;
wire \Selector23~2_combout ;
wire \Selector23~5_combout ;
wire \wregval_ML~54_combout ;
wire \dmem_rtl_0_bypass[76]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \wregval_ML~53_combout ;
wire \wregval_ML~55_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a22 ;
wire \regs~20_combout ;
wire \regval2_DL[22]_OTERM355 ;
wire \regval2_DL[22]~DUPLICATE_q ;
wire \aluin2_A[22]~18_combout ;
wire \Selector24~4_combout ;
wire \Add1~57_sumout ;
wire \Add2~57_sumout ;
wire \Selector24~3_combout ;
wire \ShiftLeft0~44_combout ;
wire \Selector24~1_combout ;
wire \Selector24~2_combout ;
wire \Selector24~5_combout ;
wire \wregval_ML~57_combout ;
wire \dmem_rtl_0_bypass[74]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \wregval_ML~56_combout ;
wire \wregval_ML~58_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a3 ;
wire \regs~37_combout ;
wire \regval2_DL[3]_OTERM304 ;
wire \aluin2_A[3]~5_combout ;
wire \ShiftRight0~14_combout ;
wire \ShiftRight0~15_combout ;
wire \ShiftLeft0~33_combout ;
wire \ShiftLeft0~25_combout ;
wire \ShiftLeft0~41_combout ;
wire \Selector25~4_combout ;
wire \Selector25~5_combout ;
wire \aluin2_A[21]~23_combout ;
wire \Selector25~0_combout ;
wire \Selector25~1_combout ;
wire \Add1~53_sumout ;
wire \Add2~53_sumout ;
wire \Selector25~2_combout ;
wire \Selector25~3_combout ;
wire \Selector25~6_combout ;
wire \wregval_ML~71_combout ;
wire \dmem_rtl_0_bypass[72]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \wregval_ML~109_combout ;
wire \wregval_ML~72_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a18 ;
wire \regs~65_combout ;
wire \regval1_DL[18]_OTERM220 ;
wire \regval1_DL[18]~DUPLICATE_q ;
wire \aluin2_A[18]~28_combout ;
wire \Selector28~2_combout ;
wire \ShiftLeft0~36_combout ;
wire \Selector28~3_combout ;
wire \Selector28~4_combout ;
wire \Add2~41_sumout ;
wire \Add1~41_sumout ;
wire \Selector28~6_combout ;
wire \Selector28~5_combout ;
wire \pcpred_DL[18]~DUPLICATE_q ;
wire \wregval_ML~60_combout ;
wire \dmem_rtl_0_bypass[66]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \wregval_ML~59_combout ;
wire \wregval_ML~61_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a19 ;
wire \regs~27_combout ;
wire \regval2_DL[19]_NEW333_RTM0335~combout ;
wire \regval2_DL[19]_OTERM334 ;
wire \regval2_DL[19]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \wregval_ML~76_combout ;
wire \aluin2_A[19]~29_combout ;
wire \Selector27~0_combout ;
wire \Add2~45_sumout ;
wire \Add1~45_sumout ;
wire \Selector27~2_combout ;
wire \Selector27~1_combout ;
wire \Selector27~3_combout ;
wire \ShiftLeft0~38_combout ;
wire \Selector27~4_combout ;
wire \Selector27~5_combout ;
wire \Selector27~6_combout ;
wire \wregval_ML~77_combout ;
wire \wregval_ML~78_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a19 ;
wire \regs_rtl_0_bypass[48]~feeder_combout ;
wire \regs~66_combout ;
wire \regval1_DL[19]_NEW216_RTM0218~combout ;
wire \regval1_DL[19]_OTERM217 ;
wire \Add4~26 ;
wire \Add4~49_sumout ;
wire \Add3~49_sumout ;
wire \pcgood_B[20]~64_combout ;
wire \PC~53_combout ;
wire \PC~54_combout ;
wire \Add0~101_sumout ;
wire \pcplus_DL~12_combout ;
wire \wregval_ML~74_combout ;
wire \dmem_rtl_0_bypass[70]~feeder_combout ;
wire \regval2_DL[20]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \wregval_ML~73_combout ;
wire \wregval_ML~75_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a20 ;
wire \regs~67_combout ;
wire \regval1_DL[20]_OTERM214 ;
wire \aluin2_A[20]~24_combout ;
wire \Selector26~0_combout ;
wire \ShiftLeft0~40_combout ;
wire \Selector26~1_combout ;
wire \ShiftRight0~47_combout ;
wire \Selector26~2_combout ;
wire \Add2~49_sumout ;
wire \Add1~49_sumout ;
wire \Selector26~4_combout ;
wire \Selector26~3_combout ;
wire \ShiftLeft0~26_combout ;
wire \Selector29~0_combout ;
wire \ShiftRight0~43_combout ;
wire \Selector29~1_combout ;
wire \aluin2_A[17]~26_combout ;
wire \Selector29~2_combout ;
wire \Add2~29_sumout ;
wire \Add1~29_sumout ;
wire \Selector29~3_combout ;
wire \Selector29~4_combout ;
wire \aluout_AL[17]~DUPLICATE_q ;
wire \WideNor0~1_combout ;
wire \Selector17~4_combout ;
wire \Selector17~3_combout ;
wire \Selector17~5_combout ;
wire \Selector17~0_combout ;
wire \ShiftLeft0~32_combout ;
wire \ShiftLeft0~56_combout ;
wire \ShiftLeft0~57_combout ;
wire \Selector17~2_combout ;
wire \Add2~109_sumout ;
wire \Selector17~1_combout ;
wire \Add1~109_sumout ;
wire \Selector17~7_combout ;
wire \Selector17~6_combout ;
wire \WideNor0~2_combout ;
wire \WideNor0~0_combout ;
wire \MemWE~1_combout ;
wire \regval2_AL[17]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \dmem_rtl_0_bypass[64]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \wregval_ML~62_combout ;
wire \wregval_ML~63_combout ;
wire \wregval_ML~64_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a16 ;
wire \regs_rtl_0_bypass[42]~feeder_combout ;
wire \regs~63_combout ;
wire \regval1_DL[16]_OTERM226 ;
wire \regval1_DL[16]~DUPLICATE_q ;
wire \aluin2_A[16]~25_combout ;
wire \Selector30~2_combout ;
wire \Add1~25_sumout ;
wire \Add2~25_sumout ;
wire \Selector30~3_combout ;
wire \ShiftRight0~38_combout ;
wire \ShiftLeft0~24_combout ;
wire \Selector30~0_combout ;
wire \Selector30~1_combout ;
wire \Selector30~4_combout ;
wire \wregval_ML~28_combout ;
wire \dmem_rtl_0_bypass[62]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \wregval_ML~25_combout ;
wire \wregval_ML~29_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a12 ;
wire \regs_rtl_0_bypass[34]~feeder_combout ;
wire \regs~59_combout ;
wire \regval1_DL[12]_OTERM238 ;
wire \regval1_DL[12]~DUPLICATE_q ;
wire \Add4~109_sumout ;
wire \Add3~106 ;
wire \Add3~109_sumout ;
wire \pcgood_B[12]~8_combout ;
wire \PC[12]~DUPLICATE_q ;
wire \PC~4_combout ;
wire \PC~5_combout ;
wire \Add0~9_sumout ;
wire \pcplus_DL~19_combout ;
wire \Add3~110 ;
wire \Add3~89_sumout ;
wire \Add4~89_sumout ;
wire \pcgood_B[13]~24_combout ;
wire \PC~6_combout ;
wire \PC~7_combout ;
wire \PC[13]~DUPLICATE_q ;
wire \Add0~13_sumout ;
wire \pcplus_DL~18_combout ;
wire \Add3~90 ;
wire \Add3~113_sumout ;
wire \Add4~113_sumout ;
wire \pcgood_B[14]~1_combout ;
wire \Add1~21_sumout ;
wire \aluout_A~0_combout ;
wire \Selector46~1_combout ;
wire \Add2~21_sumout ;
wire \ShiftLeft0~22_combout ;
wire \Selector46~26_combout ;
wire \ShiftRight0~39_combout ;
wire \ShiftRight0~40_combout ;
wire \ShiftRight0~42_combout ;
wire \Selector46~3_combout ;
wire \Selector46~4_combout ;
wire \Selector46~5_combout ;
wire \Selector46~25_combout ;
wire \pcgood_B[14]~3_combout ;
wire \PC~8_combout ;
wire \PC~9_combout ;
wire \PC[14]~DUPLICATE_q ;
wire \Add0~17_sumout ;
wire \pcpred_DL~10_combout ;
wire \wregval_ML~69_combout ;
wire \dmem_rtl_0_bypass[58]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \dmem_rtl_0_bypass[57]~5_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \wregval_ML~68_combout ;
wire \wregval_ML~70_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \regs_rtl_1_bypass[10]~feeder_combout ;
wire \regs~2_combout ;
wire \regval2_DL[0]_OTERM403 ;
wire \aluin2_A[0]~0_combout ;
wire \Selector33~1_combout ;
wire \Selector33~0_combout ;
wire \Selector33~2_combout ;
wire \Selector33~6_combout ;
wire \aluout_AL[13]~DUPLICATE_q ;
wire \wregval_ML~87_combout ;
wire \dmem_rtl_0_bypass[56]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \wregval_ML~86_combout ;
wire \wregval_ML~88_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a14 ;
wire \regs_rtl_0_bypass[38]~feeder_combout ;
wire \regs~61_combout ;
wire \regval1_DL[14]_NEW231_RTM0233~combout ;
wire \regval1_DL[14]_OTERM232 ;
wire \regval1_DL[14]~DUPLICATE_q ;
wire \aluin2_A[14]~10_combout ;
wire \Selector32~4_combout ;
wire \Add1~13_sumout ;
wire \Add2~13_sumout ;
wire \Selector32~5_combout ;
wire \Selector32~6_combout ;
wire \aluout_AL[14]~DUPLICATE_q ;
wire \Equal4~0_combout ;
wire \Equal4~8_combout ;
wire \wregval_ML~31_combout ;
wire \wregval_ML~90_combout ;
wire \dmem_rtl_0_bypass[53]~7_combout ;
wire \dmem_rtl_0_bypass[54]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \wregval_ML~89_combout ;
wire \wregval_ML~91_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a10 ;
wire \regs~57_combout ;
wire \regval1_DL[10]_OTERM244 ;
wire \regval1_DL[10]~DUPLICATE_q ;
wire \Add4~1_sumout ;
wire \Add0~29_sumout ;
wire \pcpred_DL~7_combout ;
wire \Add0~53_sumout ;
wire \pcpred_DL~5_combout ;
wire \pcpred_DL[6]~DUPLICATE_q ;
wire \Add0~41_sumout ;
wire \pcpred_DL~4_combout ;
wire \Add0~37_sumout ;
wire \pcpred_DL~3_combout ;
wire \Add3~66 ;
wire \Add3~70 ;
wire \Add3~74 ;
wire \Add3~78 ;
wire \Add3~82 ;
wire \Add3~86 ;
wire \Add3~98 ;
wire \Add3~102 ;
wire \Add3~1_sumout ;
wire \pcgood_B[10]~112_combout ;
wire \PC~0_combout ;
wire \PC~1_combout ;
wire \Add0~1_sumout ;
wire \pcplus_DL~0_combout ;
wire \Add3~2 ;
wire \Add3~105_sumout ;
wire \Add4~105_sumout ;
wire \pcgood_B[11]~0_combout ;
wire \pcgood_B[11]~2_combout ;
wire \PC~2_combout ;
wire \PC~3_combout ;
wire \Add0~5_sumout ;
wire \pcpred_DL~9_combout ;
wire \wregval_ML~93_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \dmem_rtl_0_bypass[51]~8_combout ;
wire \dmem_rtl_0_bypass[52]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \wregval_ML~92_combout ;
wire \wregval_ML~94_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a7 ;
wire \regs~54_combout ;
wire \regval1_DL[7]_OTERM253 ;
wire \ShiftLeft0~13_combout ;
wire \ShiftLeft0~48_combout ;
wire \Selector36~1_combout ;
wire \Selector36~5_combout ;
wire \wregval_ML~96_combout ;
wire \dmem_rtl_0_bypass[49]~9_combout ;
wire \dmem_rtl_0_bypass[50]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \wregval_ML~95_combout ;
wire \wregval_ML~97_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a22 ;
wire \regs_rtl_0_bypass[54]~feeder_combout ;
wire \regs~44_combout ;
wire \regval1_DL[22]_OTERM283 ;
wire \Add4~41_sumout ;
wire \Add3~54 ;
wire \Add3~41_sumout ;
wire \pcgood_B[22]~72_combout ;
wire \PC~49_combout ;
wire \PC~50_combout ;
wire \Add0~93_sumout ;
wire \pcplus_DL~10_combout ;
wire \Add3~42 ;
wire \Add3~29_sumout ;
wire \Add4~29_sumout ;
wire \pcgood_B[23]~84_combout ;
wire \PC~43_combout ;
wire \PC~44_combout ;
wire \Add0~81_sumout ;
wire \pcplus_DL~7_combout ;
wire \Add3~30 ;
wire \Add3~33_sumout ;
wire \Add4~33_sumout ;
wire \pcgood_B[24]~80_combout ;
wire \PC~45_combout ;
wire \PC~46_combout ;
wire \Add0~85_sumout ;
wire \pcplus_DL~8_combout ;
wire \pcpred_DL[24]~DUPLICATE_q ;
wire \wregval_ML~51_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \dmem_rtl_0_bypass[78]~feeder_combout ;
wire \wregval_ML~50_combout ;
wire \wregval_ML~52_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a24 ;
wire \regs~18_combout ;
wire \regval2_DL[24]_NEW360_RTM0362~combout ;
wire \regval2_DL[24]_OTERM361 ;
wire \ShiftRight0~2_combout ;
wire \ShiftRight0~4_combout ;
wire \ShiftRight0~5_combout ;
wire \regval2_DL[31]~DUPLICATE_q ;
wire \ShiftRight0~0_combout ;
wire \ShiftRight0~3_combout ;
wire \ShiftRight0~1_combout ;
wire \ShiftRight0~6_combout ;
wire \Selector46~22_combout ;
wire \ShiftRight0~65_combout ;
wire \Selector39~4_combout ;
wire \Selector39~7_combout ;
wire \wregval_ML~84_combout ;
wire \wregval_ML[7]_OTERM197 ;
wire \wregval_ML[1]_OTERM13 ;
wire \SW[7]~input_o ;
wire \wregval_ML[7]_OTERM199~feeder_combout ;
wire \wregval_ML[7]_OTERM199 ;
wire \Equal5~0_combout ;
wire \Equal5~1_combout ;
wire \wregval_ML[9]_OTERM187 ;
wire \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \dmem_rtl_0_bypass[44]~feeder_combout ;
wire \dmem_rtl_0_bypass[43]~6_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \wregval_M[7]~2_combout ;
wire \wregval_ML[7]_OTERM195 ;
wire \wregval_ML~85_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a2 ;
wire \regs_rtl_1_bypass[14]~feeder_combout ;
wire \regs~38_combout ;
wire \regval2_DL[2]_OTERM301 ;
wire \regval2_DL[2]~DUPLICATE_q ;
wire \aluin2_A[2]~7_combout ;
wire \ShiftLeft0~21_combout ;
wire \ShiftRight0~37_combout ;
wire \Selector31~0_combout ;
wire \aluin2_A[15]~11_combout ;
wire \Selector31~1_combout ;
wire \Selector31~3_combout ;
wire \dmem~2_combout ;
wire \dmem~3_combout ;
wire \dmem~4_combout ;
wire \dmem~1_combout ;
wire \dmem~0_combout ;
wire \dmem~5_combout ;
wire \dmem_rtl_0_bypass[42]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \wregval_ML~100_combout ;
wire \wregval_ML[6]_OTERM31 ;
wire \wregval_ML~103_combout ;
wire \wregval_ML[6]_OTERM37 ;
wire \wregval_ML~101_combout ;
wire \wregval_ML[6]_OTERM33 ;
wire \wregval_ML[1]_OTERM17 ;
wire \wregval_ML[6]_OTERM35_OTERM453 ;
wire \dmem_rtl_0_bypass[5]~DUPLICATE_q ;
wire \ShiftRight0~55_combout ;
wire \ShiftRight0~56_combout ;
wire \Selector45~2_combout ;
wire \Selector45~3_combout ;
wire \Add2~89_sumout ;
wire \Add1~89_sumout ;
wire \Selector45~4_combout ;
wire \Selector45~1_combout ;
wire \Selector45~5_combout ;
wire \Equal4~4_combout ;
wire \Equal4~5_combout ;
wire \Equal4~6_combout ;
wire \wregval_ML[6]_OTERM35_OTERM451 ;
wire \wregval_ML[6]_OTERM35_OTERM449 ;
wire \SW[6]~input_o ;
wire \wregval_ML[6]_OTERM35_OTERM455 ;
wire \wregval_ML[4]_OTERM51_OTERM429 ;
wire \wregval_ML~102_combout ;
wire \wregval_ML~104_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a8 ;
wire \regs~55_combout ;
wire \regval1_DL[8]_OTERM250 ;
wire \Add2~73_sumout ;
wire \Selector38~3_combout ;
wire \Add1~73_sumout ;
wire \Selector38~4_combout ;
wire \Selector38~5_combout ;
wire \wregval_ML~82_combout ;
wire \wregval_ML[8]_OTERM47 ;
wire \wregval_ML~81_combout ;
wire \wregval_ML[8]_OTERM45 ;
wire \wregval_ML~1_combout ;
wire \wregval_ML[8]_OTERM39 ;
wire \dmem_rtl_0_bypass[46]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \wregval_ML~79_combout ;
wire \wregval_ML[8]_OTERM41 ;
wire \wregval_ML[3]_OTERM9_OTERM421 ;
wire \wregval_ML[4]_OTERM51_OTERM431 ;
wire \wregval_ML[3]_OTERM9_OTERM423 ;
wire \SW[8]~input_o ;
wire \wregval_ML[8]_OTERM43_OTERM437 ;
wire \wregval_ML[4]_OTERM51_OTERM433 ;
wire \wregval_ML~80_combout ;
wire \wregval_ML~83_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a8 ;
wire \regs~28_combout ;
wire \regval2_DL[8]_OTERM331 ;
wire \aluin2_A[8]~2_combout ;
wire \ShiftRight0~7_combout ;
wire \ShiftRight0~8_combout ;
wire \ShiftRight0~9_combout ;
wire \ShiftRight0~10_combout ;
wire \ShiftRight0~11_combout ;
wire \ShiftRight0~64_combout ;
wire \Selector42~1_combout ;
wire \Selector42~4_combout ;
wire \memout_M[16]~0_combout ;
wire \wregval_ML[9]_OTERM189 ;
wire \wregval_ML~7_combout ;
wire \wregval_ML[5]_OTERM203 ;
wire \SW[5]~input_o ;
wire \wregval_ML[5]_OTERM205 ;
wire \dmem_rtl_0_bypass[39]~1_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \dmem_rtl_0_bypass[40]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \wregval_ML~125_combout ;
wire \wregval_ML[5]_OTERM201 ;
wire \wregval_ML~8_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a4 ;
wire \regs~41_combout ;
wire \regval2_DL[4]_OTERM292 ;
wire \regval2_DL[4]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[37]~feeder_combout ;
wire \dmem_rtl_0_bypass[38]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \wregval_ML~9_combout ;
wire \wregval_ML[4]_OTERM49 ;
wire \SW[4]~input_o ;
wire \wregval_ML[4]_OTERM51_OTERM435 ;
wire \wregval_ML~10_combout ;
wire \wregval_ML~12_combout ;
wire \wregval_ML[4]_OTERM55 ;
wire \wregval_ML~11_combout ;
wire \wregval_ML[4]_OTERM53 ;
wire \wregval_ML~13_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a3 ;
wire \regs_rtl_0_bypass[16]~feeder_combout ;
wire \regs~7_combout ;
wire \regval1_DL[3]_OTERM394 ;
wire \regval1_DL[3]~DUPLICATE_q ;
wire \Selector43~2_combout ;
wire \Add1~97_sumout ;
wire \Add2~97_sumout ;
wire \Selector43~3_combout ;
wire \Selector43~4_combout ;
wire \aluout_AL[3]~DUPLICATE_q ;
wire \wregval_ML~14_combout ;
wire \wregval_ML[3]_OTERM7 ;
wire \dmem_rtl_0_bypass[35]~2_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \dmem_rtl_0_bypass[36]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \wregval_ML~121_combout ;
wire \wregval_ML[3]_OTERM1 ;
wire \wregval_ML~16_combout ;
wire \wregval_ML[3]_OTERM11 ;
wire \SW[3]~input_o ;
wire \wregval_ML[3]_OTERM9_OTERM427 ;
wire \KEY[3]~input_o ;
wire \wregval_ML[3]_OTERM9_OTERM425 ;
wire \wregval_ML~15_combout ;
wire \wregval_ML~17_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a24 ;
wire \regs~46_combout ;
wire \regval1_DL[24]_OTERM277 ;
wire \aluin2_A[24]~16_combout ;
wire \Selector22~0_combout ;
wire \Add2~33_sumout ;
wire \Add1~33_sumout ;
wire \Selector22~1_combout ;
wire \Selector22~2_combout ;
wire \ShiftLeft0~30_combout ;
wire \Selector22~3_combout ;
wire \Selector22~5_combout ;
wire \Selector22~4_combout ;
wire \Equal4~2_combout ;
wire \Equal4~1_combout ;
wire \Equal4~3_combout ;
wire \Equal4~7_combout ;
wire \wregval_ML~2_combout ;
wire \wregval_ML[3]_OTERM5 ;
wire \wregval_ML~18_combout ;
wire \wregval_ML[2]_OTERM25 ;
wire \regval2_AL[2]~feeder_combout ;
wire \dmem_rtl_0_bypass[33]~3_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \dmem_rtl_0_bypass[34]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \wregval_ML~117_combout ;
wire \wregval_ML[2]_OTERM23 ;
wire \SW[2]~input_o ;
wire \wregval_ML[2]_OTERM27_OTERM441 ;
wire \KEY[2]~input_o ;
wire \wregval_ML[2]_OTERM27_OTERM439 ;
wire \wregval_ML~19_combout ;
wire \wregval_ML~21_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a31 ;
wire \regs~11_combout ;
wire \regval2_DL[31]_OTERM382 ;
wire \aluin2_A[31]~21_combout ;
wire \Selector15~3_combout ;
wire \ShiftLeft0~60_combout ;
wire \ShiftLeft0~61_combout ;
wire \Selector15~5_combout ;
wire \Add1~114 ;
wire \Add1~117_sumout ;
wire \Add2~114 ;
wire \Add2~117_sumout ;
wire \Selector15~4_combout ;
wire \Selector15~7_combout ;
wire \Selector15~6_combout ;
wire \Add3~10 ;
wire \Add3~13_sumout ;
wire \Add4~10 ;
wire \Add4~13_sumout ;
wire \pcgood_B[31]~100_combout ;
wire \PC~35_combout ;
wire \PC~36_combout ;
wire \Add0~62 ;
wire \Add0~65_sumout ;
wire \pcplus_DL~3_combout ;
wire \wregval_ML~32_combout ;
wire \dmem_rtl_0_bypass[92]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \wregval_ML~30_combout ;
wire \wregval_ML~33_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a31 ;
wire \regs~42_combout ;
wire \regval1_DL[31]_OTERM289 ;
wire \Selector37~2_combout ;
wire \ShiftRight0~50_combout ;
wire \Selector37~4_combout ;
wire \Selector37~7_combout ;
wire \aluout_AL[9]~DUPLICATE_q ;
wire \wregval_ML~98_combout ;
wire \wregval_ML[9]_OTERM191 ;
wire \dmem_rtl_0_bypass[47]~10_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \dmem_rtl_0_bypass[48]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \wregval_ML~105_combout ;
wire \wregval_ML[9]_OTERM185 ;
wire \SW[9]~input_o ;
wire \wregval_ML[9]_OTERM193~feeder_combout ;
wire \wregval_ML[9]_OTERM193 ;
wire \wregval_ML~99_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a9 ;
wire \regs~56_combout ;
wire \regval1_DL[9]_OTERM247 ;
wire \ShiftLeft0~9_combout ;
wire \ShiftLeft0~31_combout ;
wire \ShiftLeft0~34_combout ;
wire \Selector21~4_combout ;
wire \Selector21~5_combout ;
wire \aluin2_A[25]~27_combout ;
wire \Selector21~0_combout ;
wire \Selector21~1_combout ;
wire \Add1~37_sumout ;
wire \Add2~37_sumout ;
wire \Selector21~2_combout ;
wire \Selector21~3_combout ;
wire \Selector21~6_combout ;
wire \WideNor0~3_combout ;
wire \WideNor0~combout ;
wire \wregval_ML~66_combout ;
wire \dmem_rtl_0_bypass[59]~4_combout ;
wire \dmem_rtl_0_bypass[60]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \wregval_ML~65_combout ;
wire \wregval_ML~67_combout ;
wire \regs_rtl_0_bypass[40]~feeder_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a15 ;
wire \regs~62_combout ;
wire \regval1_DL[15]_OTERM229 ;
wire \Add2~17_sumout ;
wire \Add1~17_sumout ;
wire \Selector31~2_combout ;
wire \aluout_AL~0_combout ;
wire \dmem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ;
wire \dmem_rtl_0_bypass[32]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \wregval_M[1]~0_combout ;
wire \wregval_ML[1]_OTERM15 ;
wire \PC~29_combout ;
wire \PC[1]_OTERM413 ;
wire \dobranch_A~combout ;
wire \PC~30_combout ;
wire \PC[1]_OTERM415 ;
wire \PC[1]_OTERM411 ;
wire \PC[1]_OTERM207 ;
wire \pcpred_FL~1_combout ;
wire \pcpred_FL[1]~DUPLICATE_q ;
wire \pcpred_DL~1_combout ;
wire \wregval_ML~23_combout ;
wire \wregval_ML[1]_OTERM21 ;
wire \wregval_ML[1]_OTERM19_OTERM443 ;
wire \KEY[1]~input_o ;
wire \wregval_ML[1]_OTERM19_OTERM445~feeder_combout ;
wire \wregval_ML[1]_OTERM19_OTERM445 ;
wire \SW[1]~input_o ;
wire \wregval_ML[1]_OTERM19_OTERM447 ;
wire \wregval_M[1]~1_combout ;
wire \wregval_ML~24_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a29 ;
wire \regs~15_combout ;
wire \regval2_DL[29]_OTERM370 ;
wire \regval2_DL[29]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[88]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \wregval_ML~43_combout ;
wire \wregval_ML~113_combout ;
wire \regs_rtl_0_bypass[68]~feeder_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a29 ;
wire \regs~52_combout ;
wire \regval1_DL[29]_OTERM259 ;
wire \Equal0~8_combout ;
wire \LessThan1~6_combout ;
wire \Selector46~7_combout ;
wire \Selector46~18_combout ;
wire \Selector46~15_combout ;
wire \Selector46~13_combout ;
wire \Selector46~14_combout ;
wire \LessThan1~4_combout ;
wire \LessThan1~3_combout ;
wire \Equal0~7_combout ;
wire \Selector46~11_combout ;
wire \LessThan1~7_combout ;
wire \Selector46~12_combout ;
wire \Selector46~16_combout ;
wire \aluout_A~1_combout ;
wire \aluout_A~3_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~2_combout ;
wire \LessThan1~1_combout ;
wire \Equal0~0_combout ;
wire \aluout_A~2_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \LessThan0~0_combout ;
wire \aluout_A~9_combout ;
wire \aluout_A~8_combout ;
wire \LessThan0~3_combout ;
wire \aluout_A~4_combout ;
wire \aluout_A~7_combout ;
wire \aluout_A~5_combout ;
wire \aluout_A~6_combout ;
wire \Equal0~3_combout ;
wire \aluout_A~10_combout ;
wire \aluout_A~11_combout ;
wire \Equal0~4_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~4_combout ;
wire \LessThan0~5_combout ;
wire \LessThan0~7_combout ;
wire \LessThan0~8_combout ;
wire \LessThan0~6_combout ;
wire \LessThan1~5_combout ;
wire \LessThan0~9_combout ;
wire \LessThan0~11_combout ;
wire \LessThan0~10_combout ;
wire \LessThan0~12_combout ;
wire \LessThan0~13_combout ;
wire \Equal0~5_combout ;
wire \Selector46~6_combout ;
wire \Equal0~6_combout ;
wire \LessThan0~17_combout ;
wire \LessThan0~14_combout ;
wire \LessThan0~18_combout ;
wire \LessThan0~15_combout ;
wire \LessThan0~16_combout ;
wire \LessThan1~10_combout ;
wire \LessThan1~12_combout ;
wire \LessThan1~11_combout ;
wire \LessThan1~13_combout ;
wire \LessThan1~8_combout ;
wire \LessThan1~9_combout ;
wire \LessThan1~20_combout ;
wire \LessThan1~19_combout ;
wire \LessThan1~15_combout ;
wire \LessThan1~16_combout ;
wire \LessThan1~14_combout ;
wire \LessThan1~17_combout ;
wire \LessThan1~18_combout ;
wire \LessThan1~21_combout ;
wire \Equal0~9_combout ;
wire \Selector46~17_combout ;
wire \Selector46~8_combout ;
wire \Selector46~9_combout ;
wire \Equal0~10_combout ;
wire \Equal0~11_combout ;
wire \Selector46~10_combout ;
wire \Selector46~19_combout ;
wire \Selector46~20_combout ;
wire \wregval_ML~0_combout ;
wire \wregval_ML[0]_OTERM59 ;
wire \SW[0]~input_o ;
wire \wregval_ML[0]_OTERM61_OTERM459 ;
wire \KEY[0]~input_o ;
wire \wregval_ML[0]_OTERM61_OTERM457 ;
wire \wregval_ML~3_combout ;
wire \dmem_rtl_0_bypass[30]~feeder_combout ;
wire \dmem_rtl_0_bypass[29]~0_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \wregval_ML~129_combout ;
wire \wregval_ML[0]_OTERM57 ;
wire \PC~28_combout ;
wire \PC[0]_OTERM419 ;
wire \PC[0]_OTERM417 ;
wire \PC[0]_OTERM209 ;
wire \pcplus_FL~0_combout ;
wire \pcpred_DL~0_combout ;
wire \wregval_ML~4_combout ;
wire \wregval_ML[0]_OTERM63 ;
wire \wregval_ML~5_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a2 ;
wire \regs_rtl_0_bypass[14]~feeder_combout ;
wire \regs~8_combout ;
wire \regval1_DL[2]_OTERM391 ;
wire \Add4~65_sumout ;
wire \pcgood_B[2]~48_combout ;
wire \PC~16_combout ;
wire \PC~17_combout ;
wire \PC[2]~DUPLICATE_q ;
wire \Add0~34 ;
wire \Add0~38 ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \pcplus_DL~16_combout ;
wire \pcpred_DL[5]~DUPLICATE_q ;
wire \Add3~77_sumout ;
wire \Add4~77_sumout ;
wire \pcgood_B[5]~36_combout ;
wire \PC~22_combout ;
wire \PC~23_combout ;
wire \imem~58_combout ;
wire \imem~59_combout ;
wire \imem~60_combout ;
wire \imem~61_combout ;
wire \imem~62_combout ;
wire \imem~63_combout ;
wire \imem~64_combout ;
wire \inst_FL~19_combout ;
wire \inst_FL[7]~feeder_combout ;
wire \Mux0~3_combout ;
wire \Mux0~1_combout ;
wire \Mux0~0_combout ;
wire \Mux0~2_combout ;
wire \Mux0~4_combout ;
wire \isnop_D~0_combout ;
wire \regval1_DL[4]_NEW396_RTM0398~combout ;
wire \regs_rtl_0|auto_generated|ram_block1a4 ;
wire \regs_rtl_0_bypass[18]~feeder_combout ;
wire \regs~6_combout ;
wire \regval1_DL[4]_OTERM397 ;
wire \regval1_DL[4]~DUPLICATE_q ;
wire \Add4~73_sumout ;
wire \Add3~73_sumout ;
wire \pcgood_B[4]~40_combout ;
wire \PC~20_combout ;
wire \PC~21_combout ;
wire \imem~65_combout ;
wire \imem~66_combout ;
wire \inst_FL~24_combout ;
wire \alufunc_DL~0_combout ;
wire \Selector46~24_combout ;
wire \Add4~81_sumout ;
wire \Add3~81_sumout ;
wire \pcgood_B[6]~32_combout ;
wire \PC~26_combout ;
wire \PC~27_combout ;
wire \imem~70_combout ;
wire \imem~73_combout ;
wire \imem~71_combout ;
wire \imem~74_combout ;
wire \inst_FL~31_combout ;
wire \sxtimm_DL[7]_OTERM493 ;
wire \sxtimm_DL[7]~DUPLICATE_q ;
wire \Add3~101_sumout ;
wire \Add4~101_sumout ;
wire \pcgood_B[9]~12_combout ;
wire \PC~12_combout ;
wire \PC~13_combout ;
wire \imem~15_combout ;
wire \imem~14_combout ;
wire \inst_FL~6_combout ;
wire \Decoder0~1_combout ;
wire \isjump_DL~0_combout ;
wire \isjump_DL~q ;
wire \always3~3_combout ;
wire \regval2_DL~0_combout ;
wire \regs_rtl_0_bypass[12]~feeder_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a1 ;
wire \regs~39_combout ;
wire \regval1_DL[1]_OTERM298 ;
wire \regval1_DL[1]~DUPLICATE_q ;
wire \Equal1~16_combout ;
wire \Equal1~7_combout ;
wire \Equal1~12_combout ;
wire \Equal1~13_combout ;
wire \Add4~117_sumout ;
wire \Add3~117_sumout ;
wire \pcgood_B[15]~4_combout ;
wire \Equal1~14_combout ;
wire \Equal1~11_combout ;
wire \Add3~69_sumout ;
wire \Add4~69_sumout ;
wire \pcgood_B[3]~44_combout ;
wire \Equal1~8_combout ;
wire \Equal1~10_combout ;
wire \Add3~85_sumout ;
wire \Add4~85_sumout ;
wire \pcgood_B[7]~28_combout ;
wire \Equal1~9_combout ;
wire \Equal1~15_combout ;
wire \PC~24_combout ;
wire \PC~25_combout ;
wire \PC[7]~DUPLICATE_q ;
wire \imem~2_combout ;
wire \imem~5_combout ;
wire \imem~3_combout ;
wire \imem~6_combout ;
wire \inst_FL~2_combout ;
wire \isbranch_DL~0_combout ;
wire \isbranch_DL~q ;
wire \Add3~97_sumout ;
wire \Add4~97_sumout ;
wire \pcgood_B[8]~16_combout ;
wire \PC[8]_OTERM463 ;
wire \PC~14_combout ;
wire \PC[8]_OTERM469 ;
wire \PC[8]_OTERM461 ;
wire \PC[8]_OTERM467 ;
wire \PC[8]_OTERM406 ;
wire \imem~93_combout ;
wire \imem~9_combout ;
wire \imem~8_combout ;
wire \imem~92_combout ;
wire \imem~10_combout ;
wire \inst_FL~3_combout ;
wire \inst_FL[28]~DUPLICATE_q ;
wire \always3~2_combout ;
wire \stall_F~0_combout ;
wire \isnop_FL~0_combout ;
wire \isnop_FL~q ;
wire \isnop_DL~0_combout ;
wire \isnop_DL~q ;
wire \PC~10_combout ;
wire \PC~11_combout ;
wire \inst_FL~0_combout ;
wire \imem~24_combout ;
wire \imem~21_combout ;
wire \imem~22_combout ;
wire \imem~25_combout ;
wire \inst_FL~9_combout ;
wire \inst_FL[0]~feeder_combout ;
wire \inst_FL[0]~DUPLICATE_q ;
wire \Mux1~3_combout ;
wire \regBusy_D[7]~DUPLICATE_q ;
wire \Mux1~1_combout ;
wire \inst_FL[2]~DUPLICATE_q ;
wire \Mux1~2_combout ;
wire \Mux1~0_combout ;
wire \Mux1~4_combout ;
wire \always3~1_combout ;
wire \pcplus_DL~15_combout ;
wire \pcpred_DL[27]~DUPLICATE_q ;
wire \Equal1~5_combout ;
wire \Equal1~0_combout ;
wire \Equal1~2_combout ;
wire \Equal1~1_combout ;
wire \Equal1~4_combout ;
wire \Equal1~3_combout ;
wire \Equal1~6_combout ;
wire \PC~18_combout ;
wire \PC~19_combout ;
wire \imem~40_combout ;
wire \imem~41_combout ;
wire \inst_FL~15_combout ;
wire \regs_rtl_1_bypass[8]~feeder_combout ;
wire \regs_rtl_1_bypass[6]~feeder_combout ;
wire \regs~0_combout ;
wire \regs~1_combout ;
wire \regs_rtl_1_bypass[12]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a1 ;
wire \regs~9_combout ;
wire \regval2_DL[1]_NEW387_RTM0389~combout ;
wire \regval2_DL[1]_OTERM388 ;
wire \ss0|OUT~0_RTM0167_combout ;
wire \ss0|OUT~0_OTERM165feeder_combout ;
wire \always7~0_combout ;
wire \always7~1_combout ;
wire \ss0|OUT~0_OTERM165 ;
wire \ss0|OUT~0_NEW_REG164_RTM0166_combout ;
wire \ss0|OUT~1_combout ;
wire \ss0|OUT~1_OTERM169 ;
wire \ss0|OUT~2_combout ;
wire \ss0|OUT~2_OTERM171 ;
wire \ss0|OUT~3_combout ;
wire \ss0|OUT~3_OTERM173 ;
wire \ss0|OUT~4_combout ;
wire \ss0|OUT~4_OTERM175 ;
wire \ss0|OUT~5_RTM0179_combout ;
wire \ss0|OUT~5_OTERM177feeder_combout ;
wire \ss0|OUT~5_OTERM177 ;
wire \ss0|OUT~5_NEW_REG176_RTM0178_combout ;
wire \ss0|OUT~6_RTM0183_combout ;
wire \ss0|OUT~6_OTERM181 ;
wire \ss0|OUT~6_NEW_REG180_RTM0182_combout ;
wire \ss1|OUT~0_combout ;
wire \ss1|OUT~0_OTERM147 ;
wire \ss1|OUT~1_combout ;
wire \ss1|OUT~1_OTERM149 ;
wire \ss1|OUT~2_combout ;
wire \ss1|OUT~2_OTERM151 ;
wire \ss1|OUT~3_RTM0155_combout ;
wire \ss1|OUT~3_OTERM153 ;
wire \ss1|OUT~3_NEW_REG152_RTM0154_combout ;
wire \ss1|OUT~4_combout ;
wire \ss1|OUT~4_OTERM157 ;
wire \ss1|OUT~5_combout ;
wire \ss1|OUT~5_OTERM159 ;
wire \ss1|OUT~6_RTM0163_combout ;
wire \ss1|OUT~6_OTERM161feeder_combout ;
wire \ss1|OUT~6_OTERM161 ;
wire \ss1|OUT~6_NEW_REG160_RTM0162_combout ;
wire \ss2|OUT~0_combout ;
wire \ss2|OUT~0_OTERM127 ;
wire \ss2|OUT~1_RTM0131_combout ;
wire \ss2|OUT~1_OTERM129 ;
wire \ss2|OUT~1_NEW_REG128_RTM0130_combout ;
wire \ss2|OUT~2_RTM0135_combout ;
wire \ss2|OUT~2_OTERM133feeder_combout ;
wire \ss2|OUT~2_OTERM133 ;
wire \ss2|OUT~2_NEW_REG132_RTM0134_combout ;
wire \ss2|OUT~3_combout ;
wire \ss2|OUT~3_OTERM137 ;
wire \ss2|OUT~4_combout ;
wire \ss2|OUT~4_OTERM139 ;
wire \ss2|OUT~5_combout ;
wire \ss2|OUT~5_OTERM141 ;
wire \ss2|OUT~6_RTM0145_combout ;
wire \ss2|OUT~6_OTERM143 ;
wire \ss2|OUT~6_NEW_REG142_RTM0144_combout ;
wire \ss3|OUT~0_RTM0109_combout ;
wire \ss3|OUT~0_OTERM107 ;
wire \ss3|OUT~0_NEW_REG106_RTM0108_combout ;
wire \ss3|OUT~1_combout ;
wire \ss3|OUT~1_OTERM111 ;
wire \ss3|OUT~2_combout ;
wire \ss3|OUT~2_OTERM113 ;
wire \ss3|OUT~3_combout ;
wire \ss3|OUT~3_OTERM115 ;
wire \ss3|OUT~4_combout ;
wire \ss3|OUT~4_OTERM117 ;
wire \ss3|OUT~5_RTM0121_combout ;
wire \ss3|OUT~5_OTERM119 ;
wire \ss3|OUT~5_NEW_REG118_RTM0120_combout ;
wire \ss3|OUT~6_RTM0125_combout ;
wire \ss3|OUT~6_OTERM123 ;
wire \ss3|OUT~6_NEW_REG122_RTM0124_combout ;
wire \ss4|OUT~0_combout ;
wire \ss4|OUT~0_OTERM87 ;
wire \ss4|OUT~1_RTM091_combout ;
wire \ss4|OUT~1_OTERM89 ;
wire \ss4|OUT~1_NEW_REG88_RTM090_combout ;
wire \ss4|OUT~2_RTM095_combout ;
wire \ss4|OUT~2_OTERM93 ;
wire \ss4|OUT~2_NEW_REG92_RTM094_combout ;
wire \ss4|OUT~3_combout ;
wire \ss4|OUT~3_OTERM97 ;
wire \ss4|OUT~4_combout ;
wire \ss4|OUT~4_OTERM99 ;
wire \ss4|OUT~5_combout ;
wire \ss4|OUT~5_OTERM101 ;
wire \ss4|OUT~6_RTM0105_combout ;
wire \ss4|OUT~6_OTERM103 ;
wire \ss4|OUT~6_NEW_REG102_RTM0104_combout ;
wire \ss5|OUT~0_combout ;
wire \ss5|OUT~0_OTERM65 ;
wire \ss5|OUT~1_RTM069_combout ;
wire \ss5|OUT~1_OTERM67 ;
wire \ss5|OUT~1_NEW_REG66_RTM068_combout ;
wire \ss5|OUT~2_RTM073_combout ;
wire \ss5|OUT~2_OTERM71 ;
wire \ss5|OUT~2_NEW_REG70_RTM072_combout ;
wire \ss5|OUT~3_RTM077_combout ;
wire \ss5|OUT~3_OTERM75 ;
wire \ss5|OUT~3_NEW_REG74_RTM076_combout ;
wire \ss5|OUT~4_combout ;
wire \ss5|OUT~4_OTERM79 ;
wire \ss5|OUT~5_combout ;
wire \ss5|OUT~5_OTERM81 ;
wire \ss5|OUT~6_RTM085_combout ;
wire \ss5|OUT~6_OTERM83 ;
wire \ss5|OUT~6_NEW_REG82_RTM084_combout ;
wire \always8~0_combout ;
wire \LedrOut[1]~0_combout ;
wire \LedrOut[2]~feeder_combout ;
wire \LedrOut[3]~1_combout ;
wire \LedrOut[4]~feeder_combout ;
wire \LedrOut[5]~2_combout ;
wire \LedrOut[6]~feeder_combout ;
wire \LedrOut[7]~3_combout ;
wire \LedrOut[9]~4_combout ;
wire [31:0] wregval_ML;
wire [3:0] wregno_ML;
wire [3:0] wregno_DL;
wire [3:0] wregno_AL;
wire [31:0] sxtimm_DL;
wire [31:0] regval2_DL;
wire [31:0] regval2_AL;
wire [31:0] regval1_DL;
wire [15:0] regBusy_D;
wire [31:0] pcpred_FL;
wire [31:0] pcpred_DL;
wire [31:0] pcplus_FL;
wire [31:0] pcplus_DL;
wire [31:0] pcplus_AL;
wire [31:0] inst_FL;
wire [31:0] aluout_AL;
wire [7:0] alufunc_DL;
wire [31:0] PC;
wire [9:0] LedrOut;
wire [0:0] \dmem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \dmem_rtl_0|auto_generated|decode2|eq_node ;
wire [0:92] dmem_rtl_0_bypass;
wire [0:72] regs_rtl_1_bypass;
wire [0:72] regs_rtl_0_bypass;
wire [0:0] \myPll|pll_inst|altera_pll_i|outclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|locked_wire ;

wire [39:0] \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \regs_rtl_1|auto_generated|ram_block1a0~portbdataout  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \regs_rtl_1|auto_generated|ram_block1a1  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \regs_rtl_1|auto_generated|ram_block1a2  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \regs_rtl_1|auto_generated|ram_block1a3  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \regs_rtl_1|auto_generated|ram_block1a4  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \regs_rtl_1|auto_generated|ram_block1a5  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \regs_rtl_1|auto_generated|ram_block1a6  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \regs_rtl_1|auto_generated|ram_block1a7  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \regs_rtl_1|auto_generated|ram_block1a8  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \regs_rtl_1|auto_generated|ram_block1a9  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \regs_rtl_1|auto_generated|ram_block1a10  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \regs_rtl_1|auto_generated|ram_block1a11  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \regs_rtl_1|auto_generated|ram_block1a12  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \regs_rtl_1|auto_generated|ram_block1a13  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \regs_rtl_1|auto_generated|ram_block1a14  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \regs_rtl_1|auto_generated|ram_block1a15  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \regs_rtl_1|auto_generated|ram_block1a16  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \regs_rtl_1|auto_generated|ram_block1a17  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \regs_rtl_1|auto_generated|ram_block1a18  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \regs_rtl_1|auto_generated|ram_block1a19  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \regs_rtl_1|auto_generated|ram_block1a20  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \regs_rtl_1|auto_generated|ram_block1a21  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \regs_rtl_1|auto_generated|ram_block1a22  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \regs_rtl_1|auto_generated|ram_block1a23  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \regs_rtl_1|auto_generated|ram_block1a24  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \regs_rtl_1|auto_generated|ram_block1a25  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \regs_rtl_1|auto_generated|ram_block1a26  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \regs_rtl_1|auto_generated|ram_block1a27  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \regs_rtl_1|auto_generated|ram_block1a28  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \regs_rtl_1|auto_generated|ram_block1a29  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \regs_rtl_1|auto_generated|ram_block1a30  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \regs_rtl_1|auto_generated|ram_block1a31  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \regs_rtl_0|auto_generated|ram_block1a0~portbdataout  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \regs_rtl_0|auto_generated|ram_block1a1  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \regs_rtl_0|auto_generated|ram_block1a2  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \regs_rtl_0|auto_generated|ram_block1a3  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \regs_rtl_0|auto_generated|ram_block1a4  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \regs_rtl_0|auto_generated|ram_block1a5  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \regs_rtl_0|auto_generated|ram_block1a6  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \regs_rtl_0|auto_generated|ram_block1a7  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \regs_rtl_0|auto_generated|ram_block1a8  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \regs_rtl_0|auto_generated|ram_block1a9  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \regs_rtl_0|auto_generated|ram_block1a10  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \regs_rtl_0|auto_generated|ram_block1a11  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \regs_rtl_0|auto_generated|ram_block1a12  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \regs_rtl_0|auto_generated|ram_block1a13  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \regs_rtl_0|auto_generated|ram_block1a14  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \regs_rtl_0|auto_generated|ram_block1a15  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \regs_rtl_0|auto_generated|ram_block1a16  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \regs_rtl_0|auto_generated|ram_block1a17  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \regs_rtl_0|auto_generated|ram_block1a18  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \regs_rtl_0|auto_generated|ram_block1a19  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \regs_rtl_0|auto_generated|ram_block1a20  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \regs_rtl_0|auto_generated|ram_block1a21  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \regs_rtl_0|auto_generated|ram_block1a22  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \regs_rtl_0|auto_generated|ram_block1a23  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \regs_rtl_0|auto_generated|ram_block1a24  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \regs_rtl_0|auto_generated|ram_block1a25  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \regs_rtl_0|auto_generated|ram_block1a26  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \regs_rtl_0|auto_generated|ram_block1a27  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \regs_rtl_0|auto_generated|ram_block1a28  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \regs_rtl_0|auto_generated|ram_block1a29  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \regs_rtl_0|auto_generated|ram_block1a30  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \regs_rtl_0|auto_generated|ram_block1a31  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\ss0|OUT~0_NEW_REG164_RTM0166_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\ss0|OUT~1_OTERM169 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\ss0|OUT~2_OTERM171 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\ss0|OUT~3_OTERM173 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\ss0|OUT~4_OTERM175 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\ss0|OUT~5_NEW_REG176_RTM0178_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\ss0|OUT~6_NEW_REG180_RTM0182_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\ss1|OUT~0_OTERM147 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\ss1|OUT~1_OTERM149 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\ss1|OUT~2_OTERM151 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\ss1|OUT~3_NEW_REG152_RTM0154_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\ss1|OUT~4_OTERM157 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\ss1|OUT~5_OTERM159 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\ss1|OUT~6_NEW_REG160_RTM0162_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\ss2|OUT~0_OTERM127 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\ss2|OUT~1_NEW_REG128_RTM0130_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\ss2|OUT~2_NEW_REG132_RTM0134_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\ss2|OUT~3_OTERM137 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\ss2|OUT~4_OTERM139 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\ss2|OUT~5_OTERM141 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\ss2|OUT~6_NEW_REG142_RTM0144_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\ss3|OUT~0_NEW_REG106_RTM0108_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\ss3|OUT~1_OTERM111 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\ss3|OUT~2_OTERM113 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\ss3|OUT~3_OTERM115 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\ss3|OUT~4_OTERM117 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\ss3|OUT~5_NEW_REG118_RTM0120_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\ss3|OUT~6_NEW_REG122_RTM0124_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\ss4|OUT~0_OTERM87 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\ss4|OUT~1_NEW_REG88_RTM090_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\ss4|OUT~2_NEW_REG92_RTM094_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\ss4|OUT~3_OTERM97 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\ss4|OUT~4_OTERM99 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\ss4|OUT~5_OTERM101 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\ss4|OUT~6_NEW_REG102_RTM0104_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\ss5|OUT~0_OTERM65 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\ss5|OUT~1_NEW_REG66_RTM068_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\ss5|OUT~2_NEW_REG70_RTM072_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\ss5|OUT~3_NEW_REG74_RTM076_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\ss5|OUT~4_OTERM79 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\ss5|OUT~5_OTERM81 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\ss5|OUT~6_NEW_REG82_RTM084_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(LedrOut[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(!LedrOut[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(LedrOut[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(!LedrOut[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(LedrOut[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(!LedrOut[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(LedrOut[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(!LedrOut[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(LedrOut[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(!LedrOut[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\RESET_N~input_o ),
	.pfden(gnd),
	.refclkin(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 2000;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N0
cyclonev_lcell_comb \inst_FL[3]~feeder (
// Equation(s):
// \inst_FL[3]~feeder_combout  = ( \inst_FL~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_FL~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL[3]~feeder .extended_lut = "off";
defparam \inst_FL[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst_FL[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N2
dffeas \inst_FL[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL[3]~feeder_combout ),
	.asdata(\inst_FL[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_FL[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[3]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_FL[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N1
dffeas \inst_FL[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL[3]~feeder_combout ),
	.asdata(\inst_FL[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[3] .is_wysiwyg = "true";
defparam \inst_FL[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N48
cyclonev_lcell_comb \PC[8]_NEW405_RTM0409 (
// Equation(s):
// \PC[8]_NEW405_RTM0409~combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[8]_NEW405_RTM0409~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[8]_NEW405_RTM0409 .extended_lut = "off";
defparam \PC[8]_NEW405_RTM0409 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \PC[8]_NEW405_RTM0409 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N50
dffeas \PC[8]_NEW_REG470 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC[8]_NEW405_RTM0409~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[8]_OTERM471 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8]_NEW_REG470 .is_wysiwyg = "true";
defparam \PC[8]_NEW_REG470 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N14
dffeas \PC[8]_NEW_REG464 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Equal1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[8]_OTERM465 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8]_NEW_REG464 .is_wysiwyg = "true";
defparam \PC[8]_NEW_REG464 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N15
cyclonev_lcell_comb \regval1_DL[1]_NEW297_RTM0299 (
// Equation(s):
// \regval1_DL[1]_NEW297_RTM0299~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[1]_NEW297_RTM0299~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[1]_NEW297_RTM0299 .extended_lut = "off";
defparam \regval1_DL[1]_NEW297_RTM0299 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \regval1_DL[1]_NEW297_RTM0299 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N51
cyclonev_lcell_comb \imem~13 (
// Equation(s):
// \imem~13_combout  = (\inst_FL~0_combout  & (!PC[9] $ (!\PC[8]_OTERM406 )))

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(!\PC[8]_OTERM406 ),
	.datad(!\inst_FL~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~13 .extended_lut = "off";
defparam \imem~13 .lut_mask = 64'h005A005A005A005A;
defparam \imem~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N7
dffeas \PC[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[9]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N0
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( \PC[2]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \Add0~34  = CARRY(( \PC[2]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N6
cyclonev_lcell_comb \imem~20 (
// Equation(s):
// \imem~20_combout  = ( PC[6] & ( PC[5] & ( (!\PC[7]~DUPLICATE_q  & ((!PC[3] & ((PC[4]))) # (PC[3] & (\PC[2]~DUPLICATE_q )))) # (\PC[7]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & ((!PC[3]) # (PC[4])))) ) ) ) # ( !PC[6] & ( PC[5] & ( (!\PC[2]~DUPLICATE_q  & 
// ((!PC[3] $ (PC[4])))) # (\PC[2]~DUPLICATE_q  & (PC[3] & ((!\PC[7]~DUPLICATE_q ) # (!PC[4])))) ) ) ) # ( PC[6] & ( !PC[5] & ( (!\PC[2]~DUPLICATE_q  & ((!PC[4] & (\PC[7]~DUPLICATE_q )) # (PC[4] & ((PC[3]))))) # (\PC[2]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & 
// (!PC[3] & !PC[4]))) ) ) ) # ( !PC[6] & ( !PC[5] & ( (!PC[3] & (!\PC[2]~DUPLICATE_q  $ (((!PC[4]) # (\PC[7]~DUPLICATE_q ))))) # (PC[3] & (!\PC[2]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  $ (PC[4])))) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[4]),
	.datae(!PC[6]),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~20 .extended_lut = "off";
defparam \imem~20 .lut_mask = 64'h3894640CC30E12B3;
defparam \imem~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N15
cyclonev_lcell_comb \imem~19 (
// Equation(s):
// \imem~19_combout  = ( PC[3] & ( (!PC[4] & (PC[5])) # (PC[4] & (!PC[5] & (!PC[6] & \PC[2]~DUPLICATE_q ))) ) ) # ( !PC[3] & ( (!PC[4] & (!PC[6] $ (((!\PC[2]~DUPLICATE_q ) # (PC[5]))))) # (PC[4] & (!\PC[2]~DUPLICATE_q  & ((!PC[6]) # (PC[5])))) ) )

	.dataa(!PC[4]),
	.datab(!PC[5]),
	.datac(!PC[6]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~19 .extended_lut = "off";
defparam \imem~19 .lut_mask = 64'h5B825B8222622262;
defparam \imem~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N15
cyclonev_lcell_comb \inst_FL~4 (
// Equation(s):
// \inst_FL~4_combout  = (\imem~13_combout  & \stall_F~0_combout )

	.dataa(!\imem~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stall_F~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~4 .extended_lut = "off";
defparam \inst_FL~4 .lut_mask = 64'h0055005500550055;
defparam \inst_FL~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N36
cyclonev_lcell_comb \inst_FL~8 (
// Equation(s):
// \inst_FL~8_combout  = ( \inst_FL~4_combout  & ( (!PC[9] & (\imem~20_combout )) # (PC[9] & (((!\PC[7]~DUPLICATE_q  & \imem~19_combout )))) ) )

	.dataa(!PC[9]),
	.datab(!\imem~20_combout ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!\imem~19_combout ),
	.datae(gnd),
	.dataf(!\inst_FL~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~8 .extended_lut = "off";
defparam \inst_FL~8 .lut_mask = 64'h0000000022722272;
defparam \inst_FL~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N38
dffeas \inst_FL[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~8_combout ),
	.asdata(inst_FL[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[27] .is_wysiwyg = "true";
defparam \inst_FL[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N33
cyclonev_lcell_comb \imem~16 (
// Equation(s):
// \imem~16_combout  = (PC[9] & (!PC[6] & !\PC[7]~DUPLICATE_q ))

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(!PC[6]),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~16 .extended_lut = "off";
defparam \imem~16 .lut_mask = 64'h5000500050005000;
defparam \imem~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N42
cyclonev_lcell_comb \imem~17 (
// Equation(s):
// \imem~17_combout  = ( !PC[3] & ( (PC[4] & (!PC[5] & (\imem~16_combout  & !\PC[2]~DUPLICATE_q ))) ) )

	.dataa(!PC[4]),
	.datab(!PC[5]),
	.datac(!\imem~16_combout ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~17 .extended_lut = "off";
defparam \imem~17 .lut_mask = 64'h0400040000000000;
defparam \imem~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N16
dffeas \PC[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N10
dffeas \PC[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2] .is_wysiwyg = "true";
defparam \PC[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N0
cyclonev_lcell_comb \imem~18 (
// Equation(s):
// \imem~18_combout  = ( !\PC[7]~DUPLICATE_q  & ( PC[5] & ( (PC[2] & ((!PC[3] & (PC[6] & \PC[4]~DUPLICATE_q )) # (PC[3] & (!PC[6] & !\PC[4]~DUPLICATE_q )))) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !PC[5] & ( (PC[3] & (PC[6] & (\PC[4]~DUPLICATE_q  & !PC[2]))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[6]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[2]),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~18 .extended_lut = "off";
defparam \imem~18 .lut_mask = 64'h0000010000420000;
defparam \imem~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N24
cyclonev_lcell_comb \inst_FL~7 (
// Equation(s):
// \inst_FL~7_combout  = ( \imem~18_combout  & ( (\inst_FL~4_combout  & ((!\PC[9]~DUPLICATE_q ) # (\imem~17_combout ))) ) ) # ( !\imem~18_combout  & ( (\imem~17_combout  & \inst_FL~4_combout ) ) )

	.dataa(!\PC[9]~DUPLICATE_q ),
	.datab(!\imem~17_combout ),
	.datac(!\inst_FL~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~7 .extended_lut = "off";
defparam \inst_FL~7 .lut_mask = 64'h030303030B0B0B0B;
defparam \inst_FL~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N26
dffeas \inst_FL[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~7_combout ),
	.asdata(inst_FL[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[26] .is_wysiwyg = "true";
defparam \inst_FL[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N25
dffeas \inst_FL[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~7_combout ),
	.asdata(inst_FL[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_FL[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[26]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_FL[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N12
cyclonev_lcell_comb \imem~11 (
// Equation(s):
// \imem~11_combout  = ( PC[4] & ( (!PC[5] & (!PC[6] & (PC[3] & \PC[2]~DUPLICATE_q ))) # (PC[5] & (((!PC[3] & !\PC[2]~DUPLICATE_q )))) ) ) # ( !PC[4] & ( (!PC[5] & (!PC[3] & (!PC[6] $ (!\PC[2]~DUPLICATE_q )))) # (PC[5] & (!PC[6] $ (((!PC[3]) # 
// (\PC[2]~DUPLICATE_q ))))) ) )

	.dataa(!PC[5]),
	.datab(!PC[6]),
	.datac(!PC[3]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~11 .extended_lut = "off";
defparam \imem~11 .lut_mask = 64'h3491349150085008;
defparam \imem~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N0
cyclonev_lcell_comb \imem~12 (
// Equation(s):
// \imem~12_combout  = ( PC[6] & ( PC[5] & ( (!PC[4] & (\PC[2]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  $ (!PC[3])))) # (PC[4] & (!\PC[2]~DUPLICATE_q  $ (((PC[3]) # (\PC[7]~DUPLICATE_q ))))) ) ) ) # ( !PC[6] & ( PC[5] & ( (!\PC[2]~DUPLICATE_q  & ((!PC[3] $ 
// (PC[4])))) # (\PC[2]~DUPLICATE_q  & (PC[3] & (!\PC[7]~DUPLICATE_q  $ (!PC[4])))) ) ) ) # ( PC[6] & ( !PC[5] & ( (!PC[3] & (!PC[4] & (!\PC[7]~DUPLICATE_q  $ (!\PC[2]~DUPLICATE_q )))) # (PC[3] & (!\PC[2]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  $ (!PC[4])))) ) 
// ) ) # ( !PC[6] & ( !PC[5] & ( (!PC[3] & (!\PC[2]~DUPLICATE_q  $ (((!PC[4]) # (\PC[7]~DUPLICATE_q ))))) # (PC[3] & (!\PC[2]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  $ (PC[4])))) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[4]),
	.datae(!PC[6]),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~12 .extended_lut = "off";
defparam \imem~12 .lut_mask = 64'h38946408C10E1293;
defparam \imem~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N24
cyclonev_lcell_comb \inst_FL~5 (
// Equation(s):
// \inst_FL~5_combout  = ( PC[9] & ( \inst_FL~4_combout  & ( (!\PC[7]~DUPLICATE_q  & \imem~11_combout ) ) ) ) # ( !PC[9] & ( \inst_FL~4_combout  & ( \imem~12_combout  ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!\imem~11_combout ),
	.datac(!\imem~12_combout ),
	.datad(gnd),
	.datae(!PC[9]),
	.dataf(!\inst_FL~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~5 .extended_lut = "off";
defparam \inst_FL~5 .lut_mask = 64'h000000000F0F2222;
defparam \inst_FL~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N25
dffeas \inst_FL[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~5_combout ),
	.asdata(inst_FL[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[30] .is_wysiwyg = "true";
defparam \inst_FL[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N6
cyclonev_lcell_comb \WideOr15~1 (
// Equation(s):
// \WideOr15~1_combout  = ( !inst_FL[29] & ( inst_FL[31] & ( (!inst_FL[30] & ((!inst_FL[27] & ((!\inst_FL[26]~DUPLICATE_q ) # (\inst_FL[28]~DUPLICATE_q ))) # (inst_FL[27] & (!\inst_FL[26]~DUPLICATE_q  & \inst_FL[28]~DUPLICATE_q )))) ) ) ) # ( inst_FL[29] & ( 
// !inst_FL[31] & ( (!inst_FL[27] & (!\inst_FL[26]~DUPLICATE_q  & (\inst_FL[28]~DUPLICATE_q  & !inst_FL[30]))) ) ) ) # ( !inst_FL[29] & ( !inst_FL[31] & ( (!\inst_FL[26]~DUPLICATE_q  & (!\inst_FL[28]~DUPLICATE_q  & (!inst_FL[27] $ (inst_FL[30])))) ) ) )

	.dataa(!inst_FL[27]),
	.datab(!\inst_FL[26]~DUPLICATE_q ),
	.datac(!\inst_FL[28]~DUPLICATE_q ),
	.datad(!inst_FL[30]),
	.datae(!inst_FL[29]),
	.dataf(!inst_FL[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr15~1 .extended_lut = "off";
defparam \WideOr15~1 .lut_mask = 64'h804008008E000000;
defparam \WideOr15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N42
cyclonev_lcell_comb \imem~35 (
// Equation(s):
// \imem~35_combout  = ( PC[5] & ( \PC[7]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & ((!PC[3] & (!PC[6] & !PC[4])) # (PC[3] & ((PC[4]))))) # (\PC[2]~DUPLICATE_q  & (((PC[6] & PC[4])))) ) ) ) # ( !PC[5] & ( \PC[7]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & 
// ((!PC[6] & (PC[3])) # (PC[6] & ((!PC[4]))))) # (\PC[2]~DUPLICATE_q  & (!PC[6] $ (((!PC[3] & !PC[4]))))) ) ) ) # ( PC[5] & ( !\PC[7]~DUPLICATE_q  & ( (!PC[3] & ((!PC[6] & (!\PC[2]~DUPLICATE_q  & PC[4])) # (PC[6] & ((!PC[4]))))) # (PC[3] & ((!PC[6] $ 
// (PC[4])))) ) ) ) # ( !PC[5] & ( !\PC[7]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & (!PC[3] & ((PC[4])))) # (\PC[2]~DUPLICATE_q  & ((!PC[3] & (!PC[6])) # (PC[3] & ((!PC[4]))))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[3]),
	.datac(!PC[6]),
	.datad(!PC[4]),
	.datae(!PC[5]),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~35 .extended_lut = "off";
defparam \imem~35 .lut_mask = 64'h51C83C833E708027;
defparam \imem~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N0
cyclonev_lcell_comb \imem~34 (
// Equation(s):
// \imem~34_combout  = ( !PC[5] & ( \PC[7]~DUPLICATE_q  & ( (!PC[6] & !PC[4]) ) ) ) # ( PC[5] & ( !\PC[7]~DUPLICATE_q  & ( (!PC[3] & (!PC[4] & ((!\PC[2]~DUPLICATE_q ) # (!PC[6])))) # (PC[3] & ((!PC[6] & ((PC[4]))) # (PC[6] & ((!\PC[2]~DUPLICATE_q ) # 
// (!PC[4]))))) ) ) ) # ( !PC[5] & ( !\PC[7]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & ((!PC[4] & (PC[3])) # (PC[4] & ((!PC[6]))))) # (\PC[2]~DUPLICATE_q  & ((!PC[3] $ (!PC[4])) # (PC[6]))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[3]),
	.datac(!PC[6]),
	.datad(!PC[4]),
	.datae(!PC[5]),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~34 .extended_lut = "off";
defparam \imem~34 .lut_mask = 64'h37E5CB32F0000000;
defparam \imem~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N36
cyclonev_lcell_comb \inst_FL~13 (
// Equation(s):
// \inst_FL~13_combout  = ( \imem~34_combout  & ( \stall_F~0_combout  & ( (!\inst_FL~0_combout ) # ((!PC[9] & ((!\PC[8]_OTERM406 ) # (\imem~35_combout ))) # (PC[9] & ((\PC[8]_OTERM406 )))) ) ) ) # ( !\imem~34_combout  & ( \stall_F~0_combout  & ( 
// (((!\inst_FL~0_combout ) # (!\PC[8]_OTERM406 )) # (\imem~35_combout )) # (PC[9]) ) ) )

	.dataa(!PC[9]),
	.datab(!\imem~35_combout ),
	.datac(!\inst_FL~0_combout ),
	.datad(!\PC[8]_OTERM406 ),
	.datae(!\imem~34_combout ),
	.dataf(!\stall_F~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~13 .extended_lut = "off";
defparam \inst_FL~13 .lut_mask = 64'h00000000FFF7FAF7;
defparam \inst_FL~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N27
cyclonev_lcell_comb \inst_FL[2]~feeder (
// Equation(s):
// \inst_FL[2]~feeder_combout  = ( \inst_FL~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_FL~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL[2]~feeder .extended_lut = "off";
defparam \inst_FL[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst_FL[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N29
dffeas \inst_FL[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL[2]~feeder_combout ),
	.asdata(inst_FL[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[2] .is_wysiwyg = "true";
defparam \inst_FL[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N12
cyclonev_lcell_comb \imem~33 (
// Equation(s):
// \imem~33_combout  = ( PC[6] & ( PC[5] & ( (!\PC[2]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ ((\PC[7]~DUPLICATE_q )))) # (\PC[2]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & (\PC[7]~DUPLICATE_q  & !PC[3]))) ) ) ) # ( !PC[6] & ( PC[5] & ( (!\PC[7]~DUPLICATE_q  & 
// ((!PC[3] & ((\PC[2]~DUPLICATE_q ))) # (PC[3] & (!\PC[4]~DUPLICATE_q )))) # (\PC[7]~DUPLICATE_q  & (((PC[3] & \PC[2]~DUPLICATE_q )))) ) ) ) # ( PC[6] & ( !PC[5] & ( (!\PC[4]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & ((\PC[2]~DUPLICATE_q )))) # 
// (\PC[4]~DUPLICATE_q  & ((!PC[3] & (\PC[7]~DUPLICATE_q )) # (PC[3] & ((!\PC[2]~DUPLICATE_q ))))) ) ) ) # ( !PC[6] & ( !PC[5] & ( (!PC[3] & ((!\PC[4]~DUPLICATE_q  & (\PC[7]~DUPLICATE_q  & \PC[2]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q 
// )))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[6]),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~33 .extended_lut = "off";
defparam \imem~33 .lut_mask = 64'h4060159808CB9920;
defparam \imem~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N36
cyclonev_lcell_comb \imem~32 (
// Equation(s):
// \imem~32_combout  = ( PC[3] & ( \PC[4]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & (!PC[6] & \PC[2]~DUPLICATE_q )) ) ) ) # ( !PC[3] & ( \PC[4]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & ((!PC[5] & ((\PC[2]~DUPLICATE_q ) # (PC[6]))) # (PC[5] & 
// ((!\PC[2]~DUPLICATE_q ))))) ) ) ) # ( PC[3] & ( !\PC[4]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & (((PC[6] & \PC[2]~DUPLICATE_q )) # (PC[5]))) # (\PC[7]~DUPLICATE_q  & (!PC[5] & (!PC[6]))) ) ) ) # ( !PC[3] & ( !\PC[4]~DUPLICATE_q  & ( (!PC[6] & (((!PC[5] & 
// \PC[2]~DUPLICATE_q )))) # (PC[6] & (!\PC[7]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q ) # (PC[5])))) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!PC[6]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[3]),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~32 .extended_lut = "off";
defparam \imem~32 .lut_mask = 64'h0AC2626A2A8800A0;
defparam \imem~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N18
cyclonev_lcell_comb \inst_FL~12 (
// Equation(s):
// \inst_FL~12_combout  = ( \imem~32_combout  & ( \imem~13_combout  & ( (\stall_F~0_combout  & (!\PC[9]~DUPLICATE_q  & \imem~33_combout )) ) ) ) # ( !\imem~32_combout  & ( \imem~13_combout  & ( (\stall_F~0_combout  & ((\imem~33_combout ) # 
// (\PC[9]~DUPLICATE_q ))) ) ) ) # ( \imem~32_combout  & ( !\imem~13_combout  & ( \stall_F~0_combout  ) ) ) # ( !\imem~32_combout  & ( !\imem~13_combout  & ( \stall_F~0_combout  ) ) )

	.dataa(!\stall_F~0_combout ),
	.datab(!\PC[9]~DUPLICATE_q ),
	.datac(!\imem~33_combout ),
	.datad(gnd),
	.datae(!\imem~32_combout ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~12 .extended_lut = "off";
defparam \inst_FL~12 .lut_mask = 64'h5555555515150404;
defparam \inst_FL~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N19
dffeas \inst_FL[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~12_combout ),
	.asdata(inst_FL[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[10] .is_wysiwyg = "true";
defparam \inst_FL[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N12
cyclonev_lcell_comb \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = ( !inst_FL[30] & ( !\inst_FL[28]~DUPLICATE_q  & ( (!inst_FL[29] & (!inst_FL[31] & (!inst_FL[27] & !\inst_FL[26]~DUPLICATE_q ))) ) ) )

	.dataa(!inst_FL[29]),
	.datab(!inst_FL[31]),
	.datac(!inst_FL[27]),
	.datad(!\inst_FL[26]~DUPLICATE_q ),
	.datae(!inst_FL[30]),
	.dataf(!\inst_FL[28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~0 .extended_lut = "off";
defparam \Decoder0~0 .lut_mask = 64'h8000000000000000;
defparam \Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N24
cyclonev_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = ( \Decoder0~0_combout  & ( inst_FL[10] ) ) # ( !\Decoder0~0_combout  & ( inst_FL[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!inst_FL[2]),
	.datad(!inst_FL[10]),
	.datae(gnd),
	.dataf(!\Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~0 .extended_lut = "off";
defparam \Selector12~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N18
cyclonev_lcell_comb \imem~94 (
// Equation(s):
// \imem~94_combout  = ( !PC[5] & ( \PC[2]~DUPLICATE_q  & ( (!\PC[8]_OTERM406  & (PC[4] & PC[9])) ) ) ) # ( PC[5] & ( !\PC[2]~DUPLICATE_q  & ( (PC[3] & ((!\PC[8]_OTERM406  & (PC[4] & PC[9])) # (\PC[8]_OTERM406  & (!PC[4] & !PC[9])))) ) ) )

	.dataa(!\PC[8]_OTERM406 ),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!PC[9]),
	.datae(!PC[5]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~94 .extended_lut = "off";
defparam \imem~94 .lut_mask = 64'h0000040200220000;
defparam \imem~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N12
cyclonev_lcell_comb \imem~95 (
// Equation(s):
// \imem~95_combout  = ( PC[5] & ( \PC[2]~DUPLICATE_q  & ( (\PC[8]_OTERM406  & (!PC[3] & !PC[9])) ) ) ) # ( !PC[5] & ( !\PC[2]~DUPLICATE_q  & ( (!PC[4] & ((!\PC[8]_OTERM406  & (!PC[3] & PC[9])) # (\PC[8]_OTERM406  & (PC[3] & !PC[9])))) ) ) )

	.dataa(!\PC[8]_OTERM406 ),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!PC[9]),
	.datae(!PC[5]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~95 .extended_lut = "off";
defparam \imem~95 .lut_mask = 64'h0480000000005000;
defparam \imem~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N36
cyclonev_lcell_comb \imem~0 (
// Equation(s):
// \imem~0_combout  = ( PC[5] & ( \PC[2]~DUPLICATE_q  & ( (\PC[8]_OTERM406  & (!PC[4] & (PC[3] & !PC[9]))) ) ) ) # ( PC[5] & ( !\PC[2]~DUPLICATE_q  & ( (\PC[8]_OTERM406  & (!PC[4] & (PC[3] & !PC[9]))) ) ) ) # ( !PC[5] & ( !\PC[2]~DUPLICATE_q  & ( 
// (\PC[8]_OTERM406  & (PC[4] & !PC[9])) ) ) )

	.dataa(!\PC[8]_OTERM406 ),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!PC[9]),
	.datae(!PC[5]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~0 .extended_lut = "off";
defparam \imem~0 .lut_mask = 64'h1100040000000400;
defparam \imem~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N6
cyclonev_lcell_comb \imem~96 (
// Equation(s):
// \imem~96_combout  = ( PC[5] & ( \PC[2]~DUPLICATE_q  & ( (!\PC[8]_OTERM406  & (PC[4] & ((PC[9])))) # (\PC[8]_OTERM406  & (((!PC[3] & !PC[9])))) ) ) ) # ( !PC[5] & ( \PC[2]~DUPLICATE_q  & ( (!\PC[8]_OTERM406  & (!PC[4] & (PC[3] & PC[9]))) ) ) ) # ( !PC[5] & 
// ( !\PC[2]~DUPLICATE_q  & ( (!\PC[8]_OTERM406  & (PC[9] & ((!PC[4]) # (!PC[3])))) # (\PC[8]_OTERM406  & (PC[4] & (PC[3] & !PC[9]))) ) ) )

	.dataa(!\PC[8]_OTERM406 ),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!PC[9]),
	.datae(!PC[5]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~96 .extended_lut = "off";
defparam \imem~96 .lut_mask = 64'h01A8000000085022;
defparam \imem~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N54
cyclonev_lcell_comb \imem~1 (
// Equation(s):
// \imem~1_combout  = ( \imem~0_combout  & ( \imem~96_combout  & ( (!PC[6] & (((!\PC[7]~DUPLICATE_q ) # (\imem~95_combout )))) # (PC[6] & (((\PC[7]~DUPLICATE_q )) # (\imem~94_combout ))) ) ) ) # ( !\imem~0_combout  & ( \imem~96_combout  & ( (!PC[6] & 
// (((!\PC[7]~DUPLICATE_q ) # (\imem~95_combout )))) # (PC[6] & (\imem~94_combout  & (!\PC[7]~DUPLICATE_q ))) ) ) ) # ( \imem~0_combout  & ( !\imem~96_combout  & ( (!PC[6] & (((\PC[7]~DUPLICATE_q  & \imem~95_combout )))) # (PC[6] & (((\PC[7]~DUPLICATE_q )) # 
// (\imem~94_combout ))) ) ) ) # ( !\imem~0_combout  & ( !\imem~96_combout  & ( (!PC[6] & (((\PC[7]~DUPLICATE_q  & \imem~95_combout )))) # (PC[6] & (\imem~94_combout  & (!\PC[7]~DUPLICATE_q ))) ) ) )

	.dataa(!\imem~94_combout ),
	.datab(!PC[6]),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!\imem~95_combout ),
	.datae(!\imem~0_combout ),
	.dataf(!\imem~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~1 .extended_lut = "off";
defparam \imem~1 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \imem~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N15
cyclonev_lcell_comb \inst_FL~1 (
// Equation(s):
// \inst_FL~1_combout  = ( \inst_FL~0_combout  & ( (\stall_F~0_combout  & \imem~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\stall_F~0_combout ),
	.datad(!\imem~1_combout ),
	.datae(gnd),
	.dataf(!\inst_FL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~1 .extended_lut = "off";
defparam \inst_FL~1 .lut_mask = 64'h00000000000F000F;
defparam \inst_FL~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N17
dffeas \inst_FL[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~1_combout ),
	.asdata(inst_FL[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[8] .is_wysiwyg = "true";
defparam \inst_FL[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N40
dffeas \inst_FL[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL[0]~feeder_combout ),
	.asdata(inst_FL[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[0] .is_wysiwyg = "true";
defparam \inst_FL[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N6
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( \Decoder0~0_combout  & ( inst_FL[8] ) ) # ( !\Decoder0~0_combout  & ( inst_FL[0] ) )

	.dataa(gnd),
	.datab(!inst_FL[8]),
	.datac(gnd),
	.datad(!inst_FL[0]),
	.datae(gnd),
	.dataf(!\Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "off";
defparam \Selector14~0 .lut_mask = 64'h00FF00FF33333333;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N48
cyclonev_lcell_comb \wregno_DL~3 (
// Equation(s):
// \wregno_DL~3_combout  = ( \always3~1_combout  & ( wregno_DL[0] ) ) # ( !\always3~1_combout  & ( \Selector14~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector14~0_combout ),
	.datad(!wregno_DL[0]),
	.datae(gnd),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_DL~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_DL~3 .extended_lut = "off";
defparam \wregno_DL~3 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \wregno_DL~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N39
cyclonev_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = ( inst_FL[27] & ( (!\inst_FL[28]~DUPLICATE_q  & inst_FL[29]) ) ) # ( !inst_FL[27] & ( (!\inst_FL[28]~DUPLICATE_q  & ((!\inst_FL[26]~DUPLICATE_q ) # (inst_FL[29]))) # (\inst_FL[28]~DUPLICATE_q  & (!\inst_FL[26]~DUPLICATE_q  & 
// inst_FL[29])) ) )

	.dataa(!\inst_FL[28]~DUPLICATE_q ),
	.datab(!\inst_FL[26]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!inst_FL[29]),
	.datae(gnd),
	.dataf(!inst_FL[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr1~0 .extended_lut = "off";
defparam \WideOr1~0 .lut_mask = 64'h88EE88EE00AA00AA;
defparam \WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N21
cyclonev_lcell_comb \WideOr15~0 (
// Equation(s):
// \WideOr15~0_combout  = ( inst_FL[27] & ( (!\inst_FL[28]~DUPLICATE_q  & (!inst_FL[31] & (!\inst_FL[26]~DUPLICATE_q  & inst_FL[30]))) ) )

	.dataa(!\inst_FL[28]~DUPLICATE_q ),
	.datab(!inst_FL[31]),
	.datac(!\inst_FL[26]~DUPLICATE_q ),
	.datad(!inst_FL[30]),
	.datae(gnd),
	.dataf(!inst_FL[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr15~0 .extended_lut = "off";
defparam \WideOr15~0 .lut_mask = 64'h0000000000800080;
defparam \WideOr15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N57
cyclonev_lcell_comb \always3~0 (
// Equation(s):
// \always3~0_combout  = ( \WideOr15~0_combout  & ( ((!inst_FL[31] & (\WideOr1~0_combout  & !inst_FL[30]))) # (inst_FL[29]) ) ) # ( !\WideOr15~0_combout  & ( (!inst_FL[31] & (\WideOr1~0_combout  & !inst_FL[30])) ) )

	.dataa(!inst_FL[29]),
	.datab(!inst_FL[31]),
	.datac(!\WideOr1~0_combout ),
	.datad(!inst_FL[30]),
	.datae(gnd),
	.dataf(!\WideOr15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always3~0 .extended_lut = "off";
defparam \always3~0 .lut_mask = 64'h0C000C005D555D55;
defparam \always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N30
cyclonev_lcell_comb \always3~4 (
// Equation(s):
// \always3~4_combout  = ( \Mux0~4_combout  ) # ( !\Mux0~4_combout  & ( (\Mux1~4_combout  & \always3~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux1~4_combout ),
	.datad(!\always3~0_combout ),
	.datae(gnd),
	.dataf(!\Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always3~4 .extended_lut = "off";
defparam \always3~4 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \always3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N3
cyclonev_lcell_comb \regBusy_D~0 (
// Equation(s):
// \regBusy_D~0_combout  = ( \Mux2~4_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (((\isnop_FL~q ) # (\always3~4_combout )) # (\WideOr15~1_combout )) ) ) # ( !\Mux2~4_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # 
// ((\isnop_FL~q ) # (\always3~4_combout )) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\WideOr15~1_combout ),
	.datac(!\always3~4_combout ),
	.datad(!\isnop_FL~q ),
	.datae(gnd),
	.dataf(!\Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~0 .extended_lut = "off";
defparam \regBusy_D~0 .lut_mask = 64'hAFFFAFFFBFFFBFFF;
defparam \regBusy_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N49
dffeas \wregno_DL[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_DL~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_DL[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_DL[0] .is_wysiwyg = "true";
defparam \wregno_DL[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N48
cyclonev_lcell_comb \always6~0 (
// Equation(s):
// \always6~0_combout  = ( \isnop_DL~q  ) # ( !\isnop_DL~q  & ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\isnop_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always6~0 .extended_lut = "off";
defparam \always6~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \always6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N41
dffeas \wregno_AL[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_DL[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_AL[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_AL[0] .is_wysiwyg = "true";
defparam \wregno_AL[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N41
dffeas isnop_AL(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\always6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isnop_AL~q ),
	.prn(vcc));
// synopsys translate_off
defparam isnop_AL.is_wysiwyg = "true";
defparam isnop_AL.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N33
cyclonev_lcell_comb \MemWE~0 (
// Equation(s):
// \MemWE~0_combout  = ( !\isnop_AL~q  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\isnop_AL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemWE~0 .extended_lut = "off";
defparam \MemWE~0 .lut_mask = 64'h00FF00FF00000000;
defparam \MemWE~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N36
cyclonev_lcell_comb \wregno_ML~3 (
// Equation(s):
// \wregno_ML~3_combout  = ( \MemWE~0_combout  & ( wregno_AL[0] ) )

	.dataa(gnd),
	.datab(!wregno_AL[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\MemWE~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_ML~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_ML~3 .extended_lut = "off";
defparam \wregno_ML~3 .lut_mask = 64'h0000333300003333;
defparam \wregno_ML~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N37
dffeas \wregno_ML[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_ML~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_ML[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_ML[0] .is_wysiwyg = "true";
defparam \wregno_ML[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N54
cyclonev_lcell_comb \isnop_ML~0 (
// Equation(s):
// \isnop_ML~0_combout  = !\MemWE~0_combout 

	.dataa(!\MemWE~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isnop_ML~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isnop_ML~0 .extended_lut = "off";
defparam \isnop_ML~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \isnop_ML~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N55
dffeas isnop_ML(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\isnop_ML~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isnop_ML~q ),
	.prn(vcc));
// synopsys translate_off
defparam isnop_ML.is_wysiwyg = "true";
defparam isnop_ML.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N30
cyclonev_lcell_comb \wrreg_DL~0 (
// Equation(s):
// \wrreg_DL~0_combout  = ( \WideOr15~1_combout  & ( (!\always3~1_combout ) # (\wrreg_DL~q ) ) ) # ( !\WideOr15~1_combout  & ( (\always3~1_combout  & \wrreg_DL~q ) ) )

	.dataa(!\always3~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\wrreg_DL~q ),
	.datae(gnd),
	.dataf(!\WideOr15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrreg_DL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrreg_DL~0 .extended_lut = "off";
defparam \wrreg_DL~0 .lut_mask = 64'h00550055AAFFAAFF;
defparam \wrreg_DL~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N31
dffeas wrreg_DL(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wrreg_DL~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_DL~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_DL.is_wysiwyg = "true";
defparam wrreg_DL.power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N17
dffeas wrreg_AL(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wrreg_DL~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_AL~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_AL.is_wysiwyg = "true";
defparam wrreg_AL.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N57
cyclonev_lcell_comb \wrreg_ML~0 (
// Equation(s):
// \wrreg_ML~0_combout  = (\MemWE~0_combout  & \wrreg_AL~q )

	.dataa(!\MemWE~0_combout ),
	.datab(gnd),
	.datac(!\wrreg_AL~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrreg_ML~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrreg_ML~0 .extended_lut = "off";
defparam \wrreg_ML~0 .lut_mask = 64'h0505050505050505;
defparam \wrreg_ML~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N58
dffeas wrreg_ML(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wrreg_ML~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_ML~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_ML.is_wysiwyg = "true";
defparam wrreg_ML.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N24
cyclonev_lcell_comb \always11~0 (
// Equation(s):
// \always11~0_combout  = ( !\isnop_ML~q  & ( \wrreg_ML~q  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) )

	.dataa(gnd),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\isnop_ML~q ),
	.dataf(!\wrreg_ML~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always11~0 .extended_lut = "off";
defparam \always11~0 .lut_mask = 64'h0000000033330000;
defparam \always11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N3
cyclonev_lcell_comb \Decoder2~1 (
// Equation(s):
// \Decoder2~1_combout  = ( \always11~0_combout  & ( wregno_ML[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!wregno_ML[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~1 .extended_lut = "off";
defparam \Decoder2~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \Decoder2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N54
cyclonev_lcell_comb \regBusy_D~11 (
// Equation(s):
// \regBusy_D~11_combout  = ( !\Mux2~4_combout  & ( (!\isnop_FL~q  & (\WideOr15~1_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & !\always3~4_combout ))) ) )

	.dataa(!\isnop_FL~q ),
	.datab(!\WideOr15~1_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\always3~4_combout ),
	.datae(gnd),
	.dataf(!\Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~11 .extended_lut = "off";
defparam \regBusy_D~11 .lut_mask = 64'h0200020000000000;
defparam \regBusy_D~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N12
cyclonev_lcell_comb \imem~29 (
// Equation(s):
// \imem~29_combout  = ( !\PC[9]~DUPLICATE_q  & ( PC[5] & ( (!\PC[2]~DUPLICATE_q  & (!PC[3] & (!PC[6] $ (!PC[4])))) # (\PC[2]~DUPLICATE_q  & (!PC[4] & (!PC[6] $ (!PC[3])))) ) ) ) # ( !\PC[9]~DUPLICATE_q  & ( !PC[5] & ( (!PC[6] & (!PC[3] & (!PC[4] $ 
// (!\PC[2]~DUPLICATE_q )))) # (PC[6] & (!PC[4] $ (((!\PC[2]~DUPLICATE_q ))))) ) ) )

	.dataa(!PC[6]),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!\PC[9]~DUPLICATE_q ),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~29 .extended_lut = "off";
defparam \imem~29 .lut_mask = 64'h31C4000060480000;
defparam \imem~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N36
cyclonev_lcell_comb \imem~4 (
// Equation(s):
// \imem~4_combout  = ( !PC[4] & ( (!PC[6] & (!PC[5] & (!PC[3] & \PC[9]~DUPLICATE_q ))) ) )

	.dataa(!PC[6]),
	.datab(!PC[5]),
	.datac(!PC[3]),
	.datad(!\PC[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~4 .extended_lut = "off";
defparam \imem~4 .lut_mask = 64'h0080008000000000;
defparam \imem~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N42
cyclonev_lcell_comb \imem~30 (
// Equation(s):
// \imem~30_combout  = ( PC[3] & ( PC[5] & ( (!\PC[9]~DUPLICATE_q  & ((PC[6]) # (\PC[2]~DUPLICATE_q ))) ) ) ) # ( !PC[3] & ( PC[5] & ( (!\PC[9]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q ) # (!PC[6]))) # (\PC[4]~DUPLICATE_q  & 
// (\PC[2]~DUPLICATE_q )))) ) ) ) # ( PC[3] & ( !PC[5] & ( (!\PC[9]~DUPLICATE_q  & (((\PC[4]~DUPLICATE_q  & \PC[2]~DUPLICATE_q )) # (PC[6]))) ) ) ) # ( !PC[3] & ( !PC[5] & ( (!\PC[9]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q )) # 
// (\PC[4]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  & PC[6])))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[9]~DUPLICATE_q ),
	.datad(!PC[6]),
	.datae(!PC[3]),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~30 .extended_lut = "off";
defparam \imem~30 .lut_mask = 64'h206010F0B09030F0;
defparam \imem~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N18
cyclonev_lcell_comb \imem~28 (
// Equation(s):
// \imem~28_combout  = ( \PC[9]~DUPLICATE_q  & ( PC[5] & ( (!\PC[2]~DUPLICATE_q  & (((!PC[4]) # (PC[3])))) # (\PC[2]~DUPLICATE_q  & ((!PC[6]) # (!PC[4] $ (!PC[3])))) ) ) ) # ( \PC[9]~DUPLICATE_q  & ( !PC[5] & ( (!PC[4] & (((PC[3])))) # (PC[4] & ((!PC[3] & 
// ((\PC[2]~DUPLICATE_q ))) # (PC[3] & ((!\PC[2]~DUPLICATE_q ) # (PC[6]))))) ) ) )

	.dataa(!PC[6]),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!\PC[9]~DUPLICATE_q ),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~28 .extended_lut = "off";
defparam \imem~28 .lut_mask = 64'h00000F3D0000CFBE;
defparam \imem~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N6
cyclonev_lcell_comb \imem~31 (
// Equation(s):
// \imem~31_combout  = ( \imem~30_combout  & ( \imem~28_combout  & ( (!\PC[7]~DUPLICATE_q  & (((!\PC[8]_OTERM406 )) # (\imem~29_combout ))) # (\PC[7]~DUPLICATE_q  & (((\PC[8]_OTERM406 ) # (\imem~4_combout )))) ) ) ) # ( !\imem~30_combout  & ( 
// \imem~28_combout  & ( (!\PC[7]~DUPLICATE_q  & (((!\PC[8]_OTERM406 )) # (\imem~29_combout ))) # (\PC[7]~DUPLICATE_q  & (((\imem~4_combout  & !\PC[8]_OTERM406 )))) ) ) ) # ( \imem~30_combout  & ( !\imem~28_combout  & ( (!\PC[7]~DUPLICATE_q  & 
// (\imem~29_combout  & ((\PC[8]_OTERM406 )))) # (\PC[7]~DUPLICATE_q  & (((\PC[8]_OTERM406 ) # (\imem~4_combout )))) ) ) ) # ( !\imem~30_combout  & ( !\imem~28_combout  & ( (!\PC[7]~DUPLICATE_q  & (\imem~29_combout  & ((\PC[8]_OTERM406 )))) # 
// (\PC[7]~DUPLICATE_q  & (((\imem~4_combout  & !\PC[8]_OTERM406 )))) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!\imem~29_combout ),
	.datac(!\imem~4_combout ),
	.datad(!\PC[8]_OTERM406 ),
	.datae(!\imem~30_combout ),
	.dataf(!\imem~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~31 .extended_lut = "off";
defparam \imem~31 .lut_mask = 64'h05220577AF22AF77;
defparam \imem~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N33
cyclonev_lcell_comb \inst_FL~11 (
// Equation(s):
// \inst_FL~11_combout  = ( \imem~31_combout  & ( (\inst_FL~0_combout  & (\always3~3_combout  & !\always3~2_combout )) ) )

	.dataa(!\inst_FL~0_combout ),
	.datab(!\always3~3_combout ),
	.datac(!\always3~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~11 .extended_lut = "off";
defparam \inst_FL~11 .lut_mask = 64'h0000000010101010;
defparam \inst_FL~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N48
cyclonev_lcell_comb \inst_FL[1]~feeder (
// Equation(s):
// \inst_FL[1]~feeder_combout  = ( \inst_FL~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_FL~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL[1]~feeder .extended_lut = "off";
defparam \inst_FL[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst_FL[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N49
dffeas \inst_FL[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL[1]~feeder_combout ),
	.asdata(\inst_FL[1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_FL[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[1]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_FL[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N6
cyclonev_lcell_comb \imem~26 (
// Equation(s):
// \imem~26_combout  = ( \PC[2]~DUPLICATE_q  & ( PC[4] & ( (!\PC[7]~DUPLICATE_q  & ((!PC[6]) # (PC[5]))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( PC[4] & ( (!\PC[7]~DUPLICATE_q  & ((!PC[5] & ((PC[6]) # (PC[3]))) # (PC[5] & ((!PC[3]) # (!PC[6]))))) ) ) ) # ( 
// \PC[2]~DUPLICATE_q  & ( !PC[4] & ( (!PC[6] & (!PC[5] & ((!PC[3]) # (\PC[7]~DUPLICATE_q )))) # (PC[6] & (((!\PC[7]~DUPLICATE_q )))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !PC[4] & ( (!PC[6] & (!PC[5] $ ((!\PC[7]~DUPLICATE_q )))) # (PC[6] & 
// (((!\PC[7]~DUPLICATE_q  & !PC[3])))) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[6]),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~26 .extended_lut = "off";
defparam \imem~26 .lut_mask = 64'h66C0A2CC4CC8CC44;
defparam \imem~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N0
cyclonev_lcell_comb \imem~27 (
// Equation(s):
// \imem~27_combout  = ( PC[6] & ( PC[5] & ( (!\PC[7]~DUPLICATE_q  & ((!PC[3] & ((!\PC[4]~DUPLICATE_q ) # (\PC[2]~DUPLICATE_q ))) # (PC[3] & ((!\PC[2]~DUPLICATE_q ))))) ) ) ) # ( !PC[6] & ( PC[5] & ( (!PC[3] & ((!\PC[2]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q )) 
// # (\PC[2]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q ))))) ) ) ) # ( PC[6] & ( !PC[5] & ( (!\PC[7]~DUPLICATE_q  & (PC[3] & (!\PC[4]~DUPLICATE_q  $ (\PC[2]~DUPLICATE_q )))) # (\PC[7]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q )))) ) ) ) # ( 
// !PC[6] & ( !PC[5] & ( (!\PC[4]~DUPLICATE_q  & (\PC[7]~DUPLICATE_q  & (PC[3] & \PC[2]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  $ (((!\PC[7]~DUPLICATE_q ) # (PC[3]))))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[6]),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~27 .extended_lut = "off";
defparam \imem~27 .lut_mask = 64'h1047190450C08CC0;
defparam \imem~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N51
cyclonev_lcell_comb \inst_FL~10 (
// Equation(s):
// \inst_FL~10_combout  = ( \imem~13_combout  & ( (\stall_F~0_combout  & ((!\PC[9]~DUPLICATE_q  & ((\imem~27_combout ))) # (\PC[9]~DUPLICATE_q  & (!\imem~26_combout )))) ) ) # ( !\imem~13_combout  & ( \stall_F~0_combout  ) )

	.dataa(!\imem~26_combout ),
	.datab(!\stall_F~0_combout ),
	.datac(!\PC[9]~DUPLICATE_q ),
	.datad(!\imem~27_combout ),
	.datae(gnd),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~10 .extended_lut = "off";
defparam \inst_FL~10 .lut_mask = 64'h3333333302320232;
defparam \inst_FL~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N53
dffeas \inst_FL[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~10_combout ),
	.asdata(inst_FL[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[9] .is_wysiwyg = "true";
defparam \inst_FL[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N52
dffeas \inst_FL[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~10_combout ),
	.asdata(inst_FL[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_FL[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[9]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_FL[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N30
cyclonev_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ( \Decoder0~0_combout  & ( \inst_FL[9]~DUPLICATE_q  ) ) # ( !\Decoder0~0_combout  & ( \inst_FL[1]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_FL[1]~DUPLICATE_q ),
	.datad(!\inst_FL[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~0 .extended_lut = "off";
defparam \Selector13~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N3
cyclonev_lcell_comb \wregno_DL~0 (
// Equation(s):
// \wregno_DL~0_combout  = ( wregno_DL[1] & ( \always3~1_combout  ) ) # ( wregno_DL[1] & ( !\always3~1_combout  & ( \Selector13~0_combout  ) ) ) # ( !wregno_DL[1] & ( !\always3~1_combout  & ( \Selector13~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector13~0_combout ),
	.datad(gnd),
	.datae(!wregno_DL[1]),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_DL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_DL~0 .extended_lut = "off";
defparam \wregno_DL~0 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \wregno_DL~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N4
dffeas \wregno_DL[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_DL~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_DL[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_DL[1] .is_wysiwyg = "true";
defparam \wregno_DL[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N49
dffeas \wregno_AL[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_DL[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_AL[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_AL[1] .is_wysiwyg = "true";
defparam \wregno_AL[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N51
cyclonev_lcell_comb \wregno_ML~0 (
// Equation(s):
// \wregno_ML~0_combout  = ( \MemWE~0_combout  & ( wregno_AL[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!wregno_AL[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemWE~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_ML~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_ML~0 .extended_lut = "off";
defparam \wregno_ML~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \wregno_ML~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y18_N52
dffeas \wregno_ML[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_ML~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_ML[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_ML[1] .is_wysiwyg = "true";
defparam \wregno_ML[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N39
cyclonev_lcell_comb \imem~23 (
// Equation(s):
// \imem~23_combout  = ( !PC[6] & ( (!PC[5] & (!PC[4] & \PC[9]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!PC[5]),
	.datac(!PC[4]),
	.datad(!\PC[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~23 .extended_lut = "off";
defparam \imem~23 .lut_mask = 64'h00C000C000000000;
defparam \imem~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N48
cyclonev_lcell_comb \imem~38 (
// Equation(s):
// \imem~38_combout  = ( PC[6] & ( \PC[2]~DUPLICATE_q  & ( (!\PC[9]~DUPLICATE_q  & (((!PC[5]) # (PC[3])) # (PC[4]))) ) ) ) # ( !PC[6] & ( \PC[2]~DUPLICATE_q  & ( (!\PC[9]~DUPLICATE_q  & (!PC[4] $ (((!PC[3]) # (PC[5]))))) ) ) ) # ( PC[6] & ( 
// !\PC[2]~DUPLICATE_q  & ( (!\PC[9]~DUPLICATE_q  & ((!PC[4]) # ((!PC[5]) # (PC[3])))) ) ) ) # ( !PC[6] & ( !\PC[2]~DUPLICATE_q  & ( !\PC[9]~DUPLICATE_q  ) ) )

	.dataa(!\PC[9]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!PC[5]),
	.datae(!PC[6]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~38 .extended_lut = "off";
defparam \imem~38 .lut_mask = 64'hAAAAAA8A2822AA2A;
defparam \imem~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N0
cyclonev_lcell_comb \imem~36 (
// Equation(s):
// \imem~36_combout  = ( PC[6] & ( PC[5] & ( \PC[9]~DUPLICATE_q  ) ) ) # ( !PC[6] & ( PC[5] & ( (\PC[9]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q ) # ((!PC[3]) # (!PC[4])))) ) ) ) # ( PC[6] & ( !PC[5] & ( (\PC[9]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q ) # ((!PC[4]) 
// # (PC[3])))) ) ) ) # ( !PC[6] & ( !PC[5] & ( (\PC[9]~DUPLICATE_q  & (((!PC[3] & PC[4])) # (\PC[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[9]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[4]),
	.datae(!PC[6]),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~36 .extended_lut = "off";
defparam \imem~36 .lut_mask = 64'h1151554555545555;
defparam \imem~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N30
cyclonev_lcell_comb \imem~37 (
// Equation(s):
// \imem~37_combout  = ( PC[6] & ( \PC[2]~DUPLICATE_q  & ( (!\PC[9]~DUPLICATE_q  & ((PC[3]) # (PC[4]))) ) ) ) # ( !PC[6] & ( \PC[2]~DUPLICATE_q  & ( (!\PC[9]~DUPLICATE_q  & ((!PC[4] & (!PC[3] $ (!PC[5]))) # (PC[4] & ((!PC[5]) # (PC[3]))))) ) ) ) # ( PC[6] & 
// ( !\PC[2]~DUPLICATE_q  & ( (!\PC[9]~DUPLICATE_q  & ((!PC[5] & (!PC[4])) # (PC[5] & ((!PC[3]))))) ) ) ) # ( !PC[6] & ( !\PC[2]~DUPLICATE_q  & ( (!\PC[9]~DUPLICATE_q  & ((!PC[4]) # (PC[3]))) ) ) )

	.dataa(!\PC[9]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!PC[5]),
	.datae(!PC[6]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~37 .extended_lut = "off";
defparam \imem~37 .lut_mask = 64'h8A8A88A02A822A2A;
defparam \imem~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N42
cyclonev_lcell_comb \imem~39 (
// Equation(s):
// \imem~39_combout  = ( \imem~36_combout  & ( \imem~37_combout  & ( (\PC[7]~DUPLICATE_q  & ((!\PC[8]_OTERM406  & (!\imem~23_combout )) # (\PC[8]_OTERM406  & ((!\imem~38_combout ))))) ) ) ) # ( !\imem~36_combout  & ( \imem~37_combout  & ( 
// (!\PC[7]~DUPLICATE_q  & (((!\PC[8]_OTERM406 )))) # (\PC[7]~DUPLICATE_q  & ((!\PC[8]_OTERM406  & (!\imem~23_combout )) # (\PC[8]_OTERM406  & ((!\imem~38_combout ))))) ) ) ) # ( \imem~36_combout  & ( !\imem~37_combout  & ( (!\PC[7]~DUPLICATE_q  & 
// (((\PC[8]_OTERM406 )))) # (\PC[7]~DUPLICATE_q  & ((!\PC[8]_OTERM406  & (!\imem~23_combout )) # (\PC[8]_OTERM406  & ((!\imem~38_combout ))))) ) ) ) # ( !\imem~36_combout  & ( !\imem~37_combout  & ( (!\PC[7]~DUPLICATE_q ) # ((!\PC[8]_OTERM406  & 
// (!\imem~23_combout )) # (\PC[8]_OTERM406  & ((!\imem~38_combout )))) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!\imem~23_combout ),
	.datac(!\imem~38_combout ),
	.datad(!\PC[8]_OTERM406 ),
	.datae(!\imem~36_combout ),
	.dataf(!\imem~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~39 .extended_lut = "off";
defparam \imem~39 .lut_mask = 64'hEEFA44FAEE504450;
defparam \imem~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N9
cyclonev_lcell_comb \inst_FL~14 (
// Equation(s):
// \inst_FL~14_combout  = ( \inst_FL~0_combout  & ( \stall_F~0_combout  & ( \imem~39_combout  ) ) ) # ( !\inst_FL~0_combout  & ( \stall_F~0_combout  ) )

	.dataa(!\imem~39_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst_FL~0_combout ),
	.dataf(!\stall_F~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~14 .extended_lut = "off";
defparam \inst_FL~14 .lut_mask = 64'h00000000FFFF5555;
defparam \inst_FL~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N11
dffeas \inst_FL[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~14_combout ),
	.asdata(inst_FL[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[11] .is_wysiwyg = "true";
defparam \inst_FL[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N3
cyclonev_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = ( \Decoder0~0_combout  & ( inst_FL[11] ) ) # ( !\Decoder0~0_combout  & ( \inst_FL[3]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!inst_FL[11]),
	.datad(!\inst_FL[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~0 .extended_lut = "off";
defparam \Selector11~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N36
cyclonev_lcell_comb \wregno_DL~2 (
// Equation(s):
// \wregno_DL~2_combout  = ( \Selector11~0_combout  & ( (!\always3~1_combout ) # (wregno_DL[3]) ) ) # ( !\Selector11~0_combout  & ( (\always3~1_combout  & wregno_DL[3]) ) )

	.dataa(!\always3~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!wregno_DL[3]),
	.datae(gnd),
	.dataf(!\Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_DL~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_DL~2 .extended_lut = "off";
defparam \wregno_DL~2 .lut_mask = 64'h00550055AAFFAAFF;
defparam \wregno_DL~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N37
dffeas \wregno_DL[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_DL~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_DL[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_DL[3] .is_wysiwyg = "true";
defparam \wregno_DL[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N43
dffeas \wregno_AL[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_DL[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_AL[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_AL[3] .is_wysiwyg = "true";
defparam \wregno_AL[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N45
cyclonev_lcell_comb \wregno_ML~2 (
// Equation(s):
// \wregno_ML~2_combout  = ( \MemWE~0_combout  & ( wregno_AL[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!wregno_AL[3]),
	.datad(gnd),
	.datae(!\MemWE~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_ML~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_ML~2 .extended_lut = "off";
defparam \wregno_ML~2 .lut_mask = 64'h00000F0F00000F0F;
defparam \wregno_ML~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N46
dffeas \wregno_ML[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_ML~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_ML[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_ML[3] .is_wysiwyg = "true";
defparam \wregno_ML[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N12
cyclonev_lcell_comb \wregno_DL~1 (
// Equation(s):
// \wregno_DL~1_combout  = ( \always3~1_combout  & ( wregno_DL[2] ) ) # ( !\always3~1_combout  & ( \Selector12~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector12~0_combout ),
	.datad(!wregno_DL[2]),
	.datae(gnd),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_DL~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_DL~1 .extended_lut = "off";
defparam \wregno_DL~1 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \wregno_DL~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N13
dffeas \wregno_DL[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_DL~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_DL[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_DL[2] .is_wysiwyg = "true";
defparam \wregno_DL[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N16
dffeas \wregno_AL[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_DL[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_AL[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_AL[2] .is_wysiwyg = "true";
defparam \wregno_AL[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N12
cyclonev_lcell_comb \wregno_ML~1 (
// Equation(s):
// \wregno_ML~1_combout  = ( \MemWE~0_combout  & ( wregno_AL[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!wregno_AL[2]),
	.datae(!\MemWE~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_ML~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_ML~1 .extended_lut = "off";
defparam \wregno_ML~1 .lut_mask = 64'h000000FF000000FF;
defparam \wregno_ML~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N13
dffeas \wregno_ML[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_ML~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_ML[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_ML[2] .is_wysiwyg = "true";
defparam \wregno_ML[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N24
cyclonev_lcell_comb \Decoder2~9 (
// Equation(s):
// \Decoder2~9_combout  = ( wregno_ML[2] & ( (!wregno_ML[1] & wregno_ML[3]) ) )

	.dataa(gnd),
	.datab(!wregno_ML[1]),
	.datac(gnd),
	.datad(!wregno_ML[3]),
	.datae(gnd),
	.dataf(!wregno_ML[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~9 .extended_lut = "off";
defparam \Decoder2~9 .lut_mask = 64'h0000000000CC00CC;
defparam \Decoder2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N9
cyclonev_lcell_comb \regBusy_D~47 (
// Equation(s):
// \regBusy_D~47_combout  = (!\Selector13~0_combout  & (\Selector11~0_combout  & (\Selector12~0_combout  & \Selector14~0_combout )))

	.dataa(!\Selector13~0_combout ),
	.datab(!\Selector11~0_combout ),
	.datac(!\Selector12~0_combout ),
	.datad(!\Selector14~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~47 .extended_lut = "off";
defparam \regBusy_D~47 .lut_mask = 64'h0002000200020002;
defparam \regBusy_D~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N58
dffeas \isnop_FL~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\isnop_FL~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isnop_FL~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \isnop_FL~DUPLICATE .is_wysiwyg = "true";
defparam \isnop_FL~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N6
cyclonev_lcell_comb \regBusy_D~45 (
// Equation(s):
// \regBusy_D~45_combout  = ( \Selector12~0_combout  & ( (!\Selector13~0_combout  & (\Selector11~0_combout  & (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & \Selector14~0_combout ))) ) )

	.dataa(!\Selector13~0_combout ),
	.datab(!\Selector11~0_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Selector14~0_combout ),
	.datae(gnd),
	.dataf(!\Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~45 .extended_lut = "off";
defparam \regBusy_D~45 .lut_mask = 64'h0000000000200020;
defparam \regBusy_D~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N24
cyclonev_lcell_comb \regBusy_D~46 (
// Equation(s):
// \regBusy_D~46_combout  = ( !\regBusy_D~45_combout  & ( \Mux2~4_combout  ) ) # ( !\regBusy_D~45_combout  & ( !\Mux2~4_combout  & ( (!\WideOr15~1_combout ) # ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((\always3~4_combout ) # (\isnop_FL~DUPLICATE_q 
// ))) ) ) )

	.dataa(!\WideOr15~1_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\isnop_FL~DUPLICATE_q ),
	.datad(!\always3~4_combout ),
	.datae(!\regBusy_D~45_combout ),
	.dataf(!\Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~46 .extended_lut = "off";
defparam \regBusy_D~46 .lut_mask = 64'hEFFF0000FFFF0000;
defparam \regBusy_D~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N18
cyclonev_lcell_comb \regBusy_D~48 (
// Equation(s):
// \regBusy_D~48_combout  = ( regBusy_D[13] & ( \regBusy_D~46_combout  & ( (!\Decoder2~1_combout ) # ((!\Decoder2~9_combout ) # (\regBusy_D~11_combout )) ) ) ) # ( regBusy_D[13] & ( !\regBusy_D~46_combout  & ( (\regBusy_D~11_combout  & ((!\Decoder2~1_combout 
// ) # ((!\Decoder2~9_combout ) # (\regBusy_D~47_combout )))) ) ) ) # ( !regBusy_D[13] & ( !\regBusy_D~46_combout  & ( (\regBusy_D~11_combout  & \regBusy_D~47_combout ) ) ) )

	.dataa(!\Decoder2~1_combout ),
	.datab(!\regBusy_D~11_combout ),
	.datac(!\Decoder2~9_combout ),
	.datad(!\regBusy_D~47_combout ),
	.datae(!regBusy_D[13]),
	.dataf(!\regBusy_D~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~48 .extended_lut = "off";
defparam \regBusy_D~48 .lut_mask = 64'h003332330000FBFB;
defparam \regBusy_D~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N19
dffeas \regBusy_D[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[13] .is_wysiwyg = "true";
defparam \regBusy_D[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N18
cyclonev_lcell_comb \Decoder2~5 (
// Equation(s):
// \Decoder2~5_combout  = ( wregno_ML[3] & ( \always11~0_combout  & ( !wregno_ML[0] ) ) )

	.dataa(gnd),
	.datab(!wregno_ML[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!wregno_ML[3]),
	.dataf(!\always11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~5 .extended_lut = "off";
defparam \Decoder2~5 .lut_mask = 64'h000000000000CCCC;
defparam \Decoder2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N39
cyclonev_lcell_comb \regBusy_D~41 (
// Equation(s):
// \regBusy_D~41_combout  = ( \Selector11~0_combout  & ( (!\Selector13~0_combout  & (\Selector12~0_combout  & !\Selector14~0_combout )) ) )

	.dataa(!\Selector13~0_combout ),
	.datab(gnd),
	.datac(!\Selector12~0_combout ),
	.datad(!\Selector14~0_combout ),
	.datae(gnd),
	.dataf(!\Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~41 .extended_lut = "off";
defparam \regBusy_D~41 .lut_mask = 64'h000000000A000A00;
defparam \regBusy_D~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N24
cyclonev_lcell_comb \regBusy_D~42 (
// Equation(s):
// \regBusy_D~42_combout  = ( !\regBusy_D~41_combout  & ( (!regBusy_D[12]) # ((wregno_ML[2] & (!wregno_ML[1] & \Decoder2~5_combout ))) ) )

	.dataa(!wregno_ML[2]),
	.datab(!wregno_ML[1]),
	.datac(!regBusy_D[12]),
	.datad(!\Decoder2~5_combout ),
	.datae(gnd),
	.dataf(!\regBusy_D~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~42 .extended_lut = "off";
defparam \regBusy_D~42 .lut_mask = 64'hF0F4F0F400000000;
defparam \regBusy_D~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N48
cyclonev_lcell_comb \regBusy_D~39 (
// Equation(s):
// \regBusy_D~39_combout  = ( \Selector12~0_combout  & ( (!\Selector13~0_combout  & (\Selector11~0_combout  & (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & !\Selector14~0_combout ))) ) )

	.dataa(!\Selector13~0_combout ),
	.datab(!\Selector11~0_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Selector14~0_combout ),
	.datae(gnd),
	.dataf(!\Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~39 .extended_lut = "off";
defparam \regBusy_D~39 .lut_mask = 64'h0000000020002000;
defparam \regBusy_D~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N27
cyclonev_lcell_comb \regBusy_D~43 (
// Equation(s):
// \regBusy_D~43_combout  = ( !\regBusy_D~39_combout  & ( (!wregno_ML[2]) # ((!\Decoder2~5_combout ) # (wregno_ML[1])) ) )

	.dataa(!wregno_ML[2]),
	.datab(!wregno_ML[1]),
	.datac(!\Decoder2~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regBusy_D~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~43 .extended_lut = "off";
defparam \regBusy_D~43 .lut_mask = 64'hFBFBFBFB00000000;
defparam \regBusy_D~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N30
cyclonev_lcell_comb \regBusy_D~40 (
// Equation(s):
// \regBusy_D~40_combout  = ( !\regBusy_D~39_combout  & ( !regBusy_D[12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regBusy_D[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regBusy_D~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~40 .extended_lut = "off";
defparam \regBusy_D~40 .lut_mask = 64'hF0F0F0F000000000;
defparam \regBusy_D~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N0
cyclonev_lcell_comb \regBusy_D~44 (
// Equation(s):
// \regBusy_D~44_combout  = ( \regBusy_D~43_combout  & ( \regBusy_D~40_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\WideOr15~1_combout  & (!\regBusy_D~42_combout  & !\isnop_D~0_combout ))) ) ) ) # ( !\regBusy_D~43_combout  & ( 
// \regBusy_D~40_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\WideOr15~1_combout  & (!\regBusy_D~42_combout  & !\isnop_D~0_combout ))) ) ) ) # ( \regBusy_D~43_combout  & ( !\regBusy_D~40_combout  & ( 
// (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((!\WideOr15~1_combout ) # ((!\regBusy_D~42_combout ) # (\isnop_D~0_combout ))) ) ) ) # ( !\regBusy_D~43_combout  & ( !\regBusy_D~40_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & 
// (\WideOr15~1_combout  & (!\regBusy_D~42_combout  & !\isnop_D~0_combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\WideOr15~1_combout ),
	.datac(!\regBusy_D~42_combout ),
	.datad(!\isnop_D~0_combout ),
	.datae(!\regBusy_D~43_combout ),
	.dataf(!\regBusy_D~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~44 .extended_lut = "off";
defparam \regBusy_D~44 .lut_mask = 64'h1000FEFF10001000;
defparam \regBusy_D~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N2
dffeas \regBusy_D[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[12] .is_wysiwyg = "true";
defparam \regBusy_D[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N21
cyclonev_lcell_comb \regBusy_D~49 (
// Equation(s):
// \regBusy_D~49_combout  = ( \Selector11~0_combout  & ( (\Selector13~0_combout  & \Selector12~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector13~0_combout ),
	.datad(!\Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~49 .extended_lut = "off";
defparam \regBusy_D~49 .lut_mask = 64'h00000000000F000F;
defparam \regBusy_D~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N36
cyclonev_lcell_comb \regBusy_D~54 (
// Equation(s):
// \regBusy_D~54_combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] & ( (((\regBusy_D~49_combout  & (\Selector14~0_combout )))) ) ) # ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( (\WideOr15~1_combout  & (!\always3~4_combout  & 
// (!\isnop_FL~DUPLICATE_q  & ((!\Mux2~4_combout ))))) ) )

	.dataa(!\WideOr15~1_combout ),
	.datab(!\always3~4_combout ),
	.datac(!\isnop_FL~DUPLICATE_q ),
	.datad(!\Selector14~0_combout ),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\Mux2~4_combout ),
	.datag(!\regBusy_D~49_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~54 .extended_lut = "on";
defparam \regBusy_D~54 .lut_mask = 64'h000F4040000F0000;
defparam \regBusy_D~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N6
cyclonev_lcell_comb \Decoder2~3 (
// Equation(s):
// \Decoder2~3_combout  = (wregno_ML[2] & wregno_ML[1])

	.dataa(!wregno_ML[2]),
	.datab(!wregno_ML[1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~3 .extended_lut = "off";
defparam \Decoder2~3 .lut_mask = 64'h1111111111111111;
defparam \Decoder2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N54
cyclonev_lcell_comb \Decoder2~10 (
// Equation(s):
// \Decoder2~10_combout  = ( \Decoder2~3_combout  & ( wregno_ML[3] ) )

	.dataa(gnd),
	.datab(!wregno_ML[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~10 .extended_lut = "off";
defparam \Decoder2~10 .lut_mask = 64'h0000000033333333;
defparam \Decoder2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N57
cyclonev_lcell_comb \regBusy_D~52 (
// Equation(s):
// \regBusy_D~52_combout  = ( \regBusy_D~49_combout  & ( \Selector14~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regBusy_D~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~52 .extended_lut = "off";
defparam \regBusy_D~52 .lut_mask = 64'h000000000F0F0F0F;
defparam \regBusy_D~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N36
cyclonev_lcell_comb \regBusy_D~53 (
// Equation(s):
// \regBusy_D~53_combout  = ( regBusy_D[15] & ( \regBusy_D~11_combout  & ( (!\Decoder2~1_combout ) # ((!\regBusy_D~54_combout ) # ((!\Decoder2~10_combout ) # (\regBusy_D~52_combout ))) ) ) ) # ( !regBusy_D[15] & ( \regBusy_D~11_combout  & ( 
// (\regBusy_D~54_combout  & \regBusy_D~52_combout ) ) ) ) # ( regBusy_D[15] & ( !\regBusy_D~11_combout  & ( (!\regBusy_D~54_combout  & ((!\Decoder2~1_combout ) # (!\Decoder2~10_combout ))) ) ) )

	.dataa(!\Decoder2~1_combout ),
	.datab(!\regBusy_D~54_combout ),
	.datac(!\Decoder2~10_combout ),
	.datad(!\regBusy_D~52_combout ),
	.datae(!regBusy_D[15]),
	.dataf(!\regBusy_D~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~53 .extended_lut = "off";
defparam \regBusy_D~53 .lut_mask = 64'h0000C8C80033FEFF;
defparam \regBusy_D~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N37
dffeas \regBusy_D[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[15] .is_wysiwyg = "true";
defparam \regBusy_D[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N0
cyclonev_lcell_comb \regBusy_D~50 (
// Equation(s):
// \regBusy_D~50_combout  = ( \regBusy_D~49_combout  & ( !\Selector14~0_combout  ) )

	.dataa(gnd),
	.datab(!\Selector14~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regBusy_D~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~50 .extended_lut = "off";
defparam \regBusy_D~50 .lut_mask = 64'h00000000CCCCCCCC;
defparam \regBusy_D~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N54
cyclonev_lcell_comb \regBusy_D~58 (
// Equation(s):
// \regBusy_D~58_combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] & ( ((!\Selector14~0_combout  & (\regBusy_D~49_combout ))) ) ) # ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( (\WideOr15~1_combout  & (((!\isnop_FL~DUPLICATE_q  & 
// (!\always3~4_combout  & !\Mux2~4_combout ))))) ) )

	.dataa(!\WideOr15~1_combout ),
	.datab(!\Selector14~0_combout ),
	.datac(!\isnop_FL~DUPLICATE_q ),
	.datad(!\always3~4_combout ),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\Mux2~4_combout ),
	.datag(!\regBusy_D~49_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~58 .extended_lut = "on";
defparam \regBusy_D~58 .lut_mask = 64'h0C0C50000C0C0000;
defparam \regBusy_D~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N42
cyclonev_lcell_comb \regBusy_D~51 (
// Equation(s):
// \regBusy_D~51_combout  = ( regBusy_D[14] & ( \regBusy_D~11_combout  & ( (!\Decoder2~5_combout ) # ((!\Decoder2~3_combout ) # ((!\regBusy_D~58_combout ) # (\regBusy_D~50_combout ))) ) ) ) # ( !regBusy_D[14] & ( \regBusy_D~11_combout  & ( 
// (\regBusy_D~50_combout  & \regBusy_D~58_combout ) ) ) ) # ( regBusy_D[14] & ( !\regBusy_D~11_combout  & ( (!\regBusy_D~58_combout  & ((!\Decoder2~5_combout ) # (!\Decoder2~3_combout ))) ) ) )

	.dataa(!\Decoder2~5_combout ),
	.datab(!\Decoder2~3_combout ),
	.datac(!\regBusy_D~50_combout ),
	.datad(!\regBusy_D~58_combout ),
	.datae(!regBusy_D[14]),
	.dataf(!\regBusy_D~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~51 .extended_lut = "off";
defparam \regBusy_D~51 .lut_mask = 64'h0000EE00000FFFEF;
defparam \regBusy_D~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N43
dffeas \regBusy_D[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[14] .is_wysiwyg = "true";
defparam \regBusy_D[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N57
cyclonev_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = ( \Selector14~0_combout  & ( \Selector13~0_combout  & ( regBusy_D[15] ) ) ) # ( !\Selector14~0_combout  & ( \Selector13~0_combout  & ( regBusy_D[14] ) ) ) # ( \Selector14~0_combout  & ( !\Selector13~0_combout  & ( regBusy_D[13] ) ) ) # 
// ( !\Selector14~0_combout  & ( !\Selector13~0_combout  & ( regBusy_D[12] ) ) )

	.dataa(!regBusy_D[13]),
	.datab(!regBusy_D[12]),
	.datac(!regBusy_D[15]),
	.datad(!regBusy_D[14]),
	.datae(!\Selector14~0_combout ),
	.dataf(!\Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~3 .extended_lut = "off";
defparam \Mux2~3 .lut_mask = 64'h3333555500FF0F0F;
defparam \Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N33
cyclonev_lcell_comb \Decoder2~0 (
// Equation(s):
// \Decoder2~0_combout  = ( \always11~0_combout  & ( (!wregno_ML[3] & !wregno_ML[0]) ) )

	.dataa(gnd),
	.datab(!wregno_ML[3]),
	.datac(!wregno_ML[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~0 .extended_lut = "off";
defparam \Decoder2~0 .lut_mask = 64'h00000000C0C0C0C0;
defparam \Decoder2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N51
cyclonev_lcell_comb \regBusy_D~9 (
// Equation(s):
// \regBusy_D~9_combout  = ( regBusy_D[2] & ( (!wregno_ML[1]) # ((!\Decoder2~0_combout ) # (wregno_ML[2])) ) )

	.dataa(gnd),
	.datab(!wregno_ML[1]),
	.datac(!wregno_ML[2]),
	.datad(!\Decoder2~0_combout ),
	.datae(gnd),
	.dataf(!regBusy_D[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~9 .extended_lut = "off";
defparam \regBusy_D~9 .lut_mask = 64'h00000000FFCFFFCF;
defparam \regBusy_D~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N48
cyclonev_lcell_comb \regBusy_D~8 (
// Equation(s):
// \regBusy_D~8_combout  = ( !\Selector11~0_combout  & ( (!\Selector12~0_combout  & \Selector13~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector12~0_combout ),
	.datad(!\Selector13~0_combout ),
	.datae(gnd),
	.dataf(!\Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~8 .extended_lut = "off";
defparam \regBusy_D~8 .lut_mask = 64'h00F000F000000000;
defparam \regBusy_D~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N42
cyclonev_lcell_comb \regBusy_D~10 (
// Equation(s):
// \regBusy_D~10_combout  = ( \Selector14~0_combout  & ( \isnop_D~0_combout  & ( \regBusy_D~9_combout  ) ) ) # ( !\Selector14~0_combout  & ( \isnop_D~0_combout  & ( (\regBusy_D~9_combout  & ((!\regBusy_D~8_combout ) # 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) ) ) # ( \Selector14~0_combout  & ( !\isnop_D~0_combout  & ( \regBusy_D~9_combout  ) ) ) # ( !\Selector14~0_combout  & ( !\isnop_D~0_combout  & ( (!\regBusy_D~8_combout  & (\regBusy_D~9_combout )) # 
// (\regBusy_D~8_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\WideOr15~1_combout ) # (\regBusy_D~9_combout )))) ) ) )

	.dataa(!\regBusy_D~9_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\regBusy_D~8_combout ),
	.datad(!\WideOr15~1_combout ),
	.datae(!\Selector14~0_combout ),
	.dataf(!\isnop_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~10 .extended_lut = "off";
defparam \regBusy_D~10 .lut_mask = 64'h5153555551515555;
defparam \regBusy_D~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N43
dffeas \regBusy_D[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[2] .is_wysiwyg = "true";
defparam \regBusy_D[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N9
cyclonev_lcell_comb \regBusy_D~2 (
// Equation(s):
// \regBusy_D~2_combout  = ( wregno_ML[2] & ( \regBusy_D[0]~DUPLICATE_q  ) ) # ( !wregno_ML[2] & ( (\regBusy_D[0]~DUPLICATE_q  & ((!\Decoder2~0_combout ) # (wregno_ML[1]))) ) )

	.dataa(!wregno_ML[1]),
	.datab(!\Decoder2~0_combout ),
	.datac(!\regBusy_D[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wregno_ML[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~2 .extended_lut = "off";
defparam \regBusy_D~2 .lut_mask = 64'h0D0D0D0D0F0F0F0F;
defparam \regBusy_D~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N36
cyclonev_lcell_comb \regBusy_D~1 (
// Equation(s):
// \regBusy_D~1_combout  = ( !\Selector13~0_combout  & ( (!\Selector11~0_combout  & (!\Selector14~0_combout  & !\Selector12~0_combout )) ) )

	.dataa(!\Selector11~0_combout ),
	.datab(gnd),
	.datac(!\Selector14~0_combout ),
	.datad(!\Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~1 .extended_lut = "off";
defparam \regBusy_D~1 .lut_mask = 64'hA000A00000000000;
defparam \regBusy_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N15
cyclonev_lcell_comb \regBusy_D~3 (
// Equation(s):
// \regBusy_D~3_combout  = ( \regBusy_D~1_combout  & ( \isnop_D~0_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \regBusy_D~2_combout ) ) ) ) # ( !\regBusy_D~1_combout  & ( \isnop_D~0_combout  & ( \regBusy_D~2_combout  ) ) ) # ( 
// \regBusy_D~1_combout  & ( !\isnop_D~0_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\regBusy_D~2_combout ) # (\WideOr15~1_combout ))) ) ) ) # ( !\regBusy_D~1_combout  & ( !\isnop_D~0_combout  & ( \regBusy_D~2_combout  ) ) )

	.dataa(!\WideOr15~1_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\regBusy_D~2_combout ),
	.datad(gnd),
	.datae(!\regBusy_D~1_combout ),
	.dataf(!\isnop_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~3 .extended_lut = "off";
defparam \regBusy_D~3 .lut_mask = 64'h0F0F13130F0F0303;
defparam \regBusy_D~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N17
dffeas \regBusy_D[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBusy_D[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[0]~DUPLICATE .is_wysiwyg = "true";
defparam \regBusy_D[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N18
cyclonev_lcell_comb \regBusy_D~6 (
// Equation(s):
// \regBusy_D~6_combout  = ( wregno_ML[1] & ( regBusy_D[1] ) ) # ( !wregno_ML[1] & ( (regBusy_D[1] & (((!\Decoder2~1_combout ) # (wregno_ML[2])) # (wregno_ML[3]))) ) )

	.dataa(!wregno_ML[3]),
	.datab(!wregno_ML[2]),
	.datac(!\Decoder2~1_combout ),
	.datad(!regBusy_D[1]),
	.datae(gnd),
	.dataf(!wregno_ML[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~6 .extended_lut = "off";
defparam \regBusy_D~6 .lut_mask = 64'h00F700F700FF00FF;
defparam \regBusy_D~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N24
cyclonev_lcell_comb \regBusy_D~5 (
// Equation(s):
// \regBusy_D~5_combout  = ( !\Selector11~0_combout  & ( (\Selector14~0_combout  & (!\Selector13~0_combout  & !\Selector12~0_combout )) ) )

	.dataa(!\Selector14~0_combout ),
	.datab(!\Selector13~0_combout ),
	.datac(!\Selector12~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~5 .extended_lut = "off";
defparam \regBusy_D~5 .lut_mask = 64'h4040404000000000;
defparam \regBusy_D~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N27
cyclonev_lcell_comb \regBusy_D~4 (
// Equation(s):
// \regBusy_D~4_combout  = ( !\Selector11~0_combout  & ( (\Selector14~0_combout  & (!\Selector13~0_combout  & (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & !\Selector12~0_combout ))) ) )

	.dataa(!\Selector14~0_combout ),
	.datab(!\Selector13~0_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~4 .extended_lut = "off";
defparam \regBusy_D~4 .lut_mask = 64'h4000400000000000;
defparam \regBusy_D~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N36
cyclonev_lcell_comb \regBusy_D~7 (
// Equation(s):
// \regBusy_D~7_combout  = ( \regBusy_D~4_combout  & ( \isnop_D~0_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\regBusy_D~5_combout ) # (\regBusy_D~6_combout ))) ) ) ) # ( !\regBusy_D~4_combout  & ( \isnop_D~0_combout  & ( 
// \regBusy_D~6_combout  ) ) ) # ( \regBusy_D~4_combout  & ( !\isnop_D~0_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\regBusy_D~5_combout ) # (\regBusy_D~6_combout ))) ) ) ) # ( !\regBusy_D~4_combout  & ( !\isnop_D~0_combout  & ( 
// ((\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\regBusy_D~5_combout  & \WideOr15~1_combout ))) # (\regBusy_D~6_combout ) ) ) )

	.dataa(!\regBusy_D~6_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\regBusy_D~5_combout ),
	.datad(!\WideOr15~1_combout ),
	.datae(!\regBusy_D~4_combout ),
	.dataf(!\isnop_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~7 .extended_lut = "off";
defparam \regBusy_D~7 .lut_mask = 64'h5557131355551313;
defparam \regBusy_D~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N37
dffeas \regBusy_D[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[1] .is_wysiwyg = "true";
defparam \regBusy_D[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N33
cyclonev_lcell_comb \Decoder2~2 (
// Equation(s):
// \Decoder2~2_combout  = ( wregno_ML[1] & ( (!wregno_ML[3] & (!wregno_ML[2] & \Decoder2~1_combout )) ) )

	.dataa(!wregno_ML[3]),
	.datab(gnd),
	.datac(!wregno_ML[2]),
	.datad(!\Decoder2~1_combout ),
	.datae(gnd),
	.dataf(!wregno_ML[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~2 .extended_lut = "off";
defparam \Decoder2~2 .lut_mask = 64'h0000000000A000A0;
defparam \Decoder2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N30
cyclonev_lcell_comb \regBusy_D~12 (
// Equation(s):
// \regBusy_D~12_combout  = ( \regBusy_D~8_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & \Selector14~0_combout ) ) )

	.dataa(gnd),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Selector14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regBusy_D~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~12 .extended_lut = "off";
defparam \regBusy_D~12 .lut_mask = 64'h000000000C0C0C0C;
defparam \regBusy_D~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N0
cyclonev_lcell_comb \regBusy_D~14 (
// Equation(s):
// \regBusy_D~14_combout  = ( regBusy_D[3] & ( \regBusy_D~11_combout  & ( (!\Decoder2~2_combout ) # ((\Selector14~0_combout  & \regBusy_D~8_combout )) ) ) ) # ( !regBusy_D[3] & ( \regBusy_D~11_combout  & ( (\Selector14~0_combout  & \regBusy_D~8_combout ) ) ) 
// ) # ( regBusy_D[3] & ( !\regBusy_D~11_combout  & ( (!\Decoder2~2_combout  & !\regBusy_D~12_combout ) ) ) )

	.dataa(!\Decoder2~2_combout ),
	.datab(!\regBusy_D~12_combout ),
	.datac(!\Selector14~0_combout ),
	.datad(!\regBusy_D~8_combout ),
	.datae(!regBusy_D[3]),
	.dataf(!\regBusy_D~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~14 .extended_lut = "off";
defparam \regBusy_D~14 .lut_mask = 64'h00008888000FAAAF;
defparam \regBusy_D~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N1
dffeas \regBusy_D[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[3] .is_wysiwyg = "true";
defparam \regBusy_D[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N30
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( \Selector14~0_combout  & ( \Selector13~0_combout  & ( regBusy_D[3] ) ) ) # ( !\Selector14~0_combout  & ( \Selector13~0_combout  & ( regBusy_D[2] ) ) ) # ( \Selector14~0_combout  & ( !\Selector13~0_combout  & ( regBusy_D[1] ) ) ) # ( 
// !\Selector14~0_combout  & ( !\Selector13~0_combout  & ( \regBusy_D[0]~DUPLICATE_q  ) ) )

	.dataa(!regBusy_D[2]),
	.datab(!\regBusy_D[0]~DUPLICATE_q ),
	.datac(!regBusy_D[1]),
	.datad(!regBusy_D[3]),
	.datae(!\Selector14~0_combout ),
	.dataf(!\Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h33330F0F555500FF;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N27
cyclonev_lcell_comb \Decoder2~7 (
// Equation(s):
// \Decoder2~7_combout  = ( !wregno_ML[2] & ( (!wregno_ML[1] & wregno_ML[3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!wregno_ML[1]),
	.datad(!wregno_ML[3]),
	.datae(gnd),
	.dataf(!wregno_ML[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~7 .extended_lut = "off";
defparam \Decoder2~7 .lut_mask = 64'h00F000F000000000;
defparam \Decoder2~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N36
cyclonev_lcell_comb \regBusy_D~32 (
// Equation(s):
// \regBusy_D~32_combout  = ( \Selector11~0_combout  & ( (!\Selector13~0_combout  & (!\Selector12~0_combout  & \Selector14~0_combout )) ) )

	.dataa(!\Selector13~0_combout ),
	.datab(!\Selector12~0_combout ),
	.datac(!\Selector14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~32 .extended_lut = "off";
defparam \regBusy_D~32 .lut_mask = 64'h0000000008080808;
defparam \regBusy_D~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N33
cyclonev_lcell_comb \regBusy_D~30 (
// Equation(s):
// \regBusy_D~30_combout  = ( !\Selector12~0_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\Selector13~0_combout  & (\Selector14~0_combout  & \Selector11~0_combout ))) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Selector13~0_combout ),
	.datac(!\Selector14~0_combout ),
	.datad(!\Selector11~0_combout ),
	.datae(gnd),
	.dataf(!\Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~30 .extended_lut = "off";
defparam \regBusy_D~30 .lut_mask = 64'h0008000800000000;
defparam \regBusy_D~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N36
cyclonev_lcell_comb \regBusy_D~31 (
// Equation(s):
// \regBusy_D~31_combout  = ( \always3~4_combout  & ( \Mux2~4_combout  & ( !\regBusy_D~30_combout  ) ) ) # ( !\always3~4_combout  & ( \Mux2~4_combout  & ( !\regBusy_D~30_combout  ) ) ) # ( \always3~4_combout  & ( !\Mux2~4_combout  & ( !\regBusy_D~30_combout  
// ) ) ) # ( !\always3~4_combout  & ( !\Mux2~4_combout  & ( (!\regBusy_D~30_combout  & ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((!\WideOr15~1_combout ) # (\isnop_FL~DUPLICATE_q )))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\isnop_FL~DUPLICATE_q ),
	.datac(!\regBusy_D~30_combout ),
	.datad(!\WideOr15~1_combout ),
	.datae(!\always3~4_combout ),
	.dataf(!\Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~31 .extended_lut = "off";
defparam \regBusy_D~31 .lut_mask = 64'hF0B0F0F0F0F0F0F0;
defparam \regBusy_D~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N12
cyclonev_lcell_comb \regBusy_D~33 (
// Equation(s):
// \regBusy_D~33_combout  = ( regBusy_D[9] & ( \regBusy_D~31_combout  & ( (!\Decoder2~7_combout ) # ((!\Decoder2~1_combout ) # (\regBusy_D~11_combout )) ) ) ) # ( regBusy_D[9] & ( !\regBusy_D~31_combout  & ( (\regBusy_D~11_combout  & ((!\Decoder2~7_combout ) 
// # ((!\Decoder2~1_combout ) # (\regBusy_D~32_combout )))) ) ) ) # ( !regBusy_D[9] & ( !\regBusy_D~31_combout  & ( (\regBusy_D~11_combout  & \regBusy_D~32_combout ) ) ) )

	.dataa(!\Decoder2~7_combout ),
	.datab(!\regBusy_D~11_combout ),
	.datac(!\regBusy_D~32_combout ),
	.datad(!\Decoder2~1_combout ),
	.datae(!regBusy_D[9]),
	.dataf(!\regBusy_D~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~33 .extended_lut = "off";
defparam \regBusy_D~33 .lut_mask = 64'h030333230000FFBB;
defparam \regBusy_D~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N13
dffeas \regBusy_D[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[9] .is_wysiwyg = "true";
defparam \regBusy_D[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N27
cyclonev_lcell_comb \regBusy_D~34 (
// Equation(s):
// \regBusy_D~34_combout  = ( \Selector13~0_combout  & ( (!\Selector12~0_combout  & \Selector11~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector12~0_combout ),
	.datad(!\Selector11~0_combout ),
	.datae(gnd),
	.dataf(!\Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~34 .extended_lut = "off";
defparam \regBusy_D~34 .lut_mask = 64'h0000000000F000F0;
defparam \regBusy_D~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N33
cyclonev_lcell_comb \regBusy_D~35 (
// Equation(s):
// \regBusy_D~35_combout  = ( wregno_ML[2] & ( regBusy_D[10] ) ) # ( !wregno_ML[2] & ( (regBusy_D[10] & ((!\Decoder2~5_combout ) # (!wregno_ML[1]))) ) )

	.dataa(!regBusy_D[10]),
	.datab(!\Decoder2~5_combout ),
	.datac(!wregno_ML[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wregno_ML[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~35 .extended_lut = "off";
defparam \regBusy_D~35 .lut_mask = 64'h5454545455555555;
defparam \regBusy_D~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N42
cyclonev_lcell_comb \regBusy_D~36 (
// Equation(s):
// \regBusy_D~36_combout  = ( \regBusy_D~34_combout  & ( \regBusy_D~35_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (\Selector14~0_combout ) ) ) ) # ( !\regBusy_D~34_combout  & ( \regBusy_D~35_combout  ) ) # ( \regBusy_D~34_combout  & ( 
// !\regBusy_D~35_combout  & ( (!\Selector14~0_combout  & (\WideOr15~1_combout  & (!\isnop_D~0_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) ) )

	.dataa(!\Selector14~0_combout ),
	.datab(!\WideOr15~1_combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\regBusy_D~34_combout ),
	.dataf(!\regBusy_D~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~36 .extended_lut = "off";
defparam \regBusy_D~36 .lut_mask = 64'h00000020FFFF55FF;
defparam \regBusy_D~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N43
dffeas \regBusy_D[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[10] .is_wysiwyg = "true";
defparam \regBusy_D[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N45
cyclonev_lcell_comb \regBusy_D~28 (
// Equation(s):
// \regBusy_D~28_combout  = ( \Selector11~0_combout  & ( (!\Selector13~0_combout  & (!\Selector12~0_combout  & !\Selector14~0_combout )) ) )

	.dataa(!\Selector13~0_combout ),
	.datab(!\Selector12~0_combout ),
	.datac(gnd),
	.datad(!\Selector14~0_combout ),
	.datae(gnd),
	.dataf(!\Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~28 .extended_lut = "off";
defparam \regBusy_D~28 .lut_mask = 64'h0000000088008800;
defparam \regBusy_D~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N42
cyclonev_lcell_comb \regBusy_D~27 (
// Equation(s):
// \regBusy_D~27_combout  = ( \Selector11~0_combout  & ( (!\Selector13~0_combout  & (!\Selector12~0_combout  & (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & !\Selector14~0_combout ))) ) )

	.dataa(!\Selector13~0_combout ),
	.datab(!\Selector12~0_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Selector14~0_combout ),
	.datae(gnd),
	.dataf(!\Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~27 .extended_lut = "off";
defparam \regBusy_D~27 .lut_mask = 64'h0000000080008000;
defparam \regBusy_D~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N15
cyclonev_lcell_comb \Decoder2~6 (
// Equation(s):
// \Decoder2~6_combout  = ( \Decoder2~5_combout  & ( (!wregno_ML[1] & !wregno_ML[2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!wregno_ML[1]),
	.datad(!wregno_ML[2]),
	.datae(gnd),
	.dataf(!\Decoder2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~6 .extended_lut = "off";
defparam \Decoder2~6 .lut_mask = 64'h00000000F000F000;
defparam \Decoder2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N12
cyclonev_lcell_comb \regBusy_D~29 (
// Equation(s):
// \regBusy_D~29_combout  = ( \Decoder2~6_combout  & ( (\regBusy_D~28_combout  & \regBusy_D~11_combout ) ) ) # ( !\Decoder2~6_combout  & ( (!\regBusy_D~11_combout  & (((!\regBusy_D~27_combout  & regBusy_D[8])))) # (\regBusy_D~11_combout  & (((regBusy_D[8])) 
// # (\regBusy_D~28_combout ))) ) )

	.dataa(!\regBusy_D~28_combout ),
	.datab(!\regBusy_D~27_combout ),
	.datac(!\regBusy_D~11_combout ),
	.datad(!regBusy_D[8]),
	.datae(gnd),
	.dataf(!\Decoder2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~29 .extended_lut = "off";
defparam \regBusy_D~29 .lut_mask = 64'h05CF05CF05050505;
defparam \regBusy_D~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N13
dffeas \regBusy_D[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[8] .is_wysiwyg = "true";
defparam \regBusy_D[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N18
cyclonev_lcell_comb \regBusy_D~37 (
// Equation(s):
// \regBusy_D~37_combout  = ( \regBusy_D~34_combout  & ( \Selector14~0_combout  ) )

	.dataa(gnd),
	.datab(!\Selector14~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regBusy_D~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~37 .extended_lut = "off";
defparam \regBusy_D~37 .lut_mask = 64'h0000000033333333;
defparam \regBusy_D~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N9
cyclonev_lcell_comb \Decoder2~8 (
// Equation(s):
// \Decoder2~8_combout  = (!wregno_ML[2] & (wregno_ML[1] & wregno_ML[3]))

	.dataa(!wregno_ML[2]),
	.datab(!wregno_ML[1]),
	.datac(!wregno_ML[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~8 .extended_lut = "off";
defparam \Decoder2~8 .lut_mask = 64'h0202020202020202;
defparam \Decoder2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N18
cyclonev_lcell_comb \regBusy_D~62 (
// Equation(s):
// \regBusy_D~62_combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] & ( (\Selector14~0_combout  & (((\regBusy_D~34_combout )))) ) ) # ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( ((\WideOr15~1_combout  & (!\isnop_FL~q  & (!\always3~4_combout  & 
// !\Mux2~4_combout )))) ) )

	.dataa(!\Selector14~0_combout ),
	.datab(!\WideOr15~1_combout ),
	.datac(!\isnop_FL~q ),
	.datad(!\always3~4_combout ),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\Mux2~4_combout ),
	.datag(!\regBusy_D~34_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~62 .extended_lut = "on";
defparam \regBusy_D~62 .lut_mask = 64'h0505300005050000;
defparam \regBusy_D~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N54
cyclonev_lcell_comb \regBusy_D~38 (
// Equation(s):
// \regBusy_D~38_combout  = ( regBusy_D[11] & ( \regBusy_D~62_combout  & ( (\regBusy_D~11_combout  & ((!\Decoder2~1_combout ) # ((!\Decoder2~8_combout ) # (\regBusy_D~37_combout )))) ) ) ) # ( !regBusy_D[11] & ( \regBusy_D~62_combout  & ( 
// (\regBusy_D~37_combout  & \regBusy_D~11_combout ) ) ) ) # ( regBusy_D[11] & ( !\regBusy_D~62_combout  & ( (!\Decoder2~1_combout ) # ((!\Decoder2~8_combout ) # (\regBusy_D~11_combout )) ) ) )

	.dataa(!\Decoder2~1_combout ),
	.datab(!\regBusy_D~37_combout ),
	.datac(!\Decoder2~8_combout ),
	.datad(!\regBusy_D~11_combout ),
	.datae(!regBusy_D[11]),
	.dataf(!\regBusy_D~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~38 .extended_lut = "off";
defparam \regBusy_D~38 .lut_mask = 64'h0000FAFF003300FB;
defparam \regBusy_D~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N55
dffeas \regBusy_D[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[11] .is_wysiwyg = "true";
defparam \regBusy_D[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N0
cyclonev_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = ( \Selector14~0_combout  & ( \Selector13~0_combout  & ( regBusy_D[11] ) ) ) # ( !\Selector14~0_combout  & ( \Selector13~0_combout  & ( regBusy_D[10] ) ) ) # ( \Selector14~0_combout  & ( !\Selector13~0_combout  & ( regBusy_D[9] ) ) ) # ( 
// !\Selector14~0_combout  & ( !\Selector13~0_combout  & ( regBusy_D[8] ) ) )

	.dataa(!regBusy_D[9]),
	.datab(!regBusy_D[10]),
	.datac(!regBusy_D[8]),
	.datad(!regBusy_D[11]),
	.datae(!\Selector14~0_combout ),
	.dataf(!\Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~2 .extended_lut = "off";
defparam \Mux2~2 .lut_mask = 64'h0F0F5555333300FF;
defparam \Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N0
cyclonev_lcell_comb \regBusy_D~15 (
// Equation(s):
// \regBusy_D~15_combout  = ( !\Selector13~0_combout  & ( (!\Selector11~0_combout  & (!\Selector14~0_combout  & \Selector12~0_combout )) ) )

	.dataa(!\Selector11~0_combout ),
	.datab(gnd),
	.datac(!\Selector14~0_combout ),
	.datad(!\Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~15 .extended_lut = "off";
defparam \regBusy_D~15 .lut_mask = 64'h00A000A000000000;
defparam \regBusy_D~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N6
cyclonev_lcell_comb \regBusy_D~16 (
// Equation(s):
// \regBusy_D~16_combout  = ( wregno_ML[2] & ( (regBusy_D[4] & ((!\Decoder2~0_combout ) # (wregno_ML[1]))) ) ) # ( !wregno_ML[2] & ( regBusy_D[4] ) )

	.dataa(!wregno_ML[1]),
	.datab(!\Decoder2~0_combout ),
	.datac(!regBusy_D[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wregno_ML[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~16 .extended_lut = "off";
defparam \regBusy_D~16 .lut_mask = 64'h0F0F0F0F0D0D0D0D;
defparam \regBusy_D~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N24
cyclonev_lcell_comb \regBusy_D~17 (
// Equation(s):
// \regBusy_D~17_combout  = ( \regBusy_D~16_combout  & ( (!\regBusy_D~15_combout ) # (\myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) # ( !\regBusy_D~16_combout  & ( (\regBusy_D~15_combout  & (\WideOr15~1_combout  & (!\isnop_D~0_combout  & 
// \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) )

	.dataa(!\regBusy_D~15_combout ),
	.datab(!\WideOr15~1_combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\regBusy_D~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~17 .extended_lut = "off";
defparam \regBusy_D~17 .lut_mask = 64'h00100010AAFFAAFF;
defparam \regBusy_D~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N26
dffeas \regBusy_D[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[4] .is_wysiwyg = "true";
defparam \regBusy_D[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N51
cyclonev_lcell_comb \regBusy_D~22 (
// Equation(s):
// \regBusy_D~22_combout  = ( !\Selector11~0_combout  & ( (\Selector13~0_combout  & \Selector12~0_combout ) ) )

	.dataa(!\Selector13~0_combout ),
	.datab(gnd),
	.datac(!\Selector12~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~22 .extended_lut = "off";
defparam \regBusy_D~22 .lut_mask = 64'h0505050500000000;
defparam \regBusy_D~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N3
cyclonev_lcell_comb \regBusy_D~23 (
// Equation(s):
// \regBusy_D~23_combout  = ( \Decoder2~3_combout  & ( (!\Decoder2~0_combout  & regBusy_D[6]) ) ) # ( !\Decoder2~3_combout  & ( regBusy_D[6] ) )

	.dataa(gnd),
	.datab(!\Decoder2~0_combout ),
	.datac(!regBusy_D[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~23 .extended_lut = "off";
defparam \regBusy_D~23 .lut_mask = 64'h0F0F0F0F0C0C0C0C;
defparam \regBusy_D~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N45
cyclonev_lcell_comb \regBusy_D~24 (
// Equation(s):
// \regBusy_D~24_combout  = ( \regBusy_D~22_combout  & ( \regBusy_D~23_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (\Selector14~0_combout ) ) ) ) # ( !\regBusy_D~22_combout  & ( \regBusy_D~23_combout  ) ) # ( \regBusy_D~22_combout  & ( 
// !\regBusy_D~23_combout  & ( (!\Selector14~0_combout  & (\WideOr15~1_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & !\isnop_D~0_combout ))) ) ) )

	.dataa(!\Selector14~0_combout ),
	.datab(!\WideOr15~1_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\isnop_D~0_combout ),
	.datae(!\regBusy_D~22_combout ),
	.dataf(!\regBusy_D~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~24 .extended_lut = "off";
defparam \regBusy_D~24 .lut_mask = 64'h00000200FFFF5F5F;
defparam \regBusy_D~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N47
dffeas \regBusy_D[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[6] .is_wysiwyg = "true";
defparam \regBusy_D[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N30
cyclonev_lcell_comb \Decoder2~4 (
// Equation(s):
// \Decoder2~4_combout  = ( \Decoder2~3_combout  & ( !wregno_ML[3] ) )

	.dataa(gnd),
	.datab(!wregno_ML[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~4 .extended_lut = "off";
defparam \Decoder2~4 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Decoder2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N12
cyclonev_lcell_comb \regBusy_D~25 (
// Equation(s):
// \regBusy_D~25_combout  = ( \regBusy_D~22_combout  & ( \Selector14~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regBusy_D~22_combout ),
	.dataf(!\Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~25 .extended_lut = "off";
defparam \regBusy_D~25 .lut_mask = 64'h000000000000FFFF;
defparam \regBusy_D~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N36
cyclonev_lcell_comb \regBusy_D~66 (
// Equation(s):
// \regBusy_D~66_combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] & ( ((\Selector14~0_combout  & (\regBusy_D~22_combout ))) ) ) # ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( (\WideOr15~1_combout  & (((!\isnop_FL~q  & (!\always3~4_combout  & 
// !\Mux2~4_combout ))))) ) )

	.dataa(!\WideOr15~1_combout ),
	.datab(!\Selector14~0_combout ),
	.datac(!\isnop_FL~q ),
	.datad(!\always3~4_combout ),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\Mux2~4_combout ),
	.datag(!\regBusy_D~22_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~66 .extended_lut = "on";
defparam \regBusy_D~66 .lut_mask = 64'h0303500003030000;
defparam \regBusy_D~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N57
cyclonev_lcell_comb \regBusy_D~26 (
// Equation(s):
// \regBusy_D~26_combout  = ( regBusy_D[7] & ( \regBusy_D~66_combout  & ( (\regBusy_D~11_combout  & ((!\Decoder2~4_combout ) # ((!\Decoder2~1_combout ) # (\regBusy_D~25_combout )))) ) ) ) # ( !regBusy_D[7] & ( \regBusy_D~66_combout  & ( 
// (\regBusy_D~25_combout  & \regBusy_D~11_combout ) ) ) ) # ( regBusy_D[7] & ( !\regBusy_D~66_combout  & ( (!\Decoder2~4_combout ) # ((!\Decoder2~1_combout ) # (\regBusy_D~11_combout )) ) ) )

	.dataa(!\Decoder2~4_combout ),
	.datab(!\regBusy_D~25_combout ),
	.datac(!\regBusy_D~11_combout ),
	.datad(!\Decoder2~1_combout ),
	.datae(!regBusy_D[7]),
	.dataf(!\regBusy_D~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~26 .extended_lut = "off";
defparam \regBusy_D~26 .lut_mask = 64'h0000FFAF03030F0B;
defparam \regBusy_D~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N58
dffeas \regBusy_D[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[7] .is_wysiwyg = "true";
defparam \regBusy_D[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N54
cyclonev_lcell_comb \regBusy_D~20 (
// Equation(s):
// \regBusy_D~20_combout  = ( regBusy_D[5] & ( (!\Decoder2~1_combout ) # ((!wregno_ML[2]) # ((wregno_ML[1]) # (wregno_ML[3]))) ) )

	.dataa(!\Decoder2~1_combout ),
	.datab(!wregno_ML[2]),
	.datac(!wregno_ML[3]),
	.datad(!wregno_ML[1]),
	.datae(!regBusy_D[5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~20 .extended_lut = "off";
defparam \regBusy_D~20 .lut_mask = 64'h0000EFFF0000EFFF;
defparam \regBusy_D~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N15
cyclonev_lcell_comb \regBusy_D~19 (
// Equation(s):
// \regBusy_D~19_combout  = ( !\Selector11~0_combout  & ( (!\Selector13~0_combout  & (\Selector12~0_combout  & \Selector14~0_combout )) ) )

	.dataa(gnd),
	.datab(!\Selector13~0_combout ),
	.datac(!\Selector12~0_combout ),
	.datad(!\Selector14~0_combout ),
	.datae(gnd),
	.dataf(!\Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~19 .extended_lut = "off";
defparam \regBusy_D~19 .lut_mask = 64'h000C000C00000000;
defparam \regBusy_D~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N12
cyclonev_lcell_comb \regBusy_D~18 (
// Equation(s):
// \regBusy_D~18_combout  = ( !\Selector11~0_combout  & ( (\Selector12~0_combout  & (!\Selector13~0_combout  & (\Selector14~0_combout  & !\myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) )

	.dataa(!\Selector12~0_combout ),
	.datab(!\Selector13~0_combout ),
	.datac(!\Selector14~0_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~18 .extended_lut = "off";
defparam \regBusy_D~18 .lut_mask = 64'h0400040000000000;
defparam \regBusy_D~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N6
cyclonev_lcell_comb \regBusy_D~21 (
// Equation(s):
// \regBusy_D~21_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \regBusy_D~18_combout  & ( (\regBusy_D~19_combout ) # (\regBusy_D~20_combout ) ) ) ) # ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( !\regBusy_D~18_combout  & ( 
// ((\regBusy_D~19_combout  & (!\isnop_D~0_combout  & \WideOr15~1_combout ))) # (\regBusy_D~20_combout ) ) ) ) # ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] & ( !\regBusy_D~18_combout  & ( \regBusy_D~20_combout  ) ) )

	.dataa(!\regBusy_D~20_combout ),
	.datab(!\regBusy_D~19_combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\WideOr15~1_combout ),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\regBusy_D~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~21 .extended_lut = "off";
defparam \regBusy_D~21 .lut_mask = 64'h5555557500007777;
defparam \regBusy_D~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N7
dffeas \regBusy_D[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[5] .is_wysiwyg = "true";
defparam \regBusy_D[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N51
cyclonev_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = ( \Selector14~0_combout  & ( \Selector13~0_combout  & ( regBusy_D[7] ) ) ) # ( !\Selector14~0_combout  & ( \Selector13~0_combout  & ( regBusy_D[6] ) ) ) # ( \Selector14~0_combout  & ( !\Selector13~0_combout  & ( regBusy_D[5] ) ) ) # ( 
// !\Selector14~0_combout  & ( !\Selector13~0_combout  & ( regBusy_D[4] ) ) )

	.dataa(!regBusy_D[4]),
	.datab(!regBusy_D[6]),
	.datac(!regBusy_D[7]),
	.datad(!regBusy_D[5]),
	.datae(!\Selector14~0_combout ),
	.dataf(!\Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~1 .extended_lut = "off";
defparam \Mux2~1 .lut_mask = 64'h555500FF33330F0F;
defparam \Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N18
cyclonev_lcell_comb \Mux2~4 (
// Equation(s):
// \Mux2~4_combout  = ( \Mux2~2_combout  & ( \Mux2~1_combout  & ( (!\Selector12~0_combout  & (((\Mux2~0_combout ) # (\Selector11~0_combout )))) # (\Selector12~0_combout  & (((!\Selector11~0_combout )) # (\Mux2~3_combout ))) ) ) ) # ( !\Mux2~2_combout  & ( 
// \Mux2~1_combout  & ( (!\Selector12~0_combout  & (((!\Selector11~0_combout  & \Mux2~0_combout )))) # (\Selector12~0_combout  & (((!\Selector11~0_combout )) # (\Mux2~3_combout ))) ) ) ) # ( \Mux2~2_combout  & ( !\Mux2~1_combout  & ( (!\Selector12~0_combout  
// & (((\Mux2~0_combout ) # (\Selector11~0_combout )))) # (\Selector12~0_combout  & (\Mux2~3_combout  & (\Selector11~0_combout ))) ) ) ) # ( !\Mux2~2_combout  & ( !\Mux2~1_combout  & ( (!\Selector12~0_combout  & (((!\Selector11~0_combout  & \Mux2~0_combout 
// )))) # (\Selector12~0_combout  & (\Mux2~3_combout  & (\Selector11~0_combout ))) ) ) )

	.dataa(!\Selector12~0_combout ),
	.datab(!\Mux2~3_combout ),
	.datac(!\Selector11~0_combout ),
	.datad(!\Mux2~0_combout ),
	.datae(!\Mux2~2_combout ),
	.dataf(!\Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~4 .extended_lut = "off";
defparam \Mux2~4 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N42
cyclonev_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( (!\stall_F~0_combout  & (!\always3~4_combout  & ((!\WideOr15~1_combout ) # (!\Mux2~4_combout )))) ) ) # ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(!\WideOr15~1_combout ),
	.datab(!\stall_F~0_combout ),
	.datac(!\Mux2~4_combout ),
	.datad(!\always3~4_combout ),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~0 .extended_lut = "off";
defparam \always1~0 .lut_mask = 64'hFFFFFFFFC800C800;
defparam \always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N36
cyclonev_lcell_comb \pcpred_FL[31]~0 (
// Equation(s):
// \pcpred_FL[31]~0_combout  = ( \always3~1_combout  & ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) # ( !\always3~1_combout  )

	.dataa(gnd),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_FL[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_FL[31]~0 .extended_lut = "off";
defparam \pcpred_FL[31]~0 .lut_mask = 64'hFFFFFFFFCCCCCCCC;
defparam \pcpred_FL[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N1
dffeas \pcpred_FL[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[2] .is_wysiwyg = "true";
defparam \pcpred_FL[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N42
cyclonev_lcell_comb \pcpred_DL~2 (
// Equation(s):
// \pcpred_DL~2_combout  = ( \always3~1_combout  & ( pcpred_DL[2] ) ) # ( !\always3~1_combout  & ( pcpred_FL[2] ) )

	.dataa(gnd),
	.datab(!pcpred_FL[2]),
	.datac(gnd),
	.datad(!pcpred_DL[2]),
	.datae(gnd),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_DL~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_DL~2 .extended_lut = "off";
defparam \pcpred_DL~2 .lut_mask = 64'h3333333300FF00FF;
defparam \pcpred_DL~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N44
dffeas \pcpred_DL[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_DL~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[2] .is_wysiwyg = "true";
defparam \pcpred_DL[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N42
cyclonev_lcell_comb \sxtimm_DL[0]_NEW486 (
// Equation(s):
// \sxtimm_DL[0]_OTERM487  = ( \always3~1_combout  & ( (!\regBusy_D~0_combout  & sxtimm_DL[0]) ) ) # ( !\always3~1_combout  & ( (inst_FL[8] & !\regBusy_D~0_combout ) ) )

	.dataa(gnd),
	.datab(!inst_FL[8]),
	.datac(!\regBusy_D~0_combout ),
	.datad(!sxtimm_DL[0]),
	.datae(gnd),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[0]_OTERM487 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[0]_NEW486 .extended_lut = "off";
defparam \sxtimm_DL[0]_NEW486 .lut_mask = 64'h3030303000F000F0;
defparam \sxtimm_DL[0]_NEW486 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N44
dffeas \sxtimm_DL[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[0]_OTERM487 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[0] .is_wysiwyg = "true";
defparam \sxtimm_DL[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N0
cyclonev_lcell_comb \Add3~65 (
// Equation(s):
// \Add3~65_sumout  = SUM(( sxtimm_DL[0] ) + ( pcpred_DL[2] ) + ( !VCC ))
// \Add3~66  = CARRY(( sxtimm_DL[0] ) + ( pcpred_DL[2] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_DL[2]),
	.datad(!sxtimm_DL[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~65_sumout ),
	.cout(\Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \Add3~65 .extended_lut = "off";
defparam \Add3~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N6
cyclonev_lcell_comb \regval1_DL[2]_NEW390_RTM0392 (
// Equation(s):
// \regval1_DL[2]_NEW390_RTM0392~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[2]_NEW390_RTM0392~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[2]_NEW390_RTM0392 .extended_lut = "off";
defparam \regval1_DL[2]_NEW390_RTM0392 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \regval1_DL[2]_NEW390_RTM0392 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N36
cyclonev_lcell_comb \wregval_ML[3]_OTERM3~feeder (
// Equation(s):
// \wregval_ML[3]_OTERM3~feeder_combout  = ( \MemWE~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemWE~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML[3]_OTERM3~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML[3]_OTERM3~feeder .extended_lut = "off";
defparam \wregval_ML[3]_OTERM3~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wregval_ML[3]_OTERM3~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N37
dffeas \wregval_ML[3]_NEW_REG2 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML[3]_OTERM3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[3]_OTERM3 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[3]_NEW_REG2 .is_wysiwyg = "true";
defparam \wregval_ML[3]_NEW_REG2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N36
cyclonev_lcell_comb \imem~90 (
// Equation(s):
// \imem~90_combout  = ( \PC[7]~DUPLICATE_q  & ( PC[5] & ( (!PC[3] & (PC[6] & (\PC[4]~DUPLICATE_q  & !PC[2]))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( PC[5] & ( (!PC[3] & (PC[6] & (\PC[4]~DUPLICATE_q  & PC[2]))) # (PC[3] & (!\PC[4]~DUPLICATE_q  & (!PC[6] $ 
// (!PC[2])))) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !PC[5] & ( (PC[3] & (PC[6] & (\PC[4]~DUPLICATE_q  & !PC[2]))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( !PC[5] & ( (!PC[6] & ((!PC[3] & (!\PC[4]~DUPLICATE_q  & !PC[2])) # (PC[3] & (\PC[4]~DUPLICATE_q  & PC[2])))) ) ) 
// )

	.dataa(!PC[3]),
	.datab(!PC[6]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[2]),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~90 .extended_lut = "off";
defparam \imem~90 .lut_mask = 64'h8004010010420200;
defparam \imem~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N39
cyclonev_lcell_comb \inst_FL~35 (
// Equation(s):
// \inst_FL~35_combout  = ( \inst_FL~4_combout  & ( ((!\PC[9]~DUPLICATE_q  & \imem~90_combout )) # (\imem~17_combout ) ) )

	.dataa(!\PC[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\imem~90_combout ),
	.datad(!\imem~17_combout ),
	.datae(gnd),
	.dataf(!\inst_FL~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~35 .extended_lut = "off";
defparam \inst_FL~35 .lut_mask = 64'h000000000AFF0AFF;
defparam \inst_FL~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N40
dffeas \inst_FL[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~35_combout ),
	.asdata(inst_FL[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[19] .is_wysiwyg = "true";
defparam \inst_FL[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N45
cyclonev_lcell_comb \alufunc_DL~3 (
// Equation(s):
// \alufunc_DL~3_combout  = ( inst_FL[29] & ( (inst_FL[27] & !inst_FL[31]) ) ) # ( !inst_FL[29] & ( (!inst_FL[27] & (inst_FL[19] & !inst_FL[31])) # (inst_FL[27] & ((inst_FL[31]))) ) )

	.dataa(!inst_FL[19]),
	.datab(gnd),
	.datac(!inst_FL[27]),
	.datad(!inst_FL[31]),
	.datae(gnd),
	.dataf(!inst_FL[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alufunc_DL~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alufunc_DL~3 .extended_lut = "off";
defparam \alufunc_DL~3 .lut_mask = 64'h500F500F0F000F00;
defparam \alufunc_DL~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N6
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N44
dffeas \alufunc_DL[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\alufunc_DL~4_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\isnop_D~0_combout ),
	.sload(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_DL[1]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_DL[1] .is_wysiwyg = "true";
defparam \alufunc_DL[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N42
cyclonev_lcell_comb \alufunc_DL~4 (
// Equation(s):
// \alufunc_DL~4_combout  = ( \always3~1_combout  & ( alufunc_DL[1] ) ) # ( !\always3~1_combout  & ( (\alufunc_DL~3_combout  & !inst_FL[30]) ) )

	.dataa(gnd),
	.datab(!\alufunc_DL~3_combout ),
	.datac(!inst_FL[30]),
	.datad(!alufunc_DL[1]),
	.datae(gnd),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alufunc_DL~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alufunc_DL~4 .extended_lut = "off";
defparam \alufunc_DL~4 .lut_mask = 64'h3030303000FF00FF;
defparam \alufunc_DL~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N43
dffeas \alufunc_DL[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\alufunc_DL~4_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\isnop_D~0_combout ),
	.sload(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alufunc_DL[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_DL[1]~DUPLICATE .is_wysiwyg = "true";
defparam \alufunc_DL[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N54
cyclonev_lcell_comb \imem~89 (
// Equation(s):
// \imem~89_combout  = ( PC[3] & ( \PC[4]~DUPLICATE_q  & ( (\PC[7]~DUPLICATE_q  & (!PC[5] & (PC[6] & !\PC[2]~DUPLICATE_q ))) ) ) ) # ( !PC[3] & ( \PC[4]~DUPLICATE_q  & ( (PC[5] & (PC[6] & (!\PC[7]~DUPLICATE_q  $ (!\PC[2]~DUPLICATE_q )))) ) ) ) # ( PC[3] & ( 
// !\PC[4]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & (PC[5] & (!PC[6] $ (!\PC[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!PC[6]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[3]),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~89 .extended_lut = "off";
defparam \imem~89 .lut_mask = 64'h0000022001020400;
defparam \imem~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N27
cyclonev_lcell_comb \inst_FL~36 (
// Equation(s):
// \inst_FL~36_combout  = ( \inst_FL~4_combout  & ( ((!\PC[9]~DUPLICATE_q  & \imem~89_combout )) # (\imem~17_combout ) ) )

	.dataa(!\PC[9]~DUPLICATE_q ),
	.datab(!\imem~17_combout ),
	.datac(!\imem~89_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_FL~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~36 .extended_lut = "off";
defparam \inst_FL~36 .lut_mask = 64'h000000003B3B3B3B;
defparam \inst_FL~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N29
dffeas \inst_FL[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~36_combout ),
	.asdata(inst_FL[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[18] .is_wysiwyg = "true";
defparam \inst_FL[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N28
dffeas \inst_FL[18]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~36_combout ),
	.asdata(inst_FL[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_FL[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[18]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_FL[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N54
cyclonev_lcell_comb \alufunc_DL~1 (
// Equation(s):
// \alufunc_DL~1_combout  = (!inst_FL[29] & (!inst_FL[31] & (!inst_FL[27] & \inst_FL[18]~DUPLICATE_q )))

	.dataa(!inst_FL[29]),
	.datab(!inst_FL[31]),
	.datac(!inst_FL[27]),
	.datad(!\inst_FL[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alufunc_DL~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alufunc_DL~1 .extended_lut = "off";
defparam \alufunc_DL~1 .lut_mask = 64'h0080008000800080;
defparam \alufunc_DL~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N9
cyclonev_lcell_comb \alufunc_DL[0]_NEW210_RTM0212 (
// Equation(s):
// \alufunc_DL[0]_NEW210_RTM0212~combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alufunc_DL[0]_NEW210_RTM0212~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alufunc_DL[0]_NEW210_RTM0212 .extended_lut = "off";
defparam \alufunc_DL[0]_NEW210_RTM0212 .lut_mask = 64'hFFFFFFFF00000000;
defparam \alufunc_DL[0]_NEW210_RTM0212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N54
cyclonev_lcell_comb \alufunc_DL[0]_NEW210 (
// Equation(s):
// \alufunc_DL[0]_OTERM211  = ( !\isnop_D~0_combout  & ( \always3~1_combout  & ( (!\alufunc_DL[0]_NEW210_RTM0212~combout  & alufunc_DL[0]) ) ) ) # ( !\isnop_D~0_combout  & ( !\always3~1_combout  & ( (!\alufunc_DL[0]_NEW210_RTM0212~combout  & ((inst_FL[26]) # 
// (\alufunc_DL~1_combout ))) ) ) )

	.dataa(!\alufunc_DL~1_combout ),
	.datab(!\alufunc_DL[0]_NEW210_RTM0212~combout ),
	.datac(!alufunc_DL[0]),
	.datad(!inst_FL[26]),
	.datae(!\isnop_D~0_combout ),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alufunc_DL[0]_OTERM211 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alufunc_DL[0]_NEW210 .extended_lut = "off";
defparam \alufunc_DL[0]_NEW210 .lut_mask = 64'h44CC00000C0C0000;
defparam \alufunc_DL[0]_NEW210 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N50
dffeas \alufunc_DL[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\alufunc_DL[0]_OTERM211 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_DL[0]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_DL[0] .is_wysiwyg = "true";
defparam \alufunc_DL[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N33
cyclonev_lcell_comb \sxtimm_DL[15]_NEW478 (
// Equation(s):
// \sxtimm_DL[15]_OTERM479  = ( sxtimm_DL[15] & ( !\regBusy_D~0_combout  & ( (\always3~1_combout ) # (inst_FL[23]) ) ) ) # ( !sxtimm_DL[15] & ( !\regBusy_D~0_combout  & ( (inst_FL[23] & !\always3~1_combout ) ) ) )

	.dataa(!inst_FL[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\always3~1_combout ),
	.datae(!sxtimm_DL[15]),
	.dataf(!\regBusy_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[15]_OTERM479 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[15]_NEW478 .extended_lut = "off";
defparam \sxtimm_DL[15]_NEW478 .lut_mask = 64'h550055FF00000000;
defparam \sxtimm_DL[15]_NEW478 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N34
dffeas \sxtimm_DL[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[15]_OTERM479 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[15]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[15] .is_wysiwyg = "true";
defparam \sxtimm_DL[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N0
cyclonev_lcell_comb \regval1_DL[29]_NEW258_RTM0260 (
// Equation(s):
// \regval1_DL[29]_NEW258_RTM0260~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[29]_NEW258_RTM0260~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[29]_NEW258_RTM0260 .extended_lut = "off";
defparam \regval1_DL[29]_NEW258_RTM0260 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \regval1_DL[29]_NEW258_RTM0260 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N18
cyclonev_lcell_comb \WideOr12~0 (
// Equation(s):
// \WideOr12~0_combout  = ( inst_FL[31] & ( inst_FL[26] ) ) # ( !inst_FL[31] & ( inst_FL[26] & ( (!inst_FL[29]) # ((\inst_FL[28]~DUPLICATE_q ) # (inst_FL[30])) ) ) ) # ( inst_FL[31] & ( !inst_FL[26] ) ) # ( !inst_FL[31] & ( !inst_FL[26] & ( (!inst_FL[27] & 
// ((!inst_FL[29]) # ((inst_FL[30])))) # (inst_FL[27] & (((!inst_FL[29] & !inst_FL[30])) # (\inst_FL[28]~DUPLICATE_q ))) ) ) )

	.dataa(!inst_FL[29]),
	.datab(!inst_FL[27]),
	.datac(!inst_FL[30]),
	.datad(!\inst_FL[28]~DUPLICATE_q ),
	.datae(!inst_FL[31]),
	.dataf(!inst_FL[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr12~0 .extended_lut = "off";
defparam \WideOr12~0 .lut_mask = 64'hACBFFFFFAFFFFFFF;
defparam \WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N19
dffeas selaluout_DL(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\WideOr12~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\isnop_D~0_combout ),
	.sload(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selaluout_DL~q ),
	.prn(vcc));
// synopsys translate_off
defparam selaluout_DL.is_wysiwyg = "true";
defparam selaluout_DL.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N18
cyclonev_lcell_comb \selaluout_AL~feeder (
// Equation(s):
// \selaluout_AL~feeder_combout  = ( \selaluout_DL~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\selaluout_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selaluout_AL~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selaluout_AL~feeder .extended_lut = "off";
defparam \selaluout_AL~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \selaluout_AL~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N19
dffeas selaluout_AL(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\selaluout_AL~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selaluout_AL~q ),
	.prn(vcc));
// synopsys translate_off
defparam selaluout_AL.is_wysiwyg = "true";
defparam selaluout_AL.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N30
cyclonev_lcell_comb \regval2_DL[29]_NEW369_RTM0371 (
// Equation(s):
// \regval2_DL[29]_NEW369_RTM0371~combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[29]_NEW369_RTM0371~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[29]_NEW369_RTM0371 .extended_lut = "off";
defparam \regval2_DL[29]_NEW369_RTM0371 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[29]_NEW369_RTM0371 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N38
dffeas \regval2_DL[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[29]_OTERM370 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[29] .is_wysiwyg = "true";
defparam \regval2_DL[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N15
cyclonev_lcell_comb \regs_rtl_1_bypass[68]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[68]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[68]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N17
dffeas \regs_rtl_1_bypass[68] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[68]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[68] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N23
dffeas \regs_rtl_1_bypass[67] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[67]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[67] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N42
cyclonev_lcell_comb \inst_FL~20 (
// Equation(s):
// \inst_FL~20_combout  = ( \inst_FL[0]~DUPLICATE_q  & ( \inst_FL~9_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\inst_FL[0]~DUPLICATE_q  & ( \inst_FL~9_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\always3~4_combout 
//  & ((!\Mux2~4_combout ) # (!\WideOr15~1_combout )))) ) ) ) # ( \inst_FL[0]~DUPLICATE_q  & ( !\inst_FL~9_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Mux2~4_combout  & \WideOr15~1_combout )) # (\always3~4_combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Mux2~4_combout ),
	.datac(!\always3~4_combout ),
	.datad(!\WideOr15~1_combout ),
	.datae(!\inst_FL[0]~DUPLICATE_q ),
	.dataf(!\inst_FL~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~20 .extended_lut = "off";
defparam \inst_FL~20 .lut_mask = 64'h0000051550405555;
defparam \inst_FL~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N45
cyclonev_lcell_comb \inst_FL~21 (
// Equation(s):
// \inst_FL~21_combout  = ( \inst_FL[1]~DUPLICATE_q  & ( \inst_FL~11_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\inst_FL[1]~DUPLICATE_q  & ( \inst_FL~11_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & 
// (!\always3~4_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~1_combout )))) ) ) ) # ( \inst_FL[1]~DUPLICATE_q  & ( !\inst_FL~11_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Mux2~4_combout  & \WideOr15~1_combout )) # (\always3~4_combout 
// ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Mux2~4_combout ),
	.datac(!\WideOr15~1_combout ),
	.datad(!\always3~4_combout ),
	.datae(!\inst_FL[1]~DUPLICATE_q ),
	.dataf(!\inst_FL~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~21 .extended_lut = "off";
defparam \inst_FL~21 .lut_mask = 64'h0000015554005555;
defparam \inst_FL~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N21
cyclonev_lcell_comb \inst_FL~22 (
// Equation(s):
// \inst_FL~22_combout  = ( inst_FL[2] & ( \inst_FL~13_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !inst_FL[2] & ( \inst_FL~13_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\always3~4_combout  & ((!\WideOr15~1_combout 
// ) # (!\Mux2~4_combout )))) ) ) ) # ( inst_FL[2] & ( !\inst_FL~13_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\WideOr15~1_combout  & \Mux2~4_combout )) # (\always3~4_combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\always3~4_combout ),
	.datac(!\WideOr15~1_combout ),
	.datad(!\Mux2~4_combout ),
	.datae(!inst_FL[2]),
	.dataf(!\inst_FL~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~22 .extended_lut = "off";
defparam \inst_FL~22 .lut_mask = 64'h0000111544405555;
defparam \inst_FL~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N18
cyclonev_lcell_comb \inst_FL~23 (
// Equation(s):
// \inst_FL~23_combout  = ( \inst_FL[3]~DUPLICATE_q  & ( \inst_FL~15_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\inst_FL[3]~DUPLICATE_q  & ( \inst_FL~15_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & 
// (!\always3~4_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~1_combout )))) ) ) ) # ( \inst_FL[3]~DUPLICATE_q  & ( !\inst_FL~15_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Mux2~4_combout  & \WideOr15~1_combout )) # (\always3~4_combout 
// ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\always3~4_combout ),
	.datac(!\Mux2~4_combout ),
	.datad(!\WideOr15~1_combout ),
	.datae(!\inst_FL[3]~DUPLICATE_q ),
	.dataf(!\inst_FL~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~23 .extended_lut = "off";
defparam \inst_FL~23 .lut_mask = 64'h0000111544405555;
defparam \inst_FL~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[31]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[31]~feeder_combout  = ( regval2_AL[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[31]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N53
dffeas \dmem_rtl_0_bypass[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N48
cyclonev_lcell_comb \Decoder0~2 (
// Equation(s):
// \Decoder0~2_combout  = ( !\inst_FL[28]~DUPLICATE_q  & ( !inst_FL[31] & ( !inst_FL[30] ) ) )

	.dataa(!inst_FL[30]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst_FL[28]~DUPLICATE_q ),
	.dataf(!inst_FL[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~2 .extended_lut = "off";
defparam \Decoder0~2 .lut_mask = 64'hAAAA000000000000;
defparam \Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N54
cyclonev_lcell_comb \imem~68 (
// Equation(s):
// \imem~68_combout  = ( \PC[2]~DUPLICATE_q  & ( \imem~16_combout  & ( (!PC[3] & (!PC[5] & !PC[4])) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( \imem~16_combout  & ( (!PC[3] & (!PC[5] & PC[4])) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[5]),
	.datac(!PC[4]),
	.datad(gnd),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~68 .extended_lut = "off";
defparam \imem~68 .lut_mask = 64'h0000000008088080;
defparam \imem~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N54
cyclonev_lcell_comb \imem~77 (
// Equation(s):
// \imem~77_combout  = ( PC[5] & ( PC[6] & ( (!PC[3] & (\PC[4]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q ) # (!PC[2])))) # (PC[3] & ((!\PC[4]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q  & ((PC[2]))))) ) ) ) # ( !PC[5] & ( PC[6] & ( 
// (\PC[7]~DUPLICATE_q  & (!PC[2] & ((!\PC[4]~DUPLICATE_q ) # (PC[3])))) ) ) ) # ( PC[5] & ( !PC[6] & ( (!PC[3] & (\PC[7]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & !PC[2]))) # (PC[3] & (!\PC[7]~DUPLICATE_q  & ((PC[2]) # (\PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[5] 
// & ( !PC[6] & ( (PC[3] & (!PC[2] & (!\PC[7]~DUPLICATE_q  $ (\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[3]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[2]),
	.datae(!PC[5]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~77 .extended_lut = "off";
defparam \imem~77 .lut_mask = 64'h4100244431004A4D;
defparam \imem~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N54
cyclonev_lcell_comb \inst_FL~33 (
// Equation(s):
// \inst_FL~33_combout  = ( \imem~77_combout  & ( (\inst_FL~4_combout  & ((!\PC[9]~DUPLICATE_q ) # (\imem~68_combout ))) ) ) # ( !\imem~77_combout  & ( (\imem~68_combout  & \inst_FL~4_combout ) ) )

	.dataa(!\imem~68_combout ),
	.datab(!\PC[9]~DUPLICATE_q ),
	.datac(!\inst_FL~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~33 .extended_lut = "off";
defparam \inst_FL~33 .lut_mask = 64'h050505050D0D0D0D;
defparam \inst_FL~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N56
dffeas \inst_FL[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~33_combout ),
	.asdata(inst_FL[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[21] .is_wysiwyg = "true";
defparam \inst_FL[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N54
cyclonev_lcell_comb \alufunc_DL~7 (
// Equation(s):
// \alufunc_DL~7_combout  = ( alufunc_DL[3] & ( inst_FL[21] & ( (\Decoder0~2_combout ) # (\always3~1_combout ) ) ) ) # ( !alufunc_DL[3] & ( inst_FL[21] & ( (!\always3~1_combout  & \Decoder0~2_combout ) ) ) ) # ( alufunc_DL[3] & ( !inst_FL[21] & ( 
// ((inst_FL[29] & \Decoder0~2_combout )) # (\always3~1_combout ) ) ) ) # ( !alufunc_DL[3] & ( !inst_FL[21] & ( (inst_FL[29] & (!\always3~1_combout  & \Decoder0~2_combout )) ) ) )

	.dataa(!inst_FL[29]),
	.datab(!\always3~1_combout ),
	.datac(!\Decoder0~2_combout ),
	.datad(gnd),
	.datae(!alufunc_DL[3]),
	.dataf(!inst_FL[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alufunc_DL~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alufunc_DL~7 .extended_lut = "off";
defparam \alufunc_DL~7 .lut_mask = 64'h040437370C0C3F3F;
defparam \alufunc_DL~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N56
dffeas \alufunc_DL[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\alufunc_DL~7_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\isnop_D~0_combout ),
	.sload(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_DL[3]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_DL[3] .is_wysiwyg = "true";
defparam \alufunc_DL[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N24
cyclonev_lcell_comb \imem~78 (
// Equation(s):
// \imem~78_combout  = ( PC[5] & ( PC[6] & ( (!PC[3] & ((!\PC[7]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q )) # (\PC[7]~DUPLICATE_q  & ((!PC[2]))))) # (PC[3] & ((!\PC[4]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q  & ((PC[2]))))) ) ) ) # ( !PC[5] & 
// ( PC[6] & ( (!PC[3] & ((!\PC[4]~DUPLICATE_q  & ((!PC[2]))) # (\PC[4]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & PC[2])))) # (PC[3] & (\PC[7]~DUPLICATE_q  & ((!PC[2])))) ) ) ) # ( PC[5] & ( !PC[6] & ( (!\PC[7]~DUPLICATE_q  & (PC[3] & ((PC[2]) # 
// (\PC[4]~DUPLICATE_q )))) # (\PC[7]~DUPLICATE_q  & (((!\PC[4]~DUPLICATE_q  & !PC[2])))) ) ) ) # ( !PC[5] & ( !PC[6] & ( (!PC[3] & (((!\PC[4]~DUPLICATE_q  & !PC[2])))) # (PC[3] & (!\PC[7]~DUPLICATE_q  $ (((\PC[4]~DUPLICATE_q  & !PC[2]))))) ) ) )

	.dataa(!PC[3]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[2]),
	.datae(!PC[5]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~78 .extended_lut = "off";
defparam \imem~78 .lut_mask = 64'hE1443444B1086A4D;
defparam \imem~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N57
cyclonev_lcell_comb \inst_FL~34 (
// Equation(s):
// \inst_FL~34_combout  = ( \inst_FL~4_combout  & ( ((!\PC[9]~DUPLICATE_q  & \imem~78_combout )) # (\imem~68_combout ) ) )

	.dataa(!\imem~68_combout ),
	.datab(!\PC[9]~DUPLICATE_q ),
	.datac(!\imem~78_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_FL~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~34 .extended_lut = "off";
defparam \inst_FL~34 .lut_mask = 64'h000000005D5D5D5D;
defparam \inst_FL~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N59
dffeas \inst_FL[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~34_combout ),
	.asdata(inst_FL[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[20] .is_wysiwyg = "true";
defparam \inst_FL[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N58
dffeas \inst_FL[20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~34_combout ),
	.asdata(inst_FL[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_FL[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[20]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_FL[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N15
cyclonev_lcell_comb \alufunc_DL~5 (
// Equation(s):
// \alufunc_DL~5_combout  = ( \inst_FL[20]~DUPLICATE_q  & ( (!\inst_FL[28]~DUPLICATE_q  & (!inst_FL[27] & !inst_FL[31])) # (\inst_FL[28]~DUPLICATE_q  & ((inst_FL[31]))) ) ) # ( !\inst_FL[20]~DUPLICATE_q  & ( (\inst_FL[28]~DUPLICATE_q  & inst_FL[31]) ) )

	.dataa(gnd),
	.datab(!\inst_FL[28]~DUPLICATE_q ),
	.datac(!inst_FL[27]),
	.datad(!inst_FL[31]),
	.datae(gnd),
	.dataf(!\inst_FL[20]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alufunc_DL~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alufunc_DL~5 .extended_lut = "off";
defparam \alufunc_DL~5 .lut_mask = 64'h00330033C033C033;
defparam \alufunc_DL~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N24
cyclonev_lcell_comb \alufunc_DL~6 (
// Equation(s):
// \alufunc_DL~6_combout  = (!\always3~1_combout  & (!inst_FL[29] & (\alufunc_DL~5_combout ))) # (\always3~1_combout  & (((alufunc_DL[2]))))

	.dataa(!inst_FL[29]),
	.datab(!\always3~1_combout ),
	.datac(!\alufunc_DL~5_combout ),
	.datad(!alufunc_DL[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alufunc_DL~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alufunc_DL~6 .extended_lut = "off";
defparam \alufunc_DL~6 .lut_mask = 64'h083B083B083B083B;
defparam \alufunc_DL~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N26
dffeas \alufunc_DL[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\alufunc_DL~6_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\isnop_D~0_combout ),
	.sload(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_DL[2]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_DL[2] .is_wysiwyg = "true";
defparam \alufunc_DL[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N24
cyclonev_lcell_comb \imem~67 (
// Equation(s):
// \imem~67_combout  = ( \PC[2]~DUPLICATE_q  & ( PC[5] & ( (!PC[3] & (PC[6] & (\PC[4]~DUPLICATE_q  & !\PC[7]~DUPLICATE_q ))) # (PC[3] & ((!\PC[7]~DUPLICATE_q ) # ((PC[6] & \PC[4]~DUPLICATE_q )))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( PC[5] & ( (!PC[3] & 
// ((!PC[6] & (!\PC[4]~DUPLICATE_q  & \PC[7]~DUPLICATE_q )) # (PC[6] & (\PC[4]~DUPLICATE_q )))) # (PC[3] & (!\PC[7]~DUPLICATE_q  & (!PC[6] $ (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !PC[5] & ( (PC[3] & (!PC[6] & (!\PC[4]~DUPLICATE_q  & 
// \PC[7]~DUPLICATE_q ))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !PC[5] & ( (!PC[3] & (PC[6] & (!\PC[4]~DUPLICATE_q  & \PC[7]~DUPLICATE_q ))) # (PC[3] & (!\PC[7]~DUPLICATE_q  $ (((\PC[4]~DUPLICATE_q ) # (PC[6]))))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[6]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~67 .extended_lut = "off";
defparam \imem~67 .lut_mask = 64'h4035004016825701;
defparam \imem~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N3
cyclonev_lcell_comb \inst_FL~29 (
// Equation(s):
// \inst_FL~29_combout  = ( \inst_FL~4_combout  & ( ((!\PC[9]~DUPLICATE_q  & \imem~67_combout )) # (\imem~68_combout ) ) )

	.dataa(!\imem~68_combout ),
	.datab(!\PC[9]~DUPLICATE_q ),
	.datac(!\imem~67_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_FL~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~29 .extended_lut = "off";
defparam \inst_FL~29 .lut_mask = 64'h000000005D5D5D5D;
defparam \inst_FL~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N5
dffeas \inst_FL[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~29_combout ),
	.asdata(inst_FL[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[22] .is_wysiwyg = "true";
defparam \inst_FL[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N39
cyclonev_lcell_comb \alufunc_DL~8 (
// Equation(s):
// \alufunc_DL~8_combout  = ( alufunc_DL[4] & ( ((inst_FL[22] & \Decoder0~0_combout )) # (\always3~1_combout ) ) ) # ( !alufunc_DL[4] & ( (inst_FL[22] & (!\always3~1_combout  & \Decoder0~0_combout )) ) )

	.dataa(gnd),
	.datab(!inst_FL[22]),
	.datac(!\always3~1_combout ),
	.datad(!\Decoder0~0_combout ),
	.datae(!alufunc_DL[4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alufunc_DL~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alufunc_DL~8 .extended_lut = "off";
defparam \alufunc_DL~8 .lut_mask = 64'h00300F3F00300F3F;
defparam \alufunc_DL~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N40
dffeas \alufunc_DL[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\alufunc_DL~8_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\isnop_D~0_combout ),
	.sload(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_DL[4]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_DL[4] .is_wysiwyg = "true";
defparam \alufunc_DL[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N12
cyclonev_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = ( !alufunc_DL[1] & ( (!alufunc_DL[3] & (!alufunc_DL[2] & alufunc_DL[4])) ) )

	.dataa(!alufunc_DL[3]),
	.datab(gnd),
	.datac(!alufunc_DL[2]),
	.datad(!alufunc_DL[4]),
	.datae(gnd),
	.dataf(!alufunc_DL[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~0 .extended_lut = "off";
defparam \Selector46~0 .lut_mask = 64'h00A000A000000000;
defparam \Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N25
dffeas \alufunc_DL[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\alufunc_DL~6_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\isnop_D~0_combout ),
	.sload(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alufunc_DL[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_DL[2]~DUPLICATE .is_wysiwyg = "true";
defparam \alufunc_DL[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N55
dffeas \alufunc_DL[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\alufunc_DL~7_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\isnop_D~0_combout ),
	.sload(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alufunc_DL[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_DL[3]~DUPLICATE .is_wysiwyg = "true";
defparam \alufunc_DL[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N33
cyclonev_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = ( !alufunc_DL[0] & ( (!\alufunc_DL[2]~DUPLICATE_q  & !\alufunc_DL[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alufunc_DL[2]~DUPLICATE_q ),
	.datad(!\alufunc_DL[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!alufunc_DL[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~0 .extended_lut = "off";
defparam \Selector37~0 .lut_mask = 64'hF000F00000000000;
defparam \Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N33
cyclonev_lcell_comb \Selector37~1 (
// Equation(s):
// \Selector37~1_combout  = ( \alufunc_DL[3]~DUPLICATE_q  & ( (!alufunc_DL[0] & !\alufunc_DL[2]~DUPLICATE_q ) ) )

	.dataa(!alufunc_DL[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alufunc_DL[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\alufunc_DL[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~1 .extended_lut = "off";
defparam \Selector37~1 .lut_mask = 64'h00000000AA00AA00;
defparam \Selector37~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N35
dffeas \sxtimm_DL[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[15]_OTERM479 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[15]~DUPLICATE .is_wysiwyg = "true";
defparam \sxtimm_DL[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N24
cyclonev_lcell_comb aluimm_DL_NEW474(
// Equation(s):
// aluimm_DL_OTERM475 = ( \aluimm_DL~q  & ( \WideOr1~0_combout  & ( (!\regBusy_D~0_combout  & (((inst_FL[31]) # (\always3~1_combout )) # (inst_FL[30]))) ) ) ) # ( !\aluimm_DL~q  & ( \WideOr1~0_combout  & ( (!\regBusy_D~0_combout  & (!\always3~1_combout  & 
// ((inst_FL[31]) # (inst_FL[30])))) ) ) ) # ( \aluimm_DL~q  & ( !\WideOr1~0_combout  & ( !\regBusy_D~0_combout  ) ) ) # ( !\aluimm_DL~q  & ( !\WideOr1~0_combout  & ( (!\regBusy_D~0_combout  & !\always3~1_combout ) ) ) )

	.dataa(!\regBusy_D~0_combout ),
	.datab(!inst_FL[30]),
	.datac(!\always3~1_combout ),
	.datad(!inst_FL[31]),
	.datae(!\aluimm_DL~q ),
	.dataf(!\WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(aluimm_DL_OTERM475),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam aluimm_DL_NEW474.extended_lut = "off";
defparam aluimm_DL_NEW474.lut_mask = 64'hA0A0AAAA20A02AAA;
defparam aluimm_DL_NEW474.shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N26
dffeas aluimm_DL(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(aluimm_DL_OTERM475),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluimm_DL~q ),
	.prn(vcc));
// synopsys translate_off
defparam aluimm_DL.is_wysiwyg = "true";
defparam aluimm_DL.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N39
cyclonev_lcell_comb \regval1_DL[15]_NEW228_RTM0230 (
// Equation(s):
// \regval1_DL[15]_NEW228_RTM0230~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[15]_NEW228_RTM0230~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[15]_NEW228_RTM0230 .extended_lut = "off";
defparam \regval1_DL[15]_NEW228_RTM0230 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \regval1_DL[15]_NEW228_RTM0230 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N27
cyclonev_lcell_comb \selmemout_DL~0 (
// Equation(s):
// \selmemout_DL~0_combout  = (!\always3~1_combout  & (!inst_FL[29] & (\WideOr15~0_combout ))) # (\always3~1_combout  & (((\selmemout_DL~q ))))

	.dataa(!inst_FL[29]),
	.datab(!\always3~1_combout ),
	.datac(!\WideOr15~0_combout ),
	.datad(!\selmemout_DL~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selmemout_DL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selmemout_DL~0 .extended_lut = "off";
defparam \selmemout_DL~0 .lut_mask = 64'h083B083B083B083B;
defparam \selmemout_DL~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N28
dffeas selmemout_DL(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\selmemout_DL~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\isnop_D~0_combout ),
	.sload(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selmemout_DL~q ),
	.prn(vcc));
// synopsys translate_off
defparam selmemout_DL.is_wysiwyg = "true";
defparam selmemout_DL.power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N1
dffeas selmemout_AL(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\selmemout_DL~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selmemout_AL~q ),
	.prn(vcc));
// synopsys translate_off
defparam selmemout_AL.is_wysiwyg = "true";
defparam selmemout_AL.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N18
cyclonev_lcell_comb \wregval_ML~6 (
// Equation(s):
// \wregval_ML~6_combout  = ( \selmemout_AL~q  & ( !\selaluout_AL~q  ) )

	.dataa(!\selaluout_AL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\selmemout_AL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~6 .extended_lut = "off";
defparam \wregval_ML~6 .lut_mask = 64'h00000000AAAAAAAA;
defparam \wregval_ML~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N51
cyclonev_lcell_comb \Selector46~23 (
// Equation(s):
// \Selector46~23_combout  = ( !\alufunc_DL[2]~DUPLICATE_q  & ( (!\alufunc_DL[3]~DUPLICATE_q  & alufunc_DL[4]) ) )

	.dataa(!\alufunc_DL[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!alufunc_DL[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alufunc_DL[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~23 .extended_lut = "off";
defparam \Selector46~23 .lut_mask = 64'h0A0A0A0A00000000;
defparam \Selector46~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N9
cyclonev_lcell_comb \regval1_DL[9]_NEW246_RTM0248 (
// Equation(s):
// \regval1_DL[9]_NEW246_RTM0248~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[9]_NEW246_RTM0248~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[9]_NEW246_RTM0248 .extended_lut = "off";
defparam \regval1_DL[9]_NEW246_RTM0248 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \regval1_DL[9]_NEW246_RTM0248 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N29
dffeas \regs_rtl_0_bypass[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ML[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N48
cyclonev_lcell_comb \imem~56 (
// Equation(s):
// \imem~56_combout  = ( PC[6] & ( PC[3] & ( (!\PC[9]~DUPLICATE_q  & (!PC[5] & (\PC[4]~DUPLICATE_q  & \PC[2]~DUPLICATE_q ))) ) ) ) # ( !PC[6] & ( PC[3] & ( (!\PC[9]~DUPLICATE_q  & (PC[5] & (\PC[4]~DUPLICATE_q  & \PC[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[9]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[6]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~56 .extended_lut = "off";
defparam \imem~56 .lut_mask = 64'h0000000000020008;
defparam \imem~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N36
cyclonev_lcell_comb \imem~44 (
// Equation(s):
// \imem~44_combout  = ( !PC[3] & ( !PC[5] & ( (!\PC[4]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & (\PC[9]~DUPLICATE_q  & !PC[6]))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[9]~DUPLICATE_q ),
	.datad(!PC[6]),
	.datae(!PC[3]),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~44 .extended_lut = "off";
defparam \imem~44 .lut_mask = 64'h0200000000000000;
defparam \imem~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N30
cyclonev_lcell_comb \imem~55 (
// Equation(s):
// \imem~55_combout  = ( !PC[6] & ( PC[3] & ( (!\PC[9]~DUPLICATE_q  & (PC[5] & !\PC[4]~DUPLICATE_q )) ) ) ) # ( !PC[6] & ( !PC[3] & ( (!\PC[9]~DUPLICATE_q  & ((!PC[5] & (\PC[4]~DUPLICATE_q  & \PC[2]~DUPLICATE_q )) # (PC[5] & (!\PC[4]~DUPLICATE_q  & 
// !\PC[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[9]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[6]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~55 .extended_lut = "off";
defparam \imem~55 .lut_mask = 64'h2008000020200000;
defparam \imem~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N48
cyclonev_lcell_comb \imem~54 (
// Equation(s):
// \imem~54_combout  = ( PC[3] & ( \PC[2]~DUPLICATE_q  & ( (\PC[9]~DUPLICATE_q  & (((PC[5] & !\PC[4]~DUPLICATE_q )) # (PC[6]))) ) ) ) # ( !PC[3] & ( \PC[2]~DUPLICATE_q  & ( (\PC[9]~DUPLICATE_q  & (((PC[5] & PC[6])) # (\PC[4]~DUPLICATE_q ))) ) ) ) # ( PC[3] & 
// ( !\PC[2]~DUPLICATE_q  & ( (\PC[9]~DUPLICATE_q  & (PC[6] & (!PC[5] $ (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[3] & ( !\PC[2]~DUPLICATE_q  & ( (\PC[9]~DUPLICATE_q  & (PC[5] & PC[6])) ) ) )

	.dataa(!\PC[9]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[6]),
	.datae(!PC[3]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~54 .extended_lut = "off";
defparam \imem~54 .lut_mask = 64'h0011001405151055;
defparam \imem~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N18
cyclonev_lcell_comb \imem~57 (
// Equation(s):
// \imem~57_combout  = ( \imem~54_combout  & ( \PC[8]_OTERM406  & ( (!\PC[7]~DUPLICATE_q  & ((\imem~55_combout ))) # (\PC[7]~DUPLICATE_q  & (\imem~56_combout )) ) ) ) # ( !\imem~54_combout  & ( \PC[8]_OTERM406  & ( (!\PC[7]~DUPLICATE_q  & ((\imem~55_combout 
// ))) # (\PC[7]~DUPLICATE_q  & (\imem~56_combout )) ) ) ) # ( \imem~54_combout  & ( !\PC[8]_OTERM406  & ( (!\PC[7]~DUPLICATE_q ) # (\imem~44_combout ) ) ) ) # ( !\imem~54_combout  & ( !\PC[8]_OTERM406  & ( (\PC[7]~DUPLICATE_q  & \imem~44_combout ) ) ) )

	.dataa(!\imem~56_combout ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\imem~44_combout ),
	.datad(!\imem~55_combout ),
	.datae(!\imem~54_combout ),
	.dataf(!\PC[8]_OTERM406 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~57 .extended_lut = "off";
defparam \imem~57 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \imem~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N33
cyclonev_lcell_comb \inst_FL~18 (
// Equation(s):
// \inst_FL~18_combout  = ( !\always3~2_combout  & ( (\imem~57_combout  & (\always3~3_combout  & \inst_FL~0_combout )) ) )

	.dataa(!\imem~57_combout ),
	.datab(!\always3~3_combout ),
	.datac(gnd),
	.datad(!\inst_FL~0_combout ),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~18 .extended_lut = "off";
defparam \inst_FL~18 .lut_mask = 64'h0011001100000000;
defparam \inst_FL~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N57
cyclonev_lcell_comb \regs_rtl_0_bypass[6]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[6]~feeder_combout  = ( \inst_FL~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_FL~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[6]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs_rtl_0_bypass[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N15
cyclonev_lcell_comb \inst_FL[6]~feeder (
// Equation(s):
// \inst_FL[6]~feeder_combout  = ( \inst_FL~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_FL~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL[6]~feeder .extended_lut = "off";
defparam \inst_FL[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst_FL[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y18_N16
dffeas \inst_FL[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL[6]~feeder_combout ),
	.asdata(inst_FL[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[6] .is_wysiwyg = "true";
defparam \inst_FL[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N59
dffeas \regs_rtl_0_bypass[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[6]~feeder_combout ),
	.asdata(inst_FL[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N54
cyclonev_lcell_comb \regs_rtl_0_bypass[8]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[8]~feeder_combout  = ( \inst_FL~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_FL~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[8]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs_rtl_0_bypass[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N55
dffeas \regs_rtl_0_bypass[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[8]~feeder_combout ),
	.asdata(inst_FL[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N5
dffeas \regs_rtl_0_bypass[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ML[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N48
cyclonev_lcell_comb \regs_rtl_0_bypass[0]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[0]~feeder_combout  = ( \always11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[0]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs_rtl_0_bypass[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N50
dffeas \regs_rtl_0_bypass[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N42
cyclonev_lcell_comb \regs_rtl_0_bypass[1]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[1]~feeder_combout  = ( wregno_ML[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wregno_ML[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[1]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs_rtl_0_bypass[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N44
dffeas \regs_rtl_0_bypass[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N58
dffeas \regs_rtl_0_bypass[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ML[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N23
dffeas \PC[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7] .is_wysiwyg = "true";
defparam \PC[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N36
cyclonev_lcell_comb \imem~52 (
// Equation(s):
// \imem~52_combout  = ( PC[6] & ( (!PC[2] & (PC[7] & PC[3])) ) ) # ( !PC[6] & ( (!PC[2] & (PC[7] & !PC[3])) ) )

	.dataa(gnd),
	.datab(!PC[2]),
	.datac(!PC[7]),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~52 .extended_lut = "off";
defparam \imem~52 .lut_mask = 64'h0C000C00000C000C;
defparam \imem~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N33
cyclonev_lcell_comb \imem~53 (
// Equation(s):
// \imem~53_combout  = ( !\PC[9]~DUPLICATE_q  & ( (PC[5] & (PC[4] & \imem~52_combout )) ) )

	.dataa(!PC[5]),
	.datab(!PC[4]),
	.datac(gnd),
	.datad(!\imem~52_combout ),
	.datae(gnd),
	.dataf(!\PC[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~53 .extended_lut = "off";
defparam \imem~53 .lut_mask = 64'h0011001100000000;
defparam \imem~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N48
cyclonev_lcell_comb \imem~47 (
// Equation(s):
// \imem~47_combout  = ( PC[3] & ( (!\PC[7]~DUPLICATE_q  & (PC[6] & !\PC[2]~DUPLICATE_q )) # (\PC[7]~DUPLICATE_q  & (!PC[6] & \PC[2]~DUPLICATE_q )) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!PC[6]),
	.datac(gnd),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~47 .extended_lut = "off";
defparam \imem~47 .lut_mask = 64'h0000000022442244;
defparam \imem~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N51
cyclonev_lcell_comb \imem~48 (
// Equation(s):
// \imem~48_combout  = ( PC[3] & ( (PC[6] & \PC[2]~DUPLICATE_q ) ) ) # ( !PC[3] & ( (!\PC[2]~DUPLICATE_q  & (\PC[7]~DUPLICATE_q )) # (\PC[2]~DUPLICATE_q  & ((!PC[6]))) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!PC[6]),
	.datac(gnd),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~48 .extended_lut = "off";
defparam \imem~48 .lut_mask = 64'h55CC55CC00330033;
defparam \imem~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N12
cyclonev_lcell_comb \imem~49 (
// Equation(s):
// \imem~49_combout  = ( \imem~48_combout  & ( (!PC[5] & (!PC[9] & ((\imem~47_combout ) # (PC[4])))) ) ) # ( !\imem~48_combout  & ( (!PC[4] & (!PC[5] & (\imem~47_combout  & !PC[9]))) ) )

	.dataa(!PC[4]),
	.datab(!PC[5]),
	.datac(!\imem~47_combout ),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!\imem~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~49 .extended_lut = "off";
defparam \imem~49 .lut_mask = 64'h080008004C004C00;
defparam \imem~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N30
cyclonev_lcell_comb \imem~50 (
// Equation(s):
// \imem~50_combout  = ( !PC[5] & ( \PC[7]~DUPLICATE_q  & ( (!PC[6] & (!PC[4] & ((!\PC[2]~DUPLICATE_q ) # (PC[3])))) ) ) ) # ( PC[5] & ( !\PC[7]~DUPLICATE_q  & ( (!PC[4] & (!\PC[2]~DUPLICATE_q  $ (((!PC[6] & PC[3]))))) # (PC[4] & ((!\PC[2]~DUPLICATE_q  & 
// (PC[6])) # (\PC[2]~DUPLICATE_q  & ((PC[3]))))) ) ) ) # ( !PC[5] & ( !\PC[7]~DUPLICATE_q  & ( (!PC[3] & (((!PC[4])) # (PC[6]))) # (PC[3] & ((!\PC[2]~DUPLICATE_q ) # ((!PC[6] & PC[4])))) ) ) )

	.dataa(!PC[6]),
	.datab(!PC[4]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!PC[5]),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~50 .extended_lut = "off";
defparam \imem~50 .lut_mask = 64'hDDF2D05B80880000;
defparam \imem~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N48
cyclonev_lcell_comb \imem~51 (
// Equation(s):
// \imem~51_combout  = ( \imem~50_combout  & ( (\inst_FL~0_combout  & (!PC[9] $ (!\PC[8]_OTERM406 ))) ) ) # ( !\imem~50_combout  & ( (!PC[9] & (\inst_FL~0_combout  & \PC[8]_OTERM406 )) ) )

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(!\inst_FL~0_combout ),
	.datad(!\PC[8]_OTERM406 ),
	.datae(gnd),
	.dataf(!\imem~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~51 .extended_lut = "off";
defparam \imem~51 .lut_mask = 64'h000A000A050A050A;
defparam \imem~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N39
cyclonev_lcell_comb \inst_FL~17 (
// Equation(s):
// \inst_FL~17_combout  = ( !\always3~2_combout  & ( (\always3~3_combout  & (((!\imem~51_combout ) # (\imem~49_combout )) # (\imem~53_combout ))) ) )

	.dataa(!\imem~53_combout ),
	.datab(!\always3~3_combout ),
	.datac(!\imem~49_combout ),
	.datad(!\imem~51_combout ),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~17 .extended_lut = "off";
defparam \inst_FL~17 .lut_mask = 64'h3313331300000000;
defparam \inst_FL~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N36
cyclonev_lcell_comb \inst_FL[5]~feeder (
// Equation(s):
// \inst_FL[5]~feeder_combout  = \inst_FL~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_FL~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL[5]~feeder .extended_lut = "off";
defparam \inst_FL[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst_FL[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N38
dffeas \inst_FL[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL[5]~feeder_combout ),
	.asdata(inst_FL[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[5] .is_wysiwyg = "true";
defparam \inst_FL[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N40
dffeas \regs_rtl_0_bypass[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~17_combout ),
	.asdata(inst_FL[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N30
cyclonev_lcell_comb \imem~42 (
// Equation(s):
// \imem~42_combout  = ( PC[5] & ( \PC[4]~DUPLICATE_q  & ( (\PC[9]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  $ (((PC[6] & PC[3]))))) ) ) ) # ( !PC[5] & ( \PC[4]~DUPLICATE_q  & ( (\PC[9]~DUPLICATE_q  & ((!PC[6] & ((\PC[2]~DUPLICATE_q ) # (PC[3]))) # (PC[6] & 
// ((!PC[3]) # (!\PC[2]~DUPLICATE_q ))))) ) ) ) # ( PC[5] & ( !\PC[4]~DUPLICATE_q  & ( (\PC[9]~DUPLICATE_q  & ((!PC[6]) # ((!PC[3] & !\PC[2]~DUPLICATE_q )))) ) ) ) # ( !PC[5] & ( !\PC[4]~DUPLICATE_q  & ( (\PC[9]~DUPLICATE_q  & ((!PC[3] & (PC[6])) # (PC[3] & 
// ((\PC[2]~DUPLICATE_q ))))) ) ) )

	.dataa(!\PC[9]~DUPLICATE_q ),
	.datab(!PC[6]),
	.datac(!PC[3]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[5]),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~42 .extended_lut = "off";
defparam \imem~42 .lut_mask = 64'h1015544415545401;
defparam \imem~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N6
cyclonev_lcell_comb \imem~43 (
// Equation(s):
// \imem~43_combout  = ( PC[3] & ( PC[5] & ( (!\PC[4]~DUPLICATE_q  & (!\PC[9]~DUPLICATE_q  & !PC[6])) ) ) ) # ( !PC[3] & ( PC[5] & ( (!\PC[4]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  & (!\PC[9]~DUPLICATE_q  & !PC[6]))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[9]~DUPLICATE_q ),
	.datad(!PC[6]),
	.datae(!PC[3]),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~43 .extended_lut = "off";
defparam \imem~43 .lut_mask = 64'h000000008000A000;
defparam \imem~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N54
cyclonev_lcell_comb \imem~45 (
// Equation(s):
// \imem~45_combout  = ( PC[3] & ( PC[5] & ( (!\PC[9]~DUPLICATE_q  & ((!PC[6] & (\PC[4]~DUPLICATE_q )) # (PC[6] & ((!\PC[2]~DUPLICATE_q ))))) ) ) ) # ( !PC[3] & ( PC[5] & ( (\PC[4]~DUPLICATE_q  & (!\PC[9]~DUPLICATE_q  & PC[6])) ) ) ) # ( PC[3] & ( !PC[5] & ( 
// (\PC[4]~DUPLICATE_q  & (!\PC[9]~DUPLICATE_q  & PC[6])) ) ) ) # ( !PC[3] & ( !PC[5] & ( (\PC[4]~DUPLICATE_q  & (!\PC[9]~DUPLICATE_q  & PC[6])) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[9]~DUPLICATE_q ),
	.datad(!PC[6]),
	.datae(!PC[3]),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~45 .extended_lut = "off";
defparam \imem~45 .lut_mask = 64'h00500050005050C0;
defparam \imem~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N24
cyclonev_lcell_comb \imem~46 (
// Equation(s):
// \imem~46_combout  = ( \imem~44_combout  & ( \PC[8]_OTERM406  & ( (!\PC[7]~DUPLICATE_q  & (\imem~43_combout )) # (\PC[7]~DUPLICATE_q  & ((\imem~45_combout ))) ) ) ) # ( !\imem~44_combout  & ( \PC[8]_OTERM406  & ( (!\PC[7]~DUPLICATE_q  & (\imem~43_combout 
// )) # (\PC[7]~DUPLICATE_q  & ((\imem~45_combout ))) ) ) ) # ( \imem~44_combout  & ( !\PC[8]_OTERM406  & ( (\PC[7]~DUPLICATE_q ) # (\imem~42_combout ) ) ) ) # ( !\imem~44_combout  & ( !\PC[8]_OTERM406  & ( (\imem~42_combout  & !\PC[7]~DUPLICATE_q ) ) ) )

	.dataa(!\imem~42_combout ),
	.datab(!\imem~43_combout ),
	.datac(!\imem~45_combout ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!\imem~44_combout ),
	.dataf(!\PC[8]_OTERM406 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~46 .extended_lut = "off";
defparam \imem~46 .lut_mask = 64'h550055FF330F330F;
defparam \imem~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N9
cyclonev_lcell_comb \inst_FL~16 (
// Equation(s):
// \inst_FL~16_combout  = ( !\always3~2_combout  & ( (\inst_FL~0_combout  & (\always3~3_combout  & \imem~46_combout )) ) )

	.dataa(!\inst_FL~0_combout ),
	.datab(gnd),
	.datac(!\always3~3_combout ),
	.datad(!\imem~46_combout ),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~16 .extended_lut = "off";
defparam \inst_FL~16 .lut_mask = 64'h0005000500000000;
defparam \inst_FL~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N6
cyclonev_lcell_comb \inst_FL[4]~feeder (
// Equation(s):
// \inst_FL[4]~feeder_combout  = \inst_FL~16_combout 

	.dataa(gnd),
	.datab(!\inst_FL~16_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL[4]~feeder .extended_lut = "off";
defparam \inst_FL[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst_FL[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N8
dffeas \inst_FL[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL[4]~feeder_combout ),
	.asdata(inst_FL[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[4] .is_wysiwyg = "true";
defparam \inst_FL[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N10
dffeas \regs_rtl_0_bypass[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~16_combout ),
	.asdata(inst_FL[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N36
cyclonev_lcell_comb \regs~3 (
// Equation(s):
// \regs~3_combout  = ( regs_rtl_0_bypass[4] & ( regs_rtl_0_bypass[2] & ( (regs_rtl_0_bypass[0] & (regs_rtl_0_bypass[1] & regs_rtl_0_bypass[3])) ) ) ) # ( !regs_rtl_0_bypass[4] & ( regs_rtl_0_bypass[2] & ( (regs_rtl_0_bypass[0] & (regs_rtl_0_bypass[1] & 
// !regs_rtl_0_bypass[3])) ) ) ) # ( regs_rtl_0_bypass[4] & ( !regs_rtl_0_bypass[2] & ( (regs_rtl_0_bypass[0] & (!regs_rtl_0_bypass[1] & regs_rtl_0_bypass[3])) ) ) ) # ( !regs_rtl_0_bypass[4] & ( !regs_rtl_0_bypass[2] & ( (regs_rtl_0_bypass[0] & 
// (!regs_rtl_0_bypass[1] & !regs_rtl_0_bypass[3])) ) ) )

	.dataa(!regs_rtl_0_bypass[0]),
	.datab(!regs_rtl_0_bypass[1]),
	.datac(!regs_rtl_0_bypass[3]),
	.datad(gnd),
	.datae(!regs_rtl_0_bypass[4]),
	.dataf(!regs_rtl_0_bypass[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3 .extended_lut = "off";
defparam \regs~3 .lut_mask = 64'h4040040410100101;
defparam \regs~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N3
cyclonev_lcell_comb \regs~4 (
// Equation(s):
// \regs~4_combout  = ( \regs~3_combout  & ( (!regs_rtl_0_bypass[7] & (!regs_rtl_0_bypass[8] & (!regs_rtl_0_bypass[6] $ (regs_rtl_0_bypass[5])))) # (regs_rtl_0_bypass[7] & (regs_rtl_0_bypass[8] & (!regs_rtl_0_bypass[6] $ (regs_rtl_0_bypass[5])))) ) )

	.dataa(!regs_rtl_0_bypass[7]),
	.datab(!regs_rtl_0_bypass[6]),
	.datac(!regs_rtl_0_bypass[8]),
	.datad(!regs_rtl_0_bypass[5]),
	.datae(gnd),
	.dataf(!\regs~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4 .extended_lut = "off";
defparam \regs~4 .lut_mask = 64'h0000000084218421;
defparam \regs~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N24
cyclonev_lcell_comb \regs_rtl_0_bypass[28]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[28]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[28]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N25
dffeas \regs_rtl_0_bypass[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N9
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( PC[5] ) + ( GND ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( PC[5] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N12
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( PC[6] ) + ( GND ) + ( \Add0~46  ))
// \Add0~54  = CARRY(( PC[6] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N15
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( \PC[7]~DUPLICATE_q  ) + ( GND ) + ( \Add0~54  ))
// \Add0~50  = CARRY(( \PC[7]~DUPLICATE_q  ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N18
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( \PC[8]_OTERM406  ) + ( GND ) + ( \Add0~50  ))
// \Add0~30  = CARRY(( \PC[8]_OTERM406  ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC[8]_OTERM406 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N21
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( PC[9] ) + ( GND ) + ( \Add0~30  ))
// \Add0~26  = CARRY(( PC[9] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N23
dffeas \pcpred_FL[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[9] .is_wysiwyg = "true";
defparam \pcpred_FL[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N57
cyclonev_lcell_comb \pcpred_DL~8 (
// Equation(s):
// \pcpred_DL~8_combout  = ( pcpred_DL[9] & ( \always3~1_combout  ) ) # ( pcpred_DL[9] & ( !\always3~1_combout  & ( pcpred_FL[9] ) ) ) # ( !pcpred_DL[9] & ( !\always3~1_combout  & ( pcpred_FL[9] ) ) )

	.dataa(!pcpred_FL[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!pcpred_DL[9]),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_DL~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_DL~8 .extended_lut = "off";
defparam \pcpred_DL~8 .lut_mask = 64'h555555550000FFFF;
defparam \pcpred_DL~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N58
dffeas \pcpred_DL[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_DL~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[9] .is_wysiwyg = "true";
defparam \pcpred_DL[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N35
dffeas \pcplus_AL[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[9] .is_wysiwyg = "true";
defparam \pcplus_AL[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N24
cyclonev_lcell_comb \regval1_DL[31]_NEW288_RTM0290 (
// Equation(s):
// \regval1_DL[31]_NEW288_RTM0290~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[31]_NEW288_RTM0290~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[31]_NEW288_RTM0290 .extended_lut = "off";
defparam \regval1_DL[31]_NEW288_RTM0290 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \regval1_DL[31]_NEW288_RTM0290 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N17
dffeas \regval1_DL[31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[31]_OTERM289 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[31]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N18
cyclonev_lcell_comb \regs_rtl_0_bypass[72]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[72]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[72]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N20
dffeas \regs_rtl_0_bypass[72] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[72]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N0
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( \regval1_DL[31]_OTERM289  & ( !\alufunc_DL[0]_OTERM211  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alufunc_DL[0]_OTERM211 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval1_DL[31]_OTERM289 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N2
dffeas \Selector15~0_NEW_REG472 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector15~0_OTERM473 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector15~0_NEW_REG472 .is_wysiwyg = "true";
defparam \Selector15~0_NEW_REG472 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N24
cyclonev_lcell_comb \Selector15~2 (
// Equation(s):
// \Selector15~2_combout  = ( \Selector46~23_combout  & ( \Selector15~0_OTERM473  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector15~0_OTERM473 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector46~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~2 .extended_lut = "off";
defparam \Selector15~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N51
cyclonev_lcell_comb \regval2_DL[31]_NEW381_RTM0383 (
// Equation(s):
// \regval2_DL[31]_NEW381_RTM0383~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[31]_NEW381_RTM0383~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[31]_NEW381_RTM0383 .extended_lut = "off";
defparam \regval2_DL[31]_NEW381_RTM0383 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \regval2_DL[31]_NEW381_RTM0383 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N51
cyclonev_lcell_comb \regs_rtl_1_bypass[72]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[72]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[72]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N53
dffeas \regs_rtl_1_bypass[72] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[72]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[72] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N14
dffeas \regs_rtl_1_bypass[71] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[71]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[71] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N43
dffeas \pcpred_DL[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_DL~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcpred_DL[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[2]~DUPLICATE .is_wysiwyg = "true";
defparam \pcpred_DL[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N47
dffeas \pcplus_AL[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcpred_DL[2]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[2] .is_wysiwyg = "true";
defparam \pcplus_AL[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N21
cyclonev_lcell_comb \wregval_ML~20 (
// Equation(s):
// \wregval_ML~20_combout  = ( \selmemout_AL~q  & ( !\selaluout_AL~q  ) ) # ( !\selmemout_AL~q  & ( (!\selaluout_AL~q  & pcplus_AL[2]) ) )

	.dataa(gnd),
	.datab(!\selaluout_AL~q ),
	.datac(!pcplus_AL[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\selmemout_AL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~20 .extended_lut = "off";
defparam \wregval_ML~20 .lut_mask = 64'h0C0C0C0CCCCCCCCC;
defparam \wregval_ML~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N23
dffeas \wregval_ML[2]_NEW_REG28 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[2]_OTERM29 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[2]_NEW_REG28 .is_wysiwyg = "true";
defparam \wregval_ML[2]_NEW_REG28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N12
cyclonev_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = ( !alufunc_DL[4] & ( !alufunc_DL[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_DL[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!alufunc_DL[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~0 .extended_lut = "off";
defparam \Selector28~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N36
cyclonev_lcell_comb \regval1_DL[24]_NEW276_RTM0278 (
// Equation(s):
// \regval1_DL[24]_NEW276_RTM0278~combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[24]_NEW276_RTM0278~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[24]_NEW276_RTM0278 .extended_lut = "off";
defparam \regval1_DL[24]_NEW276_RTM0278 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval1_DL[24]_NEW276_RTM0278 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N27
cyclonev_lcell_comb \regs_rtl_0_bypass[58]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[58]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[58]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N28
dffeas \regs_rtl_0_bypass[58] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[58]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N54
cyclonev_lcell_comb \inst_FL~25 (
// Equation(s):
// \inst_FL~25_combout  = ( inst_FL[4] & ( \inst_FL~16_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !inst_FL[4] & ( \inst_FL~16_combout  & ( (!\always3~4_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\WideOr15~1_combout 
// ) # (!\Mux2~4_combout )))) ) ) ) # ( inst_FL[4] & ( !\inst_FL~16_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\WideOr15~1_combout  & \Mux2~4_combout )) # (\always3~4_combout ))) ) ) )

	.dataa(!\always3~4_combout ),
	.datab(!\WideOr15~1_combout ),
	.datac(!\Mux2~4_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!inst_FL[4]),
	.dataf(!\inst_FL~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~25 .extended_lut = "off";
defparam \inst_FL~25 .lut_mask = 64'h0000005700A800FF;
defparam \inst_FL~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N57
cyclonev_lcell_comb \inst_FL~26 (
// Equation(s):
// \inst_FL~26_combout  = ( inst_FL[5] & ( \inst_FL~17_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !inst_FL[5] & ( \inst_FL~17_combout  & ( (!\always3~4_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\WideOr15~1_combout 
// ) # (!\Mux2~4_combout )))) ) ) ) # ( inst_FL[5] & ( !\inst_FL~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\WideOr15~1_combout  & \Mux2~4_combout )) # (\always3~4_combout ))) ) ) )

	.dataa(!\always3~4_combout ),
	.datab(!\WideOr15~1_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Mux2~4_combout ),
	.datae(!inst_FL[5]),
	.dataf(!\inst_FL~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~26 .extended_lut = "off";
defparam \inst_FL~26 .lut_mask = 64'h000005070A080F0F;
defparam \inst_FL~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N51
cyclonev_lcell_comb \inst_FL~27 (
// Equation(s):
// \inst_FL~27_combout  = ( inst_FL[6] & ( \inst_FL~18_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !inst_FL[6] & ( \inst_FL~18_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\always3~4_combout  & ((!\WideOr15~1_combout 
// ) # (!\Mux2~4_combout )))) ) ) ) # ( inst_FL[6] & ( !\inst_FL~18_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\WideOr15~1_combout  & \Mux2~4_combout )) # (\always3~4_combout ))) ) ) )

	.dataa(!\WideOr15~1_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Mux2~4_combout ),
	.datad(!\always3~4_combout ),
	.datae(!inst_FL[6]),
	.dataf(!\inst_FL~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~27 .extended_lut = "off";
defparam \inst_FL~27 .lut_mask = 64'h0000013332003333;
defparam \inst_FL~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N48
cyclonev_lcell_comb \inst_FL~28 (
// Equation(s):
// \inst_FL~28_combout  = ( inst_FL[7] & ( \inst_FL~19_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !inst_FL[7] & ( \inst_FL~19_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\always3~4_combout  & ((!\WideOr15~1_combout 
// ) # (!\Mux2~4_combout )))) ) ) ) # ( inst_FL[7] & ( !\inst_FL~19_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\WideOr15~1_combout  & \Mux2~4_combout )) # (\always3~4_combout ))) ) ) )

	.dataa(!\WideOr15~1_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\always3~4_combout ),
	.datad(!\Mux2~4_combout ),
	.datae(!inst_FL[7]),
	.dataf(!\inst_FL~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~28 .extended_lut = "off";
defparam \inst_FL~28 .lut_mask = 64'h0000031330203333;
defparam \inst_FL~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N18
cyclonev_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = ( !\alufunc_DL[1]~DUPLICATE_q  & ( \alufunc_DL[2]~DUPLICATE_q  & ( !alufunc_DL[4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_DL[4]),
	.datad(gnd),
	.datae(!\alufunc_DL[1]~DUPLICATE_q ),
	.dataf(!\alufunc_DL[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~0 .extended_lut = "off";
defparam \Selector24~0 .lut_mask = 64'h00000000F0F00000;
defparam \Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N33
cyclonev_lcell_comb \Selector28~1 (
// Equation(s):
// \Selector28~1_combout  = ( !alufunc_DL[0] & ( (!alufunc_DL[4] & (\alufunc_DL[2]~DUPLICATE_q  & \alufunc_DL[1]~DUPLICATE_q )) ) )

	.dataa(!alufunc_DL[4]),
	.datab(gnd),
	.datac(!\alufunc_DL[2]~DUPLICATE_q ),
	.datad(!\alufunc_DL[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!alufunc_DL[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~1 .extended_lut = "off";
defparam \Selector28~1 .lut_mask = 64'h000A000A00000000;
defparam \Selector28~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N12
cyclonev_lcell_comb \regval1_DL[3]_NEW393_RTM0395 (
// Equation(s):
// \regval1_DL[3]_NEW393_RTM0395~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[3]_NEW393_RTM0395~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[3]_NEW393_RTM0395 .extended_lut = "off";
defparam \regval1_DL[3]_NEW393_RTM0395 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \regval1_DL[3]_NEW393_RTM0395 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N38
dffeas \regval1_DL[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[3]_OTERM394 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[3] .is_wysiwyg = "true";
defparam \regval1_DL[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N45
cyclonev_lcell_comb \regval2_DL[4]_NEW291_RTM0293 (
// Equation(s):
// \regval2_DL[4]_NEW291_RTM0293~combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[4]_NEW291_RTM0293~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[4]_NEW291_RTM0293 .extended_lut = "off";
defparam \regval2_DL[4]_NEW291_RTM0293 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[4]_NEW291_RTM0293 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N6
cyclonev_lcell_comb \regs_rtl_1_bypass[18]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[18]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N8
dffeas \regs_rtl_1_bypass[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N59
dffeas \regs_rtl_1_bypass[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N55
dffeas \regval2_DL[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[4]_OTERM292 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[4] .is_wysiwyg = "true";
defparam \regval2_DL[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N24
cyclonev_lcell_comb \imem~85 (
// Equation(s):
// \imem~85_combout  = ( PC[4] & ( PC[9] & ( ((!PC[3] & ((PC[5]) # (PC[6]))) # (PC[3] & ((!PC[6]) # (!PC[5])))) # (\PC[2]~DUPLICATE_q ) ) ) ) # ( !PC[4] & ( PC[9] & ( ((PC[5]) # (PC[6])) # (\PC[2]~DUPLICATE_q ) ) ) )

	.dataa(!PC[3]),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[6]),
	.datad(!PC[5]),
	.datae(!PC[4]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~85 .extended_lut = "off";
defparam \imem~85 .lut_mask = 64'h000000003FFF7FFB;
defparam \imem~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N42
cyclonev_lcell_comb \imem~72 (
// Equation(s):
// \imem~72_combout  = ( !PC[4] & ( PC[9] & ( (!PC[6] & (!PC[5] & ((\PC[2]~DUPLICATE_q ) # (PC[3])))) ) ) )

	.dataa(!PC[3]),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[6]),
	.datad(!PC[5]),
	.datae(!PC[4]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~72 .extended_lut = "off";
defparam \imem~72 .lut_mask = 64'h0000000070000000;
defparam \imem~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N36
cyclonev_lcell_comb \imem~87 (
// Equation(s):
// \imem~87_combout  = ( PC[4] & ( !PC[9] & ( (!PC[3] & ((!PC[5]) # (!\PC[2]~DUPLICATE_q  $ (PC[6])))) # (PC[3] & (((!PC[6]) # (PC[5])) # (\PC[2]~DUPLICATE_q ))) ) ) ) # ( !PC[4] & ( !PC[9] & ( (!PC[3]) # ((!\PC[2]~DUPLICATE_q ) # (!PC[6])) ) ) )

	.dataa(!PC[3]),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[6]),
	.datad(!PC[5]),
	.datae(!PC[4]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~87 .extended_lut = "off";
defparam \imem~87 .lut_mask = 64'hFEFEFBD700000000;
defparam \imem~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N30
cyclonev_lcell_comb \imem~86 (
// Equation(s):
// \imem~86_combout  = ( PC[4] & ( \PC[2]~DUPLICATE_q  & ( (!PC[9] & (((!PC[5]) # (!PC[6])) # (PC[3]))) ) ) ) # ( !PC[4] & ( \PC[2]~DUPLICATE_q  & ( (!PC[9] & ((!PC[3]) # (!PC[5] $ (PC[6])))) ) ) ) # ( PC[4] & ( !\PC[2]~DUPLICATE_q  & ( (!PC[9] & ((!PC[3] $ 
// (PC[6])) # (PC[5]))) ) ) ) # ( !PC[4] & ( !\PC[2]~DUPLICATE_q  & ( (!PC[9] & ((!PC[3]) # ((!PC[5]) # (!PC[6])))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[5]),
	.datac(!PC[9]),
	.datad(!PC[6]),
	.datae(!PC[4]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~86 .extended_lut = "off";
defparam \imem~86 .lut_mask = 64'hF0E0B070E0B0F0D0;
defparam \imem~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N6
cyclonev_lcell_comb \imem~88 (
// Equation(s):
// \imem~88_combout  = ( \imem~87_combout  & ( \imem~86_combout  & ( (!\PC[8]_OTERM406  & ((!\PC[7]~DUPLICATE_q  & (!\imem~85_combout )) # (\PC[7]~DUPLICATE_q  & ((!\imem~72_combout ))))) ) ) ) # ( !\imem~87_combout  & ( \imem~86_combout  & ( 
// (!\PC[7]~DUPLICATE_q  & (!\imem~85_combout  & ((!\PC[8]_OTERM406 )))) # (\PC[7]~DUPLICATE_q  & (((!\imem~72_combout ) # (\PC[8]_OTERM406 )))) ) ) ) # ( \imem~87_combout  & ( !\imem~86_combout  & ( (!\PC[7]~DUPLICATE_q  & ((!\imem~85_combout ) # 
// ((\PC[8]_OTERM406 )))) # (\PC[7]~DUPLICATE_q  & (((!\imem~72_combout  & !\PC[8]_OTERM406 )))) ) ) ) # ( !\imem~87_combout  & ( !\imem~86_combout  & ( ((!\PC[7]~DUPLICATE_q  & (!\imem~85_combout )) # (\PC[7]~DUPLICATE_q  & ((!\imem~72_combout )))) # 
// (\PC[8]_OTERM406 ) ) ) )

	.dataa(!\imem~85_combout ),
	.datab(!\imem~72_combout ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!\PC[8]_OTERM406 ),
	.datae(!\imem~87_combout ),
	.dataf(!\imem~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88 .extended_lut = "off";
defparam \imem~88 .lut_mask = 64'hACFFACF0AC0FAC00;
defparam \imem~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N12
cyclonev_lcell_comb \inst_FL~39 (
// Equation(s):
// \inst_FL~39_combout  = ( \inst_FL~0_combout  & ( (\stall_F~0_combout  & \imem~88_combout ) ) ) # ( !\inst_FL~0_combout  & ( \stall_F~0_combout  ) )

	.dataa(gnd),
	.datab(!\stall_F~0_combout ),
	.datac(!\imem~88_combout ),
	.datad(gnd),
	.datae(!\inst_FL~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~39 .extended_lut = "off";
defparam \inst_FL~39 .lut_mask = 64'h3333030333330303;
defparam \inst_FL~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N14
dffeas \inst_FL[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~39_combout ),
	.asdata(inst_FL[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[12] .is_wysiwyg = "true";
defparam \inst_FL[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N13
dffeas \inst_FL[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~39_combout ),
	.asdata(inst_FL[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_FL[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[12]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_FL[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N0
cyclonev_lcell_comb \sxtimm_DL[4]_NEW476 (
// Equation(s):
// \sxtimm_DL[4]_OTERM477  = ( !\regBusy_D~0_combout  & ( (!\always3~1_combout  & (\inst_FL[12]~DUPLICATE_q )) # (\always3~1_combout  & ((sxtimm_DL[4]))) ) )

	.dataa(gnd),
	.datab(!\inst_FL[12]~DUPLICATE_q ),
	.datac(!\always3~1_combout ),
	.datad(!sxtimm_DL[4]),
	.datae(gnd),
	.dataf(!\regBusy_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[4]_OTERM477 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[4]_NEW476 .extended_lut = "off";
defparam \sxtimm_DL[4]_NEW476 .lut_mask = 64'h303F303F00000000;
defparam \sxtimm_DL[4]_NEW476 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N2
dffeas \sxtimm_DL[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[4]_OTERM477 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[4]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[4] .is_wysiwyg = "true";
defparam \sxtimm_DL[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N25
dffeas \aluimm_DL~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(aluimm_DL_OTERM475),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluimm_DL~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluimm_DL~DUPLICATE .is_wysiwyg = "true";
defparam \aluimm_DL~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N21
cyclonev_lcell_comb \aluin2_A[4]~6 (
// Equation(s):
// \aluin2_A[4]~6_combout  = ( \aluimm_DL~DUPLICATE_q  & ( sxtimm_DL[4] ) ) # ( !\aluimm_DL~DUPLICATE_q  & ( regval2_DL[4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_DL[4]),
	.datad(!sxtimm_DL[4]),
	.datae(gnd),
	.dataf(!\aluimm_DL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[4]~6 .extended_lut = "off";
defparam \aluin2_A[4]~6 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \aluin2_A[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N36
cyclonev_lcell_comb \regval2_DL[8]_NEW330_RTM0332 (
// Equation(s):
// \regval2_DL[8]_NEW330_RTM0332~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[8]_NEW330_RTM0332~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[8]_NEW330_RTM0332 .extended_lut = "off";
defparam \regval2_DL[8]_NEW330_RTM0332 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \regval2_DL[8]_NEW330_RTM0332 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N21
cyclonev_lcell_comb \regs_rtl_1_bypass[26]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[26]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[26]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N23
dffeas \regs_rtl_1_bypass[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N0
cyclonev_lcell_comb \imem~69 (
// Equation(s):
// \imem~69_combout  = ( \PC[4]~DUPLICATE_q  & ( (!PC[3] & (!\PC[2]~DUPLICATE_q  & !\PC[7]~DUPLICATE_q )) ) ) # ( !\PC[4]~DUPLICATE_q  & ( (PC[3] & (!\PC[2]~DUPLICATE_q  & \PC[7]~DUPLICATE_q )) ) )

	.dataa(!PC[3]),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~69 .extended_lut = "off";
defparam \imem~69 .lut_mask = 64'h0404040480808080;
defparam \imem~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N18
cyclonev_lcell_comb \imem~91 (
// Equation(s):
// \imem~91_combout  = ( \PC[7]~DUPLICATE_q  & ( PC[5] & ( (!PC[3] & (PC[6] & (\PC[4]~DUPLICATE_q  & !PC[2]))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( PC[5] & ( (!PC[3] & (PC[6] & (\PC[4]~DUPLICATE_q  & PC[2]))) # (PC[3] & (!\PC[4]~DUPLICATE_q  & (!PC[6] $ 
// (!PC[2])))) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !PC[5] & ( (PC[6] & ((!PC[3] & (!\PC[4]~DUPLICATE_q  & PC[2])) # (PC[3] & (\PC[4]~DUPLICATE_q  & !PC[2])))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[6]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[2]),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~91 .extended_lut = "off";
defparam \imem~91 .lut_mask = 64'h0000012010420200;
defparam \imem~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N48
cyclonev_lcell_comb \inst_FL~30 (
// Equation(s):
// \inst_FL~30_combout  = ( PC[6] & ( \inst_FL~4_combout  & ( (!\PC[9]~DUPLICATE_q  & \imem~91_combout ) ) ) ) # ( !PC[6] & ( \inst_FL~4_combout  & ( (!\PC[9]~DUPLICATE_q  & (((\imem~91_combout )))) # (\PC[9]~DUPLICATE_q  & (\imem~69_combout  & (!PC[5]))) ) 
// ) )

	.dataa(!\PC[9]~DUPLICATE_q ),
	.datab(!\imem~69_combout ),
	.datac(!PC[5]),
	.datad(!\imem~91_combout ),
	.datae(!PC[6]),
	.dataf(!\inst_FL~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~30 .extended_lut = "off";
defparam \inst_FL~30 .lut_mask = 64'h0000000010BA00AA;
defparam \inst_FL~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N50
dffeas \inst_FL[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~30_combout ),
	.asdata(inst_FL[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[16] .is_wysiwyg = "true";
defparam \inst_FL[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N49
dffeas \inst_FL[16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~30_combout ),
	.asdata(inst_FL[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_FL[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[16]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_FL[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N3
cyclonev_lcell_comb \sxtimm_DL[8]_NEW490 (
// Equation(s):
// \sxtimm_DL[8]_OTERM491  = ( !\regBusy_D~0_combout  & ( (!\always3~1_combout  & (\inst_FL[16]~DUPLICATE_q )) # (\always3~1_combout  & ((sxtimm_DL[8]))) ) )

	.dataa(gnd),
	.datab(!\inst_FL[16]~DUPLICATE_q ),
	.datac(!\always3~1_combout ),
	.datad(!sxtimm_DL[8]),
	.datae(gnd),
	.dataf(!\regBusy_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[8]_OTERM491 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[8]_NEW490 .extended_lut = "off";
defparam \sxtimm_DL[8]_NEW490 .lut_mask = 64'h303F303F00000000;
defparam \sxtimm_DL[8]_NEW490 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N5
dffeas \sxtimm_DL[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[8]_OTERM491 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[8]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[8] .is_wysiwyg = "true";
defparam \sxtimm_DL[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N48
cyclonev_lcell_comb \regval1_DL[8]_NEW249_RTM0251 (
// Equation(s):
// \regval1_DL[8]_NEW249_RTM0251~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[8]_NEW249_RTM0251~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[8]_NEW249_RTM0251 .extended_lut = "off";
defparam \regval1_DL[8]_NEW249_RTM0251 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \regval1_DL[8]_NEW249_RTM0251 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N45
cyclonev_lcell_comb \regs_rtl_0_bypass[26]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[26]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[26]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N46
dffeas \regs_rtl_0_bypass[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N50
dffeas \regs_rtl_0_bypass[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~83_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N48
cyclonev_lcell_comb \regval2_DL[2]_NEW300_RTM0302 (
// Equation(s):
// \regval2_DL[2]_NEW300_RTM0302~combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[2]_NEW300_RTM0302~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[2]_NEW300_RTM0302 .extended_lut = "off";
defparam \regval2_DL[2]_NEW300_RTM0302 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \regval2_DL[2]_NEW300_RTM0302 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N17
dffeas \pcpred_FL[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[7] .is_wysiwyg = "true";
defparam \pcpred_FL[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N30
cyclonev_lcell_comb \pcplus_DL~17 (
// Equation(s):
// \pcplus_DL~17_combout  = ( pcpred_DL[7] & ( \always3~1_combout  ) ) # ( pcpred_DL[7] & ( !\always3~1_combout  & ( pcpred_FL[7] ) ) ) # ( !pcpred_DL[7] & ( !\always3~1_combout  & ( pcpred_FL[7] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_FL[7]),
	.datad(gnd),
	.datae(!pcpred_DL[7]),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~17 .extended_lut = "off";
defparam \pcplus_DL~17 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \pcplus_DL~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N31
dffeas \pcpred_DL[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[7] .is_wysiwyg = "true";
defparam \pcpred_DL[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N52
dffeas \pcplus_AL[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[7] .is_wysiwyg = "true";
defparam \pcplus_AL[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N42
cyclonev_lcell_comb \regs_rtl_1_bypass[58]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[58]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[58]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N44
dffeas \regs_rtl_1_bypass[58] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[58]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[58] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N39
cyclonev_lcell_comb \wregval_ML~22 (
// Equation(s):
// \wregval_ML~22_combout  = ( \wregval_ML~6_combout  & ( !\WideNor0~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\WideNor0~combout ),
	.datae(gnd),
	.dataf(!\wregval_ML~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~22 .extended_lut = "off";
defparam \wregval_ML~22 .lut_mask = 64'h00000000FF00FF00;
defparam \wregval_ML~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N48
cyclonev_lcell_comb \regval1_DL[22]_NEW282_RTM0284 (
// Equation(s):
// \regval1_DL[22]_NEW282_RTM0284~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[22]_NEW282_RTM0284~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[22]_NEW282_RTM0284 .extended_lut = "off";
defparam \regval1_DL[22]_NEW282_RTM0284 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \regval1_DL[22]_NEW282_RTM0284 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N36
cyclonev_lcell_comb \regval1_DL[7]_NEW252_RTM0254 (
// Equation(s):
// \regval1_DL[7]_NEW252_RTM0254~combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[7]_NEW252_RTM0254~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[7]_NEW252_RTM0254 .extended_lut = "off";
defparam \regval1_DL[7]_NEW252_RTM0254 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \regval1_DL[7]_NEW252_RTM0254 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N59
dffeas \regs_rtl_0_bypass[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N24
cyclonev_lcell_comb \regs_rtl_0_bypass[24]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[24]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[24]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N26
dffeas \regs_rtl_0_bypass[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N6
cyclonev_lcell_comb \imem~79 (
// Equation(s):
// \imem~79_combout  = ( \PC[7]~DUPLICATE_q  & ( PC[5] & ( (!PC[3] & (PC[6] & (!\PC[4]~DUPLICATE_q  $ (!PC[2])))) # (PC[3] & (!PC[6] & (!\PC[4]~DUPLICATE_q  & PC[2]))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( PC[5] & ( (!\PC[4]~DUPLICATE_q  & (PC[3] & (!PC[6] $ 
// (!PC[2])))) # (\PC[4]~DUPLICATE_q  & (PC[6] & (!PC[3] $ (!PC[2])))) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !PC[5] & ( (!PC[3] & (((!\PC[4]~DUPLICATE_q  & PC[2])))) # (PC[3] & (\PC[4]~DUPLICATE_q  & (!PC[6] $ (!PC[2])))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( 
// !PC[5] & ( (!\PC[4]~DUPLICATE_q  & (!PC[3] & ((PC[2])))) # (\PC[4]~DUPLICATE_q  & (!PC[2] & (!PC[3] $ (PC[6])))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[6]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[2]),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~79 .extended_lut = "off";
defparam \imem~79 .lut_mask = 64'h09A001A411420260;
defparam \imem~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N6
cyclonev_lcell_comb \inst_FL~37 (
// Equation(s):
// \inst_FL~37_combout  = ( \inst_FL~4_combout  & ( ((\imem~79_combout  & !\PC[9]~DUPLICATE_q )) # (\imem~17_combout ) ) )

	.dataa(!\imem~79_combout ),
	.datab(!\imem~17_combout ),
	.datac(!\PC[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_FL~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~37 .extended_lut = "off";
defparam \inst_FL~37 .lut_mask = 64'h0000000073737373;
defparam \inst_FL~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N8
dffeas \inst_FL[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~37_combout ),
	.asdata(inst_FL[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[17] .is_wysiwyg = "true";
defparam \inst_FL[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N12
cyclonev_lcell_comb \sxtimm_DL[9]_NEW488 (
// Equation(s):
// \sxtimm_DL[9]_OTERM489  = ( !\regBusy_D~0_combout  & ( (!\always3~1_combout  & (inst_FL[17])) # (\always3~1_combout  & ((sxtimm_DL[9]))) ) )

	.dataa(gnd),
	.datab(!\always3~1_combout ),
	.datac(!inst_FL[17]),
	.datad(!sxtimm_DL[9]),
	.datae(gnd),
	.dataf(!\regBusy_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[9]_OTERM489 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[9]_NEW488 .extended_lut = "off";
defparam \sxtimm_DL[9]_NEW488 .lut_mask = 64'h0C3F0C3F00000000;
defparam \sxtimm_DL[9]_NEW488 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N14
dffeas \sxtimm_DL[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[9]_OTERM489 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[9]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[9] .is_wysiwyg = "true";
defparam \sxtimm_DL[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N48
cyclonev_lcell_comb \regval1_DL[10]_NEW243_RTM0245 (
// Equation(s):
// \regval1_DL[10]_NEW243_RTM0245~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[10]_NEW243_RTM0245~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[10]_NEW243_RTM0245 .extended_lut = "off";
defparam \regval1_DL[10]_NEW243_RTM0245 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \regval1_DL[10]_NEW243_RTM0245 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N17
dffeas \regval1_DL[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[10]_OTERM244 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[10] .is_wysiwyg = "true";
defparam \regval1_DL[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N57
cyclonev_lcell_comb \regs_rtl_0_bypass[30]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N59
dffeas \regs_rtl_0_bypass[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N56
dffeas \regs_rtl_0_bypass[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N45
cyclonev_lcell_comb \regval2_DL[0]_NEW402_RTM0404 (
// Equation(s):
// \regval2_DL[0]_NEW402_RTM0404~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[0]_NEW402_RTM0404~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[0]_NEW402_RTM0404 .extended_lut = "off";
defparam \regval2_DL[0]_NEW402_RTM0404 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \regval2_DL[0]_NEW402_RTM0404 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N28
dffeas \sxtimm_DL[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[12]_OTERM485 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[12]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[12] .is_wysiwyg = "true";
defparam \sxtimm_DL[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N27
cyclonev_lcell_comb \sxtimm_DL[12]_NEW484 (
// Equation(s):
// \sxtimm_DL[12]_OTERM485  = ( \always3~1_combout  & ( (!\regBusy_D~0_combout  & sxtimm_DL[12]) ) ) # ( !\always3~1_combout  & ( (\inst_FL[20]~DUPLICATE_q  & !\regBusy_D~0_combout ) ) )

	.dataa(!\inst_FL[20]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regBusy_D~0_combout ),
	.datad(!sxtimm_DL[12]),
	.datae(gnd),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[12]_OTERM485 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[12]_NEW484 .extended_lut = "off";
defparam \sxtimm_DL[12]_NEW484 .lut_mask = 64'h5050505000F000F0;
defparam \sxtimm_DL[12]_NEW484 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \sxtimm_DL[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[12]_OTERM485 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[12]~DUPLICATE .is_wysiwyg = "true";
defparam \sxtimm_DL[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N38
dffeas \sxtimm_DL[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[11]_OTERM503 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[11]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[11] .is_wysiwyg = "true";
defparam \sxtimm_DL[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N36
cyclonev_lcell_comb \sxtimm_DL[11]_NEW502 (
// Equation(s):
// \sxtimm_DL[11]_OTERM503  = ( inst_FL[19] & ( (!\regBusy_D~0_combout  & ((!\always3~1_combout ) # (sxtimm_DL[11]))) ) ) # ( !inst_FL[19] & ( (!\regBusy_D~0_combout  & (\always3~1_combout  & sxtimm_DL[11])) ) )

	.dataa(gnd),
	.datab(!\regBusy_D~0_combout ),
	.datac(!\always3~1_combout ),
	.datad(!sxtimm_DL[11]),
	.datae(gnd),
	.dataf(!inst_FL[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[11]_OTERM503 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[11]_NEW502 .extended_lut = "off";
defparam \sxtimm_DL[11]_NEW502 .lut_mask = 64'h000C000CC0CCC0CC;
defparam \sxtimm_DL[11]_NEW502 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N37
dffeas \sxtimm_DL[11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[11]_OTERM503 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[11]~DUPLICATE .is_wysiwyg = "true";
defparam \sxtimm_DL[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N51
cyclonev_lcell_comb \sxtimm_DL[10]_NEW504 (
// Equation(s):
// \sxtimm_DL[10]_OTERM505  = ( sxtimm_DL[10] & ( !\regBusy_D~0_combout  & ( (\inst_FL[18]~DUPLICATE_q ) # (\always3~1_combout ) ) ) ) # ( !sxtimm_DL[10] & ( !\regBusy_D~0_combout  & ( (!\always3~1_combout  & \inst_FL[18]~DUPLICATE_q ) ) ) )

	.dataa(!\always3~1_combout ),
	.datab(gnd),
	.datac(!\inst_FL[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!sxtimm_DL[10]),
	.dataf(!\regBusy_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[10]_OTERM505 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[10]_NEW504 .extended_lut = "off";
defparam \sxtimm_DL[10]_NEW504 .lut_mask = 64'h0A0A5F5F00000000;
defparam \sxtimm_DL[10]_NEW504 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N53
dffeas \sxtimm_DL[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[10]_OTERM505 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[10]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[10] .is_wysiwyg = "true";
defparam \sxtimm_DL[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N36
cyclonev_lcell_comb \regval1_DL[12]_NEW237_RTM0239 (
// Equation(s):
// \regval1_DL[12]_NEW237_RTM0239~combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[12]_NEW237_RTM0239~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[12]_NEW237_RTM0239 .extended_lut = "off";
defparam \regval1_DL[12]_NEW237_RTM0239 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval1_DL[12]_NEW237_RTM0239 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N51
cyclonev_lcell_comb \regval1_DL[16]_NEW225_RTM0227 (
// Equation(s):
// \regval1_DL[16]_NEW225_RTM0227~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[16]_NEW225_RTM0227~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[16]_NEW225_RTM0227 .extended_lut = "off";
defparam \regval1_DL[16]_NEW225_RTM0227 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \regval1_DL[16]_NEW225_RTM0227 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N14
dffeas \regval1_DL[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[16]_OTERM226 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[16] .is_wysiwyg = "true";
defparam \regval1_DL[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N53
dffeas \aluout_AL[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector31~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_AL[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[15]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_AL[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N3
cyclonev_lcell_comb \wrmem_DL~0 (
// Equation(s):
// \wrmem_DL~0_combout  = ( \WideOr15~0_combout  & ( (!\always3~1_combout  & (inst_FL[29])) # (\always3~1_combout  & ((\wrmem_DL~q ))) ) ) # ( !\WideOr15~0_combout  & ( (\always3~1_combout  & \wrmem_DL~q ) ) )

	.dataa(!\always3~1_combout ),
	.datab(gnd),
	.datac(!inst_FL[29]),
	.datad(!\wrmem_DL~q ),
	.datae(gnd),
	.dataf(!\WideOr15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrmem_DL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrmem_DL~0 .extended_lut = "off";
defparam \wrmem_DL~0 .lut_mask = 64'h005500550A5F0A5F;
defparam \wrmem_DL~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N4
dffeas wrmem_DL(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wrmem_DL~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrmem_DL~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrmem_DL.is_wysiwyg = "true";
defparam wrmem_DL.power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N26
dffeas wrmem_AL(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wrmem_DL~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrmem_AL~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrmem_AL.is_wysiwyg = "true";
defparam wrmem_AL.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N12
cyclonev_lcell_comb \regval1_DL[20]_NEW213_RTM0215 (
// Equation(s):
// \regval1_DL[20]_NEW213_RTM0215~combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[20]_NEW213_RTM0215~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[20]_NEW213_RTM0215 .extended_lut = "off";
defparam \regval1_DL[20]_NEW213_RTM0215 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval1_DL[20]_NEW213_RTM0215 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N21
cyclonev_lcell_comb \regs_rtl_0_bypass[50]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[50]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[50]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N23
dffeas \regs_rtl_0_bypass[50] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[50]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[68]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[68]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N35
dffeas \dmem_rtl_0_bypass[68] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[68]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N12
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[0] (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node [0] = ( \MemWE~1_combout  & ( !\aluout_AL[15]~DUPLICATE_q  ) )

	.dataa(!\aluout_AL[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\MemWE~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0] .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0] .lut_mask = 64'h0000AAAA0000AAAA;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N9
cyclonev_lcell_comb \regs_rtl_1_bypass[48]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[48]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[48]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N10
dffeas \regs_rtl_1_bypass[48] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[48]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[48] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N8
dffeas \regs_rtl_1_bypass[47] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[47]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[47] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N39
cyclonev_lcell_comb \regval1_DL[18]_NEW219_RTM0221 (
// Equation(s):
// \regval1_DL[18]_NEW219_RTM0221~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[18]_NEW219_RTM0221~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[18]_NEW219_RTM0221 .extended_lut = "off";
defparam \regval1_DL[18]_NEW219_RTM0221 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \regval1_DL[18]_NEW219_RTM0221 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N2
dffeas \regval1_DL[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[18]_OTERM220 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[18] .is_wysiwyg = "true";
defparam \regval1_DL[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N18
cyclonev_lcell_comb \regs_rtl_0_bypass[46]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[46]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[46]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N20
dffeas \regs_rtl_0_bypass[46] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[46]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N59
dffeas \regs_rtl_0_bypass[45] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[45]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N33
cyclonev_lcell_comb \regval2_DL[3]_NEW303_RTM0305 (
// Equation(s):
// \regval2_DL[3]_NEW303_RTM0305~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[3]_NEW303_RTM0305~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[3]_NEW303_RTM0305 .extended_lut = "off";
defparam \regval2_DL[3]_NEW303_RTM0305 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \regval2_DL[3]_NEW303_RTM0305 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N42
cyclonev_lcell_comb \regs_rtl_1_bypass[16]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[16]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N44
dffeas \regs_rtl_1_bypass[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N17
dffeas \regs_rtl_1_bypass[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N6
cyclonev_lcell_comb \regval2_DL[22]_NEW354_RTM0356 (
// Equation(s):
// \regval2_DL[22]_NEW354_RTM0356~combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[22]_NEW354_RTM0356~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[22]_NEW354_RTM0356 .extended_lut = "off";
defparam \regval2_DL[22]_NEW354_RTM0356 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[22]_NEW354_RTM0356 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N36
cyclonev_lcell_comb \regs_rtl_1_bypass[54]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[54]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[54]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N37
dffeas \regs_rtl_1_bypass[54] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[54]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[54] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N41
dffeas \regs_rtl_1_bypass[53] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[53]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[53] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N6
cyclonev_lcell_comb \regval1_DL[23]_NEW279_RTM0281 (
// Equation(s):
// \regval1_DL[23]_NEW279_RTM0281~combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[23]_NEW279_RTM0281~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[23]_NEW279_RTM0281 .extended_lut = "off";
defparam \regval1_DL[23]_NEW279_RTM0281 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval1_DL[23]_NEW279_RTM0281 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N6
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( \pcpred_DL[24]~DUPLICATE_q  ) + ( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \Add3~30  ))
// \Add3~34  = CARRY(( \pcpred_DL[24]~DUPLICATE_q  ) + ( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datad(!\pcpred_DL[24]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N9
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( pcplus_DL[25] ) + ( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \Add3~34  ))
// \Add3~38  = CARRY(( pcplus_DL[25] ) + ( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \Add3~34  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!pcplus_DL[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N51
cyclonev_lcell_comb \regval1_DL[25]_NEW273_RTM0275 (
// Equation(s):
// \regval1_DL[25]_NEW273_RTM0275~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[25]_NEW273_RTM0275~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[25]_NEW273_RTM0275 .extended_lut = "off";
defparam \regval1_DL[25]_NEW273_RTM0275 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \regval1_DL[25]_NEW273_RTM0275 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N56
dffeas \regval1_DL[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[25]_OTERM274 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[25] .is_wysiwyg = "true";
defparam \regval1_DL[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N27
cyclonev_lcell_comb \regs_rtl_0_bypass[60]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[60]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[60]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N29
dffeas \regs_rtl_0_bypass[60] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[60]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N26
dffeas \regs_rtl_0_bypass[59] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[59]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N0
cyclonev_lcell_comb \regval1_DL[26]_NEW270_RTM0272 (
// Equation(s):
// \regval1_DL[26]_NEW270_RTM0272~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[26]_NEW270_RTM0272~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[26]_NEW270_RTM0272 .extended_lut = "off";
defparam \regval1_DL[26]_NEW270_RTM0272 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \regval1_DL[26]_NEW270_RTM0272 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N42
cyclonev_lcell_comb \regs_rtl_0_bypass[62]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[62]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[62]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N43
dffeas \regs_rtl_0_bypass[62] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[62]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N47
dffeas \regs_rtl_0_bypass[61] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[61]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N18
cyclonev_lcell_comb \regval1_DL[13]_NEW234_RTM0236 (
// Equation(s):
// \regval1_DL[13]_NEW234_RTM0236~combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[13]_NEW234_RTM0236~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[13]_NEW234_RTM0236 .extended_lut = "off";
defparam \regval1_DL[13]_NEW234_RTM0236 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \regval1_DL[13]_NEW234_RTM0236 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N2
dffeas \regval1_DL[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[13]_OTERM235 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[13] .is_wysiwyg = "true";
defparam \regval1_DL[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N54
cyclonev_lcell_comb \sxtimm_DL[3]_NEW498 (
// Equation(s):
// \sxtimm_DL[3]_OTERM499  = ( !\regBusy_D~0_combout  & ( (!\always3~1_combout  & (inst_FL[11])) # (\always3~1_combout  & ((sxtimm_DL[3]))) ) )

	.dataa(!\always3~1_combout ),
	.datab(gnd),
	.datac(!inst_FL[11]),
	.datad(!sxtimm_DL[3]),
	.datae(gnd),
	.dataf(!\regBusy_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[3]_OTERM499 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[3]_NEW498 .extended_lut = "off";
defparam \sxtimm_DL[3]_NEW498 .lut_mask = 64'h0A5F0A5F00000000;
defparam \sxtimm_DL[3]_NEW498 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N56
dffeas \sxtimm_DL[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[3]_OTERM499 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[3] .is_wysiwyg = "true";
defparam \sxtimm_DL[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N27
cyclonev_lcell_comb \sxtimm_DL[2]_NEW500 (
// Equation(s):
// \sxtimm_DL[2]_OTERM501  = ( sxtimm_DL[2] & ( !\regBusy_D~0_combout  & ( (inst_FL[10]) # (\always3~1_combout ) ) ) ) # ( !sxtimm_DL[2] & ( !\regBusy_D~0_combout  & ( (!\always3~1_combout  & inst_FL[10]) ) ) )

	.dataa(!\always3~1_combout ),
	.datab(!inst_FL[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(!sxtimm_DL[2]),
	.dataf(!\regBusy_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[2]_OTERM501 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[2]_NEW500 .extended_lut = "off";
defparam \sxtimm_DL[2]_NEW500 .lut_mask = 64'h2222777700000000;
defparam \sxtimm_DL[2]_NEW500 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N29
dffeas \sxtimm_DL[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[2]_OTERM501 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[2] .is_wysiwyg = "true";
defparam \sxtimm_DL[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N30
cyclonev_lcell_comb \ShiftLeft0~1 (
// Equation(s):
// \ShiftLeft0~1_combout  = ( \aluimm_DL~q  & ( (sxtimm_DL[2]) # (sxtimm_DL[3]) ) ) # ( !\aluimm_DL~q  & ( (regval2_DL[3]) # (\regval2_DL[2]~DUPLICATE_q ) ) )

	.dataa(!sxtimm_DL[3]),
	.datab(!\regval2_DL[2]~DUPLICATE_q ),
	.datac(!sxtimm_DL[2]),
	.datad(!regval2_DL[3]),
	.datae(gnd),
	.dataf(!\aluimm_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~1 .extended_lut = "off";
defparam \ShiftLeft0~1 .lut_mask = 64'h33FF33FF5F5F5F5F;
defparam \ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N33
cyclonev_lcell_comb \regval1_DL[30]_NEW261_RTM0263 (
// Equation(s):
// \regval1_DL[30]_NEW261_RTM0263~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[30]_NEW261_RTM0263~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[30]_NEW261_RTM0263 .extended_lut = "off";
defparam \regval1_DL[30]_NEW261_RTM0263 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \regval1_DL[30]_NEW261_RTM0263 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N19
dffeas \regs_rtl_0_bypass[65] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[65]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y16_N0
cyclonev_ram_block \regs_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\always11~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,wregval_ML[31],wregval_ML[30],wregval_ML[29],wregval_ML[28],wregval_ML[27],wregval_ML[26],wregval_ML[25],wregval_ML[24],wregval_ML[23],wregval_ML[22],wregval_ML[21],wregval_ML[20],wregval_ML[19],wregval_ML[18],wregval_ML[17],wregval_ML[16],wregval_ML[15],wregval_ML[14],wregval_ML[13],wregval_ML[12],wregval_ML[11],wregval_ML[10],
\wregval_ML~99_combout ,\wregval_ML~83_combout ,\wregval_ML~85_combout ,\wregval_ML~104_combout ,\wregval_ML~8_combout ,\wregval_ML~13_combout ,\wregval_ML~17_combout ,\wregval_ML~21_combout ,\wregval_ML~24_combout ,\wregval_ML~5_combout }),
	.portaaddr({wregno_ML[3],wregno_ML[2],wregno_ML[1],wregno_ML[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\inst_FL~28_combout ,\inst_FL~27_combout ,\inst_FL~26_combout ,\inst_FL~25_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regs_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Project.ram0_Project_2ceb2a32.hdl.mif";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:regs_rtl_0|altsyncram_v8n1:auto_generated|ALTSYNCRAM";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N33
cyclonev_lcell_comb \regs_rtl_0_bypass[66]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[66]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[66]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N34
dffeas \regs_rtl_0_bypass[66] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[66]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N21
cyclonev_lcell_comb \regs~50 (
// Equation(s):
// \regs~50_combout  = ( regs_rtl_0_bypass[66] & ( (!\regs~4_combout  & ((\regs_rtl_0|auto_generated|ram_block1a28 ))) # (\regs~4_combout  & (regs_rtl_0_bypass[65])) ) ) # ( !regs_rtl_0_bypass[66] & ( regs_rtl_0_bypass[65] ) )

	.dataa(!regs_rtl_0_bypass[65]),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a28 ),
	.datad(!\regs~4_combout ),
	.datae(gnd),
	.dataf(!regs_rtl_0_bypass[66]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~50 .extended_lut = "off";
defparam \regs~50 .lut_mask = 64'h555555550F550F55;
defparam \regs~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N27
cyclonev_lcell_comb \regval1_DL[28]_NEW264_RTM0266 (
// Equation(s):
// \regval1_DL[28]_NEW264_RTM0266~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[28]_NEW264_RTM0266~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[28]_NEW264_RTM0266 .extended_lut = "off";
defparam \regval1_DL[28]_NEW264_RTM0266 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \regval1_DL[28]_NEW264_RTM0266 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N0
cyclonev_lcell_comb \regval1_DL[28]_NEW264 (
// Equation(s):
// \regval1_DL[28]_OTERM265  = ( regval1_DL[28] & ( \regval2_DL~0_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[28]_NEW264_RTM0266~combout  & ((\always3~1_combout ) # (\regs~50_combout )))) ) ) ) # ( !regval1_DL[28] & ( \regval2_DL~0_combout  & ( 
// (\regs~50_combout  & (!\isnop_D~0_combout  & !\regval1_DL[28]_NEW264_RTM0266~combout )) ) ) ) # ( regval1_DL[28] & ( !\regval2_DL~0_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[28]_NEW264_RTM0266~combout  & \always3~1_combout )) ) ) )

	.dataa(!\regs~50_combout ),
	.datab(!\isnop_D~0_combout ),
	.datac(!\regval1_DL[28]_NEW264_RTM0266~combout ),
	.datad(!\always3~1_combout ),
	.datae(!regval1_DL[28]),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[28]_OTERM265 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[28]_NEW264 .extended_lut = "off";
defparam \regval1_DL[28]_NEW264 .lut_mask = 64'h000000C0404040C0;
defparam \regval1_DL[28]_NEW264 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N1
dffeas \regval1_DL[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[28]_OTERM265 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[28] .is_wysiwyg = "true";
defparam \regval1_DL[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N30
cyclonev_lcell_comb \regval1_DL[27]_NEW267_RTM0269 (
// Equation(s):
// \regval1_DL[27]_NEW267_RTM0269~combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[27]_NEW267_RTM0269~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[27]_NEW267_RTM0269 .extended_lut = "off";
defparam \regval1_DL[27]_NEW267_RTM0269 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval1_DL[27]_NEW267_RTM0269 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N15
cyclonev_lcell_comb \regs_rtl_0_bypass[64]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[64]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[64]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N17
dffeas \regs_rtl_0_bypass[64] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[64]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N14
dffeas \regs_rtl_0_bypass[63] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[63]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N12
cyclonev_lcell_comb \regs~49 (
// Equation(s):
// \regs~49_combout  = (!\regs~4_combout  & ((!regs_rtl_0_bypass[64] & ((regs_rtl_0_bypass[63]))) # (regs_rtl_0_bypass[64] & (\regs_rtl_0|auto_generated|ram_block1a27 )))) # (\regs~4_combout  & (((regs_rtl_0_bypass[63]))))

	.dataa(!\regs~4_combout ),
	.datab(!regs_rtl_0_bypass[64]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a27 ),
	.datad(!regs_rtl_0_bypass[63]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~49 .extended_lut = "off";
defparam \regs~49 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \regs~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N2
dffeas \regval1_DL[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[27]_OTERM268 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[27] .is_wysiwyg = "true";
defparam \regval1_DL[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N0
cyclonev_lcell_comb \regval1_DL[27]_NEW267 (
// Equation(s):
// \regval1_DL[27]_OTERM268  = ( regval1_DL[27] & ( !\isnop_D~0_combout  & ( (!\regval1_DL[27]_NEW267_RTM0269~combout  & (((\regval2_DL~0_combout  & \regs~49_combout )) # (\always3~1_combout ))) ) ) ) # ( !regval1_DL[27] & ( !\isnop_D~0_combout  & ( 
// (\regval2_DL~0_combout  & (!\regval1_DL[27]_NEW267_RTM0269~combout  & \regs~49_combout )) ) ) )

	.dataa(!\regval2_DL~0_combout ),
	.datab(!\regval1_DL[27]_NEW267_RTM0269~combout ),
	.datac(!\regs~49_combout ),
	.datad(!\always3~1_combout ),
	.datae(!regval1_DL[27]),
	.dataf(!\isnop_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[27]_OTERM268 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[27]_NEW267 .extended_lut = "off";
defparam \regval1_DL[27]_NEW267 .lut_mask = 64'h040404CC00000000;
defparam \regval1_DL[27]_NEW267 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N1
dffeas \regval1_DL[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[27]_OTERM268 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[27]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N48
cyclonev_lcell_comb \regval1_DL[21]_NEW285_RTM0287 (
// Equation(s):
// \regval1_DL[21]_NEW285_RTM0287~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[21]_NEW285_RTM0287~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[21]_NEW285_RTM0287 .extended_lut = "off";
defparam \regval1_DL[21]_NEW285_RTM0287 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \regval1_DL[21]_NEW285_RTM0287 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N21
cyclonev_lcell_comb \regs_rtl_0_bypass[52]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[52]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[52]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[52]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[52]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N23
dffeas \regs_rtl_0_bypass[52] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[52]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N20
dffeas \regs_rtl_0_bypass[51] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[51]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N18
cyclonev_lcell_comb \regs~43 (
// Equation(s):
// \regs~43_combout  = ( \regs~4_combout  & ( regs_rtl_0_bypass[51] ) ) # ( !\regs~4_combout  & ( (!regs_rtl_0_bypass[52] & ((regs_rtl_0_bypass[51]))) # (regs_rtl_0_bypass[52] & (\regs_rtl_0|auto_generated|ram_block1a21 )) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a21 ),
	.datab(gnd),
	.datac(!regs_rtl_0_bypass[52]),
	.datad(!regs_rtl_0_bypass[51]),
	.datae(gnd),
	.dataf(!\regs~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~43 .extended_lut = "off";
defparam \regs~43 .lut_mask = 64'h05F505F500FF00FF;
defparam \regs~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N56
dffeas \regval1_DL[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[21]_OTERM286 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[21] .is_wysiwyg = "true";
defparam \regval1_DL[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N54
cyclonev_lcell_comb \regval1_DL[21]_NEW285 (
// Equation(s):
// \regval1_DL[21]_OTERM286  = ( regval1_DL[21] & ( \regval2_DL~0_combout  & ( (!\regval1_DL[21]_NEW285_RTM0287~combout  & (!\isnop_D~0_combout  & ((\always3~1_combout ) # (\regs~43_combout )))) ) ) ) # ( !regval1_DL[21] & ( \regval2_DL~0_combout  & ( 
// (!\regval1_DL[21]_NEW285_RTM0287~combout  & (\regs~43_combout  & !\isnop_D~0_combout )) ) ) ) # ( regval1_DL[21] & ( !\regval2_DL~0_combout  & ( (!\regval1_DL[21]_NEW285_RTM0287~combout  & (\always3~1_combout  & !\isnop_D~0_combout )) ) ) )

	.dataa(!\regval1_DL[21]_NEW285_RTM0287~combout ),
	.datab(!\regs~43_combout ),
	.datac(!\always3~1_combout ),
	.datad(!\isnop_D~0_combout ),
	.datae(!regval1_DL[21]),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[21]_OTERM286 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[21]_NEW285 .extended_lut = "off";
defparam \regval1_DL[21]_NEW285 .lut_mask = 64'h00000A0022002A00;
defparam \regval1_DL[21]_NEW285 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N55
dffeas \regval1_DL[21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[21]_OTERM286 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[21]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N54
cyclonev_lcell_comb \Add4~49 (
// Equation(s):
// \Add4~49_sumout  = SUM(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( regval1_DL[20] ) + ( \Add4~26  ))
// \Add4~50  = CARRY(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( regval1_DL[20] ) + ( \Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_DL[20]),
	.datad(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~49_sumout ),
	.cout(\Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \Add4~49 .extended_lut = "off";
defparam \Add4~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N57
cyclonev_lcell_comb \Add4~53 (
// Equation(s):
// \Add4~53_sumout  = SUM(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \regval1_DL[21]~DUPLICATE_q  ) + ( \Add4~50  ))
// \Add4~54  = CARRY(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \regval1_DL[21]~DUPLICATE_q  ) + ( \Add4~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_DL[21]~DUPLICATE_q ),
	.datad(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~53_sumout ),
	.cout(\Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \Add4~53 .extended_lut = "off";
defparam \Add4~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N0
cyclonev_lcell_comb \Add4~41 (
// Equation(s):
// \Add4~41_sumout  = SUM(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( regval1_DL[22] ) + ( \Add4~54  ))
// \Add4~42  = CARRY(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( regval1_DL[22] ) + ( \Add4~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_DL[22]),
	.datad(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~41_sumout ),
	.cout(\Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \Add4~41 .extended_lut = "off";
defparam \Add4~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N3
cyclonev_lcell_comb \Add4~29 (
// Equation(s):
// \Add4~29_sumout  = SUM(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( regval1_DL[23] ) + ( \Add4~42  ))
// \Add4~30  = CARRY(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( regval1_DL[23] ) + ( \Add4~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_DL[23]),
	.datad(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~29_sumout ),
	.cout(\Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \Add4~29 .extended_lut = "off";
defparam \Add4~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N6
cyclonev_lcell_comb \Add4~33 (
// Equation(s):
// \Add4~33_sumout  = SUM(( regval1_DL[24] ) + ( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \Add4~30  ))
// \Add4~34  = CARRY(( regval1_DL[24] ) + ( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datad(!regval1_DL[24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~33_sumout ),
	.cout(\Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \Add4~33 .extended_lut = "off";
defparam \Add4~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N9
cyclonev_lcell_comb \Add4~37 (
// Equation(s):
// \Add4~37_sumout  = SUM(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \regval1_DL[25]~DUPLICATE_q  ) + ( \Add4~34  ))
// \Add4~38  = CARRY(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \regval1_DL[25]~DUPLICATE_q  ) + ( \Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_DL[25]~DUPLICATE_q ),
	.datad(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~37_sumout ),
	.cout(\Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \Add4~37 .extended_lut = "off";
defparam \Add4~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N12
cyclonev_lcell_comb \Add4~57 (
// Equation(s):
// \Add4~57_sumout  = SUM(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( regval1_DL[26] ) + ( \Add4~38  ))
// \Add4~58  = CARRY(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( regval1_DL[26] ) + ( \Add4~38  ))

	.dataa(!regval1_DL[26]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~57_sumout ),
	.cout(\Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \Add4~57 .extended_lut = "off";
defparam \Add4~57 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N15
cyclonev_lcell_comb \Add4~61 (
// Equation(s):
// \Add4~61_sumout  = SUM(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \regval1_DL[27]~DUPLICATE_q  ) + ( \Add4~58  ))
// \Add4~62  = CARRY(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \regval1_DL[27]~DUPLICATE_q  ) + ( \Add4~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_DL[27]~DUPLICATE_q ),
	.datad(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~61_sumout ),
	.cout(\Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \Add4~61 .extended_lut = "off";
defparam \Add4~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N18
cyclonev_lcell_comb \Add4~45 (
// Equation(s):
// \Add4~45_sumout  = SUM(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( regval1_DL[28] ) + ( \Add4~62  ))
// \Add4~46  = CARRY(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( regval1_DL[28] ) + ( \Add4~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_DL[28]),
	.datad(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~45_sumout ),
	.cout(\Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \Add4~45 .extended_lut = "off";
defparam \Add4~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N12
cyclonev_lcell_comb \Add3~57 (
// Equation(s):
// \Add3~57_sumout  = SUM(( pcpred_DL[26] ) + ( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \Add3~38  ))
// \Add3~58  = CARRY(( pcpred_DL[26] ) + ( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datad(!pcpred_DL[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~57_sumout ),
	.cout(\Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \Add3~57 .extended_lut = "off";
defparam \Add3~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N30
cyclonev_lcell_comb \pcgood_B[26]~56 (
// Equation(s):
// \pcgood_B[26]~56_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((pcpred_DL[26])))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((pcpred_DL[26]))) # (\Selector46~19_combout  & (\Add3~57_sumout )))) # 
// (\Selector46~24_combout  & (\Add3~57_sumout )))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~57_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((\Add4~57_sumout ))) # (\Selector46~19_combout  & 
// (\Add3~57_sumout )))) # (\Selector46~24_combout  & (\Add3~57_sumout )))) ) )

	.dataa(!\isbranch_DL~q ),
	.datab(!\Add3~57_sumout ),
	.datac(!\Add4~57_sumout ),
	.datad(!\Selector46~24_combout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~19_combout ),
	.datag(!pcpred_DL[26]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[26]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[26]~56 .extended_lut = "on";
defparam \pcgood_B[26]~56 .lut_mask = 64'h0F1B0F1B1B1B1B1B;
defparam \pcgood_B[26]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N27
cyclonev_lcell_comb \PC~57 (
// Equation(s):
// \PC~57_combout  = ( PC[26] & ( \Add0~109_sumout  ) ) # ( !PC[26] & ( \Add0~109_sumout  & ( (\stall_F~0_combout  & (!\always3~4_combout  & ((!\WideOr15~1_combout ) # (!\Mux2~4_combout )))) ) ) ) # ( PC[26] & ( !\Add0~109_sumout  & ( (!\stall_F~0_combout ) 
// # (((\WideOr15~1_combout  & \Mux2~4_combout )) # (\always3~4_combout )) ) ) )

	.dataa(!\stall_F~0_combout ),
	.datab(!\always3~4_combout ),
	.datac(!\WideOr15~1_combout ),
	.datad(!\Mux2~4_combout ),
	.datae(!PC[26]),
	.dataf(!\Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~57 .extended_lut = "off";
defparam \PC~57 .lut_mask = 64'h0000BBBF4440FFFF;
defparam \PC~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N42
cyclonev_lcell_comb \PC~58 (
// Equation(s):
// \PC~58_combout  = ( \pcgood_B[26]~56_combout  & ( \PC~57_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\pcgood_B[26]~56_combout  & ( \PC~57_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~6_combout  & 
// \Equal1~15_combout )) # (\isnop_DL~q ))) ) ) ) # ( \pcgood_B[26]~56_combout  & ( !\PC~57_combout  & ( (!\isnop_DL~q  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout ) # (!\Equal1~15_combout )))) ) ) )

	.dataa(!\isnop_DL~q ),
	.datab(!\Equal1~6_combout ),
	.datac(!\Equal1~15_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\pcgood_B[26]~56_combout ),
	.dataf(!\PC~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~58 .extended_lut = "off";
defparam \PC~58 .lut_mask = 64'h000000A8005700FF;
defparam \PC~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N43
dffeas \PC[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[26] .is_wysiwyg = "true";
defparam \PC[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N50
dffeas \PC[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[16] .is_wysiwyg = "true";
defparam \PC[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N24
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( PC[10] ) + ( GND ) + ( \Add0~26  ))
// \Add0~2  = CARRY(( PC[10] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N27
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( PC[11] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( PC[11] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N30
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( PC[12] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( PC[12] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N33
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \PC[13]~DUPLICATE_q  ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( \PC[13]~DUPLICATE_q  ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N36
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \PC[14]~DUPLICATE_q  ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( \PC[14]~DUPLICATE_q  ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N39
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( PC[15] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( PC[15] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N42
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( \PC[16]~DUPLICATE_q  ) + ( GND ) + ( \Add0~22  ))
// \Add0~118  = CARRY(( \PC[16]~DUPLICATE_q  ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(\Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N12
cyclonev_lcell_comb \PC~61 (
// Equation(s):
// \PC~61_combout  = ( PC[16] & ( \Add0~117_sumout  ) ) # ( !PC[16] & ( \Add0~117_sumout  & ( (!\always3~4_combout  & (\stall_F~0_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~1_combout )))) ) ) ) # ( PC[16] & ( !\Add0~117_sumout  & ( ((!\stall_F~0_combout ) 
// # ((\Mux2~4_combout  & \WideOr15~1_combout ))) # (\always3~4_combout ) ) ) )

	.dataa(!\Mux2~4_combout ),
	.datab(!\always3~4_combout ),
	.datac(!\WideOr15~1_combout ),
	.datad(!\stall_F~0_combout ),
	.datae(!PC[16]),
	.dataf(!\Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~61 .extended_lut = "off";
defparam \PC~61 .lut_mask = 64'h0000FF3700C8FFFF;
defparam \PC~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N22
dffeas \sxtimm_DL[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[14]_OTERM481 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[14]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[14] .is_wysiwyg = "true";
defparam \sxtimm_DL[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N21
cyclonev_lcell_comb \sxtimm_DL[14]_NEW480 (
// Equation(s):
// \sxtimm_DL[14]_OTERM481  = ( \always3~1_combout  & ( (!\regBusy_D~0_combout  & sxtimm_DL[14]) ) ) # ( !\always3~1_combout  & ( (inst_FL[22] & !\regBusy_D~0_combout ) ) )

	.dataa(!inst_FL[22]),
	.datab(gnd),
	.datac(!\regBusy_D~0_combout ),
	.datad(!sxtimm_DL[14]),
	.datae(gnd),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[14]_OTERM481 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[14]_NEW480 .extended_lut = "off";
defparam \sxtimm_DL[14]_NEW480 .lut_mask = 64'h5050505000F000F0;
defparam \sxtimm_DL[14]_NEW480 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N23
dffeas \sxtimm_DL[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[14]_OTERM481 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[14]~DUPLICATE .is_wysiwyg = "true";
defparam \sxtimm_DL[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N33
cyclonev_lcell_comb \sxtimm_DL[13]_NEW482 (
// Equation(s):
// \sxtimm_DL[13]_OTERM483  = ( !\regBusy_D~0_combout  & ( (!\always3~1_combout  & (inst_FL[21])) # (\always3~1_combout  & ((\sxtimm_DL[13]~DUPLICATE_q ))) ) )

	.dataa(!\always3~1_combout ),
	.datab(gnd),
	.datac(!inst_FL[21]),
	.datad(!\sxtimm_DL[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regBusy_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[13]_OTERM483 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[13]_NEW482 .extended_lut = "off";
defparam \sxtimm_DL[13]_NEW482 .lut_mask = 64'h0A5F0A5F00000000;
defparam \sxtimm_DL[13]_NEW482 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N28
dffeas \sxtimm_DL[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sxtimm_DL[13]_OTERM483 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[13]~DUPLICATE .is_wysiwyg = "true";
defparam \sxtimm_DL[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N31
dffeas \regval1_DL[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[15]_OTERM229 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[15]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N18
cyclonev_lcell_comb \regval1_DL[11]_NEW240_RTM0242 (
// Equation(s):
// \regval1_DL[11]_NEW240_RTM0242~combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[11]_NEW240_RTM0242~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[11]_NEW240_RTM0242 .extended_lut = "off";
defparam \regval1_DL[11]_NEW240_RTM0242 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \regval1_DL[11]_NEW240_RTM0242 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N9
cyclonev_lcell_comb \regs_rtl_0_bypass[32]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N11
dffeas \regs_rtl_0_bypass[32] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N47
dffeas \regs_rtl_0_bypass[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N45
cyclonev_lcell_comb \regs~58 (
// Equation(s):
// \regs~58_combout  = ( \regs_rtl_0|auto_generated|ram_block1a11  & ( ((!\regs~4_combout  & regs_rtl_0_bypass[32])) # (regs_rtl_0_bypass[31]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a11  & ( (regs_rtl_0_bypass[31] & ((!regs_rtl_0_bypass[32]) # 
// (\regs~4_combout ))) ) )

	.dataa(!\regs~4_combout ),
	.datab(gnd),
	.datac(!regs_rtl_0_bypass[32]),
	.datad(!regs_rtl_0_bypass[31]),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~58 .extended_lut = "off";
defparam \regs~58 .lut_mask = 64'h00F500F50AFF0AFF;
defparam \regs~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N48
cyclonev_lcell_comb \regval1_DL[11]_NEW240 (
// Equation(s):
// \regval1_DL[11]_OTERM241  = ( regval1_DL[11] & ( \regs~58_combout  & ( (!\regval1_DL[11]_NEW240_RTM0242~combout  & (!\isnop_D~0_combout  & ((\always3~1_combout ) # (\regval2_DL~0_combout )))) ) ) ) # ( !regval1_DL[11] & ( \regs~58_combout  & ( 
// (!\regval1_DL[11]_NEW240_RTM0242~combout  & (\regval2_DL~0_combout  & !\isnop_D~0_combout )) ) ) ) # ( regval1_DL[11] & ( !\regs~58_combout  & ( (!\regval1_DL[11]_NEW240_RTM0242~combout  & (!\isnop_D~0_combout  & \always3~1_combout )) ) ) )

	.dataa(!\regval1_DL[11]_NEW240_RTM0242~combout ),
	.datab(!\regval2_DL~0_combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\always3~1_combout ),
	.datae(!regval1_DL[11]),
	.dataf(!\regs~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[11]_OTERM241 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[11]_NEW240 .extended_lut = "off";
defparam \regval1_DL[11]_NEW240 .lut_mask = 64'h000000A0202020A0;
defparam \regval1_DL[11]_NEW240 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N50
dffeas \regval1_DL[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[11]_OTERM241 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[11] .is_wysiwyg = "true";
defparam \regval1_DL[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N47
dffeas \sxtimm_DL[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sxtimm_DL[7]_OTERM493 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[7]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[7] .is_wysiwyg = "true";
defparam \sxtimm_DL[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N32
dffeas \regval1_DL[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[9]_OTERM247 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[9]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N48
cyclonev_lcell_comb \imem~83 (
// Equation(s):
// \imem~83_combout  = ( PC[5] & ( PC[6] & ( (!\PC[9]~DUPLICATE_q  & (((!PC[4]) # (PC[3])) # (\PC[2]~DUPLICATE_q ))) ) ) ) # ( !PC[5] & ( PC[6] & ( (!\PC[9]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  & ((!PC[3]) # (!PC[4]))) # (\PC[2]~DUPLICATE_q  & ((PC[4]))))) 
// ) ) ) # ( PC[5] & ( !PC[6] & ( (!\PC[9]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q ) # ((PC[4]) # (PC[3])))) ) ) ) # ( !PC[5] & ( !PC[6] & ( !\PC[9]~DUPLICATE_q  ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[9]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[4]),
	.datae(!PC[5]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~83 .extended_lut = "off";
defparam \imem~83 .lut_mask = 64'hCCCC8CCC88C4CC4C;
defparam \imem~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N30
cyclonev_lcell_comb \imem~82 (
// Equation(s):
// \imem~82_combout  = ( !PC[5] & ( !PC[6] & ( (\PC[9]~DUPLICATE_q  & (!PC[4] & ((!\PC[2]~DUPLICATE_q ) # (!PC[3])))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[9]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[4]),
	.datae(!PC[5]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~82 .extended_lut = "off";
defparam \imem~82 .lut_mask = 64'h3200000000000000;
defparam \imem~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N54
cyclonev_lcell_comb \imem~80 (
// Equation(s):
// \imem~80_combout  = ( PC[5] & ( PC[6] & ( \PC[9]~DUPLICATE_q  ) ) ) # ( !PC[5] & ( PC[6] & ( \PC[9]~DUPLICATE_q  ) ) ) # ( PC[5] & ( !PC[6] & ( \PC[9]~DUPLICATE_q  ) ) ) # ( !PC[5] & ( !PC[6] & ( (\PC[9]~DUPLICATE_q  & ((!PC[3] $ (PC[4])) # 
// (\PC[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[9]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[4]),
	.datae(!PC[5]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~80 .extended_lut = "off";
defparam \imem~80 .lut_mask = 64'h3113333333333333;
defparam \imem~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N36
cyclonev_lcell_comb \imem~81 (
// Equation(s):
// \imem~81_combout  = ( PC[5] & ( PC[6] & ( (!\PC[9]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  & ((!PC[3]) # (PC[4]))) # (\PC[2]~DUPLICATE_q  & (PC[3])))) ) ) ) # ( !PC[5] & ( PC[6] & ( (!\PC[9]~DUPLICATE_q  & (((!PC[4]) # (PC[3])) # (\PC[2]~DUPLICATE_q ))) ) ) 
// ) # ( PC[5] & ( !PC[6] & ( (!\PC[9]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  & ((!PC[4]) # (PC[3]))) # (\PC[2]~DUPLICATE_q  & ((!PC[3]) # (PC[4]))))) ) ) ) # ( !PC[5] & ( !PC[6] & ( !\PC[9]~DUPLICATE_q  ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[9]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[4]),
	.datae(!PC[5]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~81 .extended_lut = "off";
defparam \imem~81 .lut_mask = 64'hCCCCC84CCC4C848C;
defparam \imem~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N42
cyclonev_lcell_comb \imem~84 (
// Equation(s):
// \imem~84_combout  = ( \imem~81_combout  & ( \PC[8]_OTERM406  & ( (!\imem~83_combout  & \PC[7]~DUPLICATE_q ) ) ) ) # ( !\imem~81_combout  & ( \PC[8]_OTERM406  & ( (!\imem~83_combout ) # (!\PC[7]~DUPLICATE_q ) ) ) ) # ( \imem~81_combout  & ( 
// !\PC[8]_OTERM406  & ( (!\PC[7]~DUPLICATE_q  & ((!\imem~80_combout ))) # (\PC[7]~DUPLICATE_q  & (!\imem~82_combout )) ) ) ) # ( !\imem~81_combout  & ( !\PC[8]_OTERM406  & ( (!\PC[7]~DUPLICATE_q  & ((!\imem~80_combout ))) # (\PC[7]~DUPLICATE_q  & 
// (!\imem~82_combout )) ) ) )

	.dataa(!\imem~83_combout ),
	.datab(!\imem~82_combout ),
	.datac(!\imem~80_combout ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!\imem~81_combout ),
	.dataf(!\PC[8]_OTERM406 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~84 .extended_lut = "off";
defparam \imem~84 .lut_mask = 64'hF0CCF0CCFFAA00AA;
defparam \imem~84 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N30
cyclonev_lcell_comb \inst_FL~38 (
// Equation(s):
// \inst_FL~38_combout  = ( \imem~84_combout  & ( \stall_F~0_combout  ) ) # ( !\imem~84_combout  & ( (\stall_F~0_combout  & !\inst_FL~0_combout ) ) )

	.dataa(gnd),
	.datab(!\stall_F~0_combout ),
	.datac(!\inst_FL~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~38 .extended_lut = "off";
defparam \inst_FL~38 .lut_mask = 64'h3030303033333333;
defparam \inst_FL~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N31
dffeas \inst_FL[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~38_combout ),
	.asdata(inst_FL[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[14] .is_wysiwyg = "true";
defparam \inst_FL[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N1
dffeas \sxtimm_DL[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[6]_OTERM495 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[6]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[6] .is_wysiwyg = "true";
defparam \sxtimm_DL[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N0
cyclonev_lcell_comb \sxtimm_DL[6]_NEW494 (
// Equation(s):
// \sxtimm_DL[6]_OTERM495  = ( !\regBusy_D~0_combout  & ( (!\always3~1_combout  & (inst_FL[14])) # (\always3~1_combout  & ((sxtimm_DL[6]))) ) )

	.dataa(gnd),
	.datab(!\always3~1_combout ),
	.datac(!inst_FL[14]),
	.datad(!sxtimm_DL[6]),
	.datae(gnd),
	.dataf(!\regBusy_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[6]_OTERM495 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[6]_NEW494 .extended_lut = "off";
defparam \sxtimm_DL[6]_NEW494 .lut_mask = 64'h0C3F0C3F00000000;
defparam \sxtimm_DL[6]_NEW494 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N2
dffeas \sxtimm_DL[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[6]_OTERM495 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[6]~DUPLICATE .is_wysiwyg = "true";
defparam \sxtimm_DL[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N32
dffeas \regval1_DL[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[8]_OTERM250 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[8]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N56
dffeas \regval1_DL[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[7]_OTERM253 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[7]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N54
cyclonev_lcell_comb \imem~76 (
// Equation(s):
// \imem~76_combout  = ( \PC[2]~DUPLICATE_q  & ( PC[4] & ( (!PC[6] & (PC[3] & (!PC[5] $ (!\PC[7]~DUPLICATE_q )))) # (PC[6] & (PC[5] & (!\PC[7]~DUPLICATE_q ))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( PC[4] & ( (!PC[5] & (PC[6] & (!\PC[7]~DUPLICATE_q  $ (PC[3])))) 
// # (PC[5] & ((!\PC[7]~DUPLICATE_q  & ((!PC[3]) # (PC[6]))) # (\PC[7]~DUPLICATE_q  & (!PC[3] & PC[6])))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !PC[4] & ( (!PC[5] & (\PC[7]~DUPLICATE_q  & ((PC[6])))) # (PC[5] & ((!\PC[7]~DUPLICATE_q  & (!PC[3] $ (!PC[6]))) # 
// (\PC[7]~DUPLICATE_q  & (!PC[3] & !PC[6])))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !PC[4] & ( (!PC[5] & (PC[3] & (!\PC[7]~DUPLICATE_q  $ (PC[6])))) # (PC[5] & ((!\PC[7]~DUPLICATE_q  & (PC[3] & PC[6])) # (\PC[7]~DUPLICATE_q  & (!PC[3] & !PC[6])))) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[6]),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~76 .extended_lut = "off";
defparam \imem~76 .lut_mask = 64'h1806146240D60644;
defparam \imem~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N24
cyclonev_lcell_comb \imem~75 (
// Equation(s):
// \imem~75_combout  = ( !PC[5] & ( (!PC[3] & (!\PC[2]~DUPLICATE_q  $ (!PC[4]))) # (PC[3] & (!\PC[2]~DUPLICATE_q  & !PC[4])) ) )

	.dataa(gnd),
	.datab(!PC[3]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~75 .extended_lut = "off";
defparam \imem~75 .lut_mask = 64'h3CC03CC000000000;
defparam \imem~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N30
cyclonev_lcell_comb \inst_FL~32 (
// Equation(s):
// \inst_FL~32_combout  = ( \inst_FL~4_combout  & ( (!PC[9] & (((\imem~16_combout  & \imem~75_combout )) # (\imem~76_combout ))) # (PC[9] & (((\imem~16_combout  & \imem~75_combout )))) ) )

	.dataa(!PC[9]),
	.datab(!\imem~76_combout ),
	.datac(!\imem~16_combout ),
	.datad(!\imem~75_combout ),
	.datae(gnd),
	.dataf(!\inst_FL~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~32 .extended_lut = "off";
defparam \inst_FL~32 .lut_mask = 64'h00000000222F222F;
defparam \inst_FL~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N31
dffeas \inst_FL[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~32_combout ),
	.asdata(inst_FL[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[13] .is_wysiwyg = "true";
defparam \inst_FL[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N0
cyclonev_lcell_comb \sxtimm_DL[5]_NEW506 (
// Equation(s):
// \sxtimm_DL[5]_OTERM507  = ( !\regBusy_D~0_combout  & ( (!\always3~1_combout  & (inst_FL[13])) # (\always3~1_combout  & ((sxtimm_DL[5]))) ) )

	.dataa(!\always3~1_combout ),
	.datab(gnd),
	.datac(!inst_FL[13]),
	.datad(!sxtimm_DL[5]),
	.datae(gnd),
	.dataf(!\regBusy_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[5]_OTERM507 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[5]_NEW506 .extended_lut = "off";
defparam \sxtimm_DL[5]_NEW506 .lut_mask = 64'h0A5F0A5F00000000;
defparam \sxtimm_DL[5]_NEW506 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N2
dffeas \sxtimm_DL[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[5]_OTERM507 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[5]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[5] .is_wysiwyg = "true";
defparam \sxtimm_DL[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N42
cyclonev_lcell_comb \regval1_DL[6]_NEW255_RTM0257 (
// Equation(s):
// \regval1_DL[6]_NEW255_RTM0257~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[6]_NEW255_RTM0257~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[6]_NEW255_RTM0257 .extended_lut = "off";
defparam \regval1_DL[6]_NEW255_RTM0257 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \regval1_DL[6]_NEW255_RTM0257 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N28
dffeas \regval1_DL[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[6]_OTERM256 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[6] .is_wysiwyg = "true";
defparam \regval1_DL[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N41
dffeas \regs_rtl_0_bypass[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N51
cyclonev_lcell_comb \regs_rtl_0_bypass[22]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[22]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N53
dffeas \regs_rtl_0_bypass[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N24
cyclonev_lcell_comb \regs~53 (
// Equation(s):
// \regs~53_combout  = (!\regs~4_combout  & ((!regs_rtl_0_bypass[22] & (regs_rtl_0_bypass[21])) # (regs_rtl_0_bypass[22] & ((\regs_rtl_0|auto_generated|ram_block1a6 ))))) # (\regs~4_combout  & (regs_rtl_0_bypass[21]))

	.dataa(!\regs~4_combout ),
	.datab(!regs_rtl_0_bypass[21]),
	.datac(!regs_rtl_0_bypass[22]),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a6 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~53 .extended_lut = "off";
defparam \regs~53 .lut_mask = 64'h313B313B313B313B;
defparam \regs~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N27
cyclonev_lcell_comb \regval1_DL[6]_NEW255 (
// Equation(s):
// \regval1_DL[6]_OTERM256  = ( regval1_DL[6] & ( \regs~53_combout  & ( (!\regval1_DL[6]_NEW255_RTM0257~combout  & (!\isnop_D~0_combout  & ((\always3~1_combout ) # (\regval2_DL~0_combout )))) ) ) ) # ( !regval1_DL[6] & ( \regs~53_combout  & ( 
// (!\regval1_DL[6]_NEW255_RTM0257~combout  & (\regval2_DL~0_combout  & !\isnop_D~0_combout )) ) ) ) # ( regval1_DL[6] & ( !\regs~53_combout  & ( (!\regval1_DL[6]_NEW255_RTM0257~combout  & (!\isnop_D~0_combout  & \always3~1_combout )) ) ) )

	.dataa(!\regval1_DL[6]_NEW255_RTM0257~combout ),
	.datab(!\regval2_DL~0_combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\always3~1_combout ),
	.datae(!regval1_DL[6]),
	.dataf(!\regs~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[6]_OTERM256 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[6]_NEW255 .extended_lut = "off";
defparam \regval1_DL[6]_NEW255 .lut_mask = 64'h000000A0202020A0;
defparam \regval1_DL[6]_NEW255 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N29
dffeas \regval1_DL[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[6]_OTERM256 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[6]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N27
cyclonev_lcell_comb \regval1_DL[5]_NEW399_RTM0401 (
// Equation(s):
// \regval1_DL[5]_NEW399_RTM0401~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[5]_NEW399_RTM0401~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[5]_NEW399_RTM0401 .extended_lut = "off";
defparam \regval1_DL[5]_NEW399_RTM0401 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \regval1_DL[5]_NEW399_RTM0401 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N0
cyclonev_lcell_comb \regs_rtl_0_bypass[20]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[20]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y15_N1
dffeas \regs_rtl_0_bypass[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N8
dffeas \regs_rtl_0_bypass[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N6
cyclonev_lcell_comb \regs~5 (
// Equation(s):
// \regs~5_combout  = ( \regs_rtl_0|auto_generated|ram_block1a5  & ( ((regs_rtl_0_bypass[20] & !\regs~4_combout )) # (regs_rtl_0_bypass[19]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a5  & ( (regs_rtl_0_bypass[19] & ((!regs_rtl_0_bypass[20]) # 
// (\regs~4_combout ))) ) )

	.dataa(gnd),
	.datab(!regs_rtl_0_bypass[20]),
	.datac(!\regs~4_combout ),
	.datad(!regs_rtl_0_bypass[19]),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~5 .extended_lut = "off";
defparam \regs~5 .lut_mask = 64'h00CF00CF30FF30FF;
defparam \regs~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N1
dffeas \regval1_DL[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[5]_OTERM400 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[5] .is_wysiwyg = "true";
defparam \regval1_DL[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N0
cyclonev_lcell_comb \regval1_DL[5]_NEW399 (
// Equation(s):
// \regval1_DL[5]_OTERM400  = ( regval1_DL[5] & ( \regval2_DL~0_combout  & ( (!\regval1_DL[5]_NEW399_RTM0401~combout  & (!\isnop_D~0_combout  & ((\regs~5_combout ) # (\always3~1_combout )))) ) ) ) # ( !regval1_DL[5] & ( \regval2_DL~0_combout  & ( 
// (!\regval1_DL[5]_NEW399_RTM0401~combout  & (!\isnop_D~0_combout  & \regs~5_combout )) ) ) ) # ( regval1_DL[5] & ( !\regval2_DL~0_combout  & ( (!\regval1_DL[5]_NEW399_RTM0401~combout  & (!\isnop_D~0_combout  & \always3~1_combout )) ) ) )

	.dataa(!\regval1_DL[5]_NEW399_RTM0401~combout ),
	.datab(!\isnop_D~0_combout ),
	.datac(!\always3~1_combout ),
	.datad(!\regs~5_combout ),
	.datae(!regval1_DL[5]),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[5]_OTERM400 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[5]_NEW399 .extended_lut = "off";
defparam \regval1_DL[5]_NEW399 .lut_mask = 64'h0000080800880888;
defparam \regval1_DL[5]_NEW399 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N2
dffeas \regval1_DL[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[5]_OTERM400 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[5]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N28
dffeas \sxtimm_DL[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[2]_OTERM501 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[2]~DUPLICATE .is_wysiwyg = "true";
defparam \sxtimm_DL[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N20
dffeas \sxtimm_DL[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[1]_OTERM497 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[1] .is_wysiwyg = "true";
defparam \sxtimm_DL[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N18
cyclonev_lcell_comb \sxtimm_DL[1]_NEW496 (
// Equation(s):
// \sxtimm_DL[1]_OTERM497  = ( !\regBusy_D~0_combout  & ( (!\always3~1_combout  & (\inst_FL[9]~DUPLICATE_q )) # (\always3~1_combout  & ((sxtimm_DL[1]))) ) )

	.dataa(gnd),
	.datab(!\always3~1_combout ),
	.datac(!\inst_FL[9]~DUPLICATE_q ),
	.datad(!sxtimm_DL[1]),
	.datae(gnd),
	.dataf(!\regBusy_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[1]_OTERM497 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[1]_NEW496 .extended_lut = "off";
defparam \sxtimm_DL[1]_NEW496 .lut_mask = 64'h0C3F0C3F00000000;
defparam \sxtimm_DL[1]_NEW496 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N19
dffeas \sxtimm_DL[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[1]_OTERM497 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[1]~DUPLICATE .is_wysiwyg = "true";
defparam \sxtimm_DL[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N0
cyclonev_lcell_comb \Add4~65 (
// Equation(s):
// \Add4~65_sumout  = SUM(( sxtimm_DL[0] ) + ( regval1_DL[2] ) + ( !VCC ))
// \Add4~66  = CARRY(( sxtimm_DL[0] ) + ( regval1_DL[2] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_DL[2]),
	.datad(!sxtimm_DL[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~65_sumout ),
	.cout(\Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \Add4~65 .extended_lut = "off";
defparam \Add4~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N3
cyclonev_lcell_comb \Add4~69 (
// Equation(s):
// \Add4~69_sumout  = SUM(( \regval1_DL[3]~DUPLICATE_q  ) + ( \sxtimm_DL[1]~DUPLICATE_q  ) + ( \Add4~66  ))
// \Add4~70  = CARRY(( \regval1_DL[3]~DUPLICATE_q  ) + ( \sxtimm_DL[1]~DUPLICATE_q  ) + ( \Add4~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sxtimm_DL[1]~DUPLICATE_q ),
	.datad(!\regval1_DL[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~69_sumout ),
	.cout(\Add4~70 ),
	.shareout());
// synopsys translate_off
defparam \Add4~69 .extended_lut = "off";
defparam \Add4~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N6
cyclonev_lcell_comb \Add4~73 (
// Equation(s):
// \Add4~73_sumout  = SUM(( \sxtimm_DL[2]~DUPLICATE_q  ) + ( \regval1_DL[4]~DUPLICATE_q  ) + ( \Add4~70  ))
// \Add4~74  = CARRY(( \sxtimm_DL[2]~DUPLICATE_q  ) + ( \regval1_DL[4]~DUPLICATE_q  ) + ( \Add4~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_DL[4]~DUPLICATE_q ),
	.datad(!\sxtimm_DL[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~73_sumout ),
	.cout(\Add4~74 ),
	.shareout());
// synopsys translate_off
defparam \Add4~73 .extended_lut = "off";
defparam \Add4~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N9
cyclonev_lcell_comb \Add4~77 (
// Equation(s):
// \Add4~77_sumout  = SUM(( sxtimm_DL[3] ) + ( \regval1_DL[5]~DUPLICATE_q  ) + ( \Add4~74  ))
// \Add4~78  = CARRY(( sxtimm_DL[3] ) + ( \regval1_DL[5]~DUPLICATE_q  ) + ( \Add4~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_DL[5]~DUPLICATE_q ),
	.datad(!sxtimm_DL[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~77_sumout ),
	.cout(\Add4~78 ),
	.shareout());
// synopsys translate_off
defparam \Add4~77 .extended_lut = "off";
defparam \Add4~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N12
cyclonev_lcell_comb \Add4~81 (
// Equation(s):
// \Add4~81_sumout  = SUM(( sxtimm_DL[4] ) + ( \regval1_DL[6]~DUPLICATE_q  ) + ( \Add4~78  ))
// \Add4~82  = CARRY(( sxtimm_DL[4] ) + ( \regval1_DL[6]~DUPLICATE_q  ) + ( \Add4~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_DL[6]~DUPLICATE_q ),
	.datad(!sxtimm_DL[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~81_sumout ),
	.cout(\Add4~82 ),
	.shareout());
// synopsys translate_off
defparam \Add4~81 .extended_lut = "off";
defparam \Add4~81 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N15
cyclonev_lcell_comb \Add4~85 (
// Equation(s):
// \Add4~85_sumout  = SUM(( sxtimm_DL[5] ) + ( \regval1_DL[7]~DUPLICATE_q  ) + ( \Add4~82  ))
// \Add4~86  = CARRY(( sxtimm_DL[5] ) + ( \regval1_DL[7]~DUPLICATE_q  ) + ( \Add4~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_DL[7]~DUPLICATE_q ),
	.datad(!sxtimm_DL[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~85_sumout ),
	.cout(\Add4~86 ),
	.shareout());
// synopsys translate_off
defparam \Add4~85 .extended_lut = "off";
defparam \Add4~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N18
cyclonev_lcell_comb \Add4~97 (
// Equation(s):
// \Add4~97_sumout  = SUM(( \sxtimm_DL[6]~DUPLICATE_q  ) + ( \regval1_DL[8]~DUPLICATE_q  ) + ( \Add4~86  ))
// \Add4~98  = CARRY(( \sxtimm_DL[6]~DUPLICATE_q  ) + ( \regval1_DL[8]~DUPLICATE_q  ) + ( \Add4~86  ))

	.dataa(!\sxtimm_DL[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regval1_DL[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~97_sumout ),
	.cout(\Add4~98 ),
	.shareout());
// synopsys translate_off
defparam \Add4~97 .extended_lut = "off";
defparam \Add4~97 .lut_mask = 64'h0000F0F000005555;
defparam \Add4~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N21
cyclonev_lcell_comb \Add4~101 (
// Equation(s):
// \Add4~101_sumout  = SUM(( \regval1_DL[9]~DUPLICATE_q  ) + ( sxtimm_DL[7] ) + ( \Add4~98  ))
// \Add4~102  = CARRY(( \regval1_DL[9]~DUPLICATE_q  ) + ( sxtimm_DL[7] ) + ( \Add4~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_DL[7]),
	.datad(!\regval1_DL[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~101_sumout ),
	.cout(\Add4~102 ),
	.shareout());
// synopsys translate_off
defparam \Add4~101 .extended_lut = "off";
defparam \Add4~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N24
cyclonev_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_sumout  = SUM(( \regval1_DL[10]~DUPLICATE_q  ) + ( sxtimm_DL[8] ) + ( \Add4~102  ))
// \Add4~2  = CARRY(( \regval1_DL[10]~DUPLICATE_q  ) + ( sxtimm_DL[8] ) + ( \Add4~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_DL[8]),
	.datad(!\regval1_DL[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~1_sumout ),
	.cout(\Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \Add4~1 .extended_lut = "off";
defparam \Add4~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N27
cyclonev_lcell_comb \Add4~105 (
// Equation(s):
// \Add4~105_sumout  = SUM(( regval1_DL[11] ) + ( sxtimm_DL[9] ) + ( \Add4~2  ))
// \Add4~106  = CARRY(( regval1_DL[11] ) + ( sxtimm_DL[9] ) + ( \Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_DL[9]),
	.datad(!regval1_DL[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~105_sumout ),
	.cout(\Add4~106 ),
	.shareout());
// synopsys translate_off
defparam \Add4~105 .extended_lut = "off";
defparam \Add4~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N30
cyclonev_lcell_comb \Add4~109 (
// Equation(s):
// \Add4~109_sumout  = SUM(( \regval1_DL[12]~DUPLICATE_q  ) + ( sxtimm_DL[10] ) + ( \Add4~106  ))
// \Add4~110  = CARRY(( \regval1_DL[12]~DUPLICATE_q  ) + ( sxtimm_DL[10] ) + ( \Add4~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_DL[10]),
	.datad(!\regval1_DL[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~109_sumout ),
	.cout(\Add4~110 ),
	.shareout());
// synopsys translate_off
defparam \Add4~109 .extended_lut = "off";
defparam \Add4~109 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N33
cyclonev_lcell_comb \Add4~89 (
// Equation(s):
// \Add4~89_sumout  = SUM(( \sxtimm_DL[11]~DUPLICATE_q  ) + ( \regval1_DL[13]~DUPLICATE_q  ) + ( \Add4~110  ))
// \Add4~90  = CARRY(( \sxtimm_DL[11]~DUPLICATE_q  ) + ( \regval1_DL[13]~DUPLICATE_q  ) + ( \Add4~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_DL[13]~DUPLICATE_q ),
	.datad(!\sxtimm_DL[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~89_sumout ),
	.cout(\Add4~90 ),
	.shareout());
// synopsys translate_off
defparam \Add4~89 .extended_lut = "off";
defparam \Add4~89 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N36
cyclonev_lcell_comb \Add4~113 (
// Equation(s):
// \Add4~113_sumout  = SUM(( \regval1_DL[14]~DUPLICATE_q  ) + ( \sxtimm_DL[12]~DUPLICATE_q  ) + ( \Add4~90  ))
// \Add4~114  = CARRY(( \regval1_DL[14]~DUPLICATE_q  ) + ( \sxtimm_DL[12]~DUPLICATE_q  ) + ( \Add4~90  ))

	.dataa(gnd),
	.datab(!\sxtimm_DL[12]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\regval1_DL[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~113_sumout ),
	.cout(\Add4~114 ),
	.shareout());
// synopsys translate_off
defparam \Add4~113 .extended_lut = "off";
defparam \Add4~113 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add4~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N39
cyclonev_lcell_comb \Add4~117 (
// Equation(s):
// \Add4~117_sumout  = SUM(( \regval1_DL[15]~DUPLICATE_q  ) + ( \sxtimm_DL[13]~DUPLICATE_q  ) + ( \Add4~114  ))
// \Add4~118  = CARRY(( \regval1_DL[15]~DUPLICATE_q  ) + ( \sxtimm_DL[13]~DUPLICATE_q  ) + ( \Add4~114  ))

	.dataa(!\sxtimm_DL[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regval1_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~117_sumout ),
	.cout(\Add4~118 ),
	.shareout());
// synopsys translate_off
defparam \Add4~117 .extended_lut = "off";
defparam \Add4~117 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add4~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N42
cyclonev_lcell_comb \Add4~93 (
// Equation(s):
// \Add4~93_sumout  = SUM(( \sxtimm_DL[14]~DUPLICATE_q  ) + ( \regval1_DL[16]~DUPLICATE_q  ) + ( \Add4~118  ))
// \Add4~94  = CARRY(( \sxtimm_DL[14]~DUPLICATE_q  ) + ( \regval1_DL[16]~DUPLICATE_q  ) + ( \Add4~118  ))

	.dataa(gnd),
	.datab(!\regval1_DL[16]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\sxtimm_DL[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~93_sumout ),
	.cout(\Add4~94 ),
	.shareout());
// synopsys translate_off
defparam \Add4~93 .extended_lut = "off";
defparam \Add4~93 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add4~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N44
dffeas \pcpred_FL[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[16] .is_wysiwyg = "true";
defparam \pcpred_FL[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N33
cyclonev_lcell_comb \pcpred_DL~6 (
// Equation(s):
// \pcpred_DL~6_combout  = ( pcpred_FL[16] & ( (!\always3~1_combout ) # (pcpred_DL[16]) ) ) # ( !pcpred_FL[16] & ( (\always3~1_combout  & pcpred_DL[16]) ) )

	.dataa(!\always3~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!pcpred_DL[16]),
	.datae(gnd),
	.dataf(!pcpred_FL[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_DL~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_DL~6 .extended_lut = "off";
defparam \pcpred_DL~6 .lut_mask = 64'h00550055AAFFAAFF;
defparam \pcpred_DL~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N34
dffeas \pcpred_DL[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_DL~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[16] .is_wysiwyg = "true";
defparam \pcpred_DL[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N41
dffeas \pcpred_FL[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[15] .is_wysiwyg = "true";
defparam \pcpred_FL[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N9
cyclonev_lcell_comb \pcpred_DL~11 (
// Equation(s):
// \pcpred_DL~11_combout  = ( pcpred_DL[15] & ( \always3~1_combout  ) ) # ( pcpred_DL[15] & ( !\always3~1_combout  & ( pcpred_FL[15] ) ) ) # ( !pcpred_DL[15] & ( !\always3~1_combout  & ( pcpred_FL[15] ) ) )

	.dataa(!pcpred_FL[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!pcpred_DL[15]),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_DL~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_DL~11 .extended_lut = "off";
defparam \pcpred_DL~11 .lut_mask = 64'h555555550000FFFF;
defparam \pcpred_DL~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N11
dffeas \pcpred_DL[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_DL~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[15] .is_wysiwyg = "true";
defparam \pcpred_DL[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N36
cyclonev_lcell_comb \Add3~113 (
// Equation(s):
// \Add3~113_sumout  = SUM(( pcpred_DL[14] ) + ( \sxtimm_DL[12]~DUPLICATE_q  ) + ( \Add3~90  ))
// \Add3~114  = CARRY(( pcpred_DL[14] ) + ( \sxtimm_DL[12]~DUPLICATE_q  ) + ( \Add3~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sxtimm_DL[12]~DUPLICATE_q ),
	.datad(!pcpred_DL[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~113_sumout ),
	.cout(\Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \Add3~113 .extended_lut = "off";
defparam \Add3~113 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N39
cyclonev_lcell_comb \Add3~117 (
// Equation(s):
// \Add3~117_sumout  = SUM(( \sxtimm_DL[13]~DUPLICATE_q  ) + ( pcpred_DL[15] ) + ( \Add3~114  ))
// \Add3~118  = CARRY(( \sxtimm_DL[13]~DUPLICATE_q  ) + ( pcpred_DL[15] ) + ( \Add3~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_DL[15]),
	.datad(!\sxtimm_DL[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~117_sumout ),
	.cout(\Add3~118 ),
	.shareout());
// synopsys translate_off
defparam \Add3~117 .extended_lut = "off";
defparam \Add3~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N42
cyclonev_lcell_comb \Add3~93 (
// Equation(s):
// \Add3~93_sumout  = SUM(( pcpred_DL[16] ) + ( sxtimm_DL[14] ) + ( \Add3~118  ))
// \Add3~94  = CARRY(( pcpred_DL[16] ) + ( sxtimm_DL[14] ) + ( \Add3~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_DL[14]),
	.datad(!pcpred_DL[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~93_sumout ),
	.cout(\Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \Add3~93 .extended_lut = "off";
defparam \Add3~93 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N42
cyclonev_lcell_comb \pcgood_B[16]~20 (
// Equation(s):
// \pcgood_B[16]~20_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((pcpred_DL[16])))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & (pcpred_DL[16])) # (\Selector46~19_combout  & ((\Add3~93_sumout ))))) # 
// (\Selector46~24_combout  & (((\Add3~93_sumout )))))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~93_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & (\Add4~93_sumout )) # (\Selector46~19_combout  & 
// ((\Add3~93_sumout ))))) # (\Selector46~24_combout  & (((\Add3~93_sumout )))))) ) )

	.dataa(!\Selector46~24_combout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Add4~93_sumout ),
	.datad(!\Add3~93_sumout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~19_combout ),
	.datag(!pcpred_DL[16]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[16]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[16]~20 .extended_lut = "on";
defparam \pcgood_B[16]~20 .lut_mask = 64'h0E1F0E1F0C3F0C3F;
defparam \pcgood_B[16]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N48
cyclonev_lcell_comb \PC~62 (
// Equation(s):
// \PC~62_combout  = ( \Equal1~15_combout  & ( \Equal1~6_combout  & ( (\PC~61_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) ) # ( !\Equal1~15_combout  & ( \Equal1~6_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & 
// ((\pcgood_B[16]~20_combout ))) # (\isnop_DL~q  & (\PC~61_combout )))) ) ) ) # ( \Equal1~15_combout  & ( !\Equal1~6_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & ((\pcgood_B[16]~20_combout ))) # (\isnop_DL~q  & 
// (\PC~61_combout )))) ) ) ) # ( !\Equal1~15_combout  & ( !\Equal1~6_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & ((\pcgood_B[16]~20_combout ))) # (\isnop_DL~q  & (\PC~61_combout )))) ) ) )

	.dataa(!\isnop_DL~q ),
	.datab(!\PC~61_combout ),
	.datac(!\pcgood_B[16]~20_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\Equal1~15_combout ),
	.dataf(!\Equal1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~62 .extended_lut = "off";
defparam \PC~62 .lut_mask = 64'h001B001B001B0033;
defparam \PC~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N49
dffeas \PC[16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[16]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N45
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( PC[17] ) + ( GND ) + ( \Add0~118  ))
// \Add0~70  = CARRY(( PC[17] ) + ( GND ) + ( \Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N46
dffeas \pcpred_FL[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[17] .is_wysiwyg = "true";
defparam \pcpred_FL[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N30
cyclonev_lcell_comb \pcplus_DL~4 (
// Equation(s):
// \pcplus_DL~4_combout  = ( \always3~1_combout  & ( pcpred_DL[17] ) ) # ( !\always3~1_combout  & ( pcpred_FL[17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_FL[17]),
	.datad(!pcpred_DL[17]),
	.datae(gnd),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~4 .extended_lut = "off";
defparam \pcplus_DL~4 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \pcplus_DL~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N31
dffeas \pcpred_DL[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[17] .is_wysiwyg = "true";
defparam \pcpred_DL[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N45
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( pcpred_DL[17] ) + ( \Add3~94  ))
// \Add3~18  = CARRY(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( pcpred_DL[17] ) + ( \Add3~94  ))

	.dataa(!pcpred_DL[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N36
cyclonev_lcell_comb \regval1_DL[17]_NEW222_RTM0224 (
// Equation(s):
// \regval1_DL[17]_NEW222_RTM0224~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[17]_NEW222_RTM0224~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[17]_NEW222_RTM0224 .extended_lut = "off";
defparam \regval1_DL[17]_NEW222_RTM0224 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \regval1_DL[17]_NEW222_RTM0224 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N29
dffeas \regs_rtl_0_bypass[43] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N24
cyclonev_lcell_comb \regs_rtl_0_bypass[44]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[44]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[44]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N26
dffeas \regs_rtl_0_bypass[44] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N27
cyclonev_lcell_comb \regs~64 (
// Equation(s):
// \regs~64_combout  = ( regs_rtl_0_bypass[44] & ( (!\regs~4_combout  & (\regs_rtl_0|auto_generated|ram_block1a17 )) # (\regs~4_combout  & ((regs_rtl_0_bypass[43]))) ) ) # ( !regs_rtl_0_bypass[44] & ( regs_rtl_0_bypass[43] ) )

	.dataa(!\regs~4_combout ),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a17 ),
	.datad(!regs_rtl_0_bypass[43]),
	.datae(gnd),
	.dataf(!regs_rtl_0_bypass[44]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~64 .extended_lut = "off";
defparam \regs~64 .lut_mask = 64'h00FF00FF0A5F0A5F;
defparam \regs~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N54
cyclonev_lcell_comb \regval1_DL[17]_NEW222 (
// Equation(s):
// \regval1_DL[17]_OTERM223  = ( regval1_DL[17] & ( \regs~64_combout  & ( (!\regval1_DL[17]_NEW222_RTM0224~combout  & (!\isnop_D~0_combout  & ((\regval2_DL~0_combout ) # (\always3~1_combout )))) ) ) ) # ( !regval1_DL[17] & ( \regs~64_combout  & ( 
// (!\regval1_DL[17]_NEW222_RTM0224~combout  & (\regval2_DL~0_combout  & !\isnop_D~0_combout )) ) ) ) # ( regval1_DL[17] & ( !\regs~64_combout  & ( (!\regval1_DL[17]_NEW222_RTM0224~combout  & (\always3~1_combout  & !\isnop_D~0_combout )) ) ) )

	.dataa(!\regval1_DL[17]_NEW222_RTM0224~combout ),
	.datab(!\always3~1_combout ),
	.datac(!\regval2_DL~0_combout ),
	.datad(!\isnop_D~0_combout ),
	.datae(!regval1_DL[17]),
	.dataf(!\regs~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[17]_OTERM223 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[17]_NEW222 .extended_lut = "off";
defparam \regval1_DL[17]_NEW222 .lut_mask = 64'h000022000A002A00;
defparam \regval1_DL[17]_NEW222 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N56
dffeas \regval1_DL[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[17]_OTERM223 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[17] .is_wysiwyg = "true";
defparam \regval1_DL[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N45
cyclonev_lcell_comb \Add4~17 (
// Equation(s):
// \Add4~17_sumout  = SUM(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( regval1_DL[17] ) + ( \Add4~94  ))
// \Add4~18  = CARRY(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( regval1_DL[17] ) + ( \Add4~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_DL[17]),
	.datad(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~17_sumout ),
	.cout(\Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \Add4~17 .extended_lut = "off";
defparam \Add4~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N0
cyclonev_lcell_comb \pcgood_B[17]~96 (
// Equation(s):
// \pcgood_B[17]~96_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((pcpred_DL[17])))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((pcpred_DL[17]))) # (\Selector46~19_combout  & (\Add3~17_sumout )))) # 
// (\Selector46~24_combout  & (\Add3~17_sumout )))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~17_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((\Add4~17_sumout ))) # (\Selector46~19_combout  & 
// (\Add3~17_sumout )))) # (\Selector46~24_combout  & (\Add3~17_sumout )))) ) )

	.dataa(!\Add3~17_sumout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Add4~17_sumout ),
	.datad(!\Selector46~24_combout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~19_combout ),
	.datag(!pcpred_DL[17]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[17]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[17]~96 .extended_lut = "on";
defparam \pcgood_B[17]~96 .lut_mask = 64'h0F1D0F1D1D1D1D1D;
defparam \pcgood_B[17]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N6
cyclonev_lcell_comb \PC~37 (
// Equation(s):
// \PC~37_combout  = ( PC[17] & ( \Add0~69_sumout  ) ) # ( !PC[17] & ( \Add0~69_sumout  & ( (!\always3~4_combout  & (\stall_F~0_combout  & ((!\WideOr15~1_combout ) # (!\Mux2~4_combout )))) ) ) ) # ( PC[17] & ( !\Add0~69_sumout  & ( ((!\stall_F~0_combout ) # 
// ((\WideOr15~1_combout  & \Mux2~4_combout ))) # (\always3~4_combout ) ) ) )

	.dataa(!\WideOr15~1_combout ),
	.datab(!\always3~4_combout ),
	.datac(!\Mux2~4_combout ),
	.datad(!\stall_F~0_combout ),
	.datae(!PC[17]),
	.dataf(!\Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~37 .extended_lut = "off";
defparam \PC~37 .lut_mask = 64'h0000FF3700C8FFFF;
defparam \PC~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N30
cyclonev_lcell_comb \PC~38 (
// Equation(s):
// \PC~38_combout  = ( \pcgood_B[17]~96_combout  & ( \PC~37_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\pcgood_B[17]~96_combout  & ( \PC~37_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~6_combout  & 
// \Equal1~15_combout )) # (\isnop_DL~q ))) ) ) ) # ( \pcgood_B[17]~96_combout  & ( !\PC~37_combout  & ( (!\isnop_DL~q  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout ) # (!\Equal1~15_combout )))) ) ) )

	.dataa(!\isnop_DL~q ),
	.datab(!\Equal1~6_combout ),
	.datac(!\Equal1~15_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\pcgood_B[17]~96_combout ),
	.dataf(!\PC~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~38 .extended_lut = "off";
defparam \PC~38 .lut_mask = 64'h000000A8005700FF;
defparam \PC~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N31
dffeas \PC[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[17] .is_wysiwyg = "true";
defparam \PC[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N48
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( PC[18] ) + ( GND ) + ( \Add0~70  ))
// \Add0~74  = CARRY(( PC[18] ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N50
dffeas \pcpred_FL[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[18] .is_wysiwyg = "true";
defparam \pcpred_FL[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N51
cyclonev_lcell_comb \pcplus_DL~5 (
// Equation(s):
// \pcplus_DL~5_combout  = ( pcpred_DL[18] & ( \always3~1_combout  ) ) # ( pcpred_DL[18] & ( !\always3~1_combout  & ( pcpred_FL[18] ) ) ) # ( !pcpred_DL[18] & ( !\always3~1_combout  & ( pcpred_FL[18] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_FL[18]),
	.datad(gnd),
	.datae(!pcpred_DL[18]),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~5 .extended_lut = "off";
defparam \pcplus_DL~5 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \pcplus_DL~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N53
dffeas \pcpred_DL[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[18] .is_wysiwyg = "true";
defparam \pcpred_DL[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N48
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( pcpred_DL[18] ) + ( \Add3~18  ))
// \Add3~22  = CARRY(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( pcpred_DL[18] ) + ( \Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_DL[18]),
	.datad(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N48
cyclonev_lcell_comb \Add4~21 (
// Equation(s):
// \Add4~21_sumout  = SUM(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \regval1_DL[18]~DUPLICATE_q  ) + ( \Add4~18  ))
// \Add4~22  = CARRY(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \regval1_DL[18]~DUPLICATE_q  ) + ( \Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_DL[18]~DUPLICATE_q ),
	.datad(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~21_sumout ),
	.cout(\Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \Add4~21 .extended_lut = "off";
defparam \Add4~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N18
cyclonev_lcell_comb \pcgood_B[18]~92 (
// Equation(s):
// \pcgood_B[18]~92_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((pcpred_DL[18])))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((pcpred_DL[18]))) # (\Selector46~19_combout  & (\Add3~21_sumout )))) # 
// (\Selector46~24_combout  & (\Add3~21_sumout )))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~21_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((\Add4~21_sumout ))) # (\Selector46~19_combout  & 
// (\Add3~21_sumout )))) # (\Selector46~24_combout  & (\Add3~21_sumout )))) ) )

	.dataa(!\Add3~21_sumout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Add4~21_sumout ),
	.datad(!\Selector46~24_combout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~19_combout ),
	.datag(!pcpred_DL[18]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[18]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[18]~92 .extended_lut = "on";
defparam \pcgood_B[18]~92 .lut_mask = 64'h0F1D0F1D1D1D1D1D;
defparam \pcgood_B[18]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N30
cyclonev_lcell_comb \PC~39 (
// Equation(s):
// \PC~39_combout  = ( PC[18] & ( \Add0~73_sumout  ) ) # ( !PC[18] & ( \Add0~73_sumout  & ( (!\always3~4_combout  & (\stall_F~0_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~1_combout )))) ) ) ) # ( PC[18] & ( !\Add0~73_sumout  & ( ((!\stall_F~0_combout ) # 
// ((\Mux2~4_combout  & \WideOr15~1_combout ))) # (\always3~4_combout ) ) ) )

	.dataa(!\Mux2~4_combout ),
	.datab(!\always3~4_combout ),
	.datac(!\WideOr15~1_combout ),
	.datad(!\stall_F~0_combout ),
	.datae(!PC[18]),
	.dataf(!\Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~39 .extended_lut = "off";
defparam \PC~39 .lut_mask = 64'h0000FF3700C8FFFF;
defparam \PC~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N33
cyclonev_lcell_comb \PC~40 (
// Equation(s):
// \PC~40_combout  = ( \pcgood_B[18]~92_combout  & ( \PC~39_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\pcgood_B[18]~92_combout  & ( \PC~39_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~6_combout  & 
// \Equal1~15_combout )) # (\isnop_DL~q ))) ) ) ) # ( \pcgood_B[18]~92_combout  & ( !\PC~39_combout  & ( (!\isnop_DL~q  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout ) # (!\Equal1~15_combout )))) ) ) )

	.dataa(!\isnop_DL~q ),
	.datab(!\Equal1~6_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Equal1~15_combout ),
	.datae(!\pcgood_B[18]~92_combout ),
	.dataf(!\PC~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~40 .extended_lut = "off";
defparam \PC~40 .lut_mask = 64'h00000A0805070F0F;
defparam \PC~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N35
dffeas \PC[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[18] .is_wysiwyg = "true";
defparam \PC[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N51
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( PC[19] ) + ( GND ) + ( \Add0~74  ))
// \Add0~78  = CARRY(( PC[19] ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N52
dffeas \pcpred_FL[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[19] .is_wysiwyg = "true";
defparam \pcpred_FL[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N55
dffeas \pcpred_DL[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[19] .is_wysiwyg = "true";
defparam \pcpred_DL[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N54
cyclonev_lcell_comb \pcplus_DL~6 (
// Equation(s):
// \pcplus_DL~6_combout  = ( \always3~1_combout  & ( pcpred_DL[19] ) ) # ( !\always3~1_combout  & ( pcpred_FL[19] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_FL[19]),
	.datad(!pcpred_DL[19]),
	.datae(gnd),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~6 .extended_lut = "off";
defparam \pcplus_DL~6 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \pcplus_DL~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N56
dffeas \pcpred_DL[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcpred_DL[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[19]~DUPLICATE .is_wysiwyg = "true";
defparam \pcpred_DL[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N51
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \pcpred_DL[19]~DUPLICATE_q  ) + ( \Add3~22  ))
// \Add3~26  = CARRY(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \pcpred_DL[19]~DUPLICATE_q  ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcpred_DL[19]~DUPLICATE_q ),
	.datad(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N51
cyclonev_lcell_comb \Add4~25 (
// Equation(s):
// \Add4~25_sumout  = SUM(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( regval1_DL[19] ) + ( \Add4~22  ))
// \Add4~26  = CARRY(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( regval1_DL[19] ) + ( \Add4~22  ))

	.dataa(!regval1_DL[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~25_sumout ),
	.cout(\Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \Add4~25 .extended_lut = "off";
defparam \Add4~25 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N24
cyclonev_lcell_comb \pcgood_B[19]~88 (
// Equation(s):
// \pcgood_B[19]~88_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((\pcpred_DL[19]~DUPLICATE_q )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((\pcpred_DL[19]~DUPLICATE_q ))) # (\Selector46~19_combout  & 
// (\Add3~25_sumout )))) # (\Selector46~24_combout  & (\Add3~25_sumout )))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~25_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((\Add4~25_sumout ))) # 
// (\Selector46~19_combout  & (\Add3~25_sumout )))) # (\Selector46~24_combout  & (\Add3~25_sumout )))) ) )

	.dataa(!\Add3~25_sumout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Add4~25_sumout ),
	.datad(!\Selector46~24_combout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~19_combout ),
	.datag(!\pcpred_DL[19]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[19]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[19]~88 .extended_lut = "on";
defparam \pcgood_B[19]~88 .lut_mask = 64'h0F1D0F1D1D1D1D1D;
defparam \pcgood_B[19]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N9
cyclonev_lcell_comb \PC~41 (
// Equation(s):
// \PC~41_combout  = ( PC[19] & ( \Add0~77_sumout  ) ) # ( !PC[19] & ( \Add0~77_sumout  & ( (!\always3~4_combout  & (\stall_F~0_combout  & ((!\WideOr15~1_combout ) # (!\Mux2~4_combout )))) ) ) ) # ( PC[19] & ( !\Add0~77_sumout  & ( ((!\stall_F~0_combout ) # 
// ((\WideOr15~1_combout  & \Mux2~4_combout ))) # (\always3~4_combout ) ) ) )

	.dataa(!\WideOr15~1_combout ),
	.datab(!\always3~4_combout ),
	.datac(!\stall_F~0_combout ),
	.datad(!\Mux2~4_combout ),
	.datae(!PC[19]),
	.dataf(!\Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~41 .extended_lut = "off";
defparam \PC~41 .lut_mask = 64'h0000F3F70C08FFFF;
defparam \PC~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N24
cyclonev_lcell_comb \PC~42 (
// Equation(s):
// \PC~42_combout  = ( \pcgood_B[19]~88_combout  & ( \PC~41_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\pcgood_B[19]~88_combout  & ( \PC~41_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~6_combout  & 
// \Equal1~15_combout )) # (\isnop_DL~q ))) ) ) ) # ( \pcgood_B[19]~88_combout  & ( !\PC~41_combout  & ( (!\isnop_DL~q  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout ) # (!\Equal1~15_combout )))) ) ) )

	.dataa(!\isnop_DL~q ),
	.datab(!\Equal1~6_combout ),
	.datac(!\Equal1~15_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\pcgood_B[19]~88_combout ),
	.dataf(!\PC~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~42 .extended_lut = "off";
defparam \PC~42 .lut_mask = 64'h000000A8005700FF;
defparam \PC~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N26
dffeas \PC[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[19] .is_wysiwyg = "true";
defparam \PC[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N54
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( PC[20] ) + ( GND ) + ( \Add0~78  ))
// \Add0~102  = CARRY(( PC[20] ) + ( GND ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N57
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( PC[21] ) + ( GND ) + ( \Add0~102  ))
// \Add0~106  = CARRY(( PC[21] ) + ( GND ) + ( \Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N58
dffeas \pcpred_FL[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[21] .is_wysiwyg = "true";
defparam \pcpred_FL[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N24
cyclonev_lcell_comb \pcplus_DL~13 (
// Equation(s):
// \pcplus_DL~13_combout  = ( \always3~1_combout  & ( pcpred_DL[21] ) ) # ( !\always3~1_combout  & ( pcpred_FL[21] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_FL[21]),
	.datad(!pcpred_DL[21]),
	.datae(gnd),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~13 .extended_lut = "off";
defparam \pcplus_DL~13 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \pcplus_DL~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N26
dffeas \pcpred_DL[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[21] .is_wysiwyg = "true";
defparam \pcpred_DL[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N54
cyclonev_lcell_comb \Add3~49 (
// Equation(s):
// \Add3~49_sumout  = SUM(( pcpred_DL[20] ) + ( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \Add3~26  ))
// \Add3~50  = CARRY(( pcpred_DL[20] ) + ( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \Add3~26  ))

	.dataa(gnd),
	.datab(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!pcpred_DL[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~49_sumout ),
	.cout(\Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \Add3~49 .extended_lut = "off";
defparam \Add3~49 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N57
cyclonev_lcell_comb \Add3~53 (
// Equation(s):
// \Add3~53_sumout  = SUM(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( pcpred_DL[21] ) + ( \Add3~50  ))
// \Add3~54  = CARRY(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( pcpred_DL[21] ) + ( \Add3~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_DL[21]),
	.datad(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~53_sumout ),
	.cout(\Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \Add3~53 .extended_lut = "off";
defparam \Add3~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N12
cyclonev_lcell_comb \pcgood_B[21]~60 (
// Equation(s):
// \pcgood_B[21]~60_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((pcpred_DL[21])))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & (pcpred_DL[21])) # (\Selector46~19_combout  & ((\Add3~53_sumout ))))) # 
// (\Selector46~24_combout  & (((\Add3~53_sumout )))))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~53_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & (\Add4~53_sumout )) # (\Selector46~19_combout  & 
// ((\Add3~53_sumout ))))) # (\Selector46~24_combout  & (((\Add3~53_sumout )))))) ) )

	.dataa(!\Selector46~24_combout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Add4~53_sumout ),
	.datad(!\Add3~53_sumout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~19_combout ),
	.datag(!pcpred_DL[21]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[21]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[21]~60 .extended_lut = "on";
defparam \pcgood_B[21]~60 .lut_mask = 64'h0E1F0E1F0C3F0C3F;
defparam \pcgood_B[21]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N21
cyclonev_lcell_comb \PC~55 (
// Equation(s):
// \PC~55_combout  = ( PC[21] & ( \Add0~105_sumout  ) ) # ( !PC[21] & ( \Add0~105_sumout  & ( (!\always3~4_combout  & (\stall_F~0_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~1_combout )))) ) ) ) # ( PC[21] & ( !\Add0~105_sumout  & ( ((!\stall_F~0_combout ) 
// # ((\Mux2~4_combout  & \WideOr15~1_combout ))) # (\always3~4_combout ) ) ) )

	.dataa(!\Mux2~4_combout ),
	.datab(!\always3~4_combout ),
	.datac(!\stall_F~0_combout ),
	.datad(!\WideOr15~1_combout ),
	.datae(!PC[21]),
	.dataf(!\Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~55 .extended_lut = "off";
defparam \PC~55 .lut_mask = 64'h0000F3F70C08FFFF;
defparam \PC~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N39
cyclonev_lcell_comb \PC~56 (
// Equation(s):
// \PC~56_combout  = ( \pcgood_B[21]~60_combout  & ( \PC~55_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\pcgood_B[21]~60_combout  & ( \PC~55_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~6_combout  & 
// \Equal1~15_combout )) # (\isnop_DL~q ))) ) ) ) # ( \pcgood_B[21]~60_combout  & ( !\PC~55_combout  & ( (!\isnop_DL~q  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout ) # (!\Equal1~15_combout )))) ) ) )

	.dataa(!\isnop_DL~q ),
	.datab(!\Equal1~6_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Equal1~15_combout ),
	.datae(!\pcgood_B[21]~60_combout ),
	.dataf(!\PC~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~56 .extended_lut = "off";
defparam \PC~56 .lut_mask = 64'h00000A0805070F0F;
defparam \PC~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N41
dffeas \PC[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[21] .is_wysiwyg = "true";
defparam \PC[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N30
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( PC[22] ) + ( GND ) + ( \Add0~106  ))
// \Add0~94  = CARRY(( PC[22] ) + ( GND ) + ( \Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N33
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( PC[23] ) + ( GND ) + ( \Add0~94  ))
// \Add0~82  = CARRY(( PC[23] ) + ( GND ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N36
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( PC[24] ) + ( GND ) + ( \Add0~82  ))
// \Add0~86  = CARRY(( PC[24] ) + ( GND ) + ( \Add0~82  ))

	.dataa(gnd),
	.datab(!PC[24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N39
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( PC[25] ) + ( GND ) + ( \Add0~86  ))
// \Add0~90  = CARRY(( PC[25] ) + ( GND ) + ( \Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N42
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( PC[26] ) + ( GND ) + ( \Add0~90  ))
// \Add0~110  = CARRY(( PC[26] ) + ( GND ) + ( \Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N43
dffeas \pcpred_FL[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[26] .is_wysiwyg = "true";
defparam \pcpred_FL[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N0
cyclonev_lcell_comb \pcplus_DL~14 (
// Equation(s):
// \pcplus_DL~14_combout  = (!\always3~1_combout  & (pcpred_FL[26])) # (\always3~1_combout  & ((pcpred_DL[26])))

	.dataa(gnd),
	.datab(!pcpred_FL[26]),
	.datac(!\always3~1_combout ),
	.datad(!pcpred_DL[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~14 .extended_lut = "off";
defparam \pcplus_DL~14 .lut_mask = 64'h303F303F303F303F;
defparam \pcplus_DL~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N2
dffeas \pcpred_DL[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[26] .is_wysiwyg = "true";
defparam \pcpred_DL[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N15
cyclonev_lcell_comb \Add3~61 (
// Equation(s):
// \Add3~61_sumout  = SUM(( \pcpred_DL[27]~DUPLICATE_q  ) + ( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \Add3~58  ))
// \Add3~62  = CARRY(( \pcpred_DL[27]~DUPLICATE_q  ) + ( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \Add3~58  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\pcpred_DL[27]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~61_sumout ),
	.cout(\Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \Add3~61 .extended_lut = "off";
defparam \Add3~61 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N18
cyclonev_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_sumout  = SUM(( pcpred_DL[28] ) + ( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \Add3~62  ))
// \Add3~46  = CARRY(( pcpred_DL[28] ) + ( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \Add3~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datad(!pcpred_DL[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~45_sumout ),
	.cout(\Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \Add3~45 .extended_lut = "off";
defparam \Add3~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N18
cyclonev_lcell_comb \pcgood_B[28]~68 (
// Equation(s):
// \pcgood_B[28]~68_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((pcpred_DL[28])))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & (pcpred_DL[28])) # (\Selector46~19_combout  & ((\Add3~45_sumout ))))) # 
// (\Selector46~24_combout  & (((\Add3~45_sumout )))))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~45_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & (\Add4~45_sumout )) # (\Selector46~19_combout  & 
// ((\Add3~45_sumout ))))) # (\Selector46~24_combout  & (((\Add3~45_sumout )))))) ) )

	.dataa(!\Selector46~24_combout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Add4~45_sumout ),
	.datad(!\Add3~45_sumout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~19_combout ),
	.datag(!pcpred_DL[28]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[28]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[28]~68 .extended_lut = "on";
defparam \pcgood_B[28]~68 .lut_mask = 64'h0E1F0E1F0C3F0C3F;
defparam \pcgood_B[28]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N3
cyclonev_lcell_comb \PC~51 (
// Equation(s):
// \PC~51_combout  = ( PC[28] & ( \Add0~97_sumout  ) ) # ( !PC[28] & ( \Add0~97_sumout  & ( (\stall_F~0_combout  & (!\always3~4_combout  & ((!\WideOr15~1_combout ) # (!\Mux2~4_combout )))) ) ) ) # ( PC[28] & ( !\Add0~97_sumout  & ( (!\stall_F~0_combout ) # 
// (((\WideOr15~1_combout  & \Mux2~4_combout )) # (\always3~4_combout )) ) ) )

	.dataa(!\stall_F~0_combout ),
	.datab(!\always3~4_combout ),
	.datac(!\WideOr15~1_combout ),
	.datad(!\Mux2~4_combout ),
	.datae(!PC[28]),
	.dataf(!\Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~51 .extended_lut = "off";
defparam \PC~51 .lut_mask = 64'h0000BBBF4440FFFF;
defparam \PC~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N21
cyclonev_lcell_comb \PC~52 (
// Equation(s):
// \PC~52_combout  = ( \pcgood_B[28]~68_combout  & ( \PC~51_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\pcgood_B[28]~68_combout  & ( \PC~51_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~6_combout  & 
// \Equal1~15_combout )) # (\isnop_DL~q ))) ) ) ) # ( \pcgood_B[28]~68_combout  & ( !\PC~51_combout  & ( (!\isnop_DL~q  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout ) # (!\Equal1~15_combout )))) ) ) )

	.dataa(!\isnop_DL~q ),
	.datab(!\Equal1~6_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Equal1~15_combout ),
	.datae(!\pcgood_B[28]~68_combout ),
	.dataf(!\PC~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~52 .extended_lut = "off";
defparam \PC~52 .lut_mask = 64'h00000A0805070F0F;
defparam \PC~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N22
dffeas \PC[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[28] .is_wysiwyg = "true";
defparam \PC[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N48
cyclonev_lcell_comb \pcgood_B[27]~52 (
// Equation(s):
// \pcgood_B[27]~52_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((\pcpred_DL[27]~DUPLICATE_q )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & (\pcpred_DL[27]~DUPLICATE_q )) # (\Selector46~19_combout  & 
// ((\Add3~61_sumout ))))) # (\Selector46~24_combout  & (((\Add3~61_sumout )))))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~61_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & (\Add4~61_sumout )) # 
// (\Selector46~19_combout  & ((\Add3~61_sumout ))))) # (\Selector46~24_combout  & (((\Add3~61_sumout )))))) ) )

	.dataa(!\Selector46~24_combout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Add4~61_sumout ),
	.datad(!\Add3~61_sumout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~19_combout ),
	.datag(!\pcpred_DL[27]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[27]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[27]~52 .extended_lut = "on";
defparam \pcgood_B[27]~52 .lut_mask = 64'h0E1F0E1F0C3F0C3F;
defparam \pcgood_B[27]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N45
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( PC[27] ) + ( GND ) + ( \Add0~110  ))
// \Add0~114  = CARRY(( PC[27] ) + ( GND ) + ( \Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N24
cyclonev_lcell_comb \PC~59 (
// Equation(s):
// \PC~59_combout  = ( PC[27] & ( \Add0~113_sumout  ) ) # ( !PC[27] & ( \Add0~113_sumout  & ( (\stall_F~0_combout  & (!\always3~4_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~1_combout )))) ) ) ) # ( PC[27] & ( !\Add0~113_sumout  & ( (!\stall_F~0_combout ) 
// # (((\Mux2~4_combout  & \WideOr15~1_combout )) # (\always3~4_combout )) ) ) )

	.dataa(!\stall_F~0_combout ),
	.datab(!\always3~4_combout ),
	.datac(!\Mux2~4_combout ),
	.datad(!\WideOr15~1_combout ),
	.datae(!PC[27]),
	.dataf(!\Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~59 .extended_lut = "off";
defparam \PC~59 .lut_mask = 64'h0000BBBF4440FFFF;
defparam \PC~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N45
cyclonev_lcell_comb \PC~60 (
// Equation(s):
// \PC~60_combout  = ( \pcgood_B[27]~52_combout  & ( \PC~59_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\pcgood_B[27]~52_combout  & ( \PC~59_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~6_combout  & 
// \Equal1~15_combout )) # (\isnop_DL~q ))) ) ) ) # ( \pcgood_B[27]~52_combout  & ( !\PC~59_combout  & ( (!\isnop_DL~q  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout ) # (!\Equal1~15_combout )))) ) ) )

	.dataa(!\isnop_DL~q ),
	.datab(!\Equal1~6_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Equal1~15_combout ),
	.datae(!\pcgood_B[27]~52_combout ),
	.dataf(!\PC~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~60 .extended_lut = "off";
defparam \PC~60 .lut_mask = 64'h00000A0805070F0F;
defparam \PC~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N47
dffeas \PC[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[27] .is_wysiwyg = "true";
defparam \PC[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N48
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( PC[28] ) + ( GND ) + ( \Add0~114  ))
// \Add0~98  = CARRY(( PC[28] ) + ( GND ) + ( \Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N49
dffeas \pcpred_FL[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[28] .is_wysiwyg = "true";
defparam \pcpred_FL[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N27
cyclonev_lcell_comb \pcplus_DL~11 (
// Equation(s):
// \pcplus_DL~11_combout  = ( \always3~1_combout  & ( pcpred_DL[28] ) ) # ( !\always3~1_combout  & ( pcpred_FL[28] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_FL[28]),
	.datad(!pcpred_DL[28]),
	.datae(gnd),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~11 .extended_lut = "off";
defparam \pcplus_DL~11 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \pcplus_DL~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N28
dffeas \pcpred_DL[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[28] .is_wysiwyg = "true";
defparam \pcpred_DL[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N21
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( pcpred_DL[29] ) + ( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \Add3~46  ))
// \Add3~6  = CARRY(( pcpred_DL[29] ) + ( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \Add3~46  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!pcpred_DL[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N21
cyclonev_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_sumout  = SUM(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( regval1_DL[29] ) + ( \Add4~46  ))
// \Add4~6  = CARRY(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( regval1_DL[29] ) + ( \Add4~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_DL[29]),
	.datad(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~5_sumout ),
	.cout(\Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \Add4~5 .extended_lut = "off";
defparam \Add4~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N48
cyclonev_lcell_comb \pcgood_B[29]~108 (
// Equation(s):
// \pcgood_B[29]~108_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((pcpred_DL[29])))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((pcpred_DL[29]))) # (\Selector46~19_combout  & (\Add3~5_sumout )))) # 
// (\Selector46~24_combout  & (\Add3~5_sumout )))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~5_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((\Add4~5_sumout ))) # (\Selector46~19_combout  & 
// (\Add3~5_sumout )))) # (\Selector46~24_combout  & (\Add3~5_sumout )))) ) )

	.dataa(!\Add3~5_sumout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Add4~5_sumout ),
	.datad(!\Selector46~24_combout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~19_combout ),
	.datag(!pcpred_DL[29]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[29]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[29]~108 .extended_lut = "on";
defparam \pcgood_B[29]~108 .lut_mask = 64'h0F1D0F1D1D1D1D1D;
defparam \pcgood_B[29]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N0
cyclonev_lcell_comb \PC~31 (
// Equation(s):
// \PC~31_combout  = ( PC[29] & ( \Add0~57_sumout  ) ) # ( !PC[29] & ( \Add0~57_sumout  & ( (\stall_F~0_combout  & (!\always3~4_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~1_combout )))) ) ) ) # ( PC[29] & ( !\Add0~57_sumout  & ( (!\stall_F~0_combout ) # 
// (((\Mux2~4_combout  & \WideOr15~1_combout )) # (\always3~4_combout )) ) ) )

	.dataa(!\stall_F~0_combout ),
	.datab(!\always3~4_combout ),
	.datac(!\Mux2~4_combout ),
	.datad(!\WideOr15~1_combout ),
	.datae(!PC[29]),
	.dataf(!\Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~31 .extended_lut = "off";
defparam \PC~31 .lut_mask = 64'h0000BBBF4440FFFF;
defparam \PC~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N27
cyclonev_lcell_comb \PC~32 (
// Equation(s):
// \PC~32_combout  = ( \pcgood_B[29]~108_combout  & ( \PC~31_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\pcgood_B[29]~108_combout  & ( \PC~31_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~6_combout  & 
// \Equal1~15_combout )) # (\isnop_DL~q ))) ) ) ) # ( \pcgood_B[29]~108_combout  & ( !\PC~31_combout  & ( (!\isnop_DL~q  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout ) # (!\Equal1~15_combout )))) ) ) )

	.dataa(!\isnop_DL~q ),
	.datab(!\Equal1~6_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Equal1~15_combout ),
	.datae(!\pcgood_B[29]~108_combout ),
	.dataf(!\PC~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~32 .extended_lut = "off";
defparam \PC~32 .lut_mask = 64'h00000A0805070F0F;
defparam \PC~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N28
dffeas \PC[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[29] .is_wysiwyg = "true";
defparam \PC[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N51
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( PC[29] ) + ( GND ) + ( \Add0~98  ))
// \Add0~58  = CARRY(( PC[29] ) + ( GND ) + ( \Add0~98  ))

	.dataa(!PC[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N52
dffeas \pcpred_FL[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[29] .is_wysiwyg = "true";
defparam \pcpred_FL[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N57
cyclonev_lcell_comb \pcplus_DL~1 (
// Equation(s):
// \pcplus_DL~1_combout  = ( pcpred_FL[29] & ( (!\always3~1_combout ) # (pcpred_DL[29]) ) ) # ( !pcpred_FL[29] & ( (\always3~1_combout  & pcpred_DL[29]) ) )

	.dataa(!\always3~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!pcpred_DL[29]),
	.datae(gnd),
	.dataf(!pcpred_FL[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~1 .extended_lut = "off";
defparam \pcplus_DL~1 .lut_mask = 64'h00550055AAFFAAFF;
defparam \pcplus_DL~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N59
dffeas \pcpred_DL[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[29] .is_wysiwyg = "true";
defparam \pcpred_DL[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N24
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( pcpred_DL[30] ) + ( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \Add3~6  ))
// \Add3~10  = CARRY(( pcpred_DL[30] ) + ( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datad(!pcpred_DL[30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N24
cyclonev_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_sumout  = SUM(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( regval1_DL[30] ) + ( \Add4~6  ))
// \Add4~10  = CARRY(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( regval1_DL[30] ) + ( \Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_DL[30]),
	.datad(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~9_sumout ),
	.cout(\Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \Add4~9 .extended_lut = "off";
defparam \Add4~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N54
cyclonev_lcell_comb \pcgood_B[30]~104 (
// Equation(s):
// \pcgood_B[30]~104_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((pcpred_DL[30])))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((pcpred_DL[30]))) # (\Selector46~19_combout  & (\Add3~9_sumout )))) # 
// (\Selector46~24_combout  & (\Add3~9_sumout )))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~9_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((\Add4~9_sumout ))) # (\Selector46~19_combout  & 
// (\Add3~9_sumout )))) # (\Selector46~24_combout  & (\Add3~9_sumout )))) ) )

	.dataa(!\Add3~9_sumout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Add4~9_sumout ),
	.datad(!\Selector46~24_combout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~19_combout ),
	.datag(!pcpred_DL[30]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[30]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[30]~104 .extended_lut = "on";
defparam \pcgood_B[30]~104 .lut_mask = 64'h0F1D0F1D1D1D1D1D;
defparam \pcgood_B[30]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N9
cyclonev_lcell_comb \PC~33 (
// Equation(s):
// \PC~33_combout  = ( PC[30] & ( \Add0~61_sumout  ) ) # ( !PC[30] & ( \Add0~61_sumout  & ( (!\always3~4_combout  & (\stall_F~0_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~1_combout )))) ) ) ) # ( PC[30] & ( !\Add0~61_sumout  & ( ((!\stall_F~0_combout ) # 
// ((\Mux2~4_combout  & \WideOr15~1_combout ))) # (\always3~4_combout ) ) ) )

	.dataa(!\Mux2~4_combout ),
	.datab(!\always3~4_combout ),
	.datac(!\WideOr15~1_combout ),
	.datad(!\stall_F~0_combout ),
	.datae(!PC[30]),
	.dataf(!\Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~33 .extended_lut = "off";
defparam \PC~33 .lut_mask = 64'h0000FF3700C8FFFF;
defparam \PC~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N3
cyclonev_lcell_comb \PC~34 (
// Equation(s):
// \PC~34_combout  = ( \Equal1~6_combout  & ( \Equal1~15_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \PC~33_combout ) ) ) ) # ( !\Equal1~6_combout  & ( \Equal1~15_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & 
// (\pcgood_B[30]~104_combout )) # (\isnop_DL~q  & ((\PC~33_combout ))))) ) ) ) # ( \Equal1~6_combout  & ( !\Equal1~15_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & (\pcgood_B[30]~104_combout )) # (\isnop_DL~q  & 
// ((\PC~33_combout ))))) ) ) ) # ( !\Equal1~6_combout  & ( !\Equal1~15_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & (\pcgood_B[30]~104_combout )) # (\isnop_DL~q  & ((\PC~33_combout ))))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\isnop_DL~q ),
	.datac(!\pcgood_B[30]~104_combout ),
	.datad(!\PC~33_combout ),
	.datae(!\Equal1~6_combout ),
	.dataf(!\Equal1~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~34 .extended_lut = "off";
defparam \PC~34 .lut_mask = 64'h0415041504150055;
defparam \PC~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N4
dffeas \PC[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[30] .is_wysiwyg = "true";
defparam \PC[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N54
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( PC[30] ) + ( GND ) + ( \Add0~58  ))
// \Add0~62  = CARRY(( PC[30] ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N55
dffeas \pcpred_FL[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[30] .is_wysiwyg = "true";
defparam \pcpred_FL[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N33
cyclonev_lcell_comb \pcplus_DL~2 (
// Equation(s):
// \pcplus_DL~2_combout  = ( pcpred_DL[30] & ( \always3~1_combout  ) ) # ( pcpred_DL[30] & ( !\always3~1_combout  & ( pcpred_FL[30] ) ) ) # ( !pcpred_DL[30] & ( !\always3~1_combout  & ( pcpred_FL[30] ) ) )

	.dataa(!pcpred_FL[30]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!pcpred_DL[30]),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~2 .extended_lut = "off";
defparam \pcplus_DL~2 .lut_mask = 64'h555555550000FFFF;
defparam \pcplus_DL~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N34
dffeas \pcpred_DL[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[30] .is_wysiwyg = "true";
defparam \pcpred_DL[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N32
dffeas \pcplus_AL[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[30] .is_wysiwyg = "true";
defparam \pcplus_AL[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N3
cyclonev_lcell_comb \regval2_DL[30]_NEW372_RTM0374 (
// Equation(s):
// \regval2_DL[30]_NEW372_RTM0374~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[30]_NEW372_RTM0374~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[30]_NEW372_RTM0374 .extended_lut = "off";
defparam \regval2_DL[30]_NEW372_RTM0374 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \regval2_DL[30]_NEW372_RTM0374 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N18
cyclonev_lcell_comb \regs_rtl_1_bypass[70]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[70]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[70]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N19
dffeas \regs_rtl_1_bypass[70] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[70]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[70] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N38
dffeas \regs_rtl_1_bypass[69] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[69]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[69] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y17_N0
cyclonev_ram_block \regs_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\always11~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,wregval_ML[31],wregval_ML[30],wregval_ML[29],wregval_ML[28],wregval_ML[27],wregval_ML[26],wregval_ML[25],wregval_ML[24],wregval_ML[23],wregval_ML[22],wregval_ML[21],wregval_ML[20],wregval_ML[19],wregval_ML[18],wregval_ML[17],wregval_ML[16],wregval_ML[15],wregval_ML[14],wregval_ML[13],wregval_ML[12],wregval_ML[11],wregval_ML[10],
\wregval_ML~99_combout ,\wregval_ML~83_combout ,\wregval_ML~85_combout ,\wregval_ML~104_combout ,\wregval_ML~8_combout ,\wregval_ML~13_combout ,\wregval_ML~17_combout ,\wregval_ML~21_combout ,\wregval_ML~24_combout ,\wregval_ML~5_combout }),
	.portaaddr({wregno_ML[3],wregno_ML[2],wregno_ML[1],wregno_ML[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\inst_FL~23_combout ,\inst_FL~22_combout ,\inst_FL~21_combout ,\inst_FL~20_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regs_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .init_file = "db/Project.ram0_Project_2ceb2a32.hdl.mif";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:regs_rtl_1|altsyncram_v8n1:auto_generated|ALTSYNCRAM";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N12
cyclonev_lcell_comb \regs~14 (
// Equation(s):
// \regs~14_combout  = ( \regs_rtl_1|auto_generated|ram_block1a30  & ( ((regs_rtl_1_bypass[70] & !\regs~1_combout )) # (regs_rtl_1_bypass[69]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a30  & ( (regs_rtl_1_bypass[69] & ((!regs_rtl_1_bypass[70]) # 
// (\regs~1_combout ))) ) )

	.dataa(gnd),
	.datab(!regs_rtl_1_bypass[70]),
	.datac(!regs_rtl_1_bypass[69]),
	.datad(!\regs~1_combout ),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~14 .extended_lut = "off";
defparam \regs~14 .lut_mask = 64'h0C0F0C0F3F0F3F0F;
defparam \regs~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N12
cyclonev_lcell_comb \regval2_DL[30]_NEW372 (
// Equation(s):
// \regval2_DL[30]_OTERM373  = ( regval2_DL[30] & ( \regval2_DL~0_combout  & ( (!\regval2_DL[30]_NEW372_RTM0374~combout  & (!\isnop_D~0_combout  & ((\regs~14_combout ) # (\always3~1_combout )))) ) ) ) # ( !regval2_DL[30] & ( \regval2_DL~0_combout  & ( 
// (!\regval2_DL[30]_NEW372_RTM0374~combout  & (!\isnop_D~0_combout  & \regs~14_combout )) ) ) ) # ( regval2_DL[30] & ( !\regval2_DL~0_combout  & ( (!\regval2_DL[30]_NEW372_RTM0374~combout  & (\always3~1_combout  & !\isnop_D~0_combout )) ) ) )

	.dataa(!\regval2_DL[30]_NEW372_RTM0374~combout ),
	.datab(!\always3~1_combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\regs~14_combout ),
	.datae(!regval2_DL[30]),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[30]_OTERM373 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[30]_NEW372 .extended_lut = "off";
defparam \regval2_DL[30]_NEW372 .lut_mask = 64'h0000202000A020A0;
defparam \regval2_DL[30]_NEW372 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N13
dffeas \regval2_DL[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[30]_OTERM373 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[30] .is_wysiwyg = "true";
defparam \regval2_DL[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N42
cyclonev_lcell_comb \aluin2_A[30]~22 (
// Equation(s):
// \aluin2_A[30]~22_combout  = ( \aluimm_DL~DUPLICATE_q  & ( \sxtimm_DL[15]~DUPLICATE_q  ) ) # ( !\aluimm_DL~DUPLICATE_q  & ( regval2_DL[30] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datad(!regval2_DL[30]),
	.datae(gnd),
	.dataf(!\aluimm_DL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[30]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[30]~22 .extended_lut = "off";
defparam \aluin2_A[30]~22 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \aluin2_A[30]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N30
cyclonev_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = ( regval1_DL[30] & ( (\alufunc_DL[2]~DUPLICATE_q  & (!\alufunc_DL[3]~DUPLICATE_q  $ (((!\aluin2_A[30]~22_combout  & !alufunc_DL[0]))))) ) ) # ( !regval1_DL[30] & ( (\alufunc_DL[2]~DUPLICATE_q  & (!\alufunc_DL[3]~DUPLICATE_q  $ 
// (((!\aluin2_A[30]~22_combout ) # (!alufunc_DL[0]))))) ) )

	.dataa(!\aluin2_A[30]~22_combout ),
	.datab(!\alufunc_DL[3]~DUPLICATE_q ),
	.datac(!alufunc_DL[0]),
	.datad(!\alufunc_DL[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_DL[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~0 .extended_lut = "off";
defparam \Selector16~0 .lut_mask = 64'h00360036006C006C;
defparam \Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N14
dffeas \regval2_DL[30]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[30]_OTERM373 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[30]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N42
cyclonev_lcell_comb \regval2_DL[28]_NEW378_RTM0380 (
// Equation(s):
// \regval2_DL[28]_NEW378_RTM0380~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[28]_NEW378_RTM0380~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[28]_NEW378_RTM0380 .extended_lut = "off";
defparam \regval2_DL[28]_NEW378_RTM0380 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \regval2_DL[28]_NEW378_RTM0380 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N36
cyclonev_lcell_comb \regs_rtl_1_bypass[66]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[66]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[66]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N38
dffeas \regs_rtl_1_bypass[66] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[66]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[66] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N23
dffeas \regs_rtl_1_bypass[65] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[65]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[65] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N39
cyclonev_lcell_comb \regs~12 (
// Equation(s):
// \regs~12_combout  = ( \regs_rtl_1|auto_generated|ram_block1a28  & ( ((regs_rtl_1_bypass[66] & !\regs~1_combout )) # (regs_rtl_1_bypass[65]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a28  & ( (regs_rtl_1_bypass[65] & ((!regs_rtl_1_bypass[66]) # 
// (\regs~1_combout ))) ) )

	.dataa(!regs_rtl_1_bypass[66]),
	.datab(gnd),
	.datac(!\regs~1_combout ),
	.datad(!regs_rtl_1_bypass[65]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a28 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~12 .extended_lut = "off";
defparam \regs~12 .lut_mask = 64'h00AF00AF50FF50FF;
defparam \regs~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N32
dffeas \regval2_DL[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[28]_OTERM379 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[28] .is_wysiwyg = "true";
defparam \regval2_DL[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N30
cyclonev_lcell_comb \regval2_DL[28]_NEW378 (
// Equation(s):
// \regval2_DL[28]_OTERM379  = ( regval2_DL[28] & ( \regval2_DL~0_combout  & ( (!\isnop_D~0_combout  & (!\regval2_DL[28]_NEW378_RTM0380~combout  & ((\always3~1_combout ) # (\regs~12_combout )))) ) ) ) # ( !regval2_DL[28] & ( \regval2_DL~0_combout  & ( 
// (!\isnop_D~0_combout  & (!\regval2_DL[28]_NEW378_RTM0380~combout  & \regs~12_combout )) ) ) ) # ( regval2_DL[28] & ( !\regval2_DL~0_combout  & ( (!\isnop_D~0_combout  & (!\regval2_DL[28]_NEW378_RTM0380~combout  & \always3~1_combout )) ) ) )

	.dataa(!\isnop_D~0_combout ),
	.datab(!\regval2_DL[28]_NEW378_RTM0380~combout ),
	.datac(!\regs~12_combout ),
	.datad(!\always3~1_combout ),
	.datae(!regval2_DL[28]),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[28]_OTERM379 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[28]_NEW378 .extended_lut = "off";
defparam \regval2_DL[28]_NEW378 .lut_mask = 64'h0000008808080888;
defparam \regval2_DL[28]_NEW378 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N31
dffeas \regval2_DL[28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[28]_OTERM379 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[28]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N33
cyclonev_lcell_comb \regs_rtl_1_bypass[64]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[64]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[64]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N35
dffeas \regs_rtl_1_bypass[64] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[64]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[64] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N26
dffeas \regs_rtl_1_bypass[63] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[63]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[63] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N24
cyclonev_lcell_comb \regs~13 (
// Equation(s):
// \regs~13_combout  = ( \regs~1_combout  & ( regs_rtl_1_bypass[63] ) ) # ( !\regs~1_combout  & ( (!regs_rtl_1_bypass[64] & ((regs_rtl_1_bypass[63]))) # (regs_rtl_1_bypass[64] & (\regs_rtl_1|auto_generated|ram_block1a27 )) ) )

	.dataa(!regs_rtl_1_bypass[64]),
	.datab(gnd),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a27 ),
	.datad(!regs_rtl_1_bypass[63]),
	.datae(gnd),
	.dataf(!\regs~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~13 .extended_lut = "off";
defparam \regs~13 .lut_mask = 64'h05AF05AF00FF00FF;
defparam \regs~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N48
cyclonev_lcell_comb \regval2_DL[27]_NEW375_RTM0377 (
// Equation(s):
// \regval2_DL[27]_NEW375_RTM0377~combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[27]_NEW375_RTM0377~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[27]_NEW375_RTM0377 .extended_lut = "off";
defparam \regval2_DL[27]_NEW375_RTM0377 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[27]_NEW375_RTM0377 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N42
cyclonev_lcell_comb \regval2_DL[27]_NEW375 (
// Equation(s):
// \regval2_DL[27]_OTERM376  = ( \regval2_DL~0_combout  & ( !\regval2_DL[27]_NEW375_RTM0377~combout  & ( (!\isnop_D~0_combout  & (((\regval2_DL[27]~DUPLICATE_q  & \always3~1_combout )) # (\regs~13_combout ))) ) ) ) # ( !\regval2_DL~0_combout  & ( 
// !\regval2_DL[27]_NEW375_RTM0377~combout  & ( (\regval2_DL[27]~DUPLICATE_q  & (!\isnop_D~0_combout  & \always3~1_combout )) ) ) )

	.dataa(!\regval2_DL[27]~DUPLICATE_q ),
	.datab(!\regs~13_combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\always3~1_combout ),
	.datae(!\regval2_DL~0_combout ),
	.dataf(!\regval2_DL[27]_NEW375_RTM0377~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[27]_OTERM376 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[27]_NEW375 .extended_lut = "off";
defparam \regval2_DL[27]_NEW375 .lut_mask = 64'h0050307000000000;
defparam \regval2_DL[27]_NEW375 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N2
dffeas \regval2_DL[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[27]_OTERM376 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[27]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N48
cyclonev_lcell_comb \regval2_DL[26]_NEW366_RTM0368 (
// Equation(s):
// \regval2_DL[26]_NEW366_RTM0368~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[26]_NEW366_RTM0368~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[26]_NEW366_RTM0368 .extended_lut = "off";
defparam \regval2_DL[26]_NEW366_RTM0368 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \regval2_DL[26]_NEW366_RTM0368 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N39
cyclonev_lcell_comb \regs_rtl_1_bypass[62]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[62]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[62]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N41
dffeas \regs_rtl_1_bypass[62] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[62]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[62] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N16
dffeas \regs_rtl_1_bypass[61] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[61]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[61] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N36
cyclonev_lcell_comb \regs~16 (
// Equation(s):
// \regs~16_combout  = ( \regs_rtl_1|auto_generated|ram_block1a26  & ( ((regs_rtl_1_bypass[62] & !\regs~1_combout )) # (regs_rtl_1_bypass[61]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a26  & ( (regs_rtl_1_bypass[61] & ((!regs_rtl_1_bypass[62]) # 
// (\regs~1_combout ))) ) )

	.dataa(gnd),
	.datab(!regs_rtl_1_bypass[62]),
	.datac(!regs_rtl_1_bypass[61]),
	.datad(!\regs~1_combout ),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~16 .extended_lut = "off";
defparam \regs~16 .lut_mask = 64'h0C0F0C0F3F0F3F0F;
defparam \regs~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N6
cyclonev_lcell_comb \regval2_DL[26]_NEW366 (
// Equation(s):
// \regval2_DL[26]_OTERM367  = ( regval2_DL[26] & ( \always3~1_combout  & ( (!\regval2_DL[26]_NEW366_RTM0368~combout  & !\isnop_D~0_combout ) ) ) ) # ( !regval2_DL[26] & ( \always3~1_combout  & ( (!\regval2_DL[26]_NEW366_RTM0368~combout  & 
// (\regval2_DL~0_combout  & (!\isnop_D~0_combout  & \regs~16_combout ))) ) ) ) # ( regval2_DL[26] & ( !\always3~1_combout  & ( (!\regval2_DL[26]_NEW366_RTM0368~combout  & (\regval2_DL~0_combout  & (!\isnop_D~0_combout  & \regs~16_combout ))) ) ) ) # ( 
// !regval2_DL[26] & ( !\always3~1_combout  & ( (!\regval2_DL[26]_NEW366_RTM0368~combout  & (\regval2_DL~0_combout  & (!\isnop_D~0_combout  & \regs~16_combout ))) ) ) )

	.dataa(!\regval2_DL[26]_NEW366_RTM0368~combout ),
	.datab(!\regval2_DL~0_combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\regs~16_combout ),
	.datae(!regval2_DL[26]),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[26]_OTERM367 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[26]_NEW366 .extended_lut = "off";
defparam \regval2_DL[26]_NEW366 .lut_mask = 64'h002000200020A0A0;
defparam \regval2_DL[26]_NEW366 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N8
dffeas \regval2_DL[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[26]_OTERM367 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[26] .is_wysiwyg = "true";
defparam \regval2_DL[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N42
cyclonev_lcell_comb \regval2_DL[25]_NEW363_RTM0365 (
// Equation(s):
// \regval2_DL[25]_NEW363_RTM0365~combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[25]_NEW363_RTM0365~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[25]_NEW363_RTM0365 .extended_lut = "off";
defparam \regval2_DL[25]_NEW363_RTM0365 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[25]_NEW363_RTM0365 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N39
cyclonev_lcell_comb \regs_rtl_1_bypass[60]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[60]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[60]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N41
dffeas \regs_rtl_1_bypass[60] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[60]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[60] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N38
dffeas \regs_rtl_1_bypass[59] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[59]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[59] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N36
cyclonev_lcell_comb \regs~17 (
// Equation(s):
// \regs~17_combout  = ( \regs_rtl_1|auto_generated|ram_block1a25  & ( ((regs_rtl_1_bypass[60] & !\regs~1_combout )) # (regs_rtl_1_bypass[59]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a25  & ( (regs_rtl_1_bypass[59] & ((!regs_rtl_1_bypass[60]) # 
// (\regs~1_combout ))) ) )

	.dataa(gnd),
	.datab(!regs_rtl_1_bypass[60]),
	.datac(!\regs~1_combout ),
	.datad(!regs_rtl_1_bypass[59]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~17 .extended_lut = "off";
defparam \regs~17 .lut_mask = 64'h00CF00CF30FF30FF;
defparam \regs~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N20
dffeas \regval2_DL[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[25]_OTERM364 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[25] .is_wysiwyg = "true";
defparam \regval2_DL[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N18
cyclonev_lcell_comb \regval2_DL[25]_NEW363 (
// Equation(s):
// \regval2_DL[25]_OTERM364  = ( regval2_DL[25] & ( !\isnop_D~0_combout  & ( (!\regval2_DL[25]_NEW363_RTM0365~combout  & (((\regval2_DL~0_combout  & \regs~17_combout )) # (\always3~1_combout ))) ) ) ) # ( !regval2_DL[25] & ( !\isnop_D~0_combout  & ( 
// (\regval2_DL~0_combout  & (!\regval2_DL[25]_NEW363_RTM0365~combout  & \regs~17_combout )) ) ) )

	.dataa(!\regval2_DL~0_combout ),
	.datab(!\regval2_DL[25]_NEW363_RTM0365~combout ),
	.datac(!\regs~17_combout ),
	.datad(!\always3~1_combout ),
	.datae(!regval2_DL[25]),
	.dataf(!\isnop_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[25]_OTERM364 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[25]_NEW363 .extended_lut = "off";
defparam \regval2_DL[25]_NEW363 .lut_mask = 64'h040404CC00000000;
defparam \regval2_DL[25]_NEW363 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N19
dffeas \regval2_DL[25]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[25]_OTERM364 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[25]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N25
dffeas \regval2_DL[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[24]_OTERM361 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[24]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N21
cyclonev_lcell_comb \regval2_DL[23]_NEW357_RTM0359 (
// Equation(s):
// \regval2_DL[23]_NEW357_RTM0359~combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[23]_NEW357_RTM0359~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[23]_NEW357_RTM0359 .extended_lut = "off";
defparam \regval2_DL[23]_NEW357_RTM0359 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[23]_NEW357_RTM0359 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N56
dffeas \regval2_DL[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[23]_OTERM358 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[23] .is_wysiwyg = "true";
defparam \regval2_DL[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N45
cyclonev_lcell_comb \regs_rtl_1_bypass[56]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[56]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[56]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N47
dffeas \regs_rtl_1_bypass[56] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[56]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[56] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N20
dffeas \regs_rtl_1_bypass[55] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[55]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[55] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N18
cyclonev_lcell_comb \regs~19 (
// Equation(s):
// \regs~19_combout  = ( \regs_rtl_1|auto_generated|ram_block1a23  & ( ((regs_rtl_1_bypass[56] & !\regs~1_combout )) # (regs_rtl_1_bypass[55]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a23  & ( (regs_rtl_1_bypass[55] & ((!regs_rtl_1_bypass[56]) # 
// (\regs~1_combout ))) ) )

	.dataa(gnd),
	.datab(!regs_rtl_1_bypass[56]),
	.datac(!\regs~1_combout ),
	.datad(!regs_rtl_1_bypass[55]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~19 .extended_lut = "off";
defparam \regs~19 .lut_mask = 64'h00CF00CF30FF30FF;
defparam \regs~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N54
cyclonev_lcell_comb \regval2_DL[23]_NEW357 (
// Equation(s):
// \regval2_DL[23]_OTERM358  = ( regval2_DL[23] & ( \regs~19_combout  & ( (!\isnop_D~0_combout  & (!\regval2_DL[23]_NEW357_RTM0359~combout  & ((\always3~1_combout ) # (\regval2_DL~0_combout )))) ) ) ) # ( !regval2_DL[23] & ( \regs~19_combout  & ( 
// (!\isnop_D~0_combout  & (\regval2_DL~0_combout  & !\regval2_DL[23]_NEW357_RTM0359~combout )) ) ) ) # ( regval2_DL[23] & ( !\regs~19_combout  & ( (!\isnop_D~0_combout  & (!\regval2_DL[23]_NEW357_RTM0359~combout  & \always3~1_combout )) ) ) )

	.dataa(!\isnop_D~0_combout ),
	.datab(!\regval2_DL~0_combout ),
	.datac(!\regval2_DL[23]_NEW357_RTM0359~combout ),
	.datad(!\always3~1_combout ),
	.datae(!regval2_DL[23]),
	.dataf(!\regs~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[23]_OTERM358 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[23]_NEW357 .extended_lut = "off";
defparam \regval2_DL[23]_NEW357 .lut_mask = 64'h000000A0202020A0;
defparam \regval2_DL[23]_NEW357 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N55
dffeas \regval2_DL[23]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[23]_OTERM358 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[23]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N30
cyclonev_lcell_comb \regval2_DL[21]_NEW339_RTM0341 (
// Equation(s):
// \regval2_DL[21]_NEW339_RTM0341~combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[21]_NEW339_RTM0341~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[21]_NEW339_RTM0341 .extended_lut = "off";
defparam \regval2_DL[21]_NEW339_RTM0341 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[21]_NEW339_RTM0341 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N25
dffeas \regval2_DL[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[21]_OTERM340 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[21] .is_wysiwyg = "true";
defparam \regval2_DL[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N33
cyclonev_lcell_comb \regs_rtl_1_bypass[52]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[52]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[52]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[52]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[52]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N35
dffeas \regs_rtl_1_bypass[52] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[52]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[52] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N17
dffeas \regs_rtl_1_bypass[51] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[51]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[51] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N15
cyclonev_lcell_comb \regs~25 (
// Equation(s):
// \regs~25_combout  = ( \regs~1_combout  & ( regs_rtl_1_bypass[51] ) ) # ( !\regs~1_combout  & ( (!regs_rtl_1_bypass[52] & ((regs_rtl_1_bypass[51]))) # (regs_rtl_1_bypass[52] & (\regs_rtl_1|auto_generated|ram_block1a21 )) ) )

	.dataa(!regs_rtl_1_bypass[52]),
	.datab(gnd),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a21 ),
	.datad(!regs_rtl_1_bypass[51]),
	.datae(gnd),
	.dataf(!\regs~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~25 .extended_lut = "off";
defparam \regs~25 .lut_mask = 64'h05AF05AF00FF00FF;
defparam \regs~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N24
cyclonev_lcell_comb \regval2_DL[21]_NEW339 (
// Equation(s):
// \regval2_DL[21]_OTERM340  = ( regval2_DL[21] & ( \regs~25_combout  & ( (!\isnop_D~0_combout  & (!\regval2_DL[21]_NEW339_RTM0341~combout  & ((\regval2_DL~0_combout ) # (\always3~1_combout )))) ) ) ) # ( !regval2_DL[21] & ( \regs~25_combout  & ( 
// (\regval2_DL~0_combout  & (!\isnop_D~0_combout  & !\regval2_DL[21]_NEW339_RTM0341~combout )) ) ) ) # ( regval2_DL[21] & ( !\regs~25_combout  & ( (\always3~1_combout  & (!\isnop_D~0_combout  & !\regval2_DL[21]_NEW339_RTM0341~combout )) ) ) )

	.dataa(!\always3~1_combout ),
	.datab(!\regval2_DL~0_combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\regval2_DL[21]_NEW339_RTM0341~combout ),
	.datae(!regval2_DL[21]),
	.dataf(!\regs~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[21]_OTERM340 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[21]_NEW339 .extended_lut = "off";
defparam \regval2_DL[21]_NEW339 .lut_mask = 64'h0000500030007000;
defparam \regval2_DL[21]_NEW339 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N26
dffeas \regval2_DL[21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[21]_OTERM340 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[21]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N12
cyclonev_lcell_comb \regs_rtl_1_bypass[49]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[49]~feeder_combout  = ( wregval_ML[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wregval_ML[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[49]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[49]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[49]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs_rtl_1_bypass[49]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N14
dffeas \regs_rtl_1_bypass[49] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[49]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[49] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N9
cyclonev_lcell_comb \regs_rtl_1_bypass[50]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[50]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[50]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N11
dffeas \regs_rtl_1_bypass[50] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[50]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[50] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N48
cyclonev_lcell_comb \regs~26 (
// Equation(s):
// \regs~26_combout  = ( \regs_rtl_1|auto_generated|ram_block1a20  & ( \regs~1_combout  & ( regs_rtl_1_bypass[49] ) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a20  & ( \regs~1_combout  & ( regs_rtl_1_bypass[49] ) ) ) # ( 
// \regs_rtl_1|auto_generated|ram_block1a20  & ( !\regs~1_combout  & ( (regs_rtl_1_bypass[50]) # (regs_rtl_1_bypass[49]) ) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a20  & ( !\regs~1_combout  & ( (regs_rtl_1_bypass[49] & !regs_rtl_1_bypass[50]) ) ) )

	.dataa(gnd),
	.datab(!regs_rtl_1_bypass[49]),
	.datac(!regs_rtl_1_bypass[50]),
	.datad(gnd),
	.datae(!\regs_rtl_1|auto_generated|ram_block1a20 ),
	.dataf(!\regs~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~26 .extended_lut = "off";
defparam \regs~26 .lut_mask = 64'h30303F3F33333333;
defparam \regs~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N21
cyclonev_lcell_comb \regval2_DL[20]_NEW336_RTM0338 (
// Equation(s):
// \regval2_DL[20]_NEW336_RTM0338~combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[20]_NEW336_RTM0338~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[20]_NEW336_RTM0338 .extended_lut = "off";
defparam \regval2_DL[20]_NEW336_RTM0338 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[20]_NEW336_RTM0338 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N42
cyclonev_lcell_comb \regval2_DL[20]_NEW336 (
// Equation(s):
// \regval2_DL[20]_OTERM337  = ( regval2_DL[20] & ( !\regval2_DL[20]_NEW336_RTM0338~combout  & ( (!\isnop_D~0_combout  & (((\regs~26_combout  & \regval2_DL~0_combout )) # (\always3~1_combout ))) ) ) ) # ( !regval2_DL[20] & ( 
// !\regval2_DL[20]_NEW336_RTM0338~combout  & ( (\regs~26_combout  & (\regval2_DL~0_combout  & !\isnop_D~0_combout )) ) ) )

	.dataa(!\regs~26_combout ),
	.datab(!\regval2_DL~0_combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\always3~1_combout ),
	.datae(!regval2_DL[20]),
	.dataf(!\regval2_DL[20]_NEW336_RTM0338~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[20]_OTERM337 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[20]_NEW336 .extended_lut = "off";
defparam \regval2_DL[20]_NEW336 .lut_mask = 64'h101010F000000000;
defparam \regval2_DL[20]_NEW336 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N44
dffeas \regval2_DL[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[20]_OTERM337 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[20] .is_wysiwyg = "true";
defparam \regval2_DL[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N46
dffeas \regval1_DL[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[19]_OTERM217 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[19]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N30
cyclonev_lcell_comb \regval2_DL[18]_NEW351_RTM0353 (
// Equation(s):
// \regval2_DL[18]_NEW351_RTM0353~combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[18]_NEW351_RTM0353~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[18]_NEW351_RTM0353 .extended_lut = "off";
defparam \regval2_DL[18]_NEW351_RTM0353 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \regval2_DL[18]_NEW351_RTM0353 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N57
cyclonev_lcell_comb \regs_rtl_1_bypass[46]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[46]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[46]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N58
dffeas \regs_rtl_1_bypass[46] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[46]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[46] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N32
dffeas \regs_rtl_1_bypass[45] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[45]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[45] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N30
cyclonev_lcell_comb \regs~21 (
// Equation(s):
// \regs~21_combout  = ( \regs_rtl_1|auto_generated|ram_block1a18  & ( ((!\regs~1_combout  & regs_rtl_1_bypass[46])) # (regs_rtl_1_bypass[45]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a18  & ( (regs_rtl_1_bypass[45] & ((!regs_rtl_1_bypass[46]) # 
// (\regs~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\regs~1_combout ),
	.datac(!regs_rtl_1_bypass[46]),
	.datad(!regs_rtl_1_bypass[45]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~21 .extended_lut = "off";
defparam \regs~21 .lut_mask = 64'h00F300F30CFF0CFF;
defparam \regs~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N12
cyclonev_lcell_comb \regval2_DL[18]_NEW351 (
// Equation(s):
// \regval2_DL[18]_OTERM352  = ( regval2_DL[18] & ( \regs~21_combout  & ( (!\regval2_DL[18]_NEW351_RTM0353~combout  & (!\isnop_D~0_combout  & ((\always3~1_combout ) # (\regval2_DL~0_combout )))) ) ) ) # ( !regval2_DL[18] & ( \regs~21_combout  & ( 
// (\regval2_DL~0_combout  & (!\regval2_DL[18]_NEW351_RTM0353~combout  & !\isnop_D~0_combout )) ) ) ) # ( regval2_DL[18] & ( !\regs~21_combout  & ( (!\regval2_DL[18]_NEW351_RTM0353~combout  & (!\isnop_D~0_combout  & \always3~1_combout )) ) ) )

	.dataa(!\regval2_DL~0_combout ),
	.datab(!\regval2_DL[18]_NEW351_RTM0353~combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\always3~1_combout ),
	.datae(!regval2_DL[18]),
	.dataf(!\regs~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[18]_OTERM352 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[18]_NEW351 .extended_lut = "off";
defparam \regval2_DL[18]_NEW351 .lut_mask = 64'h000000C0404040C0;
defparam \regval2_DL[18]_NEW351 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N13
dffeas \regval2_DL[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[18]_OTERM352 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[18] .is_wysiwyg = "true";
defparam \regval2_DL[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N30
cyclonev_lcell_comb \regs_rtl_1_bypass[44]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[44]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[44]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N32
dffeas \regs_rtl_1_bypass[44] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[44] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N5
dffeas \regs_rtl_1_bypass[43] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[43] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N3
cyclonev_lcell_comb \regs~22 (
// Equation(s):
// \regs~22_combout  = ( \regs_rtl_1|auto_generated|ram_block1a17  & ( ((regs_rtl_1_bypass[44] & !\regs~1_combout )) # (regs_rtl_1_bypass[43]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a17  & ( (regs_rtl_1_bypass[43] & ((!regs_rtl_1_bypass[44]) # 
// (\regs~1_combout ))) ) )

	.dataa(!regs_rtl_1_bypass[44]),
	.datab(gnd),
	.datac(!\regs~1_combout ),
	.datad(!regs_rtl_1_bypass[43]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~22 .extended_lut = "off";
defparam \regs~22 .lut_mask = 64'h00AF00AF50FF50FF;
defparam \regs~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N36
cyclonev_lcell_comb \regval2_DL[17]_NEW348_RTM0350 (
// Equation(s):
// \regval2_DL[17]_NEW348_RTM0350~combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[17]_NEW348_RTM0350~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[17]_NEW348_RTM0350 .extended_lut = "off";
defparam \regval2_DL[17]_NEW348_RTM0350 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[17]_NEW348_RTM0350 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N26
dffeas \regval2_DL[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[17]_OTERM349 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[17] .is_wysiwyg = "true";
defparam \regval2_DL[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N24
cyclonev_lcell_comb \regval2_DL[17]_NEW348 (
// Equation(s):
// \regval2_DL[17]_OTERM349  = ( regval2_DL[17] & ( !\isnop_D~0_combout  & ( (!\regval2_DL[17]_NEW348_RTM0350~combout  & (((\regs~22_combout  & \regval2_DL~0_combout )) # (\always3~1_combout ))) ) ) ) # ( !regval2_DL[17] & ( !\isnop_D~0_combout  & ( 
// (\regs~22_combout  & (!\regval2_DL[17]_NEW348_RTM0350~combout  & \regval2_DL~0_combout )) ) ) )

	.dataa(!\regs~22_combout ),
	.datab(!\always3~1_combout ),
	.datac(!\regval2_DL[17]_NEW348_RTM0350~combout ),
	.datad(!\regval2_DL~0_combout ),
	.datae(!regval2_DL[17]),
	.dataf(!\isnop_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[17]_OTERM349 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[17]_NEW348 .extended_lut = "off";
defparam \regval2_DL[17]_NEW348 .lut_mask = 64'h0050307000000000;
defparam \regval2_DL[17]_NEW348 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N25
dffeas \regval2_DL[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[17]_OTERM349 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[17]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N55
dffeas \regval1_DL[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[17]_OTERM223 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[17]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N27
cyclonev_lcell_comb \regval2_DL[16]_NEW384_RTM0386 (
// Equation(s):
// \regval2_DL[16]_NEW384_RTM0386~combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[16]_NEW384_RTM0386~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[16]_NEW384_RTM0386 .extended_lut = "off";
defparam \regval2_DL[16]_NEW384_RTM0386 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[16]_NEW384_RTM0386 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N48
cyclonev_lcell_comb \regs_rtl_1_bypass[42]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[42]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[42]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N50
dffeas \regs_rtl_1_bypass[42] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[42] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N34
dffeas \regs_rtl_1_bypass[41] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[41] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N36
cyclonev_lcell_comb \regs~10 (
// Equation(s):
// \regs~10_combout  = ( \regs~1_combout  & ( regs_rtl_1_bypass[41] ) ) # ( !\regs~1_combout  & ( (!regs_rtl_1_bypass[42] & (regs_rtl_1_bypass[41])) # (regs_rtl_1_bypass[42] & ((\regs_rtl_1|auto_generated|ram_block1a16 ))) ) )

	.dataa(!regs_rtl_1_bypass[42]),
	.datab(!regs_rtl_1_bypass[41]),
	.datac(gnd),
	.datad(!\regs_rtl_1|auto_generated|ram_block1a16 ),
	.datae(gnd),
	.dataf(!\regs~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~10 .extended_lut = "off";
defparam \regs~10 .lut_mask = 64'h2277227733333333;
defparam \regs~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N0
cyclonev_lcell_comb \regval2_DL[16]_NEW384 (
// Equation(s):
// \regval2_DL[16]_OTERM385  = ( regval2_DL[16] & ( \regval2_DL~0_combout  & ( (!\isnop_D~0_combout  & (!\regval2_DL[16]_NEW384_RTM0386~combout  & ((\always3~1_combout ) # (\regs~10_combout )))) ) ) ) # ( !regval2_DL[16] & ( \regval2_DL~0_combout  & ( 
// (!\isnop_D~0_combout  & (!\regval2_DL[16]_NEW384_RTM0386~combout  & \regs~10_combout )) ) ) ) # ( regval2_DL[16] & ( !\regval2_DL~0_combout  & ( (!\isnop_D~0_combout  & (!\regval2_DL[16]_NEW384_RTM0386~combout  & \always3~1_combout )) ) ) )

	.dataa(!\isnop_D~0_combout ),
	.datab(!\regval2_DL[16]_NEW384_RTM0386~combout ),
	.datac(!\regs~10_combout ),
	.datad(!\always3~1_combout ),
	.datae(!regval2_DL[16]),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[16]_OTERM385 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[16]_NEW384 .extended_lut = "off";
defparam \regval2_DL[16]_NEW384 .lut_mask = 64'h0000008808080888;
defparam \regval2_DL[16]_NEW384 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N1
dffeas \regval2_DL[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[16]_OTERM385 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[16] .is_wysiwyg = "true";
defparam \regval2_DL[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N0
cyclonev_lcell_comb \regval2_DL[15]_NEW345_RTM0347 (
// Equation(s):
// \regval2_DL[15]_NEW345_RTM0347~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[15]_NEW345_RTM0347~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[15]_NEW345_RTM0347 .extended_lut = "off";
defparam \regval2_DL[15]_NEW345_RTM0347 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \regval2_DL[15]_NEW345_RTM0347 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N47
dffeas \regs_rtl_1_bypass[39] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[39] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N21
cyclonev_lcell_comb \regs_rtl_1_bypass[40]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[40]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N22
dffeas \regs_rtl_1_bypass[40] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[40] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N45
cyclonev_lcell_comb \regs~23 (
// Equation(s):
// \regs~23_combout  = ( regs_rtl_1_bypass[40] & ( (!\regs~1_combout  & (\regs_rtl_1|auto_generated|ram_block1a15 )) # (\regs~1_combout  & ((regs_rtl_1_bypass[39]))) ) ) # ( !regs_rtl_1_bypass[40] & ( regs_rtl_1_bypass[39] ) )

	.dataa(!\regs~1_combout ),
	.datab(gnd),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a15 ),
	.datad(!regs_rtl_1_bypass[39]),
	.datae(gnd),
	.dataf(!regs_rtl_1_bypass[40]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~23 .extended_lut = "off";
defparam \regs~23 .lut_mask = 64'h00FF00FF0A5F0A5F;
defparam \regs~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N48
cyclonev_lcell_comb \regval2_DL[15]_NEW345 (
// Equation(s):
// \regval2_DL[15]_OTERM346  = ( regval2_DL[15] & ( \always3~1_combout  & ( (!\regval2_DL[15]_NEW345_RTM0347~combout  & !\isnop_D~0_combout ) ) ) ) # ( !regval2_DL[15] & ( \always3~1_combout  & ( (!\regval2_DL[15]_NEW345_RTM0347~combout  & 
// (\regval2_DL~0_combout  & (!\isnop_D~0_combout  & \regs~23_combout ))) ) ) ) # ( regval2_DL[15] & ( !\always3~1_combout  & ( (!\regval2_DL[15]_NEW345_RTM0347~combout  & (\regval2_DL~0_combout  & (!\isnop_D~0_combout  & \regs~23_combout ))) ) ) ) # ( 
// !regval2_DL[15] & ( !\always3~1_combout  & ( (!\regval2_DL[15]_NEW345_RTM0347~combout  & (\regval2_DL~0_combout  & (!\isnop_D~0_combout  & \regs~23_combout ))) ) ) )

	.dataa(!\regval2_DL[15]_NEW345_RTM0347~combout ),
	.datab(!\regval2_DL~0_combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\regs~23_combout ),
	.datae(!regval2_DL[15]),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[15]_OTERM346 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[15]_NEW345 .extended_lut = "off";
defparam \regval2_DL[15]_NEW345 .lut_mask = 64'h002000200020A0A0;
defparam \regval2_DL[15]_NEW345 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N50
dffeas \regval2_DL[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[15]_OTERM346 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[15] .is_wysiwyg = "true";
defparam \regval2_DL[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N18
cyclonev_lcell_comb \regval2_DL[14]_NEW342_RTM0344 (
// Equation(s):
// \regval2_DL[14]_NEW342_RTM0344~combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[14]_NEW342_RTM0344~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[14]_NEW342_RTM0344 .extended_lut = "off";
defparam \regval2_DL[14]_NEW342_RTM0344 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[14]_NEW342_RTM0344 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N13
dffeas \regval2_DL[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[14]_OTERM343 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[14] .is_wysiwyg = "true";
defparam \regval2_DL[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N26
dffeas \regs_rtl_1_bypass[37] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N42
cyclonev_lcell_comb \regs_rtl_1_bypass[38]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[38]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N44
dffeas \regs_rtl_1_bypass[38] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N24
cyclonev_lcell_comb \regs~24 (
// Equation(s):
// \regs~24_combout  = ( regs_rtl_1_bypass[38] & ( (!\regs~1_combout  & (\regs_rtl_1|auto_generated|ram_block1a14 )) # (\regs~1_combout  & ((regs_rtl_1_bypass[37]))) ) ) # ( !regs_rtl_1_bypass[38] & ( regs_rtl_1_bypass[37] ) )

	.dataa(!\regs_rtl_1|auto_generated|ram_block1a14 ),
	.datab(gnd),
	.datac(!\regs~1_combout ),
	.datad(!regs_rtl_1_bypass[37]),
	.datae(gnd),
	.dataf(!regs_rtl_1_bypass[38]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~24 .extended_lut = "off";
defparam \regs~24 .lut_mask = 64'h00FF00FF505F505F;
defparam \regs~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N12
cyclonev_lcell_comb \regval2_DL[14]_NEW342 (
// Equation(s):
// \regval2_DL[14]_OTERM343  = ( regval2_DL[14] & ( \regs~24_combout  & ( (!\regval2_DL[14]_NEW342_RTM0344~combout  & (!\isnop_D~0_combout  & ((\always3~1_combout ) # (\regval2_DL~0_combout )))) ) ) ) # ( !regval2_DL[14] & ( \regs~24_combout  & ( 
// (!\regval2_DL[14]_NEW342_RTM0344~combout  & (\regval2_DL~0_combout  & !\isnop_D~0_combout )) ) ) ) # ( regval2_DL[14] & ( !\regs~24_combout  & ( (!\regval2_DL[14]_NEW342_RTM0344~combout  & (!\isnop_D~0_combout  & \always3~1_combout )) ) ) )

	.dataa(!\regval2_DL[14]_NEW342_RTM0344~combout ),
	.datab(!\regval2_DL~0_combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\always3~1_combout ),
	.datae(!regval2_DL[14]),
	.dataf(!\regs~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[14]_OTERM343 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[14]_NEW342 .extended_lut = "off";
defparam \regval2_DL[14]_NEW342 .lut_mask = 64'h000000A0202020A0;
defparam \regval2_DL[14]_NEW342 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N14
dffeas \regval2_DL[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[14]_OTERM343 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[14]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N9
cyclonev_lcell_comb \regval2_DL[13]_NEW321_RTM0323 (
// Equation(s):
// \regval2_DL[13]_NEW321_RTM0323~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[13]_NEW321_RTM0323~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[13]_NEW321_RTM0323 .extended_lut = "off";
defparam \regval2_DL[13]_NEW321_RTM0323 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \regval2_DL[13]_NEW321_RTM0323 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N2
dffeas \regval2_DL[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[13]_OTERM322 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[13] .is_wysiwyg = "true";
defparam \regval2_DL[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N45
cyclonev_lcell_comb \regs_rtl_1_bypass[36]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[36]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N47
dffeas \regs_rtl_1_bypass[36] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N26
dffeas \regs_rtl_1_bypass[35] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N24
cyclonev_lcell_comb \regs~31 (
// Equation(s):
// \regs~31_combout  = ( \regs_rtl_1|auto_generated|ram_block1a13  & ( ((regs_rtl_1_bypass[36] & !\regs~1_combout )) # (regs_rtl_1_bypass[35]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a13  & ( (regs_rtl_1_bypass[35] & ((!regs_rtl_1_bypass[36]) # 
// (\regs~1_combout ))) ) )

	.dataa(gnd),
	.datab(!regs_rtl_1_bypass[36]),
	.datac(!\regs~1_combout ),
	.datad(!regs_rtl_1_bypass[35]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~31 .extended_lut = "off";
defparam \regs~31 .lut_mask = 64'h00CF00CF30FF30FF;
defparam \regs~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N0
cyclonev_lcell_comb \regval2_DL[13]_NEW321 (
// Equation(s):
// \regval2_DL[13]_OTERM322  = ( regval2_DL[13] & ( \regs~31_combout  & ( (!\regval2_DL[13]_NEW321_RTM0323~combout  & (!\isnop_D~0_combout  & ((\regval2_DL~0_combout ) # (\always3~1_combout )))) ) ) ) # ( !regval2_DL[13] & ( \regs~31_combout  & ( 
// (!\regval2_DL[13]_NEW321_RTM0323~combout  & (!\isnop_D~0_combout  & \regval2_DL~0_combout )) ) ) ) # ( regval2_DL[13] & ( !\regs~31_combout  & ( (\always3~1_combout  & (!\regval2_DL[13]_NEW321_RTM0323~combout  & !\isnop_D~0_combout )) ) ) )

	.dataa(!\always3~1_combout ),
	.datab(!\regval2_DL[13]_NEW321_RTM0323~combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\regval2_DL~0_combout ),
	.datae(!regval2_DL[13]),
	.dataf(!\regs~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[13]_OTERM322 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[13]_NEW321 .extended_lut = "off";
defparam \regval2_DL[13]_NEW321 .lut_mask = 64'h0000404000C040C0;
defparam \regval2_DL[13]_NEW321 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \regval2_DL[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[13]_OTERM322 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[13]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N39
cyclonev_lcell_comb \regval2_DL[12]_NEW318_RTM0320 (
// Equation(s):
// \regval2_DL[12]_NEW318_RTM0320~combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[12]_NEW318_RTM0320~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[12]_NEW318_RTM0320 .extended_lut = "off";
defparam \regval2_DL[12]_NEW318_RTM0320 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[12]_NEW318_RTM0320 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N44
dffeas \regval2_DL[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[12]_OTERM319 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[12] .is_wysiwyg = "true";
defparam \regval2_DL[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N27
cyclonev_lcell_comb \regs_rtl_1_bypass[34]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[34]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N29
dffeas \regs_rtl_1_bypass[34] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N26
dffeas \regs_rtl_1_bypass[33] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N24
cyclonev_lcell_comb \regs~32 (
// Equation(s):
// \regs~32_combout  = ( \regs_rtl_1|auto_generated|ram_block1a12  & ( ((!\regs~1_combout  & regs_rtl_1_bypass[34])) # (regs_rtl_1_bypass[33]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a12  & ( (regs_rtl_1_bypass[33] & ((!regs_rtl_1_bypass[34]) # 
// (\regs~1_combout ))) ) )

	.dataa(!\regs~1_combout ),
	.datab(gnd),
	.datac(!regs_rtl_1_bypass[34]),
	.datad(!regs_rtl_1_bypass[33]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~32 .extended_lut = "off";
defparam \regs~32 .lut_mask = 64'h00F500F50AFF0AFF;
defparam \regs~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N42
cyclonev_lcell_comb \regval2_DL[12]_NEW318 (
// Equation(s):
// \regval2_DL[12]_OTERM319  = ( regval2_DL[12] & ( \regs~32_combout  & ( (!\isnop_D~0_combout  & (!\regval2_DL[12]_NEW318_RTM0320~combout  & ((\regval2_DL~0_combout ) # (\always3~1_combout )))) ) ) ) # ( !regval2_DL[12] & ( \regs~32_combout  & ( 
// (!\isnop_D~0_combout  & (!\regval2_DL[12]_NEW318_RTM0320~combout  & \regval2_DL~0_combout )) ) ) ) # ( regval2_DL[12] & ( !\regs~32_combout  & ( (!\isnop_D~0_combout  & (!\regval2_DL[12]_NEW318_RTM0320~combout  & \always3~1_combout )) ) ) )

	.dataa(!\isnop_D~0_combout ),
	.datab(!\regval2_DL[12]_NEW318_RTM0320~combout ),
	.datac(!\always3~1_combout ),
	.datad(!\regval2_DL~0_combout ),
	.datae(!regval2_DL[12]),
	.dataf(!\regs~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[12]_OTERM319 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[12]_NEW318 .extended_lut = "off";
defparam \regval2_DL[12]_NEW318 .lut_mask = 64'h0000080800880888;
defparam \regval2_DL[12]_NEW318 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N43
dffeas \regval2_DL[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[12]_OTERM319 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[12]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N49
dffeas \regval1_DL[11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[11]_OTERM241 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[11]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N30
cyclonev_lcell_comb \regval2_DL[11]_NEW315_RTM0317 (
// Equation(s):
// \regval2_DL[11]_NEW315_RTM0317~combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[11]_NEW315_RTM0317~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[11]_NEW315_RTM0317 .extended_lut = "off";
defparam \regval2_DL[11]_NEW315_RTM0317 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[11]_NEW315_RTM0317 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N33
cyclonev_lcell_comb \regs_rtl_1_bypass[32]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[32]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N35
dffeas \regs_rtl_1_bypass[32] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N17
dffeas \regs_rtl_1_bypass[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N15
cyclonev_lcell_comb \regs~33 (
// Equation(s):
// \regs~33_combout  = ( \regs_rtl_1|auto_generated|ram_block1a11  & ( ((regs_rtl_1_bypass[32] & !\regs~1_combout )) # (regs_rtl_1_bypass[31]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a11  & ( (regs_rtl_1_bypass[31] & ((!regs_rtl_1_bypass[32]) # 
// (\regs~1_combout ))) ) )

	.dataa(!regs_rtl_1_bypass[32]),
	.datab(gnd),
	.datac(!\regs~1_combout ),
	.datad(!regs_rtl_1_bypass[31]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~33 .extended_lut = "off";
defparam \regs~33 .lut_mask = 64'h00AF00AF50FF50FF;
defparam \regs~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N54
cyclonev_lcell_comb \regval2_DL[11]_NEW315 (
// Equation(s):
// \regval2_DL[11]_OTERM316  = ( regval2_DL[11] & ( \regs~33_combout  & ( (!\isnop_D~0_combout  & (!\regval2_DL[11]_NEW315_RTM0317~combout  & ((\regval2_DL~0_combout ) # (\always3~1_combout )))) ) ) ) # ( !regval2_DL[11] & ( \regs~33_combout  & ( 
// (!\isnop_D~0_combout  & (!\regval2_DL[11]_NEW315_RTM0317~combout  & \regval2_DL~0_combout )) ) ) ) # ( regval2_DL[11] & ( !\regs~33_combout  & ( (!\isnop_D~0_combout  & (!\regval2_DL[11]_NEW315_RTM0317~combout  & \always3~1_combout )) ) ) )

	.dataa(!\isnop_D~0_combout ),
	.datab(!\regval2_DL[11]_NEW315_RTM0317~combout ),
	.datac(!\always3~1_combout ),
	.datad(!\regval2_DL~0_combout ),
	.datae(!regval2_DL[11]),
	.dataf(!\regs~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[11]_OTERM316 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[11]_NEW315 .extended_lut = "off";
defparam \regval2_DL[11]_NEW315 .lut_mask = 64'h0000080800880888;
defparam \regval2_DL[11]_NEW315 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N55
dffeas \regval2_DL[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[11]_OTERM316 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[11] .is_wysiwyg = "true";
defparam \regval2_DL[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N52
dffeas \sxtimm_DL[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[10]_OTERM505 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[10]~DUPLICATE .is_wysiwyg = "true";
defparam \sxtimm_DL[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N21
cyclonev_lcell_comb \regval2_DL[10]_NEW312_RTM0314 (
// Equation(s):
// \regval2_DL[10]_NEW312_RTM0314~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[10]_NEW312_RTM0314~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[10]_NEW312_RTM0314 .extended_lut = "off";
defparam \regval2_DL[10]_NEW312_RTM0314 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \regval2_DL[10]_NEW312_RTM0314 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N20
dffeas \regs_rtl_1_bypass[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N12
cyclonev_lcell_comb \regs_rtl_1_bypass[30]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[30]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N14
dffeas \regs_rtl_1_bypass[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N18
cyclonev_lcell_comb \regs~34 (
// Equation(s):
// \regs~34_combout  = ( regs_rtl_1_bypass[30] & ( (!\regs~1_combout  & (\regs_rtl_1|auto_generated|ram_block1a10 )) # (\regs~1_combout  & ((regs_rtl_1_bypass[29]))) ) ) # ( !regs_rtl_1_bypass[30] & ( regs_rtl_1_bypass[29] ) )

	.dataa(gnd),
	.datab(!\regs~1_combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a10 ),
	.datad(!regs_rtl_1_bypass[29]),
	.datae(gnd),
	.dataf(!regs_rtl_1_bypass[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~34 .extended_lut = "off";
defparam \regs~34 .lut_mask = 64'h00FF00FF0C3F0C3F;
defparam \regs~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N42
cyclonev_lcell_comb \regval2_DL[10]_NEW312 (
// Equation(s):
// \regval2_DL[10]_OTERM313  = ( regval2_DL[10] & ( \regs~34_combout  & ( (!\regval2_DL[10]_NEW312_RTM0314~combout  & (!\isnop_D~0_combout  & ((\regval2_DL~0_combout ) # (\always3~1_combout )))) ) ) ) # ( !regval2_DL[10] & ( \regs~34_combout  & ( 
// (!\regval2_DL[10]_NEW312_RTM0314~combout  & (!\isnop_D~0_combout  & \regval2_DL~0_combout )) ) ) ) # ( regval2_DL[10] & ( !\regs~34_combout  & ( (!\regval2_DL[10]_NEW312_RTM0314~combout  & (\always3~1_combout  & !\isnop_D~0_combout )) ) ) )

	.dataa(!\regval2_DL[10]_NEW312_RTM0314~combout ),
	.datab(!\always3~1_combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\regval2_DL~0_combout ),
	.datae(!regval2_DL[10]),
	.dataf(!\regs~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[10]_OTERM313 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[10]_NEW312 .extended_lut = "off";
defparam \regval2_DL[10]_NEW312 .lut_mask = 64'h0000202000A020A0;
defparam \regval2_DL[10]_NEW312 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N44
dffeas \regval2_DL[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[10]_OTERM313 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[10] .is_wysiwyg = "true";
defparam \regval2_DL[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N0
cyclonev_lcell_comb \regval2_DL[9]_NEW309_RTM0311 (
// Equation(s):
// \regval2_DL[9]_NEW309_RTM0311~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[9]_NEW309_RTM0311~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[9]_NEW309_RTM0311 .extended_lut = "off";
defparam \regval2_DL[9]_NEW309_RTM0311 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \regval2_DL[9]_NEW309_RTM0311 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N25
dffeas \regval2_DL[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[9]_OTERM310 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[9] .is_wysiwyg = "true";
defparam \regval2_DL[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N6
cyclonev_lcell_comb \regs_rtl_1_bypass[28]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[28]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[28]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N8
dffeas \regs_rtl_1_bypass[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N11
dffeas \regs_rtl_1_bypass[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N9
cyclonev_lcell_comb \regs~35 (
// Equation(s):
// \regs~35_combout  = ( \regs_rtl_1|auto_generated|ram_block1a9  & ( ((!\regs~1_combout  & regs_rtl_1_bypass[28])) # (regs_rtl_1_bypass[27]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a9  & ( (regs_rtl_1_bypass[27] & ((!regs_rtl_1_bypass[28]) # 
// (\regs~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\regs~1_combout ),
	.datac(!regs_rtl_1_bypass[28]),
	.datad(!regs_rtl_1_bypass[27]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~35 .extended_lut = "off";
defparam \regs~35 .lut_mask = 64'h00F300F30CFF0CFF;
defparam \regs~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N24
cyclonev_lcell_comb \regval2_DL[9]_NEW309 (
// Equation(s):
// \regval2_DL[9]_OTERM310  = ( regval2_DL[9] & ( \regs~35_combout  & ( (!\isnop_D~0_combout  & (!\regval2_DL[9]_NEW309_RTM0311~combout  & ((\always3~1_combout ) # (\regval2_DL~0_combout )))) ) ) ) # ( !regval2_DL[9] & ( \regs~35_combout  & ( 
// (!\isnop_D~0_combout  & (!\regval2_DL[9]_NEW309_RTM0311~combout  & \regval2_DL~0_combout )) ) ) ) # ( regval2_DL[9] & ( !\regs~35_combout  & ( (!\isnop_D~0_combout  & (!\regval2_DL[9]_NEW309_RTM0311~combout  & \always3~1_combout )) ) ) )

	.dataa(!\isnop_D~0_combout ),
	.datab(!\regval2_DL[9]_NEW309_RTM0311~combout ),
	.datac(!\regval2_DL~0_combout ),
	.datad(!\always3~1_combout ),
	.datae(!regval2_DL[9]),
	.dataf(!\regs~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[9]_OTERM310 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[9]_NEW309 .extended_lut = "off";
defparam \regval2_DL[9]_NEW309 .lut_mask = 64'h0000008808080888;
defparam \regval2_DL[9]_NEW309 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N26
dffeas \regval2_DL[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[9]_OTERM310 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[9]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N43
dffeas \regval2_DL[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[8]_OTERM331 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[8]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N6
cyclonev_lcell_comb \regval2_DL[7]_NEW327_RTM0329 (
// Equation(s):
// \regval2_DL[7]_NEW327_RTM0329~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[7]_NEW327_RTM0329~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[7]_NEW327_RTM0329 .extended_lut = "off";
defparam \regval2_DL[7]_NEW327_RTM0329 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \regval2_DL[7]_NEW327_RTM0329 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N28
dffeas \regs_rtl_1_bypass[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N12
cyclonev_lcell_comb \regs_rtl_1_bypass[24]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[24]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[24]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N14
dffeas \regs_rtl_1_bypass[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N15
cyclonev_lcell_comb \regs~29 (
// Equation(s):
// \regs~29_combout  = ( \regs_rtl_1|auto_generated|ram_block1a7  & ( ((!\regs~1_combout  & regs_rtl_1_bypass[24])) # (regs_rtl_1_bypass[23]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a7  & ( (regs_rtl_1_bypass[23] & ((!regs_rtl_1_bypass[24]) # 
// (\regs~1_combout ))) ) )

	.dataa(!regs_rtl_1_bypass[23]),
	.datab(!\regs~1_combout ),
	.datac(!regs_rtl_1_bypass[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~29 .extended_lut = "off";
defparam \regs~29 .lut_mask = 64'h515151515D5D5D5D;
defparam \regs~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N6
cyclonev_lcell_comb \regval2_DL[7]_NEW327 (
// Equation(s):
// \regval2_DL[7]_OTERM328  = ( regval2_DL[7] & ( \regs~29_combout  & ( (!\regval2_DL[7]_NEW327_RTM0329~combout  & (!\isnop_D~0_combout  & ((\regval2_DL~0_combout ) # (\always3~1_combout )))) ) ) ) # ( !regval2_DL[7] & ( \regs~29_combout  & ( 
// (!\regval2_DL[7]_NEW327_RTM0329~combout  & (!\isnop_D~0_combout  & \regval2_DL~0_combout )) ) ) ) # ( regval2_DL[7] & ( !\regs~29_combout  & ( (\always3~1_combout  & (!\regval2_DL[7]_NEW327_RTM0329~combout  & !\isnop_D~0_combout )) ) ) )

	.dataa(!\always3~1_combout ),
	.datab(!\regval2_DL[7]_NEW327_RTM0329~combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\regval2_DL~0_combout ),
	.datae(!regval2_DL[7]),
	.dataf(!\regs~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[7]_OTERM328 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[7]_NEW327 .extended_lut = "off";
defparam \regval2_DL[7]_NEW327 .lut_mask = 64'h0000404000C040C0;
defparam \regval2_DL[7]_NEW327 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N7
dffeas \regval2_DL[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[7]_OTERM328 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[7] .is_wysiwyg = "true";
defparam \regval2_DL[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N24
cyclonev_lcell_comb \regval2_DL[6]_NEW306_RTM0308 (
// Equation(s):
// \regval2_DL[6]_NEW306_RTM0308~combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[6]_NEW306_RTM0308~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[6]_NEW306_RTM0308 .extended_lut = "off";
defparam \regval2_DL[6]_NEW306_RTM0308 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[6]_NEW306_RTM0308 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N39
cyclonev_lcell_comb \regs_rtl_1_bypass[22]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[22]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N40
dffeas \regs_rtl_1_bypass[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N26
dffeas \regs_rtl_1_bypass[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N24
cyclonev_lcell_comb \regs~36 (
// Equation(s):
// \regs~36_combout  = ( \regs_rtl_1|auto_generated|ram_block1a6  & ( ((!\regs~1_combout  & regs_rtl_1_bypass[22])) # (regs_rtl_1_bypass[21]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a6  & ( (regs_rtl_1_bypass[21] & ((!regs_rtl_1_bypass[22]) # 
// (\regs~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\regs~1_combout ),
	.datac(!regs_rtl_1_bypass[22]),
	.datad(!regs_rtl_1_bypass[21]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~36 .extended_lut = "off";
defparam \regs~36 .lut_mask = 64'h00F300F30CFF0CFF;
defparam \regs~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N19
dffeas \regval2_DL[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[6]_OTERM307 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[6] .is_wysiwyg = "true";
defparam \regval2_DL[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N18
cyclonev_lcell_comb \regval2_DL[6]_NEW306 (
// Equation(s):
// \regval2_DL[6]_OTERM307  = ( regval2_DL[6] & ( \regval2_DL~0_combout  & ( (!\isnop_D~0_combout  & (!\regval2_DL[6]_NEW306_RTM0308~combout  & ((\always3~1_combout ) # (\regs~36_combout )))) ) ) ) # ( !regval2_DL[6] & ( \regval2_DL~0_combout  & ( 
// (!\isnop_D~0_combout  & (!\regval2_DL[6]_NEW306_RTM0308~combout  & \regs~36_combout )) ) ) ) # ( regval2_DL[6] & ( !\regval2_DL~0_combout  & ( (!\isnop_D~0_combout  & (!\regval2_DL[6]_NEW306_RTM0308~combout  & \always3~1_combout )) ) ) )

	.dataa(!\isnop_D~0_combout ),
	.datab(!\regval2_DL[6]_NEW306_RTM0308~combout ),
	.datac(!\regs~36_combout ),
	.datad(!\always3~1_combout ),
	.datae(!regval2_DL[6]),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[6]_OTERM307 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[6]_NEW306 .extended_lut = "off";
defparam \regval2_DL[6]_NEW306 .lut_mask = 64'h0000008808080888;
defparam \regval2_DL[6]_NEW306 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N20
dffeas \regval2_DL[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[6]_OTERM307 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[6]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N1
dffeas \sxtimm_DL[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[5]_OTERM507 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[5]~DUPLICATE .is_wysiwyg = "true";
defparam \sxtimm_DL[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N45
cyclonev_lcell_comb \regval2_DL[5]_NEW324_RTM0326 (
// Equation(s):
// \regval2_DL[5]_NEW324_RTM0326~combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[5]_NEW324_RTM0326~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[5]_NEW324_RTM0326 .extended_lut = "off";
defparam \regval2_DL[5]_NEW324_RTM0326 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[5]_NEW324_RTM0326 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N21
cyclonev_lcell_comb \regs_rtl_1_bypass[20]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[20]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N23
dffeas \regs_rtl_1_bypass[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N50
dffeas \regs_rtl_1_bypass[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N18
cyclonev_lcell_comb \regs~30 (
// Equation(s):
// \regs~30_combout  = ( \regs_rtl_1|auto_generated|ram_block1a5  & ( ((regs_rtl_1_bypass[20] & !\regs~1_combout )) # (regs_rtl_1_bypass[19]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a5  & ( (regs_rtl_1_bypass[19] & ((!regs_rtl_1_bypass[20]) # 
// (\regs~1_combout ))) ) )

	.dataa(!regs_rtl_1_bypass[20]),
	.datab(gnd),
	.datac(!regs_rtl_1_bypass[19]),
	.datad(!\regs~1_combout ),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~30 .extended_lut = "off";
defparam \regs~30 .lut_mask = 64'h0A0F0A0F5F0F5F0F;
defparam \regs~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N44
dffeas \regval2_DL[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[5]_OTERM325 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[5] .is_wysiwyg = "true";
defparam \regval2_DL[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N42
cyclonev_lcell_comb \regval2_DL[5]_NEW324 (
// Equation(s):
// \regval2_DL[5]_OTERM325  = ( regval2_DL[5] & ( \regval2_DL~0_combout  & ( (!\regval2_DL[5]_NEW324_RTM0326~combout  & (!\isnop_D~0_combout  & ((\regs~30_combout ) # (\always3~1_combout )))) ) ) ) # ( !regval2_DL[5] & ( \regval2_DL~0_combout  & ( 
// (!\regval2_DL[5]_NEW324_RTM0326~combout  & (!\isnop_D~0_combout  & \regs~30_combout )) ) ) ) # ( regval2_DL[5] & ( !\regval2_DL~0_combout  & ( (\always3~1_combout  & (!\regval2_DL[5]_NEW324_RTM0326~combout  & !\isnop_D~0_combout )) ) ) )

	.dataa(!\always3~1_combout ),
	.datab(!\regval2_DL[5]_NEW324_RTM0326~combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\regs~30_combout ),
	.datae(!regval2_DL[5]),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[5]_OTERM325 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[5]_NEW324 .extended_lut = "off";
defparam \regval2_DL[5]_NEW324 .lut_mask = 64'h0000404000C040C0;
defparam \regval2_DL[5]_NEW324 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N43
dffeas \regval2_DL[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[5]_OTERM325 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[5]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N1
dffeas \sxtimm_DL[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[4]_OTERM477 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[4]~DUPLICATE .is_wysiwyg = "true";
defparam \sxtimm_DL[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N4
dffeas \regval2_DL[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[3]_OTERM304 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[3]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N7
dffeas \regval2_DL[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[2]_OTERM301 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[2] .is_wysiwyg = "true";
defparam \regval2_DL[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N49
dffeas \regval2_DL[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[0]_OTERM403 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[0]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N9
cyclonev_lcell_comb \regval1_DL[0]_NEW294_RTM0296 (
// Equation(s):
// \regval1_DL[0]_NEW294_RTM0296~combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[0]_NEW294_RTM0296~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[0]_NEW294_RTM0296 .extended_lut = "off";
defparam \regval1_DL[0]_NEW294_RTM0296 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval1_DL[0]_NEW294_RTM0296 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N10
dffeas \regs_rtl_0_bypass[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N12
cyclonev_lcell_comb \regs_rtl_0_bypass[10]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[10]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N14
dffeas \regs_rtl_0_bypass[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N15
cyclonev_lcell_comb \regs~40 (
// Equation(s):
// \regs~40_combout  = (!\regs~4_combout  & ((!regs_rtl_0_bypass[10] & (regs_rtl_0_bypass[9])) # (regs_rtl_0_bypass[10] & ((\regs_rtl_0|auto_generated|ram_block1a0~portbdataout ))))) # (\regs~4_combout  & (regs_rtl_0_bypass[9]))

	.dataa(!regs_rtl_0_bypass[9]),
	.datab(!\regs~4_combout ),
	.datac(!regs_rtl_0_bypass[10]),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~40 .extended_lut = "off";
defparam \regs~40 .lut_mask = 64'h515D515D515D515D;
defparam \regs~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N54
cyclonev_lcell_comb \regval1_DL[0]_NEW294 (
// Equation(s):
// \regval1_DL[0]_OTERM295  = ( regval1_DL[0] & ( \regs~40_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[0]_NEW294_RTM0296~combout  & ((\regval2_DL~0_combout ) # (\always3~1_combout )))) ) ) ) # ( !regval1_DL[0] & ( \regs~40_combout  & ( 
// (!\isnop_D~0_combout  & (!\regval1_DL[0]_NEW294_RTM0296~combout  & \regval2_DL~0_combout )) ) ) ) # ( regval1_DL[0] & ( !\regs~40_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[0]_NEW294_RTM0296~combout  & \always3~1_combout )) ) ) )

	.dataa(!\isnop_D~0_combout ),
	.datab(!\regval1_DL[0]_NEW294_RTM0296~combout ),
	.datac(!\always3~1_combout ),
	.datad(!\regval2_DL~0_combout ),
	.datae(!regval1_DL[0]),
	.dataf(!\regs~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[0]_OTERM295 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[0]_NEW294 .extended_lut = "off";
defparam \regval1_DL[0]_NEW294 .lut_mask = 64'h0000080800880888;
defparam \regval1_DL[0]_NEW294 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N55
dffeas \regval1_DL[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[0]_OTERM295 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[0] .is_wysiwyg = "true";
defparam \regval1_DL[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N18
cyclonev_lcell_comb \Add2~130 (
// Equation(s):
// \Add2~130_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add2~130_cout ),
	.shareout());
// synopsys translate_off
defparam \Add2~130 .extended_lut = "off";
defparam \Add2~130 .lut_mask = 64'h000000000000FFFF;
defparam \Add2~130 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N21
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( regval1_DL[0] ) + ( (!\aluimm_DL~q  & (!\regval2_DL[0]~DUPLICATE_q )) # (\aluimm_DL~q  & ((!sxtimm_DL[0]))) ) + ( \Add2~130_cout  ))
// \Add2~22  = CARRY(( regval1_DL[0] ) + ( (!\aluimm_DL~q  & (!\regval2_DL[0]~DUPLICATE_q )) # (\aluimm_DL~q  & ((!sxtimm_DL[0]))) ) + ( \Add2~130_cout  ))

	.dataa(!\regval2_DL[0]~DUPLICATE_q ),
	.datab(!sxtimm_DL[0]),
	.datac(!\aluimm_DL~q ),
	.datad(!regval1_DL[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~130_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h00005353000000FF;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N24
cyclonev_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_sumout  = SUM(( (!\aluimm_DL~q  & ((!regval2_DL[1]))) # (\aluimm_DL~q  & (!\sxtimm_DL[1]~DUPLICATE_q )) ) + ( \regval1_DL[1]~DUPLICATE_q  ) + ( \Add2~22  ))
// \Add2~90  = CARRY(( (!\aluimm_DL~q  & ((!regval2_DL[1]))) # (\aluimm_DL~q  & (!\sxtimm_DL[1]~DUPLICATE_q )) ) + ( \regval1_DL[1]~DUPLICATE_q  ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!\sxtimm_DL[1]~DUPLICATE_q ),
	.datad(!regval2_DL[1]),
	.datae(gnd),
	.dataf(!\regval1_DL[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~89_sumout ),
	.cout(\Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \Add2~89 .extended_lut = "off";
defparam \Add2~89 .lut_mask = 64'h0000FF000000FC30;
defparam \Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N27
cyclonev_lcell_comb \Add2~93 (
// Equation(s):
// \Add2~93_sumout  = SUM(( regval1_DL[2] ) + ( (!\aluimm_DL~q  & (!regval2_DL[2])) # (\aluimm_DL~q  & ((!\sxtimm_DL[2]~DUPLICATE_q ))) ) + ( \Add2~90  ))
// \Add2~94  = CARRY(( regval1_DL[2] ) + ( (!\aluimm_DL~q  & (!regval2_DL[2])) # (\aluimm_DL~q  & ((!\sxtimm_DL[2]~DUPLICATE_q ))) ) + ( \Add2~90  ))

	.dataa(!regval2_DL[2]),
	.datab(!\aluimm_DL~q ),
	.datac(!\sxtimm_DL[2]~DUPLICATE_q ),
	.datad(!regval1_DL[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~93_sumout ),
	.cout(\Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \Add2~93 .extended_lut = "off";
defparam \Add2~93 .lut_mask = 64'h00004747000000FF;
defparam \Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N30
cyclonev_lcell_comb \Add2~97 (
// Equation(s):
// \Add2~97_sumout  = SUM(( \regval1_DL[3]~DUPLICATE_q  ) + ( (!\aluimm_DL~DUPLICATE_q  & ((!\regval2_DL[3]~DUPLICATE_q ))) # (\aluimm_DL~DUPLICATE_q  & (!sxtimm_DL[3])) ) + ( \Add2~94  ))
// \Add2~98  = CARRY(( \regval1_DL[3]~DUPLICATE_q  ) + ( (!\aluimm_DL~DUPLICATE_q  & ((!\regval2_DL[3]~DUPLICATE_q ))) # (\aluimm_DL~DUPLICATE_q  & (!sxtimm_DL[3])) ) + ( \Add2~94  ))

	.dataa(gnd),
	.datab(!\aluimm_DL~DUPLICATE_q ),
	.datac(!sxtimm_DL[3]),
	.datad(!\regval1_DL[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval2_DL[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~97_sumout ),
	.cout(\Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \Add2~97 .extended_lut = "off";
defparam \Add2~97 .lut_mask = 64'h000003CF000000FF;
defparam \Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N33
cyclonev_lcell_comb \Add2~121 (
// Equation(s):
// \Add2~121_sumout  = SUM(( \regval1_DL[4]~DUPLICATE_q  ) + ( (!\aluimm_DL~DUPLICATE_q  & ((!\regval2_DL[4]~DUPLICATE_q ))) # (\aluimm_DL~DUPLICATE_q  & (!\sxtimm_DL[4]~DUPLICATE_q )) ) + ( \Add2~98  ))
// \Add2~122  = CARRY(( \regval1_DL[4]~DUPLICATE_q  ) + ( (!\aluimm_DL~DUPLICATE_q  & ((!\regval2_DL[4]~DUPLICATE_q ))) # (\aluimm_DL~DUPLICATE_q  & (!\sxtimm_DL[4]~DUPLICATE_q )) ) + ( \Add2~98  ))

	.dataa(!\sxtimm_DL[4]~DUPLICATE_q ),
	.datab(!\aluimm_DL~DUPLICATE_q ),
	.datac(!\regval2_DL[4]~DUPLICATE_q ),
	.datad(!\regval1_DL[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~121_sumout ),
	.cout(\Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \Add2~121 .extended_lut = "off";
defparam \Add2~121 .lut_mask = 64'h00001D1D000000FF;
defparam \Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N36
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( (!\aluimm_DL~DUPLICATE_q  & ((!\regval2_DL[5]~DUPLICATE_q ))) # (\aluimm_DL~DUPLICATE_q  & (!\sxtimm_DL[5]~DUPLICATE_q )) ) + ( regval1_DL[5] ) + ( \Add2~122  ))
// \Add2~2  = CARRY(( (!\aluimm_DL~DUPLICATE_q  & ((!\regval2_DL[5]~DUPLICATE_q ))) # (\aluimm_DL~DUPLICATE_q  & (!\sxtimm_DL[5]~DUPLICATE_q )) ) + ( regval1_DL[5] ) + ( \Add2~122  ))

	.dataa(gnd),
	.datab(!\aluimm_DL~DUPLICATE_q ),
	.datac(!\sxtimm_DL[5]~DUPLICATE_q ),
	.datad(!\regval2_DL[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_DL[5]),
	.datag(gnd),
	.cin(\Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000FF000000FC30;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N39
cyclonev_lcell_comb \Add2~101 (
// Equation(s):
// \Add2~101_sumout  = SUM(( (!\aluimm_DL~DUPLICATE_q  & ((!\regval2_DL[6]~DUPLICATE_q ))) # (\aluimm_DL~DUPLICATE_q  & (!\sxtimm_DL[6]~DUPLICATE_q )) ) + ( \regval1_DL[6]~DUPLICATE_q  ) + ( \Add2~2  ))
// \Add2~102  = CARRY(( (!\aluimm_DL~DUPLICATE_q  & ((!\regval2_DL[6]~DUPLICATE_q ))) # (\aluimm_DL~DUPLICATE_q  & (!\sxtimm_DL[6]~DUPLICATE_q )) ) + ( \regval1_DL[6]~DUPLICATE_q  ) + ( \Add2~2  ))

	.dataa(!\sxtimm_DL[6]~DUPLICATE_q ),
	.datab(!\aluimm_DL~DUPLICATE_q ),
	.datac(!\regval1_DL[6]~DUPLICATE_q ),
	.datad(!\regval2_DL[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~101_sumout ),
	.cout(\Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \Add2~101 .extended_lut = "off";
defparam \Add2~101 .lut_mask = 64'h0000F0F00000EE22;
defparam \Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N42
cyclonev_lcell_comb \Add2~125 (
// Equation(s):
// \Add2~125_sumout  = SUM(( \regval1_DL[7]~DUPLICATE_q  ) + ( (!\aluimm_DL~DUPLICATE_q  & ((!regval2_DL[7]))) # (\aluimm_DL~DUPLICATE_q  & (!\sxtimm_DL[7]~DUPLICATE_q )) ) + ( \Add2~102  ))
// \Add2~126  = CARRY(( \regval1_DL[7]~DUPLICATE_q  ) + ( (!\aluimm_DL~DUPLICATE_q  & ((!regval2_DL[7]))) # (\aluimm_DL~DUPLICATE_q  & (!\sxtimm_DL[7]~DUPLICATE_q )) ) + ( \Add2~102  ))

	.dataa(!\regval1_DL[7]~DUPLICATE_q ),
	.datab(!\aluimm_DL~DUPLICATE_q ),
	.datac(!\sxtimm_DL[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_DL[7]),
	.datag(gnd),
	.cin(\Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~125_sumout ),
	.cout(\Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \Add2~125 .extended_lut = "off";
defparam \Add2~125 .lut_mask = 64'h000003CF00005555;
defparam \Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N45
cyclonev_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( regval1_DL[8] ) + ( (!\aluimm_DL~DUPLICATE_q  & ((!\regval2_DL[8]~DUPLICATE_q ))) # (\aluimm_DL~DUPLICATE_q  & (!sxtimm_DL[8])) ) + ( \Add2~126  ))
// \Add2~74  = CARRY(( regval1_DL[8] ) + ( (!\aluimm_DL~DUPLICATE_q  & ((!\regval2_DL[8]~DUPLICATE_q ))) # (\aluimm_DL~DUPLICATE_q  & (!sxtimm_DL[8])) ) + ( \Add2~126  ))

	.dataa(gnd),
	.datab(!\aluimm_DL~DUPLICATE_q ),
	.datac(!sxtimm_DL[8]),
	.datad(!regval1_DL[8]),
	.datae(gnd),
	.dataf(!\regval2_DL[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h000003CF000000FF;
defparam \Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N48
cyclonev_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( regval1_DL[9] ) + ( (!\aluimm_DL~DUPLICATE_q  & ((!\regval2_DL[9]~DUPLICATE_q ))) # (\aluimm_DL~DUPLICATE_q  & (!sxtimm_DL[9])) ) + ( \Add2~74  ))
// \Add2~78  = CARRY(( regval1_DL[9] ) + ( (!\aluimm_DL~DUPLICATE_q  & ((!\regval2_DL[9]~DUPLICATE_q ))) # (\aluimm_DL~DUPLICATE_q  & (!sxtimm_DL[9])) ) + ( \Add2~74  ))

	.dataa(gnd),
	.datab(!\aluimm_DL~DUPLICATE_q ),
	.datac(!sxtimm_DL[9]),
	.datad(!regval1_DL[9]),
	.datae(gnd),
	.dataf(!\regval2_DL[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(\Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h000003CF000000FF;
defparam \Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N51
cyclonev_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_sumout  = SUM(( (!\aluimm_DL~DUPLICATE_q  & ((!regval2_DL[10]))) # (\aluimm_DL~DUPLICATE_q  & (!\sxtimm_DL[10]~DUPLICATE_q )) ) + ( regval1_DL[10] ) + ( \Add2~78  ))
// \Add2~82  = CARRY(( (!\aluimm_DL~DUPLICATE_q  & ((!regval2_DL[10]))) # (\aluimm_DL~DUPLICATE_q  & (!\sxtimm_DL[10]~DUPLICATE_q )) ) + ( regval1_DL[10] ) + ( \Add2~78  ))

	.dataa(!regval1_DL[10]),
	.datab(!\aluimm_DL~DUPLICATE_q ),
	.datac(!\sxtimm_DL[10]~DUPLICATE_q ),
	.datad(!regval2_DL[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~81_sumout ),
	.cout(\Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \Add2~81 .extended_lut = "off";
defparam \Add2~81 .lut_mask = 64'h0000AAAA0000FC30;
defparam \Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N54
cyclonev_lcell_comb \Add2~85 (
// Equation(s):
// \Add2~85_sumout  = SUM(( \regval1_DL[11]~DUPLICATE_q  ) + ( (!\aluimm_DL~DUPLICATE_q  & ((!regval2_DL[11]))) # (\aluimm_DL~DUPLICATE_q  & (!sxtimm_DL[11])) ) + ( \Add2~82  ))
// \Add2~86  = CARRY(( \regval1_DL[11]~DUPLICATE_q  ) + ( (!\aluimm_DL~DUPLICATE_q  & ((!regval2_DL[11]))) # (\aluimm_DL~DUPLICATE_q  & (!sxtimm_DL[11])) ) + ( \Add2~82  ))

	.dataa(gnd),
	.datab(!\aluimm_DL~DUPLICATE_q ),
	.datac(!sxtimm_DL[11]),
	.datad(!\regval1_DL[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_DL[11]),
	.datag(gnd),
	.cin(\Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~85_sumout ),
	.cout(\Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \Add2~85 .extended_lut = "off";
defparam \Add2~85 .lut_mask = 64'h000003CF000000FF;
defparam \Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N57
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( (!\aluimm_DL~DUPLICATE_q  & ((!\regval2_DL[12]~DUPLICATE_q ))) # (\aluimm_DL~DUPLICATE_q  & (!\sxtimm_DL[12]~DUPLICATE_q )) ) + ( \regval1_DL[12]~DUPLICATE_q  ) + ( \Add2~86  ))
// \Add2~6  = CARRY(( (!\aluimm_DL~DUPLICATE_q  & ((!\regval2_DL[12]~DUPLICATE_q ))) # (\aluimm_DL~DUPLICATE_q  & (!\sxtimm_DL[12]~DUPLICATE_q )) ) + ( \regval1_DL[12]~DUPLICATE_q  ) + ( \Add2~86  ))

	.dataa(!\regval1_DL[12]~DUPLICATE_q ),
	.datab(!\aluimm_DL~DUPLICATE_q ),
	.datac(!\sxtimm_DL[12]~DUPLICATE_q ),
	.datad(!\regval2_DL[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000AAAA0000FC30;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N0
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( \regval1_DL[13]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((!\regval2_DL[13]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!\sxtimm_DL[13]~DUPLICATE_q )) ) + ( \Add2~6  ))
// \Add2~10  = CARRY(( \regval1_DL[13]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((!\regval2_DL[13]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!\sxtimm_DL[13]~DUPLICATE_q )) ) + ( \Add2~6  ))

	.dataa(!\sxtimm_DL[13]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(gnd),
	.datad(!\regval1_DL[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval2_DL[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h000011DD000000FF;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N3
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( (!\aluimm_DL~q  & ((!\regval2_DL[14]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!sxtimm_DL[14])) ) + ( \regval1_DL[14]~DUPLICATE_q  ) + ( \Add2~10  ))
// \Add2~14  = CARRY(( (!\aluimm_DL~q  & ((!\regval2_DL[14]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!sxtimm_DL[14])) ) + ( \regval1_DL[14]~DUPLICATE_q  ) + ( \Add2~10  ))

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!sxtimm_DL[14]),
	.datad(!\regval2_DL[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval1_DL[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000FF000000FC30;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N6
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( (!\aluimm_DL~q  & ((!regval2_DL[15]))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( regval1_DL[15] ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( (!\aluimm_DL~q  & ((!regval2_DL[15]))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( regval1_DL[15] ) + ( \Add2~14  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(!regval1_DL[15]),
	.datad(!regval2_DL[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000F0F00000EE22;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N9
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( (!\aluimm_DL~q  & ((!regval2_DL[16]))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \regval1_DL[16]~DUPLICATE_q  ) + ( \Add2~18  ))
// \Add2~26  = CARRY(( (!\aluimm_DL~q  & ((!regval2_DL[16]))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \regval1_DL[16]~DUPLICATE_q  ) + ( \Add2~18  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(!\regval1_DL[16]~DUPLICATE_q ),
	.datad(!regval2_DL[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000F0F00000EE22;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N12
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( (!\aluimm_DL~q  & ((!\regval2_DL[17]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \regval1_DL[17]~DUPLICATE_q  ) + ( \Add2~26  ))
// \Add2~30  = CARRY(( (!\aluimm_DL~q  & ((!\regval2_DL[17]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \regval1_DL[17]~DUPLICATE_q  ) + ( \Add2~26  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(!\regval2_DL[17]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval1_DL[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FF000000E2E2;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N15
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( \regval1_DL[18]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((!regval2_DL[18]))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add2~30  ))
// \Add2~42  = CARRY(( \regval1_DL[18]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((!regval2_DL[18]))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add2~30  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(!regval2_DL[18]),
	.datad(!\regval1_DL[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h00001D1D000000FF;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N18
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( (!\aluimm_DL~q  & ((!\regval2_DL[19]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \regval1_DL[19]~DUPLICATE_q  ) + ( \Add2~42  ))
// \Add2~46  = CARRY(( (!\aluimm_DL~q  & ((!\regval2_DL[19]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \regval1_DL[19]~DUPLICATE_q  ) + ( \Add2~42  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(!\regval1_DL[19]~DUPLICATE_q ),
	.datad(!\regval2_DL[19]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h0000F0F00000EE22;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N21
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( regval1_DL[20] ) + ( (!\aluimm_DL~q  & ((!regval2_DL[20]))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add2~46  ))
// \Add2~50  = CARRY(( regval1_DL[20] ) + ( (!\aluimm_DL~q  & ((!regval2_DL[20]))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add2~46  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(!regval2_DL[20]),
	.datad(!regval1_DL[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h00001D1D000000FF;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N24
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( \regval1_DL[21]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((!\regval2_DL[21]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add2~50  ))
// \Add2~54  = CARRY(( \regval1_DL[21]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((!\regval2_DL[21]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add2~50  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(!\regval2_DL[21]~DUPLICATE_q ),
	.datad(!\regval1_DL[21]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h00001D1D000000FF;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N27
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( regval1_DL[22] ) + ( (!\aluimm_DL~q  & ((!\regval2_DL[22]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add2~54  ))
// \Add2~58  = CARRY(( regval1_DL[22] ) + ( (!\aluimm_DL~q  & ((!\regval2_DL[22]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add2~54  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(!regval1_DL[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval2_DL[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h000011DD00000F0F;
defparam \Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N30
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( (!\aluimm_DL~q  & ((!\regval2_DL[23]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( regval1_DL[23] ) + ( \Add2~58  ))
// \Add2~62  = CARRY(( (!\aluimm_DL~q  & ((!\regval2_DL[23]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( regval1_DL[23] ) + ( \Add2~58  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(gnd),
	.datad(!\regval2_DL[23]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_DL[23]),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h0000FF000000EE22;
defparam \Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N33
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( (!\aluimm_DL~q  & ((!\regval2_DL[24]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( regval1_DL[24] ) + ( \Add2~62  ))
// \Add2~34  = CARRY(( (!\aluimm_DL~q  & ((!\regval2_DL[24]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( regval1_DL[24] ) + ( \Add2~62  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(gnd),
	.datad(!\regval2_DL[24]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_DL[24]),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000FF000000EE22;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N36
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( (!\aluimm_DL~q  & ((!\regval2_DL[25]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \regval1_DL[25]~DUPLICATE_q  ) + ( \Add2~34  ))
// \Add2~38  = CARRY(( (!\aluimm_DL~q  & ((!\regval2_DL[25]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \regval1_DL[25]~DUPLICATE_q  ) + ( \Add2~34  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(!\regval1_DL[25]~DUPLICATE_q ),
	.datad(!\regval2_DL[25]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000F0F00000EE22;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N39
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( regval1_DL[26] ) + ( (!\aluimm_DL~q  & ((!regval2_DL[26]))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add2~38  ))
// \Add2~66  = CARRY(( regval1_DL[26] ) + ( (!\aluimm_DL~q  & ((!regval2_DL[26]))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add2~38  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(!regval2_DL[26]),
	.datad(!regval1_DL[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h00001D1D000000FF;
defparam \Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N42
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( \regval1_DL[27]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((!\regval2_DL[27]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add2~66  ))
// \Add2~70  = CARRY(( \regval1_DL[27]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((!\regval2_DL[27]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add2~66  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(!\regval2_DL[27]~DUPLICATE_q ),
	.datad(!\regval1_DL[27]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h00001D1D000000FF;
defparam \Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N45
cyclonev_lcell_comb \Add2~105 (
// Equation(s):
// \Add2~105_sumout  = SUM(( regval1_DL[28] ) + ( (!\aluimm_DL~q  & ((!\regval2_DL[28]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add2~70  ))
// \Add2~106  = CARRY(( regval1_DL[28] ) + ( (!\aluimm_DL~q  & ((!\regval2_DL[28]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add2~70  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(!\regval2_DL[28]~DUPLICATE_q ),
	.datad(!regval1_DL[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~105_sumout ),
	.cout(\Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \Add2~105 .extended_lut = "off";
defparam \Add2~105 .lut_mask = 64'h00001D1D000000FF;
defparam \Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N48
cyclonev_lcell_comb \Add2~109 (
// Equation(s):
// \Add2~109_sumout  = SUM(( (!\aluimm_DL~q  & ((!\regval2_DL[29]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( regval1_DL[29] ) + ( \Add2~106  ))
// \Add2~110  = CARRY(( (!\aluimm_DL~q  & ((!\regval2_DL[29]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( regval1_DL[29] ) + ( \Add2~106  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(!\regval2_DL[29]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_DL[29]),
	.datag(gnd),
	.cin(\Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~109_sumout ),
	.cout(\Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \Add2~109 .extended_lut = "off";
defparam \Add2~109 .lut_mask = 64'h0000FF000000E2E2;
defparam \Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N51
cyclonev_lcell_comb \Add2~113 (
// Equation(s):
// \Add2~113_sumout  = SUM(( (!\aluimm_DL~q  & ((!\regval2_DL[30]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( regval1_DL[30] ) + ( \Add2~110  ))
// \Add2~114  = CARRY(( (!\aluimm_DL~q  & ((!\regval2_DL[30]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!\sxtimm_DL[15]~DUPLICATE_q )) ) + ( regval1_DL[30] ) + ( \Add2~110  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(!\regval2_DL[30]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_DL[30]),
	.datag(gnd),
	.cin(\Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~113_sumout ),
	.cout(\Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \Add2~113 .extended_lut = "off";
defparam \Add2~113 .lut_mask = 64'h0000FF000000E2E2;
defparam \Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N35
dffeas \regval1_DL[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[14]_OTERM232 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[14] .is_wysiwyg = "true";
defparam \regval1_DL[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N43
dffeas \regval1_DL[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[2]_OTERM391 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[2]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N30
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( regval1_DL[0] ) + ( (!\aluimm_DL~q  & ((\regval2_DL[0]~DUPLICATE_q ))) # (\aluimm_DL~q  & (sxtimm_DL[0])) ) + ( !VCC ))
// \Add1~22  = CARRY(( regval1_DL[0] ) + ( (!\aluimm_DL~q  & ((\regval2_DL[0]~DUPLICATE_q ))) # (\aluimm_DL~q  & (sxtimm_DL[0])) ) + ( !VCC ))

	.dataa(!sxtimm_DL[0]),
	.datab(!\aluimm_DL~q ),
	.datac(!\regval2_DL[0]~DUPLICATE_q ),
	.datad(!regval1_DL[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000E2E2000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N33
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( \regval1_DL[1]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((regval2_DL[1]))) # (\aluimm_DL~q  & (\sxtimm_DL[1]~DUPLICATE_q )) ) + ( \Add1~22  ))
// \Add1~90  = CARRY(( \regval1_DL[1]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((regval2_DL[1]))) # (\aluimm_DL~q  & (\sxtimm_DL[1]~DUPLICATE_q )) ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!\sxtimm_DL[1]~DUPLICATE_q ),
	.datad(!\regval1_DL[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_DL[1]),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(\Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h0000FC30000000FF;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N36
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( (!\aluimm_DL~q  & ((\regval2_DL[2]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[2]~DUPLICATE_q )) ) + ( \regval1_DL[2]~DUPLICATE_q  ) + ( \Add1~90  ))
// \Add1~94  = CARRY(( (!\aluimm_DL~q  & ((\regval2_DL[2]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[2]~DUPLICATE_q )) ) + ( \regval1_DL[2]~DUPLICATE_q  ) + ( \Add1~90  ))

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!\sxtimm_DL[2]~DUPLICATE_q ),
	.datad(!\regval2_DL[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval1_DL[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0000FF00000003CF;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N39
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( (!\aluimm_DL~q  & ((\regval2_DL[3]~DUPLICATE_q ))) # (\aluimm_DL~q  & (sxtimm_DL[3])) ) + ( regval1_DL[3] ) + ( \Add1~94  ))
// \Add1~98  = CARRY(( (!\aluimm_DL~q  & ((\regval2_DL[3]~DUPLICATE_q ))) # (\aluimm_DL~q  & (sxtimm_DL[3])) ) + ( regval1_DL[3] ) + ( \Add1~94  ))

	.dataa(!regval1_DL[3]),
	.datab(!\aluimm_DL~q ),
	.datac(!sxtimm_DL[3]),
	.datad(!\regval2_DL[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(\Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h0000AAAA000003CF;
defparam \Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N42
cyclonev_lcell_comb \Add1~121 (
// Equation(s):
// \Add1~121_sumout  = SUM(( (!\aluimm_DL~q  & ((\regval2_DL[4]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[4]~DUPLICATE_q )) ) + ( \regval1_DL[4]~DUPLICATE_q  ) + ( \Add1~98  ))
// \Add1~122  = CARRY(( (!\aluimm_DL~q  & ((\regval2_DL[4]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[4]~DUPLICATE_q )) ) + ( \regval1_DL[4]~DUPLICATE_q  ) + ( \Add1~98  ))

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!\sxtimm_DL[4]~DUPLICATE_q ),
	.datad(!\regval2_DL[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval1_DL[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~121_sumout ),
	.cout(\Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \Add1~121 .extended_lut = "off";
defparam \Add1~121 .lut_mask = 64'h0000FF00000003CF;
defparam \Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N45
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( regval1_DL[5] ) + ( (!\aluimm_DL~q  & (\regval2_DL[5]~DUPLICATE_q )) # (\aluimm_DL~q  & ((\sxtimm_DL[5]~DUPLICATE_q ))) ) + ( \Add1~122  ))
// \Add1~2  = CARRY(( regval1_DL[5] ) + ( (!\aluimm_DL~q  & (\regval2_DL[5]~DUPLICATE_q )) # (\aluimm_DL~q  & ((\sxtimm_DL[5]~DUPLICATE_q ))) ) + ( \Add1~122  ))

	.dataa(!\regval2_DL[5]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(!\sxtimm_DL[5]~DUPLICATE_q ),
	.datad(!regval1_DL[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000B8B8000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N48
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( regval1_DL[6] ) + ( (!\aluimm_DL~q  & ((\regval2_DL[6]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[6]~DUPLICATE_q )) ) + ( \Add1~2  ))
// \Add1~102  = CARRY(( regval1_DL[6] ) + ( (!\aluimm_DL~q  & ((\regval2_DL[6]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[6]~DUPLICATE_q )) ) + ( \Add1~2  ))

	.dataa(!\sxtimm_DL[6]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(gnd),
	.datad(!regval1_DL[6]),
	.datae(gnd),
	.dataf(!\regval2_DL[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(\Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h0000EE22000000FF;
defparam \Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N51
cyclonev_lcell_comb \Add1~125 (
// Equation(s):
// \Add1~125_sumout  = SUM(( \regval1_DL[7]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((regval2_DL[7]))) # (\aluimm_DL~q  & (sxtimm_DL[7])) ) + ( \Add1~102  ))
// \Add1~126  = CARRY(( \regval1_DL[7]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((regval2_DL[7]))) # (\aluimm_DL~q  & (sxtimm_DL[7])) ) + ( \Add1~102  ))

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!sxtimm_DL[7]),
	.datad(!\regval1_DL[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_DL[7]),
	.datag(gnd),
	.cin(\Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~125_sumout ),
	.cout(\Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \Add1~125 .extended_lut = "off";
defparam \Add1~125 .lut_mask = 64'h0000FC30000000FF;
defparam \Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N54
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( (!\aluimm_DL~q  & ((\regval2_DL[8]~DUPLICATE_q ))) # (\aluimm_DL~q  & (sxtimm_DL[8])) ) + ( \regval1_DL[8]~DUPLICATE_q  ) + ( \Add1~126  ))
// \Add1~74  = CARRY(( (!\aluimm_DL~q  & ((\regval2_DL[8]~DUPLICATE_q ))) # (\aluimm_DL~q  & (sxtimm_DL[8])) ) + ( \regval1_DL[8]~DUPLICATE_q  ) + ( \Add1~126  ))

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!sxtimm_DL[8]),
	.datad(!\regval2_DL[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval1_DL[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000FF00000003CF;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N57
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( \regval1_DL[9]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((\regval2_DL[9]~DUPLICATE_q ))) # (\aluimm_DL~q  & (sxtimm_DL[9])) ) + ( \Add1~74  ))
// \Add1~78  = CARRY(( \regval1_DL[9]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((\regval2_DL[9]~DUPLICATE_q ))) # (\aluimm_DL~q  & (sxtimm_DL[9])) ) + ( \Add1~74  ))

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!sxtimm_DL[9]),
	.datad(!\regval1_DL[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval2_DL[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000FC30000000FF;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N30
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( regval1_DL[10] ) + ( (!\aluimm_DL~q  & ((regval2_DL[10]))) # (\aluimm_DL~q  & (\sxtimm_DL[10]~DUPLICATE_q )) ) + ( \Add1~78  ))
// \Add1~82  = CARRY(( regval1_DL[10] ) + ( (!\aluimm_DL~q  & ((regval2_DL[10]))) # (\aluimm_DL~q  & (\sxtimm_DL[10]~DUPLICATE_q )) ) + ( \Add1~78  ))

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!\sxtimm_DL[10]~DUPLICATE_q ),
	.datad(!regval1_DL[10]),
	.datae(gnd),
	.dataf(!regval2_DL[10]),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h0000FC30000000FF;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N33
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( (!\aluimm_DL~q  & ((regval2_DL[11]))) # (\aluimm_DL~q  & (sxtimm_DL[11])) ) + ( regval1_DL[11] ) + ( \Add1~82  ))
// \Add1~86  = CARRY(( (!\aluimm_DL~q  & ((regval2_DL[11]))) # (\aluimm_DL~q  & (sxtimm_DL[11])) ) + ( regval1_DL[11] ) + ( \Add1~82  ))

	.dataa(!regval1_DL[11]),
	.datab(!\aluimm_DL~q ),
	.datac(!sxtimm_DL[11]),
	.datad(!regval2_DL[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000AAAA000003CF;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N36
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( (!\aluimm_DL~q  & ((\regval2_DL[12]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[12]~DUPLICATE_q )) ) + ( \regval1_DL[12]~DUPLICATE_q  ) + ( \Add1~86  ))
// \Add1~6  = CARRY(( (!\aluimm_DL~q  & ((\regval2_DL[12]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[12]~DUPLICATE_q )) ) + ( \regval1_DL[12]~DUPLICATE_q  ) + ( \Add1~86  ))

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!\sxtimm_DL[12]~DUPLICATE_q ),
	.datad(!\regval2_DL[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval1_DL[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FF00000003CF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N39
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( \regval1_DL[13]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((\regval2_DL[13]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[13]~DUPLICATE_q )) ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( \regval1_DL[13]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((\regval2_DL[13]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[13]~DUPLICATE_q )) ) + ( \Add1~6  ))

	.dataa(!\aluimm_DL~q ),
	.datab(gnd),
	.datac(!\sxtimm_DL[13]~DUPLICATE_q ),
	.datad(!\regval1_DL[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval2_DL[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FA50000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N42
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( (!\aluimm_DL~q  & ((\regval2_DL[14]~DUPLICATE_q ))) # (\aluimm_DL~q  & (sxtimm_DL[14])) ) + ( regval1_DL[14] ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( (!\aluimm_DL~q  & ((\regval2_DL[14]~DUPLICATE_q ))) # (\aluimm_DL~q  & (sxtimm_DL[14])) ) + ( regval1_DL[14] ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!sxtimm_DL[14]),
	.datad(!\regval2_DL[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_DL[14]),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FF00000003CF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N45
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( (!\aluimm_DL~q  & ((regval2_DL[15]))) # (\aluimm_DL~q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( regval1_DL[15] ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( (!\aluimm_DL~q  & ((regval2_DL[15]))) # (\aluimm_DL~q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( regval1_DL[15] ) + ( \Add1~14  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(gnd),
	.datad(!regval2_DL[15]),
	.datae(gnd),
	.dataf(!regval1_DL[15]),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FF00000011DD;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N48
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( (!\aluimm_DL~DUPLICATE_q  & ((regval2_DL[16]))) # (\aluimm_DL~DUPLICATE_q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \regval1_DL[16]~DUPLICATE_q  ) + ( \Add1~18  ))
// \Add1~26  = CARRY(( (!\aluimm_DL~DUPLICATE_q  & ((regval2_DL[16]))) # (\aluimm_DL~DUPLICATE_q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \regval1_DL[16]~DUPLICATE_q  ) + ( \Add1~18  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~DUPLICATE_q ),
	.datac(!regval2_DL[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval1_DL[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FF0000001D1D;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N51
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( \regval1_DL[17]~DUPLICATE_q  ) + ( (!\aluimm_DL~DUPLICATE_q  & ((regval2_DL[17]))) # (\aluimm_DL~DUPLICATE_q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( \regval1_DL[17]~DUPLICATE_q  ) + ( (!\aluimm_DL~DUPLICATE_q  & ((regval2_DL[17]))) # (\aluimm_DL~DUPLICATE_q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add1~26  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\regval1_DL[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_DL[17]),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000EE22000000FF;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N54
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( \regval1_DL[18]~DUPLICATE_q  ) + ( (!\aluimm_DL~DUPLICATE_q  & ((regval2_DL[18]))) # (\aluimm_DL~DUPLICATE_q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add1~30  ))
// \Add1~42  = CARRY(( \regval1_DL[18]~DUPLICATE_q  ) + ( (!\aluimm_DL~DUPLICATE_q  & ((regval2_DL[18]))) # (\aluimm_DL~DUPLICATE_q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add1~30  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\aluimm_DL~DUPLICATE_q ),
	.datad(!\regval1_DL[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_DL[18]),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000FA0A000000FF;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N57
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( (!\aluimm_DL~DUPLICATE_q  & ((\regval2_DL[19]~DUPLICATE_q ))) # (\aluimm_DL~DUPLICATE_q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( regval1_DL[19] ) + ( \Add1~42  ))
// \Add1~46  = CARRY(( (!\aluimm_DL~DUPLICATE_q  & ((\regval2_DL[19]~DUPLICATE_q ))) # (\aluimm_DL~DUPLICATE_q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( regval1_DL[19] ) + ( \Add1~42  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\aluimm_DL~DUPLICATE_q ),
	.datad(!\regval2_DL[19]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_DL[19]),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000FF00000005F5;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N0
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( (!\aluimm_DL~q  & ((regval2_DL[20]))) # (\aluimm_DL~q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( regval1_DL[20] ) + ( \Add1~46  ))
// \Add1~50  = CARRY(( (!\aluimm_DL~q  & ((regval2_DL[20]))) # (\aluimm_DL~q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( regval1_DL[20] ) + ( \Add1~46  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(gnd),
	.datad(!regval2_DL[20]),
	.datae(gnd),
	.dataf(!regval1_DL[20]),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000FF00000011DD;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N3
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( regval1_DL[21] ) + ( (!\aluimm_DL~q  & ((\regval2_DL[21]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add1~50  ))
// \Add1~54  = CARRY(( regval1_DL[21] ) + ( (!\aluimm_DL~q  & ((\regval2_DL[21]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add1~50  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(!\regval2_DL[21]~DUPLICATE_q ),
	.datad(!regval1_DL[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000E2E2000000FF;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N6
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( (!\aluimm_DL~q  & ((\regval2_DL[22]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( regval1_DL[22] ) + ( \Add1~54  ))
// \Add1~58  = CARRY(( (!\aluimm_DL~q  & ((\regval2_DL[22]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( regval1_DL[22] ) + ( \Add1~54  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(!regval1_DL[22]),
	.datad(!\regval2_DL[22]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000F0F0000011DD;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N9
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( regval1_DL[23] ) + ( (!\aluimm_DL~q  & ((\regval2_DL[23]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add1~58  ))
// \Add1~62  = CARRY(( regval1_DL[23] ) + ( (!\aluimm_DL~q  & ((\regval2_DL[23]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add1~58  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(!\regval2_DL[23]~DUPLICATE_q ),
	.datad(!regval1_DL[23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000E2E2000000FF;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N12
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( (!\aluimm_DL~q  & ((\regval2_DL[24]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( regval1_DL[24] ) + ( \Add1~62  ))
// \Add1~34  = CARRY(( (!\aluimm_DL~q  & ((\regval2_DL[24]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( regval1_DL[24] ) + ( \Add1~62  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(!regval1_DL[24]),
	.datad(!\regval2_DL[24]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000F0F0000011DD;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N15
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( (!\aluimm_DL~q  & ((\regval2_DL[25]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( regval1_DL[25] ) + ( \Add1~34  ))
// \Add1~38  = CARRY(( (!\aluimm_DL~q  & ((\regval2_DL[25]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( regval1_DL[25] ) + ( \Add1~34  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(!regval1_DL[25]),
	.datad(!\regval2_DL[25]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000F0F0000011DD;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N18
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( regval1_DL[26] ) + ( (!\aluimm_DL~q  & ((regval2_DL[26]))) # (\aluimm_DL~q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add1~38  ))
// \Add1~66  = CARRY(( regval1_DL[26] ) + ( (!\aluimm_DL~q  & ((regval2_DL[26]))) # (\aluimm_DL~q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add1~38  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(!regval2_DL[26]),
	.datad(!regval1_DL[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000E2E2000000FF;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N21
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( (!\aluimm_DL~q  & ((\regval2_DL[27]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \regval1_DL[27]~DUPLICATE_q  ) + ( \Add1~66  ))
// \Add1~70  = CARRY(( (!\aluimm_DL~q  & ((\regval2_DL[27]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \regval1_DL[27]~DUPLICATE_q  ) + ( \Add1~66  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(!\regval1_DL[27]~DUPLICATE_q ),
	.datad(!\regval2_DL[27]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000F0F0000011DD;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N24
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( regval1_DL[28] ) + ( (!\aluimm_DL~q  & ((\regval2_DL[28]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add1~70  ))
// \Add1~106  = CARRY(( regval1_DL[28] ) + ( (!\aluimm_DL~q  & ((\regval2_DL[28]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add1~70  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(gnd),
	.datad(!regval1_DL[28]),
	.datae(gnd),
	.dataf(!\regval2_DL[28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h0000EE22000000FF;
defparam \Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N27
cyclonev_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_sumout  = SUM(( regval1_DL[29] ) + ( (!\aluimm_DL~q  & ((\regval2_DL[29]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add1~106  ))
// \Add1~110  = CARRY(( regval1_DL[29] ) + ( (!\aluimm_DL~q  & ((\regval2_DL[29]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add1~106  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(!\regval2_DL[29]~DUPLICATE_q ),
	.datad(!regval1_DL[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~109_sumout ),
	.cout(\Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \Add1~109 .extended_lut = "off";
defparam \Add1~109 .lut_mask = 64'h0000E2E2000000FF;
defparam \Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N30
cyclonev_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_sumout  = SUM(( regval1_DL[30] ) + ( (!\aluimm_DL~q  & ((\regval2_DL[30]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add1~110  ))
// \Add1~114  = CARRY(( regval1_DL[30] ) + ( (!\aluimm_DL~q  & ((\regval2_DL[30]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add1~110  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(gnd),
	.datad(!regval1_DL[30]),
	.datae(gnd),
	.dataf(!\regval2_DL[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~113_sumout ),
	.cout(\Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h0000EE22000000FF;
defparam \Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N0
cyclonev_lcell_comb \Selector16~1 (
// Equation(s):
// \Selector16~1_combout  = ( \Add2~113_sumout  & ( \Add1~113_sumout  & ( (!\alufunc_DL[2]~DUPLICATE_q  & !alufunc_DL[0]) ) ) ) # ( !\Add2~113_sumout  & ( \Add1~113_sumout  & ( (!\alufunc_DL[2]~DUPLICATE_q  & (!alufunc_DL[0] & !\alufunc_DL[3]~DUPLICATE_q )) 
// ) ) ) # ( \Add2~113_sumout  & ( !\Add1~113_sumout  & ( (!\alufunc_DL[2]~DUPLICATE_q  & (!alufunc_DL[0] & \alufunc_DL[3]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\alufunc_DL[2]~DUPLICATE_q ),
	.datac(!alufunc_DL[0]),
	.datad(!\alufunc_DL[3]~DUPLICATE_q ),
	.datae(!\Add2~113_sumout ),
	.dataf(!\Add1~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~1 .extended_lut = "off";
defparam \Selector16~1 .lut_mask = 64'h000000C0C000C0C0;
defparam \Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N54
cyclonev_lcell_comb \Selector46~2 (
// Equation(s):
// \Selector46~2_combout  = ( \ShiftRight0~6_combout  & ( (!alufunc_DL[0] & (\ShiftRight0~10_combout  & !\aluin2_A[4]~6_combout )) ) )

	.dataa(gnd),
	.datab(!alufunc_DL[0]),
	.datac(!\ShiftRight0~10_combout ),
	.datad(!\aluin2_A[4]~6_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~2 .extended_lut = "off";
defparam \Selector46~2 .lut_mask = 64'h000000000C000C00;
defparam \Selector46~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N36
cyclonev_lcell_comb \aluin2_A[1]~1 (
// Equation(s):
// \aluin2_A[1]~1_combout  = ( \aluimm_DL~q  & ( sxtimm_DL[1] ) ) # ( !\aluimm_DL~q  & ( regval2_DL[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_DL[1]),
	.datad(!regval2_DL[1]),
	.datae(gnd),
	.dataf(!\aluimm_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[1]~1 .extended_lut = "off";
defparam \aluin2_A[1]~1 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \aluin2_A[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N6
cyclonev_lcell_comb \Selector32~2 (
// Equation(s):
// \Selector32~2_combout  = ( \aluin2_A[1]~1_combout  & ( \ShiftLeft0~1_combout  & ( \regval1_DL[31]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[1]~1_combout  & ( \ShiftLeft0~1_combout  & ( \regval1_DL[31]~DUPLICATE_q  ) ) ) # ( \aluin2_A[1]~1_combout  & ( 
// !\ShiftLeft0~1_combout  & ( \regval1_DL[31]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[1]~1_combout  & ( !\ShiftLeft0~1_combout  & ( (!\aluin2_A[0]~0_combout  & (regval1_DL[30])) # (\aluin2_A[0]~0_combout  & ((\regval1_DL[31]~DUPLICATE_q ))) ) ) )

	.dataa(!regval1_DL[30]),
	.datab(gnd),
	.datac(!\aluin2_A[0]~0_combout ),
	.datad(!\regval1_DL[31]~DUPLICATE_q ),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!\ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~2 .extended_lut = "off";
defparam \Selector32~2 .lut_mask = 64'h505F00FF00FF00FF;
defparam \Selector32~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N54
cyclonev_lcell_comb \ShiftLeft0~15 (
// Equation(s):
// \ShiftLeft0~15_combout  = ( \regval1_DL[1]~DUPLICATE_q  & ( (!\aluin2_A[0]~0_combout  & ((!\aluin2_A[1]~1_combout  & ((regval1_DL[2]))) # (\aluin2_A[1]~1_combout  & (regval1_DL[0])))) # (\aluin2_A[0]~0_combout  & (((!\aluin2_A[1]~1_combout )))) ) ) # ( 
// !\regval1_DL[1]~DUPLICATE_q  & ( (!\aluin2_A[0]~0_combout  & ((!\aluin2_A[1]~1_combout  & ((regval1_DL[2]))) # (\aluin2_A[1]~1_combout  & (regval1_DL[0])))) ) )

	.dataa(!regval1_DL[0]),
	.datab(!regval1_DL[2]),
	.datac(!\aluin2_A[0]~0_combout ),
	.datad(!\aluin2_A[1]~1_combout ),
	.datae(gnd),
	.dataf(!\regval1_DL[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~15 .extended_lut = "off";
defparam \ShiftLeft0~15 .lut_mask = 64'h305030503F503F50;
defparam \ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N2
dffeas \regval1_DL[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[4]_OTERM397 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[4] .is_wysiwyg = "true";
defparam \regval1_DL[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N48
cyclonev_lcell_comb \ShiftLeft0~14 (
// Equation(s):
// \ShiftLeft0~14_combout  = ( \aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( \regval1_DL[3]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( regval1_DL[4] ) ) ) # ( \aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  
// & ( regval1_DL[5] ) ) ) # ( !\aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  & ( regval1_DL[6] ) ) )

	.dataa(!\regval1_DL[3]~DUPLICATE_q ),
	.datab(!regval1_DL[4]),
	.datac(!regval1_DL[5]),
	.datad(!regval1_DL[6]),
	.datae(!\aluin2_A[0]~0_combout ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~14 .extended_lut = "off";
defparam \ShiftLeft0~14 .lut_mask = 64'h00FF0F0F33335555;
defparam \ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N48
cyclonev_lcell_comb \ShiftLeft0~12 (
// Equation(s):
// \ShiftLeft0~12_combout  = ( \regval1_DL[13]~DUPLICATE_q  & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & (\regval1_DL[12]~DUPLICATE_q )) # (\aluin2_A[0]~0_combout  & ((regval1_DL[11]))) ) ) ) # ( !\regval1_DL[13]~DUPLICATE_q  & ( 
// \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & (\regval1_DL[12]~DUPLICATE_q )) # (\aluin2_A[0]~0_combout  & ((regval1_DL[11]))) ) ) ) # ( \regval1_DL[13]~DUPLICATE_q  & ( !\aluin2_A[1]~1_combout  & ( (\aluin2_A[0]~0_combout ) # (regval1_DL[14]) ) 
// ) ) # ( !\regval1_DL[13]~DUPLICATE_q  & ( !\aluin2_A[1]~1_combout  & ( (regval1_DL[14] & !\aluin2_A[0]~0_combout ) ) ) )

	.dataa(!\regval1_DL[12]~DUPLICATE_q ),
	.datab(!regval1_DL[11]),
	.datac(!regval1_DL[14]),
	.datad(!\aluin2_A[0]~0_combout ),
	.datae(!\regval1_DL[13]~DUPLICATE_q ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~12 .extended_lut = "off";
defparam \ShiftLeft0~12 .lut_mask = 64'h0F000FFF55335533;
defparam \ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N12
cyclonev_lcell_comb \ShiftLeft0~16 (
// Equation(s):
// \ShiftLeft0~16_combout  = ( \ShiftLeft0~14_combout  & ( \ShiftLeft0~12_combout  & ( (!\aluin2_A[2]~7_combout ) # ((!\aluin2_A[3]~5_combout  & (\ShiftLeft0~13_combout )) # (\aluin2_A[3]~5_combout  & ((\ShiftLeft0~15_combout )))) ) ) ) # ( 
// !\ShiftLeft0~14_combout  & ( \ShiftLeft0~12_combout  & ( (!\aluin2_A[2]~7_combout  & (!\aluin2_A[3]~5_combout )) # (\aluin2_A[2]~7_combout  & ((!\aluin2_A[3]~5_combout  & (\ShiftLeft0~13_combout )) # (\aluin2_A[3]~5_combout  & ((\ShiftLeft0~15_combout 
// ))))) ) ) ) # ( \ShiftLeft0~14_combout  & ( !\ShiftLeft0~12_combout  & ( (!\aluin2_A[2]~7_combout  & (\aluin2_A[3]~5_combout )) # (\aluin2_A[2]~7_combout  & ((!\aluin2_A[3]~5_combout  & (\ShiftLeft0~13_combout )) # (\aluin2_A[3]~5_combout  & 
// ((\ShiftLeft0~15_combout ))))) ) ) ) # ( !\ShiftLeft0~14_combout  & ( !\ShiftLeft0~12_combout  & ( (\aluin2_A[2]~7_combout  & ((!\aluin2_A[3]~5_combout  & (\ShiftLeft0~13_combout )) # (\aluin2_A[3]~5_combout  & ((\ShiftLeft0~15_combout ))))) ) ) )

	.dataa(!\aluin2_A[2]~7_combout ),
	.datab(!\aluin2_A[3]~5_combout ),
	.datac(!\ShiftLeft0~13_combout ),
	.datad(!\ShiftLeft0~15_combout ),
	.datae(!\ShiftLeft0~14_combout ),
	.dataf(!\ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~16 .extended_lut = "off";
defparam \ShiftLeft0~16 .lut_mask = 64'h041526378C9DAEBF;
defparam \ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N36
cyclonev_lcell_comb \ShiftLeft0~58 (
// Equation(s):
// \ShiftLeft0~58_combout  = ( regval1_DL[29] & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & ((regval1_DL[28]))) # (\aluin2_A[0]~0_combout  & (\regval1_DL[27]~DUPLICATE_q )) ) ) ) # ( !regval1_DL[29] & ( \aluin2_A[1]~1_combout  & ( 
// (!\aluin2_A[0]~0_combout  & ((regval1_DL[28]))) # (\aluin2_A[0]~0_combout  & (\regval1_DL[27]~DUPLICATE_q )) ) ) ) # ( regval1_DL[29] & ( !\aluin2_A[1]~1_combout  & ( (\aluin2_A[0]~0_combout ) # (regval1_DL[30]) ) ) ) # ( !regval1_DL[29] & ( 
// !\aluin2_A[1]~1_combout  & ( (regval1_DL[30] & !\aluin2_A[0]~0_combout ) ) ) )

	.dataa(!regval1_DL[30]),
	.datab(!\regval1_DL[27]~DUPLICATE_q ),
	.datac(!regval1_DL[28]),
	.datad(!\aluin2_A[0]~0_combout ),
	.datae(!regval1_DL[29]),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~58 .extended_lut = "off";
defparam \ShiftLeft0~58 .lut_mask = 64'h550055FF0F330F33;
defparam \ShiftLeft0~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N42
cyclonev_lcell_comb \ShiftLeft0~49 (
// Equation(s):
// \ShiftLeft0~49_combout  = ( \aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( regval1_DL[23] ) ) ) # ( !\aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( regval1_DL[24] ) ) ) # ( \aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  & ( 
// \regval1_DL[25]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  & ( regval1_DL[26] ) ) )

	.dataa(!regval1_DL[23]),
	.datab(!regval1_DL[24]),
	.datac(!regval1_DL[26]),
	.datad(!\regval1_DL[25]~DUPLICATE_q ),
	.datae(!\aluin2_A[0]~0_combout ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~49 .extended_lut = "off";
defparam \ShiftLeft0~49 .lut_mask = 64'h0F0F00FF33335555;
defparam \ShiftLeft0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N48
cyclonev_lcell_comb \ShiftLeft0~35 (
// Equation(s):
// \ShiftLeft0~35_combout  = ( regval1_DL[15] & ( \aluin2_A[1]~1_combout  & ( (\aluin2_A[0]~0_combout ) # (regval1_DL[16]) ) ) ) # ( !regval1_DL[15] & ( \aluin2_A[1]~1_combout  & ( (regval1_DL[16] & !\aluin2_A[0]~0_combout ) ) ) ) # ( regval1_DL[15] & ( 
// !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & (\regval1_DL[18]~DUPLICATE_q )) # (\aluin2_A[0]~0_combout  & ((regval1_DL[17]))) ) ) ) # ( !regval1_DL[15] & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & (\regval1_DL[18]~DUPLICATE_q 
// )) # (\aluin2_A[0]~0_combout  & ((regval1_DL[17]))) ) ) )

	.dataa(!regval1_DL[16]),
	.datab(!\regval1_DL[18]~DUPLICATE_q ),
	.datac(!regval1_DL[17]),
	.datad(!\aluin2_A[0]~0_combout ),
	.datae(!regval1_DL[15]),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~35 .extended_lut = "off";
defparam \ShiftLeft0~35 .lut_mask = 64'h330F330F550055FF;
defparam \ShiftLeft0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N54
cyclonev_lcell_comb \ShiftLeft0~43 (
// Equation(s):
// \ShiftLeft0~43_combout  = ( \aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( \regval1_DL[19]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( regval1_DL[20] ) ) ) # ( \aluin2_A[0]~0_combout  & ( 
// !\aluin2_A[1]~1_combout  & ( \regval1_DL[21]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  & ( regval1_DL[22] ) ) )

	.dataa(!regval1_DL[22]),
	.datab(!\regval1_DL[19]~DUPLICATE_q ),
	.datac(!regval1_DL[20]),
	.datad(!\regval1_DL[21]~DUPLICATE_q ),
	.datae(!\aluin2_A[0]~0_combout ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~43 .extended_lut = "off";
defparam \ShiftLeft0~43 .lut_mask = 64'h555500FF0F0F3333;
defparam \ShiftLeft0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N24
cyclonev_lcell_comb \ShiftLeft0~59 (
// Equation(s):
// \ShiftLeft0~59_combout  = ( \ShiftLeft0~35_combout  & ( \ShiftLeft0~43_combout  & ( ((!\aluin2_A[2]~7_combout  & (\ShiftLeft0~58_combout )) # (\aluin2_A[2]~7_combout  & ((\ShiftLeft0~49_combout )))) # (\aluin2_A[3]~5_combout ) ) ) ) # ( 
// !\ShiftLeft0~35_combout  & ( \ShiftLeft0~43_combout  & ( (!\aluin2_A[2]~7_combout  & (((\ShiftLeft0~58_combout )) # (\aluin2_A[3]~5_combout ))) # (\aluin2_A[2]~7_combout  & (!\aluin2_A[3]~5_combout  & ((\ShiftLeft0~49_combout )))) ) ) ) # ( 
// \ShiftLeft0~35_combout  & ( !\ShiftLeft0~43_combout  & ( (!\aluin2_A[2]~7_combout  & (!\aluin2_A[3]~5_combout  & (\ShiftLeft0~58_combout ))) # (\aluin2_A[2]~7_combout  & (((\ShiftLeft0~49_combout )) # (\aluin2_A[3]~5_combout ))) ) ) ) # ( 
// !\ShiftLeft0~35_combout  & ( !\ShiftLeft0~43_combout  & ( (!\aluin2_A[3]~5_combout  & ((!\aluin2_A[2]~7_combout  & (\ShiftLeft0~58_combout )) # (\aluin2_A[2]~7_combout  & ((\ShiftLeft0~49_combout ))))) ) ) )

	.dataa(!\aluin2_A[2]~7_combout ),
	.datab(!\aluin2_A[3]~5_combout ),
	.datac(!\ShiftLeft0~58_combout ),
	.datad(!\ShiftLeft0~49_combout ),
	.datae(!\ShiftLeft0~35_combout ),
	.dataf(!\ShiftLeft0~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~59 .extended_lut = "off";
defparam \ShiftLeft0~59 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \ShiftLeft0~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N12
cyclonev_lcell_comb \Selector46~21 (
// Equation(s):
// \Selector46~21_combout  = ( !\ShiftRight0~11_combout  & ( alufunc_DL[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_DL[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~21 .extended_lut = "off";
defparam \Selector46~21 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Selector46~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N30
cyclonev_lcell_comb \Selector16~2 (
// Equation(s):
// \Selector16~2_combout  = ( \Selector46~21_combout  & ( (!\aluin2_A[4]~6_combout  & ((\ShiftLeft0~59_combout ))) # (\aluin2_A[4]~6_combout  & (\ShiftLeft0~16_combout )) ) )

	.dataa(!\aluin2_A[4]~6_combout ),
	.datab(gnd),
	.datac(!\ShiftLeft0~16_combout ),
	.datad(!\ShiftLeft0~59_combout ),
	.datae(gnd),
	.dataf(!\Selector46~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~2 .extended_lut = "off";
defparam \Selector16~2 .lut_mask = 64'h0000000005AF05AF;
defparam \Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N36
cyclonev_lcell_comb \Selector16~3 (
// Equation(s):
// \Selector16~3_combout  = ( \Selector16~2_combout  & ( \Selector46~0_combout  ) ) # ( !\Selector16~2_combout  & ( (\Selector46~0_combout  & ((!\Selector46~2_combout  & (\Selector15~0_OTERM473 )) # (\Selector46~2_combout  & ((\Selector32~2_combout ))))) ) )

	.dataa(!\Selector15~0_OTERM473 ),
	.datab(!\Selector46~2_combout ),
	.datac(!\Selector32~2_combout ),
	.datad(!\Selector46~0_combout ),
	.datae(gnd),
	.dataf(!\Selector16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~3 .extended_lut = "off";
defparam \Selector16~3 .lut_mask = 64'h0047004700FF00FF;
defparam \Selector16~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N33
cyclonev_lcell_comb \Selector16~4 (
// Equation(s):
// \Selector16~4_combout  = ( !\Selector16~3_combout  & ( (!\Selector28~1_combout ) # (!\aluin2_A[30]~22_combout  $ (!\alufunc_DL[3]~DUPLICATE_q  $ (!regval1_DL[30]))) ) )

	.dataa(!\aluin2_A[30]~22_combout ),
	.datab(!\alufunc_DL[3]~DUPLICATE_q ),
	.datac(!\Selector28~1_combout ),
	.datad(!regval1_DL[30]),
	.datae(gnd),
	.dataf(!\Selector16~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~4 .extended_lut = "off";
defparam \Selector16~4 .lut_mask = 64'hF9F6F9F600000000;
defparam \Selector16~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N24
cyclonev_lcell_comb \Selector16~5 (
// Equation(s):
// \Selector16~5_combout  = ( \Selector16~1_combout  & ( \Selector16~4_combout  & ( (\Selector28~0_combout  & alufunc_DL[5]) ) ) ) # ( !\Selector16~1_combout  & ( \Selector16~4_combout  & ( (\Selector28~0_combout  & (alufunc_DL[5] & \Selector16~0_combout )) 
// ) ) ) # ( \Selector16~1_combout  & ( !\Selector16~4_combout  & ( alufunc_DL[5] ) ) ) # ( !\Selector16~1_combout  & ( !\Selector16~4_combout  & ( alufunc_DL[5] ) ) )

	.dataa(gnd),
	.datab(!\Selector28~0_combout ),
	.datac(!alufunc_DL[5]),
	.datad(!\Selector16~0_combout ),
	.datae(!\Selector16~1_combout ),
	.dataf(!\Selector16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~5 .extended_lut = "off";
defparam \Selector16~5 .lut_mask = 64'h0F0F0F0F00030303;
defparam \Selector16~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N25
dffeas \aluout_AL[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector16~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[30]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[30] .is_wysiwyg = "true";
defparam \aluout_AL[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N30
cyclonev_lcell_comb \wregval_ML~41 (
// Equation(s):
// \wregval_ML~41_combout  = ( aluout_AL[30] & ( ((!\selmemout_AL~q  & pcplus_AL[30])) # (\selaluout_AL~q ) ) ) # ( !aluout_AL[30] & ( (!\selaluout_AL~q  & (!\selmemout_AL~q  & pcplus_AL[30])) ) )

	.dataa(!\selaluout_AL~q ),
	.datab(gnd),
	.datac(!\selmemout_AL~q ),
	.datad(!pcplus_AL[30]),
	.datae(gnd),
	.dataf(!aluout_AL[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~41 .extended_lut = "off";
defparam \wregval_ML~41 .lut_mask = 64'h00A000A055F555F5;
defparam \wregval_ML~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N5
dffeas \regval2_AL[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_DL[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[30] .is_wysiwyg = "true";
defparam \regval2_AL[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N15
cyclonev_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = ( \aluimm_DL~DUPLICATE_q  & ( (alufunc_DL[0] & !sxtimm_DL[4]) ) ) # ( !\aluimm_DL~DUPLICATE_q  & ( (!\regval2_DL[4]~DUPLICATE_q  & alufunc_DL[0]) ) )

	.dataa(!\regval2_DL[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!alufunc_DL[0]),
	.datad(!sxtimm_DL[4]),
	.datae(gnd),
	.dataf(!\aluimm_DL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~0 .extended_lut = "off";
defparam \Selector32~0 .lut_mask = 64'h0A0A0A0A0F000F00;
defparam \Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N39
cyclonev_lcell_comb \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = ( \Selector32~0_combout  & ( !\ShiftLeft0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftLeft0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~0 .extended_lut = "off";
defparam \Selector45~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N0
cyclonev_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = ( \ShiftLeft0~15_combout  & ( \ShiftRight0~6_combout  & ( (!\ShiftRight0~10_combout  & (\Selector15~0_OTERM473 )) # (\ShiftRight0~10_combout  & ((\Selector45~0_combout ))) ) ) ) # ( !\ShiftLeft0~15_combout  & ( 
// \ShiftRight0~6_combout  & ( (\Selector15~0_OTERM473  & !\ShiftRight0~10_combout ) ) ) ) # ( \ShiftLeft0~15_combout  & ( !\ShiftRight0~6_combout  & ( \Selector15~0_OTERM473  ) ) ) # ( !\ShiftLeft0~15_combout  & ( !\ShiftRight0~6_combout  & ( 
// \Selector15~0_OTERM473  ) ) )

	.dataa(!\Selector15~0_OTERM473 ),
	.datab(gnd),
	.datac(!\ShiftRight0~10_combout ),
	.datad(!\Selector45~0_combout ),
	.datae(!\ShiftLeft0~15_combout ),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~0 .extended_lut = "off";
defparam \Selector44~0 .lut_mask = 64'h555555555050505F;
defparam \Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N30
cyclonev_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = ( !alufunc_DL[0] & ( (!alufunc_DL[4] & (!\alufunc_DL[2]~DUPLICATE_q  & !\alufunc_DL[1]~DUPLICATE_q )) ) )

	.dataa(!alufunc_DL[4]),
	.datab(!\alufunc_DL[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\alufunc_DL[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!alufunc_DL[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~0 .extended_lut = "off";
defparam \Selector39~0 .lut_mask = 64'h8800880000000000;
defparam \Selector39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N54
cyclonev_lcell_comb \Selector44~2 (
// Equation(s):
// \Selector44~2_combout  = ( \aluin2_A[2]~7_combout  & ( regval1_DL[2] & ( (!\alufunc_DL[3]~DUPLICATE_q  & (\Selector24~0_combout )) # (\alufunc_DL[3]~DUPLICATE_q  & ((\Selector28~1_combout ))) ) ) ) # ( !\aluin2_A[2]~7_combout  & ( regval1_DL[2] & ( 
// (!\alufunc_DL[3]~DUPLICATE_q  & (((\Selector24~0_combout  & alufunc_DL[0])) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (\Selector24~0_combout  & (!alufunc_DL[0]))) ) ) ) # ( \aluin2_A[2]~7_combout  & ( !regval1_DL[2] & ( 
// (!\alufunc_DL[3]~DUPLICATE_q  & (((\Selector24~0_combout  & alufunc_DL[0])) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (\Selector24~0_combout  & (!alufunc_DL[0]))) ) ) ) # ( !\aluin2_A[2]~7_combout  & ( !regval1_DL[2] & ( 
// (\alufunc_DL[3]~DUPLICATE_q  & ((\Selector28~1_combout ) # (\Selector24~0_combout ))) ) ) )

	.dataa(!\Selector24~0_combout ),
	.datab(!alufunc_DL[0]),
	.datac(!\alufunc_DL[3]~DUPLICATE_q ),
	.datad(!\Selector28~1_combout ),
	.datae(!\aluin2_A[2]~7_combout ),
	.dataf(!regval1_DL[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~2 .extended_lut = "off";
defparam \Selector44~2 .lut_mask = 64'h050F14F414F4505F;
defparam \Selector44~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N6
cyclonev_lcell_comb \Selector44~3 (
// Equation(s):
// \Selector44~3_combout  = ( \Add2~93_sumout  & ( (!\Selector44~2_combout  & ((!\Selector39~0_combout ) # ((!\Add1~93_sumout  & !\alufunc_DL[3]~DUPLICATE_q )))) ) ) # ( !\Add2~93_sumout  & ( (!\Selector44~2_combout  & ((!\Add1~93_sumout ) # 
// ((!\Selector39~0_combout ) # (\alufunc_DL[3]~DUPLICATE_q )))) ) )

	.dataa(!\Add1~93_sumout ),
	.datab(!\Selector39~0_combout ),
	.datac(!\alufunc_DL[3]~DUPLICATE_q ),
	.datad(!\Selector44~2_combout ),
	.datae(gnd),
	.dataf(!\Add2~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~3 .extended_lut = "off";
defparam \Selector44~3 .lut_mask = 64'hEF00EF00EC00EC00;
defparam \Selector44~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N42
cyclonev_lcell_comb \ShiftRight0~44 (
// Equation(s):
// \ShiftRight0~44_combout  = ( \aluin2_A[1]~1_combout  & ( \regval1_DL[31]~DUPLICATE_q  ) ) # ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & ((regval1_DL[30]))) # (\aluin2_A[0]~0_combout  & (\regval1_DL[31]~DUPLICATE_q )) ) )

	.dataa(!\aluin2_A[0]~0_combout ),
	.datab(gnd),
	.datac(!\regval1_DL[31]~DUPLICATE_q ),
	.datad(!regval1_DL[30]),
	.datae(gnd),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~44 .extended_lut = "off";
defparam \ShiftRight0~44 .lut_mask = 64'h05AF05AF0F0F0F0F;
defparam \ShiftRight0~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N12
cyclonev_lcell_comb \ShiftRight0~30 (
// Equation(s):
// \ShiftRight0~30_combout  = ( regval1_DL[24] & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout ) # (\regval1_DL[25]~DUPLICATE_q ) ) ) ) # ( !regval1_DL[24] & ( \aluin2_A[1]~1_combout  & ( (\regval1_DL[25]~DUPLICATE_q  & \aluin2_A[0]~0_combout ) ) ) 
// ) # ( regval1_DL[24] & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & ((regval1_DL[22]))) # (\aluin2_A[0]~0_combout  & (regval1_DL[23])) ) ) ) # ( !regval1_DL[24] & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & ((regval1_DL[22]))) 
// # (\aluin2_A[0]~0_combout  & (regval1_DL[23])) ) ) )

	.dataa(!regval1_DL[23]),
	.datab(!\regval1_DL[25]~DUPLICATE_q ),
	.datac(!\aluin2_A[0]~0_combout ),
	.datad(!regval1_DL[22]),
	.datae(!regval1_DL[24]),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~30 .extended_lut = "off";
defparam \ShiftRight0~30 .lut_mask = 64'h05F505F50303F3F3;
defparam \ShiftRight0~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N6
cyclonev_lcell_comb \ShiftRight0~29 (
// Equation(s):
// \ShiftRight0~29_combout  = ( \regval1_DL[21]~DUPLICATE_q  & ( \aluin2_A[1]~1_combout  & ( (regval1_DL[20]) # (\aluin2_A[0]~0_combout ) ) ) ) # ( !\regval1_DL[21]~DUPLICATE_q  & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & regval1_DL[20]) ) ) 
// ) # ( \regval1_DL[21]~DUPLICATE_q  & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & ((\regval1_DL[18]~DUPLICATE_q ))) # (\aluin2_A[0]~0_combout  & (\regval1_DL[19]~DUPLICATE_q )) ) ) ) # ( !\regval1_DL[21]~DUPLICATE_q  & ( 
// !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & ((\regval1_DL[18]~DUPLICATE_q ))) # (\aluin2_A[0]~0_combout  & (\regval1_DL[19]~DUPLICATE_q )) ) ) )

	.dataa(!\aluin2_A[0]~0_combout ),
	.datab(!regval1_DL[20]),
	.datac(!\regval1_DL[19]~DUPLICATE_q ),
	.datad(!\regval1_DL[18]~DUPLICATE_q ),
	.datae(!\regval1_DL[21]~DUPLICATE_q ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~29 .extended_lut = "off";
defparam \ShiftRight0~29 .lut_mask = 64'h05AF05AF22227777;
defparam \ShiftRight0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N52
dffeas \regval1_DL[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[26]_OTERM271 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[26]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N12
cyclonev_lcell_comb \ShiftRight0~31 (
// Equation(s):
// \ShiftRight0~31_combout  = ( \aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( regval1_DL[29] ) ) ) # ( !\aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( regval1_DL[28] ) ) ) # ( \aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  & ( 
// \regval1_DL[27]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  & ( \regval1_DL[26]~DUPLICATE_q  ) ) )

	.dataa(!\regval1_DL[26]~DUPLICATE_q ),
	.datab(!\regval1_DL[27]~DUPLICATE_q ),
	.datac(!regval1_DL[29]),
	.datad(!regval1_DL[28]),
	.datae(!\aluin2_A[0]~0_combout ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~31 .extended_lut = "off";
defparam \ShiftRight0~31 .lut_mask = 64'h5555333300FF0F0F;
defparam \ShiftRight0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N36
cyclonev_lcell_comb \ShiftRight0~45 (
// Equation(s):
// \ShiftRight0~45_combout  = ( \ShiftRight0~29_combout  & ( \ShiftRight0~31_combout  & ( (!\aluin2_A[2]~7_combout ) # ((!\aluin2_A[3]~5_combout  & ((\ShiftRight0~30_combout ))) # (\aluin2_A[3]~5_combout  & (\ShiftRight0~44_combout ))) ) ) ) # ( 
// !\ShiftRight0~29_combout  & ( \ShiftRight0~31_combout  & ( (!\aluin2_A[3]~5_combout  & (((\ShiftRight0~30_combout  & \aluin2_A[2]~7_combout )))) # (\aluin2_A[3]~5_combout  & (((!\aluin2_A[2]~7_combout )) # (\ShiftRight0~44_combout ))) ) ) ) # ( 
// \ShiftRight0~29_combout  & ( !\ShiftRight0~31_combout  & ( (!\aluin2_A[3]~5_combout  & (((!\aluin2_A[2]~7_combout ) # (\ShiftRight0~30_combout )))) # (\aluin2_A[3]~5_combout  & (\ShiftRight0~44_combout  & ((\aluin2_A[2]~7_combout )))) ) ) ) # ( 
// !\ShiftRight0~29_combout  & ( !\ShiftRight0~31_combout  & ( (\aluin2_A[2]~7_combout  & ((!\aluin2_A[3]~5_combout  & ((\ShiftRight0~30_combout ))) # (\aluin2_A[3]~5_combout  & (\ShiftRight0~44_combout )))) ) ) )

	.dataa(!\aluin2_A[3]~5_combout ),
	.datab(!\ShiftRight0~44_combout ),
	.datac(!\ShiftRight0~30_combout ),
	.datad(!\aluin2_A[2]~7_combout ),
	.datae(!\ShiftRight0~29_combout ),
	.dataf(!\ShiftRight0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~45 .extended_lut = "off";
defparam \ShiftRight0~45 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \ShiftRight0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N0
cyclonev_lcell_comb \ShiftRight0~58 (
// Equation(s):
// \ShiftRight0~58_combout  = ( regval1_DL[6] & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & ((regval1_DL[8]))) # (\aluin2_A[0]~0_combout  & (regval1_DL[9])) ) ) ) # ( !regval1_DL[6] & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & 
// ((regval1_DL[8]))) # (\aluin2_A[0]~0_combout  & (regval1_DL[9])) ) ) ) # ( regval1_DL[6] & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout ) # (\regval1_DL[7]~DUPLICATE_q ) ) ) ) # ( !regval1_DL[6] & ( !\aluin2_A[1]~1_combout  & ( 
// (\aluin2_A[0]~0_combout  & \regval1_DL[7]~DUPLICATE_q ) ) ) )

	.dataa(!regval1_DL[9]),
	.datab(!regval1_DL[8]),
	.datac(!\aluin2_A[0]~0_combout ),
	.datad(!\regval1_DL[7]~DUPLICATE_q ),
	.datae(!regval1_DL[6]),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~58 .extended_lut = "off";
defparam \ShiftRight0~58 .lut_mask = 64'h000FF0FF35353535;
defparam \ShiftRight0~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N48
cyclonev_lcell_comb \ShiftRight0~51 (
// Equation(s):
// \ShiftRight0~51_combout  = ( \regval1_DL[13]~DUPLICATE_q  & ( \aluin2_A[1]~1_combout  & ( (\aluin2_A[0]~0_combout ) # (\regval1_DL[12]~DUPLICATE_q ) ) ) ) # ( !\regval1_DL[13]~DUPLICATE_q  & ( \aluin2_A[1]~1_combout  & ( (\regval1_DL[12]~DUPLICATE_q  & 
// !\aluin2_A[0]~0_combout ) ) ) ) # ( \regval1_DL[13]~DUPLICATE_q  & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & ((\regval1_DL[10]~DUPLICATE_q ))) # (\aluin2_A[0]~0_combout  & (regval1_DL[11])) ) ) ) # ( !\regval1_DL[13]~DUPLICATE_q  & ( 
// !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & ((\regval1_DL[10]~DUPLICATE_q ))) # (\aluin2_A[0]~0_combout  & (regval1_DL[11])) ) ) )

	.dataa(!regval1_DL[11]),
	.datab(!\regval1_DL[12]~DUPLICATE_q ),
	.datac(!\aluin2_A[0]~0_combout ),
	.datad(!\regval1_DL[10]~DUPLICATE_q ),
	.datae(!\regval1_DL[13]~DUPLICATE_q ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~51 .extended_lut = "off";
defparam \ShiftRight0~51 .lut_mask = 64'h05F505F530303F3F;
defparam \ShiftRight0~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N36
cyclonev_lcell_comb \ShiftRight0~28 (
// Equation(s):
// \ShiftRight0~28_combout  = ( regval1_DL[15] & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & (regval1_DL[16])) # (\aluin2_A[0]~0_combout  & ((regval1_DL[17]))) ) ) ) # ( !regval1_DL[15] & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  
// & (regval1_DL[16])) # (\aluin2_A[0]~0_combout  & ((regval1_DL[17]))) ) ) ) # ( regval1_DL[15] & ( !\aluin2_A[1]~1_combout  & ( (\regval1_DL[14]~DUPLICATE_q ) # (\aluin2_A[0]~0_combout ) ) ) ) # ( !regval1_DL[15] & ( !\aluin2_A[1]~1_combout  & ( 
// (!\aluin2_A[0]~0_combout  & \regval1_DL[14]~DUPLICATE_q ) ) ) )

	.dataa(!\aluin2_A[0]~0_combout ),
	.datab(!\regval1_DL[14]~DUPLICATE_q ),
	.datac(!regval1_DL[16]),
	.datad(!regval1_DL[17]),
	.datae(!regval1_DL[15]),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~28 .extended_lut = "off";
defparam \ShiftRight0~28 .lut_mask = 64'h222277770A5F0A5F;
defparam \ShiftRight0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N36
cyclonev_lcell_comb \ShiftRight0~57 (
// Equation(s):
// \ShiftRight0~57_combout  = ( regval1_DL[5] & ( \aluin2_A[0]~0_combout  & ( (\aluin2_A[1]~1_combout ) # (\regval1_DL[3]~DUPLICATE_q ) ) ) ) # ( !regval1_DL[5] & ( \aluin2_A[0]~0_combout  & ( (\regval1_DL[3]~DUPLICATE_q  & !\aluin2_A[1]~1_combout ) ) ) ) # 
// ( regval1_DL[5] & ( !\aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & (regval1_DL[2])) # (\aluin2_A[1]~1_combout  & ((regval1_DL[4]))) ) ) ) # ( !regval1_DL[5] & ( !\aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & (regval1_DL[2])) # 
// (\aluin2_A[1]~1_combout  & ((regval1_DL[4]))) ) ) )

	.dataa(!\regval1_DL[3]~DUPLICATE_q ),
	.datab(!\aluin2_A[1]~1_combout ),
	.datac(!regval1_DL[2]),
	.datad(!regval1_DL[4]),
	.datae(!regval1_DL[5]),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~57 .extended_lut = "off";
defparam \ShiftRight0~57 .lut_mask = 64'h0C3F0C3F44447777;
defparam \ShiftRight0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N42
cyclonev_lcell_comb \ShiftRight0~59 (
// Equation(s):
// \ShiftRight0~59_combout  = ( \ShiftRight0~28_combout  & ( \ShiftRight0~57_combout  & ( (!\aluin2_A[3]~5_combout  & (((!\aluin2_A[2]~7_combout )) # (\ShiftRight0~58_combout ))) # (\aluin2_A[3]~5_combout  & (((\aluin2_A[2]~7_combout ) # 
// (\ShiftRight0~51_combout )))) ) ) ) # ( !\ShiftRight0~28_combout  & ( \ShiftRight0~57_combout  & ( (!\aluin2_A[3]~5_combout  & (((!\aluin2_A[2]~7_combout )) # (\ShiftRight0~58_combout ))) # (\aluin2_A[3]~5_combout  & (((\ShiftRight0~51_combout  & 
// !\aluin2_A[2]~7_combout )))) ) ) ) # ( \ShiftRight0~28_combout  & ( !\ShiftRight0~57_combout  & ( (!\aluin2_A[3]~5_combout  & (\ShiftRight0~58_combout  & ((\aluin2_A[2]~7_combout )))) # (\aluin2_A[3]~5_combout  & (((\aluin2_A[2]~7_combout ) # 
// (\ShiftRight0~51_combout )))) ) ) ) # ( !\ShiftRight0~28_combout  & ( !\ShiftRight0~57_combout  & ( (!\aluin2_A[3]~5_combout  & (\ShiftRight0~58_combout  & ((\aluin2_A[2]~7_combout )))) # (\aluin2_A[3]~5_combout  & (((\ShiftRight0~51_combout  & 
// !\aluin2_A[2]~7_combout )))) ) ) )

	.dataa(!\ShiftRight0~58_combout ),
	.datab(!\aluin2_A[3]~5_combout ),
	.datac(!\ShiftRight0~51_combout ),
	.datad(!\aluin2_A[2]~7_combout ),
	.datae(!\ShiftRight0~28_combout ),
	.dataf(!\ShiftRight0~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~59 .extended_lut = "off";
defparam \ShiftRight0~59 .lut_mask = 64'h03440377CF44CF77;
defparam \ShiftRight0~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N3
cyclonev_lcell_comb \Selector44~1 (
// Equation(s):
// \Selector44~1_combout  = ( !\ShiftRight0~11_combout  & ( (!alufunc_DL[0] & ((!\aluin2_A[4]~6_combout  & ((\ShiftRight0~59_combout ))) # (\aluin2_A[4]~6_combout  & (\ShiftRight0~45_combout )))) ) )

	.dataa(!alufunc_DL[0]),
	.datab(!\aluin2_A[4]~6_combout ),
	.datac(!\ShiftRight0~45_combout ),
	.datad(!\ShiftRight0~59_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~1 .extended_lut = "off";
defparam \Selector44~1 .lut_mask = 64'h028A028A00000000;
defparam \Selector44~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N9
cyclonev_lcell_comb \Selector44~4 (
// Equation(s):
// \Selector44~4_combout  = ( \Selector44~1_combout  & ( (alufunc_DL[5] & ((!\Selector44~3_combout ) # (\Selector46~0_combout ))) ) ) # ( !\Selector44~1_combout  & ( (alufunc_DL[5] & ((!\Selector44~3_combout ) # ((\Selector46~0_combout  & 
// \Selector44~0_combout )))) ) )

	.dataa(!\Selector46~0_combout ),
	.datab(!alufunc_DL[5]),
	.datac(!\Selector44~0_combout ),
	.datad(!\Selector44~3_combout ),
	.datae(gnd),
	.dataf(!\Selector44~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~4 .extended_lut = "off";
defparam \Selector44~4 .lut_mask = 64'h3301330133113311;
defparam \Selector44~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N44
dffeas \aluout_AL[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector44~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[2]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[2] .is_wysiwyg = "true";
defparam \aluout_AL[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N33
cyclonev_lcell_comb \aluin2_A[5]~4 (
// Equation(s):
// \aluin2_A[5]~4_combout  = ( \aluimm_DL~q  & ( sxtimm_DL[5] ) ) # ( !\aluimm_DL~q  & ( regval2_DL[5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_DL[5]),
	.datad(!sxtimm_DL[5]),
	.datae(gnd),
	.dataf(!\aluimm_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[5]~4 .extended_lut = "off";
defparam \aluin2_A[5]~4 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \aluin2_A[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N12
cyclonev_lcell_comb \Selector41~2 (
// Equation(s):
// \Selector41~2_combout  = ( regval1_DL[5] & ( \aluin2_A[5]~4_combout  & ( (!\alufunc_DL[3]~DUPLICATE_q  & (\Selector24~0_combout )) # (\alufunc_DL[3]~DUPLICATE_q  & ((\Selector28~1_combout ))) ) ) ) # ( !regval1_DL[5] & ( \aluin2_A[5]~4_combout  & ( 
// (!\alufunc_DL[3]~DUPLICATE_q  & (((alufunc_DL[0] & \Selector24~0_combout )) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (!alufunc_DL[0] & (\Selector24~0_combout ))) ) ) ) # ( regval1_DL[5] & ( !\aluin2_A[5]~4_combout  & ( 
// (!\alufunc_DL[3]~DUPLICATE_q  & (((alufunc_DL[0] & \Selector24~0_combout )) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (!alufunc_DL[0] & (\Selector24~0_combout ))) ) ) ) # ( !regval1_DL[5] & ( !\aluin2_A[5]~4_combout  & ( 
// (\alufunc_DL[3]~DUPLICATE_q  & ((\Selector28~1_combout ) # (\Selector24~0_combout ))) ) ) )

	.dataa(!\alufunc_DL[3]~DUPLICATE_q ),
	.datab(!alufunc_DL[0]),
	.datac(!\Selector24~0_combout ),
	.datad(!\Selector28~1_combout ),
	.datae(!regval1_DL[5]),
	.dataf(!\aluin2_A[5]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~2 .extended_lut = "off";
defparam \Selector41~2 .lut_mask = 64'h055506AE06AE0A5F;
defparam \Selector41~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N42
cyclonev_lcell_comb \Selector41~3 (
// Equation(s):
// \Selector41~3_combout  = ( \Add2~1_sumout  & ( \Add1~1_sumout  & ( (!\Selector41~2_combout  & ((!\Selector28~0_combout ) # ((!\Selector37~1_combout  & !\Selector37~0_combout )))) ) ) ) # ( !\Add2~1_sumout  & ( \Add1~1_sumout  & ( (!\Selector41~2_combout  
// & ((!\Selector28~0_combout ) # (!\Selector37~0_combout ))) ) ) ) # ( \Add2~1_sumout  & ( !\Add1~1_sumout  & ( (!\Selector41~2_combout  & ((!\Selector28~0_combout ) # (!\Selector37~1_combout ))) ) ) ) # ( !\Add2~1_sumout  & ( !\Add1~1_sumout  & ( 
// !\Selector41~2_combout  ) ) )

	.dataa(!\Selector28~0_combout ),
	.datab(!\Selector37~1_combout ),
	.datac(!\Selector37~0_combout ),
	.datad(!\Selector41~2_combout ),
	.datae(!\Add2~1_sumout ),
	.dataf(!\Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~3 .extended_lut = "off";
defparam \Selector41~3 .lut_mask = 64'hFF00EE00FA00EA00;
defparam \Selector41~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N24
cyclonev_lcell_comb \ShiftLeft0~0 (
// Equation(s):
// \ShiftLeft0~0_combout  = ( regval1_DL[4] & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & (\regval1_DL[3]~DUPLICATE_q )) # (\aluin2_A[0]~0_combout  & ((\regval1_DL[2]~DUPLICATE_q ))) ) ) ) # ( !regval1_DL[4] & ( \aluin2_A[1]~1_combout  & ( 
// (!\aluin2_A[0]~0_combout  & (\regval1_DL[3]~DUPLICATE_q )) # (\aluin2_A[0]~0_combout  & ((\regval1_DL[2]~DUPLICATE_q ))) ) ) ) # ( regval1_DL[4] & ( !\aluin2_A[1]~1_combout  & ( (\aluin2_A[0]~0_combout ) # (\regval1_DL[5]~DUPLICATE_q ) ) ) ) # ( 
// !regval1_DL[4] & ( !\aluin2_A[1]~1_combout  & ( (\regval1_DL[5]~DUPLICATE_q  & !\aluin2_A[0]~0_combout ) ) ) )

	.dataa(!\regval1_DL[5]~DUPLICATE_q ),
	.datab(!\regval1_DL[3]~DUPLICATE_q ),
	.datac(!\aluin2_A[0]~0_combout ),
	.datad(!\regval1_DL[2]~DUPLICATE_q ),
	.datae(!regval1_DL[4]),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~0 .extended_lut = "off";
defparam \ShiftLeft0~0 .lut_mask = 64'h50505F5F303F303F;
defparam \ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N42
cyclonev_lcell_comb \ShiftLeft0~2 (
// Equation(s):
// \ShiftLeft0~2_combout  = ( \regval1_DL[1]~DUPLICATE_q  & ( !\aluin2_A[3]~5_combout  & ( (!\aluin2_A[1]~1_combout  & ((!\aluin2_A[0]~0_combout ) # (regval1_DL[0]))) ) ) ) # ( !\regval1_DL[1]~DUPLICATE_q  & ( !\aluin2_A[3]~5_combout  & ( 
// (\aluin2_A[0]~0_combout  & (regval1_DL[0] & !\aluin2_A[1]~1_combout )) ) ) )

	.dataa(!\aluin2_A[0]~0_combout ),
	.datab(!regval1_DL[0]),
	.datac(!\aluin2_A[1]~1_combout ),
	.datad(gnd),
	.datae(!\regval1_DL[1]~DUPLICATE_q ),
	.dataf(!\aluin2_A[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~2 .extended_lut = "off";
defparam \ShiftLeft0~2 .lut_mask = 64'h1010B0B000000000;
defparam \ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N0
cyclonev_lcell_comb \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = ( \ShiftRight0~10_combout  & ( \ShiftRight0~6_combout  & ( (\Selector32~0_combout  & ((!\ShiftLeft0~1_combout  & (\ShiftLeft0~0_combout )) # (\ShiftLeft0~1_combout  & ((\ShiftLeft0~2_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~1_combout ),
	.datab(!\Selector32~0_combout ),
	.datac(!\ShiftLeft0~0_combout ),
	.datad(!\ShiftLeft0~2_combout ),
	.datae(!\ShiftRight0~10_combout ),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~0 .extended_lut = "off";
defparam \Selector41~0 .lut_mask = 64'h0000000000000213;
defparam \Selector41~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N24
cyclonev_lcell_comb \ShiftRight0~19 (
// Equation(s):
// \ShiftRight0~19_combout  = ( \aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( regval1_DL[20] ) ) ) # ( !\aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( \regval1_DL[19]~DUPLICATE_q  ) ) ) # ( \aluin2_A[0]~0_combout  & ( 
// !\aluin2_A[1]~1_combout  & ( \regval1_DL[18]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  & ( \regval1_DL[17]~DUPLICATE_q  ) ) )

	.dataa(!\regval1_DL[17]~DUPLICATE_q ),
	.datab(!\regval1_DL[19]~DUPLICATE_q ),
	.datac(!regval1_DL[20]),
	.datad(!\regval1_DL[18]~DUPLICATE_q ),
	.datae(!\aluin2_A[0]~0_combout ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~19 .extended_lut = "off";
defparam \ShiftRight0~19 .lut_mask = 64'h555500FF33330F0F;
defparam \ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N12
cyclonev_lcell_comb \ShiftRight0~17 (
// Equation(s):
// \ShiftRight0~17_combout  = ( \aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( \regval1_DL[12]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( regval1_DL[10] ) ) ) # ( \aluin2_A[1]~1_combout  & ( 
// !\aluin2_A[0]~0_combout  & ( \regval1_DL[11]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[1]~1_combout  & ( !\aluin2_A[0]~0_combout  & ( regval1_DL[9] ) ) )

	.dataa(!regval1_DL[9]),
	.datab(!\regval1_DL[12]~DUPLICATE_q ),
	.datac(!regval1_DL[10]),
	.datad(!\regval1_DL[11]~DUPLICATE_q ),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~17 .extended_lut = "off";
defparam \ShiftRight0~17 .lut_mask = 64'h555500FF0F0F3333;
defparam \ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N0
cyclonev_lcell_comb \ShiftRight0~16 (
// Equation(s):
// \ShiftRight0~16_combout  = ( regval1_DL[5] & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & (\regval1_DL[7]~DUPLICATE_q )) # (\aluin2_A[0]~0_combout  & ((regval1_DL[8]))) ) ) ) # ( !regval1_DL[5] & ( \aluin2_A[1]~1_combout  & ( 
// (!\aluin2_A[0]~0_combout  & (\regval1_DL[7]~DUPLICATE_q )) # (\aluin2_A[0]~0_combout  & ((regval1_DL[8]))) ) ) ) # ( regval1_DL[5] & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout ) # (regval1_DL[6]) ) ) ) # ( !regval1_DL[5] & ( 
// !\aluin2_A[1]~1_combout  & ( (\aluin2_A[0]~0_combout  & regval1_DL[6]) ) ) )

	.dataa(!\aluin2_A[0]~0_combout ),
	.datab(!regval1_DL[6]),
	.datac(!\regval1_DL[7]~DUPLICATE_q ),
	.datad(!regval1_DL[8]),
	.datae(!regval1_DL[5]),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~16 .extended_lut = "off";
defparam \ShiftRight0~16 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N54
cyclonev_lcell_comb \ShiftRight0~18 (
// Equation(s):
// \ShiftRight0~18_combout  = ( \regval1_DL[16]~DUPLICATE_q  & ( \aluin2_A[1]~1_combout  & ( (\aluin2_A[0]~0_combout ) # (regval1_DL[15]) ) ) ) # ( !\regval1_DL[16]~DUPLICATE_q  & ( \aluin2_A[1]~1_combout  & ( (regval1_DL[15] & !\aluin2_A[0]~0_combout ) ) ) 
// ) # ( \regval1_DL[16]~DUPLICATE_q  & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & ((\regval1_DL[13]~DUPLICATE_q ))) # (\aluin2_A[0]~0_combout  & (\regval1_DL[14]~DUPLICATE_q )) ) ) ) # ( !\regval1_DL[16]~DUPLICATE_q  & ( 
// !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & ((\regval1_DL[13]~DUPLICATE_q ))) # (\aluin2_A[0]~0_combout  & (\regval1_DL[14]~DUPLICATE_q )) ) ) )

	.dataa(!regval1_DL[15]),
	.datab(!\regval1_DL[14]~DUPLICATE_q ),
	.datac(!\aluin2_A[0]~0_combout ),
	.datad(!\regval1_DL[13]~DUPLICATE_q ),
	.datae(!\regval1_DL[16]~DUPLICATE_q ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~18 .extended_lut = "off";
defparam \ShiftRight0~18 .lut_mask = 64'h03F303F350505F5F;
defparam \ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N30
cyclonev_lcell_comb \ShiftRight0~20 (
// Equation(s):
// \ShiftRight0~20_combout  = ( \ShiftRight0~18_combout  & ( \aluin2_A[2]~7_combout  & ( (!\aluin2_A[3]~5_combout  & ((\ShiftRight0~17_combout ))) # (\aluin2_A[3]~5_combout  & (\ShiftRight0~19_combout )) ) ) ) # ( !\ShiftRight0~18_combout  & ( 
// \aluin2_A[2]~7_combout  & ( (!\aluin2_A[3]~5_combout  & ((\ShiftRight0~17_combout ))) # (\aluin2_A[3]~5_combout  & (\ShiftRight0~19_combout )) ) ) ) # ( \ShiftRight0~18_combout  & ( !\aluin2_A[2]~7_combout  & ( (\aluin2_A[3]~5_combout ) # 
// (\ShiftRight0~16_combout ) ) ) ) # ( !\ShiftRight0~18_combout  & ( !\aluin2_A[2]~7_combout  & ( (\ShiftRight0~16_combout  & !\aluin2_A[3]~5_combout ) ) ) )

	.dataa(!\ShiftRight0~19_combout ),
	.datab(!\ShiftRight0~17_combout ),
	.datac(!\ShiftRight0~16_combout ),
	.datad(!\aluin2_A[3]~5_combout ),
	.datae(!\ShiftRight0~18_combout ),
	.dataf(!\aluin2_A[2]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~20 .extended_lut = "off";
defparam \ShiftRight0~20 .lut_mask = 64'h0F000FFF33553355;
defparam \ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N54
cyclonev_lcell_comb \Selector41~1 (
// Equation(s):
// \Selector41~1_combout  = ( \ShiftRight0~15_combout  & ( \ShiftRight0~20_combout  & ( (!alufunc_DL[0] & ((!\ShiftRight0~11_combout ) # (\regval1_DL[31]~DUPLICATE_q ))) ) ) ) # ( !\ShiftRight0~15_combout  & ( \ShiftRight0~20_combout  & ( (!alufunc_DL[0] & 
// ((!\ShiftRight0~11_combout  & (!\aluin2_A[4]~6_combout )) # (\ShiftRight0~11_combout  & ((\regval1_DL[31]~DUPLICATE_q ))))) ) ) ) # ( \ShiftRight0~15_combout  & ( !\ShiftRight0~20_combout  & ( (!alufunc_DL[0] & ((!\ShiftRight0~11_combout  & 
// (\aluin2_A[4]~6_combout )) # (\ShiftRight0~11_combout  & ((\regval1_DL[31]~DUPLICATE_q ))))) ) ) ) # ( !\ShiftRight0~15_combout  & ( !\ShiftRight0~20_combout  & ( (\regval1_DL[31]~DUPLICATE_q  & (!alufunc_DL[0] & \ShiftRight0~11_combout )) ) ) )

	.dataa(!\aluin2_A[4]~6_combout ),
	.datab(!\regval1_DL[31]~DUPLICATE_q ),
	.datac(!alufunc_DL[0]),
	.datad(!\ShiftRight0~11_combout ),
	.datae(!\ShiftRight0~15_combout ),
	.dataf(!\ShiftRight0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~1 .extended_lut = "off";
defparam \Selector41~1 .lut_mask = 64'h00305030A030F030;
defparam \Selector41~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N27
cyclonev_lcell_comb \Selector41~4 (
// Equation(s):
// \Selector41~4_combout  = ( \Selector41~1_combout  & ( (alufunc_DL[5] & ((!\Selector41~3_combout ) # (\Selector46~0_combout ))) ) ) # ( !\Selector41~1_combout  & ( (alufunc_DL[5] & ((!\Selector41~3_combout ) # ((\Selector46~0_combout  & 
// \Selector41~0_combout )))) ) )

	.dataa(!\Selector46~0_combout ),
	.datab(!alufunc_DL[5]),
	.datac(!\Selector41~3_combout ),
	.datad(!\Selector41~0_combout ),
	.datae(gnd),
	.dataf(!\Selector41~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~4 .extended_lut = "off";
defparam \Selector41~4 .lut_mask = 64'h3031303131313131;
defparam \Selector41~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N53
dffeas \aluout_AL[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector41~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[5]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[5] .is_wysiwyg = "true";
defparam \aluout_AL[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N48
cyclonev_lcell_comb \ShiftLeft0~42 (
// Equation(s):
// \ShiftLeft0~42_combout  = ( \ShiftLeft0~15_combout  & ( (!\aluin2_A[3]~5_combout  & ((\ShiftLeft0~14_combout ) # (\aluin2_A[2]~7_combout ))) ) ) # ( !\ShiftLeft0~15_combout  & ( (!\aluin2_A[3]~5_combout  & (!\aluin2_A[2]~7_combout  & 
// \ShiftLeft0~14_combout )) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[3]~5_combout ),
	.datac(!\aluin2_A[2]~7_combout ),
	.datad(!\ShiftLeft0~14_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~42 .extended_lut = "off";
defparam \ShiftLeft0~42 .lut_mask = 64'h00C000C00CCC0CCC;
defparam \ShiftLeft0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N36
cyclonev_lcell_comb \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = ( !\ShiftRight0~11_combout  & ( (\ShiftLeft0~42_combout  & \Selector32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftLeft0~42_combout ),
	.datad(!\Selector32~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~0 .extended_lut = "off";
defparam \Selector40~0 .lut_mask = 64'h000F000F00000000;
defparam \Selector40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N21
cyclonev_lcell_comb \aluin2_A[6]~15 (
// Equation(s):
// \aluin2_A[6]~15_combout  = ( regval2_DL[6] & ( (!\aluimm_DL~q ) # (sxtimm_DL[6]) ) ) # ( !regval2_DL[6] & ( (\aluimm_DL~q  & sxtimm_DL[6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluimm_DL~q ),
	.datad(!sxtimm_DL[6]),
	.datae(gnd),
	.dataf(!regval2_DL[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[6]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[6]~15 .extended_lut = "off";
defparam \aluin2_A[6]~15 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \aluin2_A[6]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N51
cyclonev_lcell_comb \Selector40~2 (
// Equation(s):
// \Selector40~2_combout  = ( \regval1_DL[6]~DUPLICATE_q  & ( \aluin2_A[6]~15_combout  & ( (!\alufunc_DL[3]~DUPLICATE_q  & (\Selector24~0_combout )) # (\alufunc_DL[3]~DUPLICATE_q  & ((\Selector28~1_combout ))) ) ) ) # ( !\regval1_DL[6]~DUPLICATE_q  & ( 
// \aluin2_A[6]~15_combout  & ( (!\alufunc_DL[3]~DUPLICATE_q  & (((alufunc_DL[0] & \Selector24~0_combout )) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (!alufunc_DL[0] & (\Selector24~0_combout ))) ) ) ) # ( \regval1_DL[6]~DUPLICATE_q  & ( 
// !\aluin2_A[6]~15_combout  & ( (!\alufunc_DL[3]~DUPLICATE_q  & (((alufunc_DL[0] & \Selector24~0_combout )) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (!alufunc_DL[0] & (\Selector24~0_combout ))) ) ) ) # ( !\regval1_DL[6]~DUPLICATE_q  & ( 
// !\aluin2_A[6]~15_combout  & ( (\alufunc_DL[3]~DUPLICATE_q  & ((\Selector28~1_combout ) # (\Selector24~0_combout ))) ) ) )

	.dataa(!\alufunc_DL[3]~DUPLICATE_q ),
	.datab(!alufunc_DL[0]),
	.datac(!\Selector24~0_combout ),
	.datad(!\Selector28~1_combout ),
	.datae(!\regval1_DL[6]~DUPLICATE_q ),
	.dataf(!\aluin2_A[6]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~2 .extended_lut = "off";
defparam \Selector40~2 .lut_mask = 64'h055506AE06AE0A5F;
defparam \Selector40~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N6
cyclonev_lcell_comb \Selector40~3 (
// Equation(s):
// \Selector40~3_combout  = ( !\Selector40~2_combout  & ( \Add1~101_sumout  & ( (!\Selector28~0_combout ) # ((!\Selector37~0_combout  & ((!\Selector37~1_combout ) # (!\Add2~101_sumout )))) ) ) ) # ( !\Selector40~2_combout  & ( !\Add1~101_sumout  & ( 
// (!\Selector37~1_combout ) # ((!\Add2~101_sumout ) # (!\Selector28~0_combout )) ) ) )

	.dataa(!\Selector37~1_combout ),
	.datab(!\Add2~101_sumout ),
	.datac(!\Selector37~0_combout ),
	.datad(!\Selector28~0_combout ),
	.datae(!\Selector40~2_combout ),
	.dataf(!\Add1~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~3 .extended_lut = "off";
defparam \Selector40~3 .lut_mask = 64'hFFEE0000FFE00000;
defparam \Selector40~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N18
cyclonev_lcell_comb \ShiftRight0~48 (
// Equation(s):
// \ShiftRight0~48_combout  = ( \aluin2_A[2]~7_combout  & ( \ShiftRight0~31_combout  & ( (!\aluin2_A[3]~5_combout ) # (\regval1_DL[31]~DUPLICATE_q ) ) ) ) # ( !\aluin2_A[2]~7_combout  & ( \ShiftRight0~31_combout  & ( (!\aluin2_A[3]~5_combout  & 
// (\ShiftRight0~30_combout )) # (\aluin2_A[3]~5_combout  & ((\ShiftRight0~44_combout ))) ) ) ) # ( \aluin2_A[2]~7_combout  & ( !\ShiftRight0~31_combout  & ( (\regval1_DL[31]~DUPLICATE_q  & \aluin2_A[3]~5_combout ) ) ) ) # ( !\aluin2_A[2]~7_combout  & ( 
// !\ShiftRight0~31_combout  & ( (!\aluin2_A[3]~5_combout  & (\ShiftRight0~30_combout )) # (\aluin2_A[3]~5_combout  & ((\ShiftRight0~44_combout ))) ) ) )

	.dataa(!\ShiftRight0~30_combout ),
	.datab(!\regval1_DL[31]~DUPLICATE_q ),
	.datac(!\aluin2_A[3]~5_combout ),
	.datad(!\ShiftRight0~44_combout ),
	.datae(!\aluin2_A[2]~7_combout ),
	.dataf(!\ShiftRight0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~48 .extended_lut = "off";
defparam \ShiftRight0~48 .lut_mask = 64'h505F0303505FF3F3;
defparam \ShiftRight0~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N24
cyclonev_lcell_comb \ShiftRight0~63 (
// Equation(s):
// \ShiftRight0~63_combout  = ( \ShiftRight0~28_combout  & ( \ShiftRight0~51_combout  & ( (!\aluin2_A[3]~5_combout  & (((\ShiftRight0~58_combout )) # (\aluin2_A[2]~7_combout ))) # (\aluin2_A[3]~5_combout  & ((!\aluin2_A[2]~7_combout ) # 
// ((\ShiftRight0~29_combout )))) ) ) ) # ( !\ShiftRight0~28_combout  & ( \ShiftRight0~51_combout  & ( (!\aluin2_A[3]~5_combout  & (((\ShiftRight0~58_combout )) # (\aluin2_A[2]~7_combout ))) # (\aluin2_A[3]~5_combout  & (\aluin2_A[2]~7_combout  & 
// ((\ShiftRight0~29_combout )))) ) ) ) # ( \ShiftRight0~28_combout  & ( !\ShiftRight0~51_combout  & ( (!\aluin2_A[3]~5_combout  & (!\aluin2_A[2]~7_combout  & (\ShiftRight0~58_combout ))) # (\aluin2_A[3]~5_combout  & ((!\aluin2_A[2]~7_combout ) # 
// ((\ShiftRight0~29_combout )))) ) ) ) # ( !\ShiftRight0~28_combout  & ( !\ShiftRight0~51_combout  & ( (!\aluin2_A[3]~5_combout  & (!\aluin2_A[2]~7_combout  & (\ShiftRight0~58_combout ))) # (\aluin2_A[3]~5_combout  & (\aluin2_A[2]~7_combout  & 
// ((\ShiftRight0~29_combout )))) ) ) )

	.dataa(!\aluin2_A[3]~5_combout ),
	.datab(!\aluin2_A[2]~7_combout ),
	.datac(!\ShiftRight0~58_combout ),
	.datad(!\ShiftRight0~29_combout ),
	.datae(!\ShiftRight0~28_combout ),
	.dataf(!\ShiftRight0~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~63 .extended_lut = "off";
defparam \ShiftRight0~63 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \ShiftRight0~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N18
cyclonev_lcell_comb \Selector40~1 (
// Equation(s):
// \Selector40~1_combout  = ( \ShiftRight0~63_combout  & ( \ShiftRight0~11_combout  & ( (!alufunc_DL[0] & regval1_DL[31]) ) ) ) # ( !\ShiftRight0~63_combout  & ( \ShiftRight0~11_combout  & ( (!alufunc_DL[0] & regval1_DL[31]) ) ) ) # ( \ShiftRight0~63_combout 
//  & ( !\ShiftRight0~11_combout  & ( (!alufunc_DL[0] & ((!\aluin2_A[4]~6_combout ) # (\ShiftRight0~48_combout ))) ) ) ) # ( !\ShiftRight0~63_combout  & ( !\ShiftRight0~11_combout  & ( (!alufunc_DL[0] & (\aluin2_A[4]~6_combout  & \ShiftRight0~48_combout )) ) 
// ) )

	.dataa(!alufunc_DL[0]),
	.datab(!\aluin2_A[4]~6_combout ),
	.datac(!regval1_DL[31]),
	.datad(!\ShiftRight0~48_combout ),
	.datae(!\ShiftRight0~63_combout ),
	.dataf(!\ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~1 .extended_lut = "off";
defparam \Selector40~1 .lut_mask = 64'h002288AA0A0A0A0A;
defparam \Selector40~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N54
cyclonev_lcell_comb \Selector40~4 (
// Equation(s):
// \Selector40~4_combout  = ( \Selector40~1_combout  & ( (alufunc_DL[5] & ((!\Selector40~3_combout ) # (\Selector46~0_combout ))) ) ) # ( !\Selector40~1_combout  & ( (alufunc_DL[5] & ((!\Selector40~3_combout ) # ((\Selector46~0_combout  & 
// \Selector40~0_combout )))) ) )

	.dataa(!\Selector46~0_combout ),
	.datab(!alufunc_DL[5]),
	.datac(!\Selector40~0_combout ),
	.datad(!\Selector40~3_combout ),
	.datae(gnd),
	.dataf(!\Selector40~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~4 .extended_lut = "off";
defparam \Selector40~4 .lut_mask = 64'h3301330133113311;
defparam \Selector40~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N5
dffeas \aluout_AL[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector40~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[6]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[6] .is_wysiwyg = "true";
defparam \aluout_AL[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N48
cyclonev_lcell_comb \ShiftLeft0~19 (
// Equation(s):
// \ShiftLeft0~19_combout  = ( \aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( regval1_DL[4] ) ) ) # ( !\aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( regval1_DL[6] ) ) ) # ( \aluin2_A[1]~1_combout  & ( !\aluin2_A[0]~0_combout  & ( 
// regval1_DL[5] ) ) ) # ( !\aluin2_A[1]~1_combout  & ( !\aluin2_A[0]~0_combout  & ( \regval1_DL[7]~DUPLICATE_q  ) ) )

	.dataa(!regval1_DL[4]),
	.datab(!\regval1_DL[7]~DUPLICATE_q ),
	.datac(!regval1_DL[5]),
	.datad(!regval1_DL[6]),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~19 .extended_lut = "off";
defparam \ShiftLeft0~19 .lut_mask = 64'h33330F0F00FF5555;
defparam \ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N16
dffeas \regval1_DL[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[1]_OTERM298 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[1] .is_wysiwyg = "true";
defparam \regval1_DL[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N18
cyclonev_lcell_comb \ShiftLeft0~20 (
// Equation(s):
// \ShiftLeft0~20_combout  = ( regval1_DL[0] & ( \aluin2_A[1]~1_combout  & ( (regval1_DL[1]) # (\aluin2_A[0]~0_combout ) ) ) ) # ( !regval1_DL[0] & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & regval1_DL[1]) ) ) ) # ( regval1_DL[0] & ( 
// !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & ((\regval1_DL[3]~DUPLICATE_q ))) # (\aluin2_A[0]~0_combout  & (regval1_DL[2])) ) ) ) # ( !regval1_DL[0] & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & ((\regval1_DL[3]~DUPLICATE_q ))) 
// # (\aluin2_A[0]~0_combout  & (regval1_DL[2])) ) ) )

	.dataa(!regval1_DL[2]),
	.datab(!\regval1_DL[3]~DUPLICATE_q ),
	.datac(!\aluin2_A[0]~0_combout ),
	.datad(!regval1_DL[1]),
	.datae(!regval1_DL[0]),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~20 .extended_lut = "off";
defparam \ShiftLeft0~20 .lut_mask = 64'h3535353500F00FFF;
defparam \ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N30
cyclonev_lcell_comb \ShiftLeft0~18 (
// Equation(s):
// \ShiftLeft0~18_combout  = ( \aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( regval1_DL[8] ) ) ) # ( !\aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( regval1_DL[10] ) ) ) # ( \aluin2_A[1]~1_combout  & ( !\aluin2_A[0]~0_combout  & ( 
// \regval1_DL[9]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[1]~1_combout  & ( !\aluin2_A[0]~0_combout  & ( regval1_DL[11] ) ) )

	.dataa(!regval1_DL[8]),
	.datab(!regval1_DL[10]),
	.datac(!regval1_DL[11]),
	.datad(!\regval1_DL[9]~DUPLICATE_q ),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~18 .extended_lut = "off";
defparam \ShiftLeft0~18 .lut_mask = 64'h0F0F00FF33335555;
defparam \ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N6
cyclonev_lcell_comb \ShiftLeft0~51 (
// Equation(s):
// \ShiftLeft0~51_combout  = ( \ShiftLeft0~18_combout  & ( (!\aluin2_A[3]~5_combout  & (((!\aluin2_A[2]~7_combout )) # (\ShiftLeft0~19_combout ))) # (\aluin2_A[3]~5_combout  & (((!\aluin2_A[2]~7_combout  & \ShiftLeft0~20_combout )))) ) ) # ( 
// !\ShiftLeft0~18_combout  & ( (!\aluin2_A[3]~5_combout  & (\ShiftLeft0~19_combout  & (\aluin2_A[2]~7_combout ))) # (\aluin2_A[3]~5_combout  & (((!\aluin2_A[2]~7_combout  & \ShiftLeft0~20_combout )))) ) )

	.dataa(!\ShiftLeft0~19_combout ),
	.datab(!\aluin2_A[3]~5_combout ),
	.datac(!\aluin2_A[2]~7_combout ),
	.datad(!\ShiftLeft0~20_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~51 .extended_lut = "off";
defparam \ShiftLeft0~51 .lut_mask = 64'h04340434C4F4C4F4;
defparam \ShiftLeft0~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N12
cyclonev_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = ( !\ShiftRight0~11_combout  & ( (\Selector32~0_combout  & \ShiftLeft0~51_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector32~0_combout ),
	.datad(!\ShiftLeft0~51_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~0 .extended_lut = "off";
defparam \Selector35~0 .lut_mask = 64'h000F000F00000000;
defparam \Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N0
cyclonev_lcell_comb \ShiftRight0~36 (
// Equation(s):
// \ShiftRight0~36_combout  = ( \aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( regval1_DL[30] ) ) ) # ( !\aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( regval1_DL[28] ) ) ) # ( \aluin2_A[1]~1_combout  & ( !\aluin2_A[0]~0_combout  & ( 
// regval1_DL[29] ) ) ) # ( !\aluin2_A[1]~1_combout  & ( !\aluin2_A[0]~0_combout  & ( \regval1_DL[27]~DUPLICATE_q  ) ) )

	.dataa(!regval1_DL[29]),
	.datab(!\regval1_DL[27]~DUPLICATE_q ),
	.datac(!regval1_DL[30]),
	.datad(!regval1_DL[28]),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~36 .extended_lut = "off";
defparam \ShiftRight0~36 .lut_mask = 64'h3333555500FF0F0F;
defparam \ShiftRight0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N30
cyclonev_lcell_comb \ShiftRight0~35 (
// Equation(s):
// \ShiftRight0~35_combout  = ( \aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( \regval1_DL[26]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( regval1_DL[24] ) ) ) # ( \aluin2_A[1]~1_combout  & ( 
// !\aluin2_A[0]~0_combout  & ( \regval1_DL[25]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[1]~1_combout  & ( !\aluin2_A[0]~0_combout  & ( regval1_DL[23] ) ) )

	.dataa(!\regval1_DL[25]~DUPLICATE_q ),
	.datab(!regval1_DL[24]),
	.datac(!regval1_DL[23]),
	.datad(!\regval1_DL[26]~DUPLICATE_q ),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~35 .extended_lut = "off";
defparam \ShiftRight0~35 .lut_mask = 64'h0F0F5555333300FF;
defparam \ShiftRight0~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N36
cyclonev_lcell_comb \ShiftRight0~33 (
// Equation(s):
// \ShiftRight0~33_combout  = ( regval1_DL[15] & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & (regval1_DL[17])) # (\aluin2_A[0]~0_combout  & ((\regval1_DL[18]~DUPLICATE_q ))) ) ) ) # ( !regval1_DL[15] & ( \aluin2_A[1]~1_combout  & ( 
// (!\aluin2_A[0]~0_combout  & (regval1_DL[17])) # (\aluin2_A[0]~0_combout  & ((\regval1_DL[18]~DUPLICATE_q ))) ) ) ) # ( regval1_DL[15] & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout ) # (regval1_DL[16]) ) ) ) # ( !regval1_DL[15] & ( 
// !\aluin2_A[1]~1_combout  & ( (regval1_DL[16] & \aluin2_A[0]~0_combout ) ) ) )

	.dataa(!regval1_DL[16]),
	.datab(!\aluin2_A[0]~0_combout ),
	.datac(!regval1_DL[17]),
	.datad(!\regval1_DL[18]~DUPLICATE_q ),
	.datae(!regval1_DL[15]),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~33 .extended_lut = "off";
defparam \ShiftRight0~33 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \ShiftRight0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N54
cyclonev_lcell_comb \ShiftRight0~34 (
// Equation(s):
// \ShiftRight0~34_combout  = ( \regval1_DL[19]~DUPLICATE_q  & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & (\regval1_DL[21]~DUPLICATE_q )) # (\aluin2_A[0]~0_combout  & ((regval1_DL[22]))) ) ) ) # ( !\regval1_DL[19]~DUPLICATE_q  & ( 
// \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & (\regval1_DL[21]~DUPLICATE_q )) # (\aluin2_A[0]~0_combout  & ((regval1_DL[22]))) ) ) ) # ( \regval1_DL[19]~DUPLICATE_q  & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout ) # (regval1_DL[20]) 
// ) ) ) # ( !\regval1_DL[19]~DUPLICATE_q  & ( !\aluin2_A[1]~1_combout  & ( (regval1_DL[20] & \aluin2_A[0]~0_combout ) ) ) )

	.dataa(!\regval1_DL[21]~DUPLICATE_q ),
	.datab(!regval1_DL[22]),
	.datac(!regval1_DL[20]),
	.datad(!\aluin2_A[0]~0_combout ),
	.datae(!\regval1_DL[19]~DUPLICATE_q ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~34 .extended_lut = "off";
defparam \ShiftRight0~34 .lut_mask = 64'h000FFF0F55335533;
defparam \ShiftRight0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N54
cyclonev_lcell_comb \ShiftRight0~53 (
// Equation(s):
// \ShiftRight0~53_combout  = ( \regval1_DL[13]~DUPLICATE_q  & ( \aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & (\regval1_DL[12]~DUPLICATE_q )) # (\aluin2_A[1]~1_combout  & ((\regval1_DL[14]~DUPLICATE_q ))) ) ) ) # ( !\regval1_DL[13]~DUPLICATE_q  & 
// ( \aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & (\regval1_DL[12]~DUPLICATE_q )) # (\aluin2_A[1]~1_combout  & ((\regval1_DL[14]~DUPLICATE_q ))) ) ) ) # ( \regval1_DL[13]~DUPLICATE_q  & ( !\aluin2_A[0]~0_combout  & ( (\regval1_DL[11]~DUPLICATE_q ) 
// # (\aluin2_A[1]~1_combout ) ) ) ) # ( !\regval1_DL[13]~DUPLICATE_q  & ( !\aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & \regval1_DL[11]~DUPLICATE_q ) ) ) )

	.dataa(!\regval1_DL[12]~DUPLICATE_q ),
	.datab(!\regval1_DL[14]~DUPLICATE_q ),
	.datac(!\aluin2_A[1]~1_combout ),
	.datad(!\regval1_DL[11]~DUPLICATE_q ),
	.datae(!\regval1_DL[13]~DUPLICATE_q ),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~53 .extended_lut = "off";
defparam \ShiftRight0~53 .lut_mask = 64'h00F00FFF53535353;
defparam \ShiftRight0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N36
cyclonev_lcell_comb \ShiftRight0~54 (
// Equation(s):
// \ShiftRight0~54_combout  = ( \ShiftRight0~34_combout  & ( \ShiftRight0~53_combout  & ( (!\aluin2_A[2]~7_combout ) # ((!\aluin2_A[3]~5_combout  & ((\ShiftRight0~33_combout ))) # (\aluin2_A[3]~5_combout  & (\ShiftRight0~35_combout ))) ) ) ) # ( 
// !\ShiftRight0~34_combout  & ( \ShiftRight0~53_combout  & ( (!\aluin2_A[2]~7_combout  & (!\aluin2_A[3]~5_combout )) # (\aluin2_A[2]~7_combout  & ((!\aluin2_A[3]~5_combout  & ((\ShiftRight0~33_combout ))) # (\aluin2_A[3]~5_combout  & 
// (\ShiftRight0~35_combout )))) ) ) ) # ( \ShiftRight0~34_combout  & ( !\ShiftRight0~53_combout  & ( (!\aluin2_A[2]~7_combout  & (\aluin2_A[3]~5_combout )) # (\aluin2_A[2]~7_combout  & ((!\aluin2_A[3]~5_combout  & ((\ShiftRight0~33_combout ))) # 
// (\aluin2_A[3]~5_combout  & (\ShiftRight0~35_combout )))) ) ) ) # ( !\ShiftRight0~34_combout  & ( !\ShiftRight0~53_combout  & ( (\aluin2_A[2]~7_combout  & ((!\aluin2_A[3]~5_combout  & ((\ShiftRight0~33_combout ))) # (\aluin2_A[3]~5_combout  & 
// (\ShiftRight0~35_combout )))) ) ) )

	.dataa(!\aluin2_A[2]~7_combout ),
	.datab(!\aluin2_A[3]~5_combout ),
	.datac(!\ShiftRight0~35_combout ),
	.datad(!\ShiftRight0~33_combout ),
	.datae(!\ShiftRight0~34_combout ),
	.dataf(!\ShiftRight0~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~54 .extended_lut = "off";
defparam \ShiftRight0~54 .lut_mask = 64'h0145236789CDABEF;
defparam \ShiftRight0~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N12
cyclonev_lcell_comb \Selector35~4 (
// Equation(s):
// \Selector35~4_combout  = ( !\aluin2_A[4]~6_combout  & ( (!alufunc_DL[0] & (((!\ShiftRight0~11_combout  & (\ShiftRight0~54_combout )) # (\ShiftRight0~11_combout  & ((\regval1_DL[31]~DUPLICATE_q )))))) ) ) # ( \aluin2_A[4]~6_combout  & ( (!alufunc_DL[0] & 
// ((!\ShiftLeft0~1_combout  & ((!\ShiftRight0~11_combout  & (\ShiftRight0~36_combout )) # (\ShiftRight0~11_combout  & ((\regval1_DL[31]~DUPLICATE_q ))))) # (\ShiftLeft0~1_combout  & (((\regval1_DL[31]~DUPLICATE_q )))))) ) )

	.dataa(!alufunc_DL[0]),
	.datab(!\ShiftRight0~36_combout ),
	.datac(!\ShiftLeft0~1_combout ),
	.datad(!\regval1_DL[31]~DUPLICATE_q ),
	.datae(!\aluin2_A[4]~6_combout ),
	.dataf(!\ShiftRight0~11_combout ),
	.datag(!\ShiftRight0~54_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~4 .extended_lut = "on";
defparam \Selector35~4 .lut_mask = 64'h0A0A202A00AA00AA;
defparam \Selector35~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N56
dffeas \regval2_DL[11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[11]_OTERM316 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[11]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N9
cyclonev_lcell_comb \aluin2_A[11]~12 (
// Equation(s):
// \aluin2_A[11]~12_combout  = ( \aluimm_DL~q  & ( \sxtimm_DL[11]~DUPLICATE_q  ) ) # ( !\aluimm_DL~q  & ( \regval2_DL[11]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sxtimm_DL[11]~DUPLICATE_q ),
	.datad(!\regval2_DL[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluimm_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[11]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[11]~12 .extended_lut = "off";
defparam \aluin2_A[11]~12 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \aluin2_A[11]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N48
cyclonev_lcell_comb \Selector35~1 (
// Equation(s):
// \Selector35~1_combout  = ( \aluin2_A[11]~12_combout  & ( \regval1_DL[11]~DUPLICATE_q  & ( (!\alufunc_DL[3]~DUPLICATE_q  & ((\Selector24~0_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (\Selector28~1_combout )) ) ) ) # ( !\aluin2_A[11]~12_combout  & ( 
// \regval1_DL[11]~DUPLICATE_q  & ( (!\alufunc_DL[3]~DUPLICATE_q  & (((alufunc_DL[0] & \Selector24~0_combout )) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (!alufunc_DL[0] & ((\Selector24~0_combout )))) ) ) ) # ( \aluin2_A[11]~12_combout  & 
// ( !\regval1_DL[11]~DUPLICATE_q  & ( (!\alufunc_DL[3]~DUPLICATE_q  & (((alufunc_DL[0] & \Selector24~0_combout )) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (!alufunc_DL[0] & ((\Selector24~0_combout )))) ) ) ) # ( 
// !\aluin2_A[11]~12_combout  & ( !\regval1_DL[11]~DUPLICATE_q  & ( (\alufunc_DL[3]~DUPLICATE_q  & ((\Selector24~0_combout ) # (\Selector28~1_combout ))) ) ) )

	.dataa(!\alufunc_DL[3]~DUPLICATE_q ),
	.datab(!alufunc_DL[0]),
	.datac(!\Selector28~1_combout ),
	.datad(!\Selector24~0_combout ),
	.datae(!\aluin2_A[11]~12_combout ),
	.dataf(!\regval1_DL[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~1 .extended_lut = "off";
defparam \Selector35~1 .lut_mask = 64'h05550A6E0A6E05AF;
defparam \Selector35~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N18
cyclonev_lcell_comb \Selector35~2 (
// Equation(s):
// \Selector35~2_combout  = ( \Add2~85_sumout  & ( \Add1~85_sumout  & ( (!\Selector35~1_combout  & ((!\Selector28~0_combout ) # ((!\Selector37~0_combout  & !\Selector37~1_combout )))) ) ) ) # ( !\Add2~85_sumout  & ( \Add1~85_sumout  & ( 
// (!\Selector35~1_combout  & ((!\Selector37~0_combout ) # (!\Selector28~0_combout ))) ) ) ) # ( \Add2~85_sumout  & ( !\Add1~85_sumout  & ( (!\Selector35~1_combout  & ((!\Selector37~1_combout ) # (!\Selector28~0_combout ))) ) ) ) # ( !\Add2~85_sumout  & ( 
// !\Add1~85_sumout  & ( !\Selector35~1_combout  ) ) )

	.dataa(!\Selector37~0_combout ),
	.datab(!\Selector35~1_combout ),
	.datac(!\Selector37~1_combout ),
	.datad(!\Selector28~0_combout ),
	.datae(!\Add2~85_sumout ),
	.dataf(!\Add1~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~2 .extended_lut = "off";
defparam \Selector35~2 .lut_mask = 64'hCCCCCCC0CC88CC80;
defparam \Selector35~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N0
cyclonev_lcell_comb \Selector35~3 (
// Equation(s):
// \Selector35~3_combout  = ( \Selector35~4_combout  & ( \Selector35~2_combout  & ( (\Selector46~0_combout  & alufunc_DL[5]) ) ) ) # ( !\Selector35~4_combout  & ( \Selector35~2_combout  & ( (\Selector46~0_combout  & (\Selector35~0_combout  & alufunc_DL[5])) 
// ) ) ) # ( \Selector35~4_combout  & ( !\Selector35~2_combout  & ( alufunc_DL[5] ) ) ) # ( !\Selector35~4_combout  & ( !\Selector35~2_combout  & ( alufunc_DL[5] ) ) )

	.dataa(!\Selector46~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!alufunc_DL[5]),
	.datad(gnd),
	.datae(!\Selector35~4_combout ),
	.dataf(!\Selector35~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~3 .extended_lut = "off";
defparam \Selector35~3 .lut_mask = 64'h0F0F0F0F01010505;
defparam \Selector35~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y15_N4
dffeas \aluout_AL[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector35~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[11]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[11] .is_wysiwyg = "true";
defparam \aluout_AL[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N15
cyclonev_lcell_comb \aluin2_A[12]~8 (
// Equation(s):
// \aluin2_A[12]~8_combout  = ( \aluimm_DL~DUPLICATE_q  & ( \sxtimm_DL[12]~DUPLICATE_q  ) ) # ( !\aluimm_DL~DUPLICATE_q  & ( \regval2_DL[12]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_DL[12]~DUPLICATE_q ),
	.datad(!\sxtimm_DL[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluimm_DL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[12]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[12]~8 .extended_lut = "off";
defparam \aluin2_A[12]~8 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \aluin2_A[12]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N0
cyclonev_lcell_comb \Selector34~1 (
// Equation(s):
// \Selector34~1_combout  = ( \regval1_DL[12]~DUPLICATE_q  & ( \aluin2_A[12]~8_combout  & ( (!\alufunc_DL[3]~DUPLICATE_q  & (\Selector24~0_combout )) # (\alufunc_DL[3]~DUPLICATE_q  & ((\Selector28~1_combout ))) ) ) ) # ( !\regval1_DL[12]~DUPLICATE_q  & ( 
// \aluin2_A[12]~8_combout  & ( (!\alufunc_DL[3]~DUPLICATE_q  & (((\Selector24~0_combout  & alufunc_DL[0])) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (\Selector24~0_combout  & ((!alufunc_DL[0])))) ) ) ) # ( \regval1_DL[12]~DUPLICATE_q  & 
// ( !\aluin2_A[12]~8_combout  & ( (!\alufunc_DL[3]~DUPLICATE_q  & (((\Selector24~0_combout  & alufunc_DL[0])) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (\Selector24~0_combout  & ((!alufunc_DL[0])))) ) ) ) # ( !\regval1_DL[12]~DUPLICATE_q 
//  & ( !\aluin2_A[12]~8_combout  & ( (\alufunc_DL[3]~DUPLICATE_q  & ((\Selector28~1_combout ) # (\Selector24~0_combout ))) ) ) )

	.dataa(!\alufunc_DL[3]~DUPLICATE_q ),
	.datab(!\Selector24~0_combout ),
	.datac(!\Selector28~1_combout ),
	.datad(!alufunc_DL[0]),
	.datae(!\regval1_DL[12]~DUPLICATE_q ),
	.dataf(!\aluin2_A[12]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~1 .extended_lut = "off";
defparam \Selector34~1 .lut_mask = 64'h15151B2A1B2A2727;
defparam \Selector34~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N48
cyclonev_lcell_comb \Selector34~2 (
// Equation(s):
// \Selector34~2_combout  = ( \Add1~5_sumout  & ( \Add2~5_sumout  & ( (!\Selector34~1_combout  & ((!\Selector28~0_combout ) # ((!\Selector37~1_combout  & !\Selector37~0_combout )))) ) ) ) # ( !\Add1~5_sumout  & ( \Add2~5_sumout  & ( (!\Selector34~1_combout  
// & ((!\Selector37~1_combout ) # (!\Selector28~0_combout ))) ) ) ) # ( \Add1~5_sumout  & ( !\Add2~5_sumout  & ( (!\Selector34~1_combout  & ((!\Selector37~0_combout ) # (!\Selector28~0_combout ))) ) ) ) # ( !\Add1~5_sumout  & ( !\Add2~5_sumout  & ( 
// !\Selector34~1_combout  ) ) )

	.dataa(!\Selector37~1_combout ),
	.datab(!\Selector34~1_combout ),
	.datac(!\Selector37~0_combout ),
	.datad(!\Selector28~0_combout ),
	.datae(!\Add1~5_sumout ),
	.dataf(!\Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~2 .extended_lut = "off";
defparam \Selector34~2 .lut_mask = 64'hCCCCCCC0CC88CC80;
defparam \Selector34~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N6
cyclonev_lcell_comb \ShiftRight0~22 (
// Equation(s):
// \ShiftRight0~22_combout  = ( \aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( regval1_DL[19] ) ) ) # ( !\aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( regval1_DL[17] ) ) ) # ( \aluin2_A[1]~1_combout  & ( !\aluin2_A[0]~0_combout  & ( 
// regval1_DL[18] ) ) ) # ( !\aluin2_A[1]~1_combout  & ( !\aluin2_A[0]~0_combout  & ( regval1_DL[16] ) ) )

	.dataa(!regval1_DL[17]),
	.datab(!regval1_DL[16]),
	.datac(!regval1_DL[18]),
	.datad(!regval1_DL[19]),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~22 .extended_lut = "off";
defparam \ShiftRight0~22 .lut_mask = 64'h33330F0F555500FF;
defparam \ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N12
cyclonev_lcell_comb \ShiftRight0~23 (
// Equation(s):
// \ShiftRight0~23_combout  = ( \regval1_DL[21]~DUPLICATE_q  & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & (regval1_DL[22])) # (\aluin2_A[0]~0_combout  & ((regval1_DL[23]))) ) ) ) # ( !\regval1_DL[21]~DUPLICATE_q  & ( \aluin2_A[1]~1_combout  & 
// ( (!\aluin2_A[0]~0_combout  & (regval1_DL[22])) # (\aluin2_A[0]~0_combout  & ((regval1_DL[23]))) ) ) ) # ( \regval1_DL[21]~DUPLICATE_q  & ( !\aluin2_A[1]~1_combout  & ( (\aluin2_A[0]~0_combout ) # (regval1_DL[20]) ) ) ) # ( !\regval1_DL[21]~DUPLICATE_q  & 
// ( !\aluin2_A[1]~1_combout  & ( (regval1_DL[20] & !\aluin2_A[0]~0_combout ) ) ) )

	.dataa(!regval1_DL[22]),
	.datab(!regval1_DL[20]),
	.datac(!\aluin2_A[0]~0_combout ),
	.datad(!regval1_DL[23]),
	.datae(!\regval1_DL[21]~DUPLICATE_q ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~23 .extended_lut = "off";
defparam \ShiftRight0~23 .lut_mask = 64'h30303F3F505F505F;
defparam \ShiftRight0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N12
cyclonev_lcell_comb \ShiftRight0~24 (
// Equation(s):
// \ShiftRight0~24_combout  = ( \regval1_DL[27]~DUPLICATE_q  & ( \aluin2_A[1]~1_combout  & ( (\aluin2_A[0]~0_combout ) # (regval1_DL[26]) ) ) ) # ( !\regval1_DL[27]~DUPLICATE_q  & ( \aluin2_A[1]~1_combout  & ( (regval1_DL[26] & !\aluin2_A[0]~0_combout ) ) ) 
// ) # ( \regval1_DL[27]~DUPLICATE_q  & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & (regval1_DL[24])) # (\aluin2_A[0]~0_combout  & ((\regval1_DL[25]~DUPLICATE_q ))) ) ) ) # ( !\regval1_DL[27]~DUPLICATE_q  & ( !\aluin2_A[1]~1_combout  & ( 
// (!\aluin2_A[0]~0_combout  & (regval1_DL[24])) # (\aluin2_A[0]~0_combout  & ((\regval1_DL[25]~DUPLICATE_q ))) ) ) )

	.dataa(!regval1_DL[24]),
	.datab(!\regval1_DL[25]~DUPLICATE_q ),
	.datac(!regval1_DL[26]),
	.datad(!\aluin2_A[0]~0_combout ),
	.datae(!\regval1_DL[27]~DUPLICATE_q ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~24 .extended_lut = "off";
defparam \ShiftRight0~24 .lut_mask = 64'h553355330F000FFF;
defparam \ShiftRight0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N18
cyclonev_lcell_comb \ShiftRight0~21 (
// Equation(s):
// \ShiftRight0~21_combout  = ( \regval1_DL[13]~DUPLICATE_q  & ( \aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout ) # (\regval1_DL[15]~DUPLICATE_q ) ) ) ) # ( !\regval1_DL[13]~DUPLICATE_q  & ( \aluin2_A[0]~0_combout  & ( (\aluin2_A[1]~1_combout  & 
// \regval1_DL[15]~DUPLICATE_q ) ) ) ) # ( \regval1_DL[13]~DUPLICATE_q  & ( !\aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & (\regval1_DL[12]~DUPLICATE_q )) # (\aluin2_A[1]~1_combout  & ((\regval1_DL[14]~DUPLICATE_q ))) ) ) ) # ( 
// !\regval1_DL[13]~DUPLICATE_q  & ( !\aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & (\regval1_DL[12]~DUPLICATE_q )) # (\aluin2_A[1]~1_combout  & ((\regval1_DL[14]~DUPLICATE_q ))) ) ) )

	.dataa(!\regval1_DL[12]~DUPLICATE_q ),
	.datab(!\regval1_DL[14]~DUPLICATE_q ),
	.datac(!\aluin2_A[1]~1_combout ),
	.datad(!\regval1_DL[15]~DUPLICATE_q ),
	.datae(!\regval1_DL[13]~DUPLICATE_q ),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~21 .extended_lut = "off";
defparam \ShiftRight0~21 .lut_mask = 64'h53535353000FF0FF;
defparam \ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N18
cyclonev_lcell_comb \ShiftRight0~25 (
// Equation(s):
// \ShiftRight0~25_combout  = ( \ShiftRight0~24_combout  & ( \ShiftRight0~21_combout  & ( (!\aluin2_A[2]~7_combout  & (((!\aluin2_A[3]~5_combout ) # (\ShiftRight0~23_combout )))) # (\aluin2_A[2]~7_combout  & (((\aluin2_A[3]~5_combout )) # 
// (\ShiftRight0~22_combout ))) ) ) ) # ( !\ShiftRight0~24_combout  & ( \ShiftRight0~21_combout  & ( (!\aluin2_A[2]~7_combout  & (((!\aluin2_A[3]~5_combout ) # (\ShiftRight0~23_combout )))) # (\aluin2_A[2]~7_combout  & (\ShiftRight0~22_combout  & 
// (!\aluin2_A[3]~5_combout ))) ) ) ) # ( \ShiftRight0~24_combout  & ( !\ShiftRight0~21_combout  & ( (!\aluin2_A[2]~7_combout  & (((\aluin2_A[3]~5_combout  & \ShiftRight0~23_combout )))) # (\aluin2_A[2]~7_combout  & (((\aluin2_A[3]~5_combout )) # 
// (\ShiftRight0~22_combout ))) ) ) ) # ( !\ShiftRight0~24_combout  & ( !\ShiftRight0~21_combout  & ( (!\aluin2_A[2]~7_combout  & (((\aluin2_A[3]~5_combout  & \ShiftRight0~23_combout )))) # (\aluin2_A[2]~7_combout  & (\ShiftRight0~22_combout  & 
// (!\aluin2_A[3]~5_combout ))) ) ) )

	.dataa(!\aluin2_A[2]~7_combout ),
	.datab(!\ShiftRight0~22_combout ),
	.datac(!\aluin2_A[3]~5_combout ),
	.datad(!\ShiftRight0~23_combout ),
	.datae(!\ShiftRight0~24_combout ),
	.dataf(!\ShiftRight0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~25 .extended_lut = "off";
defparam \ShiftRight0~25 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \ShiftRight0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N42
cyclonev_lcell_comb \Selector34~4 (
// Equation(s):
// \Selector34~4_combout  = ( !\aluin2_A[4]~6_combout  & ( (!alufunc_DL[0] & (((!\ShiftRight0~11_combout  & ((\ShiftRight0~25_combout ))) # (\ShiftRight0~11_combout  & (\regval1_DL[31]~DUPLICATE_q ))))) ) ) # ( \aluin2_A[4]~6_combout  & ( (!alufunc_DL[0] & 
// ((!\ShiftLeft0~1_combout  & ((!\ShiftRight0~11_combout  & ((\ShiftRight0~26_combout ))) # (\ShiftRight0~11_combout  & (\regval1_DL[31]~DUPLICATE_q )))) # (\ShiftLeft0~1_combout  & (\regval1_DL[31]~DUPLICATE_q )))) ) )

	.dataa(!alufunc_DL[0]),
	.datab(!\regval1_DL[31]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~1_combout ),
	.datad(!\ShiftRight0~26_combout ),
	.datae(!\aluin2_A[4]~6_combout ),
	.dataf(!\ShiftRight0~11_combout ),
	.datag(!\ShiftRight0~25_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~4 .extended_lut = "on";
defparam \Selector34~4 .lut_mask = 64'h0A0A02A222222222;
defparam \Selector34~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N18
cyclonev_lcell_comb \ShiftLeft0~5 (
// Equation(s):
// \ShiftLeft0~5_combout  = ( \regval1_DL[1]~DUPLICATE_q  & ( \aluin2_A[1]~1_combout  & ( (\aluin2_A[0]~0_combout ) # (\regval1_DL[2]~DUPLICATE_q ) ) ) ) # ( !\regval1_DL[1]~DUPLICATE_q  & ( \aluin2_A[1]~1_combout  & ( (\regval1_DL[2]~DUPLICATE_q  & 
// !\aluin2_A[0]~0_combout ) ) ) ) # ( \regval1_DL[1]~DUPLICATE_q  & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & (regval1_DL[4])) # (\aluin2_A[0]~0_combout  & ((\regval1_DL[3]~DUPLICATE_q ))) ) ) ) # ( !\regval1_DL[1]~DUPLICATE_q  & ( 
// !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & (regval1_DL[4])) # (\aluin2_A[0]~0_combout  & ((\regval1_DL[3]~DUPLICATE_q ))) ) ) )

	.dataa(!regval1_DL[4]),
	.datab(!\regval1_DL[2]~DUPLICATE_q ),
	.datac(!\aluin2_A[0]~0_combout ),
	.datad(!\regval1_DL[3]~DUPLICATE_q ),
	.datae(!\regval1_DL[1]~DUPLICATE_q ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~5 .extended_lut = "off";
defparam \ShiftLeft0~5 .lut_mask = 64'h505F505F30303F3F;
defparam \ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N36
cyclonev_lcell_comb \ShiftLeft0~4 (
// Equation(s):
// \ShiftLeft0~4_combout  = ( \aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( regval1_DL[5] ) ) ) # ( !\aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( regval1_DL[6] ) ) ) # ( \aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  & ( 
// regval1_DL[7] ) ) ) # ( !\aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  & ( regval1_DL[8] ) ) )

	.dataa(!regval1_DL[7]),
	.datab(!regval1_DL[6]),
	.datac(!regval1_DL[8]),
	.datad(!regval1_DL[5]),
	.datae(!\aluin2_A[0]~0_combout ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~4 .extended_lut = "off";
defparam \ShiftLeft0~4 .lut_mask = 64'h0F0F5555333300FF;
defparam \ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N24
cyclonev_lcell_comb \ShiftLeft0~6 (
// Equation(s):
// \ShiftLeft0~6_combout  = ( regval1_DL[0] & ( \aluimm_DL~q  & ( (!sxtimm_DL[1] & !sxtimm_DL[0]) ) ) ) # ( regval1_DL[0] & ( !\aluimm_DL~q  & ( (!\regval2_DL[0]~DUPLICATE_q  & !regval2_DL[1]) ) ) )

	.dataa(!sxtimm_DL[1]),
	.datab(!\regval2_DL[0]~DUPLICATE_q ),
	.datac(!regval2_DL[1]),
	.datad(!sxtimm_DL[0]),
	.datae(!regval1_DL[0]),
	.dataf(!\aluimm_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~6 .extended_lut = "off";
defparam \ShiftLeft0~6 .lut_mask = 64'h0000C0C00000AA00;
defparam \ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N30
cyclonev_lcell_comb \ShiftLeft0~3 (
// Equation(s):
// \ShiftLeft0~3_combout  = ( \aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( \regval1_DL[9]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( regval1_DL[11] ) ) ) # ( \aluin2_A[1]~1_combout  & ( !\aluin2_A[0]~0_combout  
// & ( \regval1_DL[10]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[1]~1_combout  & ( !\aluin2_A[0]~0_combout  & ( \regval1_DL[12]~DUPLICATE_q  ) ) )

	.dataa(!\regval1_DL[9]~DUPLICATE_q ),
	.datab(!regval1_DL[11]),
	.datac(!\regval1_DL[12]~DUPLICATE_q ),
	.datad(!\regval1_DL[10]~DUPLICATE_q ),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~3 .extended_lut = "off";
defparam \ShiftLeft0~3 .lut_mask = 64'h0F0F00FF33335555;
defparam \ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N36
cyclonev_lcell_comb \ShiftLeft0~7 (
// Equation(s):
// \ShiftLeft0~7_combout  = ( \ShiftLeft0~6_combout  & ( \ShiftLeft0~3_combout  & ( (!\aluin2_A[3]~5_combout  & (((!\aluin2_A[2]~7_combout ) # (\ShiftLeft0~4_combout )))) # (\aluin2_A[3]~5_combout  & (((\aluin2_A[2]~7_combout )) # (\ShiftLeft0~5_combout ))) 
// ) ) ) # ( !\ShiftLeft0~6_combout  & ( \ShiftLeft0~3_combout  & ( (!\aluin2_A[3]~5_combout  & (((!\aluin2_A[2]~7_combout ) # (\ShiftLeft0~4_combout )))) # (\aluin2_A[3]~5_combout  & (\ShiftLeft0~5_combout  & ((!\aluin2_A[2]~7_combout )))) ) ) ) # ( 
// \ShiftLeft0~6_combout  & ( !\ShiftLeft0~3_combout  & ( (!\aluin2_A[3]~5_combout  & (((\ShiftLeft0~4_combout  & \aluin2_A[2]~7_combout )))) # (\aluin2_A[3]~5_combout  & (((\aluin2_A[2]~7_combout )) # (\ShiftLeft0~5_combout ))) ) ) ) # ( 
// !\ShiftLeft0~6_combout  & ( !\ShiftLeft0~3_combout  & ( (!\aluin2_A[3]~5_combout  & (((\ShiftLeft0~4_combout  & \aluin2_A[2]~7_combout )))) # (\aluin2_A[3]~5_combout  & (\ShiftLeft0~5_combout  & ((!\aluin2_A[2]~7_combout )))) ) ) )

	.dataa(!\aluin2_A[3]~5_combout ),
	.datab(!\ShiftLeft0~5_combout ),
	.datac(!\ShiftLeft0~4_combout ),
	.datad(!\aluin2_A[2]~7_combout ),
	.datae(!\ShiftLeft0~6_combout ),
	.dataf(!\ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~7 .extended_lut = "off";
defparam \ShiftLeft0~7 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N24
cyclonev_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = ( !\ShiftRight0~11_combout  & ( (\Selector32~0_combout  & \ShiftLeft0~7_combout ) ) )

	.dataa(gnd),
	.datab(!\Selector32~0_combout ),
	.datac(gnd),
	.datad(!\ShiftLeft0~7_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~0 .extended_lut = "off";
defparam \Selector34~0 .lut_mask = 64'h0033003300000000;
defparam \Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N6
cyclonev_lcell_comb \Selector34~3 (
// Equation(s):
// \Selector34~3_combout  = ( \Selector34~0_combout  & ( (alufunc_DL[5] & ((!\Selector34~2_combout ) # (\Selector46~0_combout ))) ) ) # ( !\Selector34~0_combout  & ( (alufunc_DL[5] & ((!\Selector34~2_combout ) # ((\Selector46~0_combout  & 
// \Selector34~4_combout )))) ) )

	.dataa(!\Selector46~0_combout ),
	.datab(!alufunc_DL[5]),
	.datac(!\Selector34~2_combout ),
	.datad(!\Selector34~4_combout ),
	.datae(gnd),
	.dataf(!\Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~3 .extended_lut = "off";
defparam \Selector34~3 .lut_mask = 64'h3031303131313131;
defparam \Selector34~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N22
dffeas \aluout_AL[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector34~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_AL[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[12]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_AL[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N55
dffeas \aluout_AL[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector32~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[14]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[14] .is_wysiwyg = "true";
defparam \aluout_AL[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N18
cyclonev_lcell_comb \aluout_AL~1 (
// Equation(s):
// \aluout_AL~1_combout  = ( \Selector44~3_combout  & ( \Selector44~1_combout  & ( (\Selector46~0_combout  & (alufunc_DL[5] & !\always6~0_combout )) ) ) ) # ( !\Selector44~3_combout  & ( \Selector44~1_combout  & ( (alufunc_DL[5] & !\always6~0_combout ) ) ) ) 
// # ( \Selector44~3_combout  & ( !\Selector44~1_combout  & ( (\Selector46~0_combout  & (alufunc_DL[5] & (!\always6~0_combout  & \Selector44~0_combout ))) ) ) ) # ( !\Selector44~3_combout  & ( !\Selector44~1_combout  & ( (alufunc_DL[5] & !\always6~0_combout 
// ) ) ) )

	.dataa(!\Selector46~0_combout ),
	.datab(!alufunc_DL[5]),
	.datac(!\always6~0_combout ),
	.datad(!\Selector44~0_combout ),
	.datae(!\Selector44~3_combout ),
	.dataf(!\Selector44~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_AL~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_AL~1 .extended_lut = "off";
defparam \aluout_AL~1 .lut_mask = 64'h3030001030301010;
defparam \aluout_AL~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N6
cyclonev_lcell_comb \ShiftRight0~46 (
// Equation(s):
// \ShiftRight0~46_combout  = ( \aluin2_A[2]~7_combout  & ( \ShiftRight0~36_combout  & ( (!\aluin2_A[3]~5_combout  & ((\ShiftRight0~35_combout ))) # (\aluin2_A[3]~5_combout  & (\regval1_DL[31]~DUPLICATE_q )) ) ) ) # ( !\aluin2_A[2]~7_combout  & ( 
// \ShiftRight0~36_combout  & ( (\ShiftRight0~34_combout ) # (\aluin2_A[3]~5_combout ) ) ) ) # ( \aluin2_A[2]~7_combout  & ( !\ShiftRight0~36_combout  & ( (!\aluin2_A[3]~5_combout  & ((\ShiftRight0~35_combout ))) # (\aluin2_A[3]~5_combout  & 
// (\regval1_DL[31]~DUPLICATE_q )) ) ) ) # ( !\aluin2_A[2]~7_combout  & ( !\ShiftRight0~36_combout  & ( (!\aluin2_A[3]~5_combout  & \ShiftRight0~34_combout ) ) ) )

	.dataa(!\regval1_DL[31]~DUPLICATE_q ),
	.datab(!\aluin2_A[3]~5_combout ),
	.datac(!\ShiftRight0~35_combout ),
	.datad(!\ShiftRight0~34_combout ),
	.datae(!\aluin2_A[2]~7_combout ),
	.dataf(!\ShiftRight0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~46 .extended_lut = "off";
defparam \ShiftRight0~46 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \ShiftRight0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N48
cyclonev_lcell_comb \ShiftRight0~60 (
// Equation(s):
// \ShiftRight0~60_combout  = ( regval1_DL[4] & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & ((regval1_DL[5]))) # (\aluin2_A[0]~0_combout  & (regval1_DL[6])) ) ) ) # ( !regval1_DL[4] & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & 
// ((regval1_DL[5]))) # (\aluin2_A[0]~0_combout  & (regval1_DL[6])) ) ) ) # ( regval1_DL[4] & ( !\aluin2_A[1]~1_combout  & ( (\regval1_DL[3]~DUPLICATE_q ) # (\aluin2_A[0]~0_combout ) ) ) ) # ( !regval1_DL[4] & ( !\aluin2_A[1]~1_combout  & ( 
// (!\aluin2_A[0]~0_combout  & \regval1_DL[3]~DUPLICATE_q ) ) ) )

	.dataa(!regval1_DL[6]),
	.datab(!regval1_DL[5]),
	.datac(!\aluin2_A[0]~0_combout ),
	.datad(!\regval1_DL[3]~DUPLICATE_q ),
	.datae(!regval1_DL[4]),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~60 .extended_lut = "off";
defparam \ShiftRight0~60 .lut_mask = 64'h00F00FFF35353535;
defparam \ShiftRight0~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N30
cyclonev_lcell_comb \ShiftRight0~61 (
// Equation(s):
// \ShiftRight0~61_combout  = ( \regval1_DL[9]~DUPLICATE_q  & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout ) # (regval1_DL[10]) ) ) ) # ( !\regval1_DL[9]~DUPLICATE_q  & ( \aluin2_A[1]~1_combout  & ( (\aluin2_A[0]~0_combout  & regval1_DL[10]) ) ) ) 
// # ( \regval1_DL[9]~DUPLICATE_q  & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & ((\regval1_DL[7]~DUPLICATE_q ))) # (\aluin2_A[0]~0_combout  & (regval1_DL[8])) ) ) ) # ( !\regval1_DL[9]~DUPLICATE_q  & ( !\aluin2_A[1]~1_combout  & ( 
// (!\aluin2_A[0]~0_combout  & ((\regval1_DL[7]~DUPLICATE_q ))) # (\aluin2_A[0]~0_combout  & (regval1_DL[8])) ) ) )

	.dataa(!\aluin2_A[0]~0_combout ),
	.datab(!regval1_DL[8]),
	.datac(!\regval1_DL[7]~DUPLICATE_q ),
	.datad(!regval1_DL[10]),
	.datae(!\regval1_DL[9]~DUPLICATE_q ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~61 .extended_lut = "off";
defparam \ShiftRight0~61 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \ShiftRight0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N18
cyclonev_lcell_comb \ShiftRight0~62 (
// Equation(s):
// \ShiftRight0~62_combout  = ( \ShiftRight0~61_combout  & ( \ShiftRight0~53_combout  & ( (!\aluin2_A[2]~7_combout  & (((\aluin2_A[3]~5_combout )) # (\ShiftRight0~60_combout ))) # (\aluin2_A[2]~7_combout  & (((!\aluin2_A[3]~5_combout ) # 
// (\ShiftRight0~33_combout )))) ) ) ) # ( !\ShiftRight0~61_combout  & ( \ShiftRight0~53_combout  & ( (!\aluin2_A[2]~7_combout  & (((\aluin2_A[3]~5_combout )) # (\ShiftRight0~60_combout ))) # (\aluin2_A[2]~7_combout  & (((\ShiftRight0~33_combout  & 
// \aluin2_A[3]~5_combout )))) ) ) ) # ( \ShiftRight0~61_combout  & ( !\ShiftRight0~53_combout  & ( (!\aluin2_A[2]~7_combout  & (\ShiftRight0~60_combout  & ((!\aluin2_A[3]~5_combout )))) # (\aluin2_A[2]~7_combout  & (((!\aluin2_A[3]~5_combout ) # 
// (\ShiftRight0~33_combout )))) ) ) ) # ( !\ShiftRight0~61_combout  & ( !\ShiftRight0~53_combout  & ( (!\aluin2_A[2]~7_combout  & (\ShiftRight0~60_combout  & ((!\aluin2_A[3]~5_combout )))) # (\aluin2_A[2]~7_combout  & (((\ShiftRight0~33_combout  & 
// \aluin2_A[3]~5_combout )))) ) ) )

	.dataa(!\aluin2_A[2]~7_combout ),
	.datab(!\ShiftRight0~60_combout ),
	.datac(!\ShiftRight0~33_combout ),
	.datad(!\aluin2_A[3]~5_combout ),
	.datae(!\ShiftRight0~61_combout ),
	.dataf(!\ShiftRight0~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~62 .extended_lut = "off";
defparam \ShiftRight0~62 .lut_mask = 64'h2205770522AF77AF;
defparam \ShiftRight0~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N24
cyclonev_lcell_comb \Selector43~1 (
// Equation(s):
// \Selector43~1_combout  = ( \aluin2_A[4]~6_combout  & ( !\ShiftRight0~11_combout  & ( (!alufunc_DL[0] & \ShiftRight0~46_combout ) ) ) ) # ( !\aluin2_A[4]~6_combout  & ( !\ShiftRight0~11_combout  & ( (!alufunc_DL[0] & \ShiftRight0~62_combout ) ) ) )

	.dataa(!alufunc_DL[0]),
	.datab(!\ShiftRight0~46_combout ),
	.datac(!\ShiftRight0~62_combout ),
	.datad(gnd),
	.datae(!\aluin2_A[4]~6_combout ),
	.dataf(!\ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~1 .extended_lut = "off";
defparam \Selector43~1 .lut_mask = 64'h0A0A222200000000;
defparam \Selector43~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N21
cyclonev_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = ( \ShiftLeft0~20_combout  & ( (!\ShiftRight0~10_combout  & (((\Selector15~0_OTERM473 )))) # (\ShiftRight0~10_combout  & ((!\ShiftRight0~6_combout  & (\Selector15~0_OTERM473 )) # (\ShiftRight0~6_combout  & ((\Selector45~0_combout 
// ))))) ) ) # ( !\ShiftLeft0~20_combout  & ( (\Selector15~0_OTERM473  & ((!\ShiftRight0~10_combout ) # (!\ShiftRight0~6_combout ))) ) )

	.dataa(!\ShiftRight0~10_combout ),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!\Selector15~0_OTERM473 ),
	.datad(!\Selector45~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~0 .extended_lut = "off";
defparam \Selector43~0 .lut_mask = 64'h0E0E0E0E0E1F0E1F;
defparam \Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N24
cyclonev_lcell_comb \aluout_AL~2 (
// Equation(s):
// \aluout_AL~2_combout  = ( \Selector46~0_combout  & ( \Selector43~3_combout  & ( (alufunc_DL[5] & (!\always6~0_combout  & ((\Selector43~0_combout ) # (\Selector43~1_combout )))) ) ) ) # ( \Selector46~0_combout  & ( !\Selector43~3_combout  & ( 
// (alufunc_DL[5] & !\always6~0_combout ) ) ) ) # ( !\Selector46~0_combout  & ( !\Selector43~3_combout  & ( (alufunc_DL[5] & !\always6~0_combout ) ) ) )

	.dataa(!alufunc_DL[5]),
	.datab(!\always6~0_combout ),
	.datac(!\Selector43~1_combout ),
	.datad(!\Selector43~0_combout ),
	.datae(!\Selector46~0_combout ),
	.dataf(!\Selector43~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_AL~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_AL~2 .extended_lut = "off";
defparam \aluout_AL~2 .lut_mask = 64'h4444444400000444;
defparam \aluout_AL~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N12
cyclonev_lcell_comb \ShiftLeft0~39 (
// Equation(s):
// \ShiftLeft0~39_combout  = ( \ShiftLeft0~6_combout  & ( (!\aluin2_A[3]~5_combout  & \aluin2_A[2]~7_combout ) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[3]~5_combout ),
	.datac(!\aluin2_A[2]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~39 .extended_lut = "off";
defparam \ShiftLeft0~39 .lut_mask = 64'h000000000C0C0C0C;
defparam \ShiftLeft0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N48
cyclonev_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = ( \ShiftRight0~10_combout  & ( \ShiftRight0~6_combout  & ( (\Selector32~0_combout  & (((!\ShiftLeft0~1_combout  & \ShiftLeft0~5_combout )) # (\ShiftLeft0~39_combout ))) ) ) )

	.dataa(!\ShiftLeft0~1_combout ),
	.datab(!\Selector32~0_combout ),
	.datac(!\ShiftLeft0~5_combout ),
	.datad(!\ShiftLeft0~39_combout ),
	.datae(!\ShiftRight0~10_combout ),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~0 .extended_lut = "off";
defparam \Selector42~0 .lut_mask = 64'h0000000000000233;
defparam \Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N51
cyclonev_lcell_comb \Selector42~2 (
// Equation(s):
// \Selector42~2_combout  = ( \aluin2_A[4]~6_combout  & ( \Selector28~1_combout  & ( (!\regval1_DL[4]~DUPLICATE_q  & ((!\alufunc_DL[3]~DUPLICATE_q ) # ((!alufunc_DL[0] & \Selector24~0_combout )))) # (\regval1_DL[4]~DUPLICATE_q  & 
// (((\alufunc_DL[3]~DUPLICATE_q ) # (\Selector24~0_combout )))) ) ) ) # ( !\aluin2_A[4]~6_combout  & ( \Selector28~1_combout  & ( (!\regval1_DL[4]~DUPLICATE_q  & (((\alufunc_DL[3]~DUPLICATE_q )))) # (\regval1_DL[4]~DUPLICATE_q  & 
// ((!\alufunc_DL[3]~DUPLICATE_q ) # ((!alufunc_DL[0] & \Selector24~0_combout )))) ) ) ) # ( \aluin2_A[4]~6_combout  & ( !\Selector28~1_combout  & ( (\Selector24~0_combout  & (!\alufunc_DL[3]~DUPLICATE_q  $ (((!\regval1_DL[4]~DUPLICATE_q  & 
// !alufunc_DL[0]))))) ) ) ) # ( !\aluin2_A[4]~6_combout  & ( !\Selector28~1_combout  & ( (\Selector24~0_combout  & (!\alufunc_DL[3]~DUPLICATE_q  $ (((!\regval1_DL[4]~DUPLICATE_q ) # (!alufunc_DL[0]))))) ) ) )

	.dataa(!\regval1_DL[4]~DUPLICATE_q ),
	.datab(!alufunc_DL[0]),
	.datac(!\Selector24~0_combout ),
	.datad(!\alufunc_DL[3]~DUPLICATE_q ),
	.datae(!\aluin2_A[4]~6_combout ),
	.dataf(!\Selector28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~2 .extended_lut = "off";
defparam \Selector42~2 .lut_mask = 64'h010E070855AEAF5D;
defparam \Selector42~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N39
cyclonev_lcell_comb \Selector42~3 (
// Equation(s):
// \Selector42~3_combout  = ( \Add2~121_sumout  & ( (!\Selector42~2_combout  & ((!\Selector39~0_combout ) # ((!\alufunc_DL[3]~DUPLICATE_q  & !\Add1~121_sumout )))) ) ) # ( !\Add2~121_sumout  & ( (!\Selector42~2_combout  & (((!\Selector39~0_combout ) # 
// (!\Add1~121_sumout )) # (\alufunc_DL[3]~DUPLICATE_q ))) ) )

	.dataa(!\alufunc_DL[3]~DUPLICATE_q ),
	.datab(!\Selector42~2_combout ),
	.datac(!\Selector39~0_combout ),
	.datad(!\Add1~121_sumout ),
	.datae(gnd),
	.dataf(!\Add2~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~3 .extended_lut = "off";
defparam \Selector42~3 .lut_mask = 64'hCCC4CCC4C8C0C8C0;
defparam \Selector42~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N48
cyclonev_lcell_comb \aluout_AL~3 (
// Equation(s):
// \aluout_AL~3_combout  = ( \Selector46~0_combout  & ( \Selector42~1_combout  & ( (alufunc_DL[5] & !\always6~0_combout ) ) ) ) # ( !\Selector46~0_combout  & ( \Selector42~1_combout  & ( (alufunc_DL[5] & (!\always6~0_combout  & !\Selector42~3_combout )) ) ) 
// ) # ( \Selector46~0_combout  & ( !\Selector42~1_combout  & ( (alufunc_DL[5] & (!\always6~0_combout  & ((!\Selector42~3_combout ) # (\Selector42~0_combout )))) ) ) ) # ( !\Selector46~0_combout  & ( !\Selector42~1_combout  & ( (alufunc_DL[5] & 
// (!\always6~0_combout  & !\Selector42~3_combout )) ) ) )

	.dataa(!alufunc_DL[5]),
	.datab(!\Selector42~0_combout ),
	.datac(!\always6~0_combout ),
	.datad(!\Selector42~3_combout ),
	.datae(!\Selector46~0_combout ),
	.dataf(!\Selector42~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_AL~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_AL~3 .extended_lut = "off";
defparam \aluout_AL~3 .lut_mask = 64'h5000501050005050;
defparam \aluout_AL~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N42
cyclonev_lcell_comb \aluout_AL~4 (
// Equation(s):
// \aluout_AL~4_combout  = ( \Selector41~0_combout  & ( \Selector41~1_combout  & ( (!\always6~0_combout  & (alufunc_DL[5] & ((!\Selector41~3_combout ) # (\Selector46~0_combout )))) ) ) ) # ( !\Selector41~0_combout  & ( \Selector41~1_combout  & ( 
// (!\always6~0_combout  & (alufunc_DL[5] & ((!\Selector41~3_combout ) # (\Selector46~0_combout )))) ) ) ) # ( \Selector41~0_combout  & ( !\Selector41~1_combout  & ( (!\always6~0_combout  & (alufunc_DL[5] & ((!\Selector41~3_combout ) # (\Selector46~0_combout 
// )))) ) ) ) # ( !\Selector41~0_combout  & ( !\Selector41~1_combout  & ( (!\always6~0_combout  & (!\Selector41~3_combout  & alufunc_DL[5])) ) ) )

	.dataa(!\always6~0_combout ),
	.datab(!\Selector46~0_combout ),
	.datac(!\Selector41~3_combout ),
	.datad(!alufunc_DL[5]),
	.datae(!\Selector41~0_combout ),
	.dataf(!\Selector41~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_AL~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_AL~4 .extended_lut = "off";
defparam \aluout_AL~4 .lut_mask = 64'h00A000A200A200A2;
defparam \aluout_AL~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N0
cyclonev_lcell_comb \aluout_AL~5 (
// Equation(s):
// \aluout_AL~5_combout  = ( \Selector40~3_combout  & ( \Selector40~1_combout  & ( (!\always6~0_combout  & (\Selector46~0_combout  & alufunc_DL[5])) ) ) ) # ( !\Selector40~3_combout  & ( \Selector40~1_combout  & ( (!\always6~0_combout  & alufunc_DL[5]) ) ) ) 
// # ( \Selector40~3_combout  & ( !\Selector40~1_combout  & ( (!\always6~0_combout  & (\Selector46~0_combout  & (\Selector40~0_combout  & alufunc_DL[5]))) ) ) ) # ( !\Selector40~3_combout  & ( !\Selector40~1_combout  & ( (!\always6~0_combout  & 
// alufunc_DL[5]) ) ) )

	.dataa(!\always6~0_combout ),
	.datab(!\Selector46~0_combout ),
	.datac(!\Selector40~0_combout ),
	.datad(!alufunc_DL[5]),
	.datae(!\Selector40~3_combout ),
	.dataf(!\Selector40~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_AL~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_AL~5 .extended_lut = "off";
defparam \aluout_AL~5 .lut_mask = 64'h00AA000200AA0022;
defparam \aluout_AL~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N3
cyclonev_lcell_comb \ShiftLeft0~45 (
// Equation(s):
// \ShiftLeft0~45_combout  = ( \ShiftLeft0~19_combout  & ( (!\aluin2_A[3]~5_combout  & ((!\aluin2_A[2]~7_combout ) # (\ShiftLeft0~20_combout ))) ) ) # ( !\ShiftLeft0~19_combout  & ( (!\aluin2_A[3]~5_combout  & (\ShiftLeft0~20_combout  & 
// \aluin2_A[2]~7_combout )) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[3]~5_combout ),
	.datac(!\ShiftLeft0~20_combout ),
	.datad(!\aluin2_A[2]~7_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~45 .extended_lut = "off";
defparam \ShiftLeft0~45 .lut_mask = 64'h000C000CCC0CCC0C;
defparam \ShiftLeft0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N27
cyclonev_lcell_comb \Selector39~3 (
// Equation(s):
// \Selector39~3_combout  = ( !\ShiftRight0~11_combout  & ( (\ShiftLeft0~45_combout  & \Selector32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftLeft0~45_combout ),
	.datad(!\Selector32~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~3 .extended_lut = "off";
defparam \Selector39~3 .lut_mask = 64'h000F000F00000000;
defparam \Selector39~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N21
cyclonev_lcell_comb \aluin2_A[7]~3 (
// Equation(s):
// \aluin2_A[7]~3_combout  = ( \aluimm_DL~DUPLICATE_q  & ( sxtimm_DL[7] ) ) # ( !\aluimm_DL~DUPLICATE_q  & ( regval2_DL[7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_DL[7]),
	.datad(!regval2_DL[7]),
	.datae(gnd),
	.dataf(!\aluimm_DL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[7]~3 .extended_lut = "off";
defparam \aluin2_A[7]~3 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \aluin2_A[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N15
cyclonev_lcell_comb \Selector39~5 (
// Equation(s):
// \Selector39~5_combout  = ( \aluin2_A[7]~3_combout  & ( \regval1_DL[7]~DUPLICATE_q  & ( (!\alufunc_DL[3]~DUPLICATE_q  & ((\Selector24~0_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (\Selector28~1_combout )) ) ) ) # ( !\aluin2_A[7]~3_combout  & ( 
// \regval1_DL[7]~DUPLICATE_q  & ( (!\alufunc_DL[3]~DUPLICATE_q  & (((alufunc_DL[0] & \Selector24~0_combout )) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (!alufunc_DL[0] & ((\Selector24~0_combout )))) ) ) ) # ( \aluin2_A[7]~3_combout  & ( 
// !\regval1_DL[7]~DUPLICATE_q  & ( (!\alufunc_DL[3]~DUPLICATE_q  & (((alufunc_DL[0] & \Selector24~0_combout )) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (!alufunc_DL[0] & ((\Selector24~0_combout )))) ) ) ) # ( !\aluin2_A[7]~3_combout  & 
// ( !\regval1_DL[7]~DUPLICATE_q  & ( (\alufunc_DL[3]~DUPLICATE_q  & ((\Selector24~0_combout ) # (\Selector28~1_combout ))) ) ) )

	.dataa(!\alufunc_DL[3]~DUPLICATE_q ),
	.datab(!alufunc_DL[0]),
	.datac(!\Selector28~1_combout ),
	.datad(!\Selector24~0_combout ),
	.datae(!\aluin2_A[7]~3_combout ),
	.dataf(!\regval1_DL[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~5 .extended_lut = "off";
defparam \Selector39~5 .lut_mask = 64'h05550A6E0A6E05AF;
defparam \Selector39~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N42
cyclonev_lcell_comb \Selector39~6 (
// Equation(s):
// \Selector39~6_combout  = ( \Add2~125_sumout  & ( \Add1~125_sumout  & ( (!\Selector39~0_combout  & !\Selector39~5_combout ) ) ) ) # ( !\Add2~125_sumout  & ( \Add1~125_sumout  & ( (!\Selector39~5_combout  & ((!\Selector39~0_combout ) # 
// (\alufunc_DL[3]~DUPLICATE_q ))) ) ) ) # ( \Add2~125_sumout  & ( !\Add1~125_sumout  & ( (!\Selector39~5_combout  & ((!\Selector39~0_combout ) # (!\alufunc_DL[3]~DUPLICATE_q ))) ) ) ) # ( !\Add2~125_sumout  & ( !\Add1~125_sumout  & ( !\Selector39~5_combout  
// ) ) )

	.dataa(gnd),
	.datab(!\Selector39~0_combout ),
	.datac(!\alufunc_DL[3]~DUPLICATE_q ),
	.datad(!\Selector39~5_combout ),
	.datae(!\Add2~125_sumout ),
	.dataf(!\Add1~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~6 .extended_lut = "off";
defparam \Selector39~6 .lut_mask = 64'hFF00FC00CF00CC00;
defparam \Selector39~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N54
cyclonev_lcell_comb \aluout_AL~6 (
// Equation(s):
// \aluout_AL~6_combout  = ( \Selector39~3_combout  & ( \Selector39~6_combout  & ( (!\always6~0_combout  & (alufunc_DL[5] & \Selector46~0_combout )) ) ) ) # ( !\Selector39~3_combout  & ( \Selector39~6_combout  & ( (!\always6~0_combout  & (alufunc_DL[5] & 
// (\Selector46~0_combout  & \Selector39~4_combout ))) ) ) ) # ( \Selector39~3_combout  & ( !\Selector39~6_combout  & ( (!\always6~0_combout  & alufunc_DL[5]) ) ) ) # ( !\Selector39~3_combout  & ( !\Selector39~6_combout  & ( (!\always6~0_combout  & 
// alufunc_DL[5]) ) ) )

	.dataa(!\always6~0_combout ),
	.datab(!alufunc_DL[5]),
	.datac(!\Selector46~0_combout ),
	.datad(!\Selector39~4_combout ),
	.datae(!\Selector39~3_combout ),
	.dataf(!\Selector39~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_AL~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_AL~6 .extended_lut = "off";
defparam \aluout_AL~6 .lut_mask = 64'h2222222200020202;
defparam \aluout_AL~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N45
cyclonev_lcell_comb \Selector39~2 (
// Equation(s):
// \Selector39~2_combout  = ( \ShiftRight0~6_combout  & ( (\ShiftRight0~10_combout  & ((!\aluin2_A[4]~6_combout ) # (!\aluin2_A[3]~5_combout ))) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[4]~6_combout ),
	.datac(!\ShiftRight0~10_combout ),
	.datad(!\aluin2_A[3]~5_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~2 .extended_lut = "off";
defparam \Selector39~2 .lut_mask = 64'h000000000F0C0F0C;
defparam \Selector39~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N3
cyclonev_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = ( \ShiftRight0~26_combout  & ( (\ShiftRight0~24_combout ) # (\aluin2_A[2]~7_combout ) ) ) # ( !\ShiftRight0~26_combout  & ( (!\aluin2_A[2]~7_combout  & \ShiftRight0~24_combout ) ) )

	.dataa(!\aluin2_A[2]~7_combout ),
	.datab(gnd),
	.datac(!\ShiftRight0~24_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftRight0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~0 .extended_lut = "off";
defparam \Selector38~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N6
cyclonev_lcell_comb \ShiftRight0~41 (
// Equation(s):
// \ShiftRight0~41_combout  = ( \aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( \regval1_DL[11]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( regval1_DL[9] ) ) ) # ( \aluin2_A[1]~1_combout  & ( 
// !\aluin2_A[0]~0_combout  & ( \regval1_DL[10]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[1]~1_combout  & ( !\aluin2_A[0]~0_combout  & ( \regval1_DL[8]~DUPLICATE_q  ) ) )

	.dataa(!regval1_DL[9]),
	.datab(!\regval1_DL[11]~DUPLICATE_q ),
	.datac(!\regval1_DL[10]~DUPLICATE_q ),
	.datad(!\regval1_DL[8]~DUPLICATE_q ),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~41 .extended_lut = "off";
defparam \ShiftRight0~41 .lut_mask = 64'h00FF0F0F55553333;
defparam \ShiftRight0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N48
cyclonev_lcell_comb \ShiftRight0~49 (
// Equation(s):
// \ShiftRight0~49_combout  = ( \aluin2_A[3]~5_combout  & ( \ShiftRight0~21_combout  & ( (!\aluin2_A[2]~7_combout  & (\ShiftRight0~22_combout )) # (\aluin2_A[2]~7_combout  & ((\ShiftRight0~23_combout ))) ) ) ) # ( !\aluin2_A[3]~5_combout  & ( 
// \ShiftRight0~21_combout  & ( (\ShiftRight0~41_combout ) # (\aluin2_A[2]~7_combout ) ) ) ) # ( \aluin2_A[3]~5_combout  & ( !\ShiftRight0~21_combout  & ( (!\aluin2_A[2]~7_combout  & (\ShiftRight0~22_combout )) # (\aluin2_A[2]~7_combout  & 
// ((\ShiftRight0~23_combout ))) ) ) ) # ( !\aluin2_A[3]~5_combout  & ( !\ShiftRight0~21_combout  & ( (!\aluin2_A[2]~7_combout  & \ShiftRight0~41_combout ) ) ) )

	.dataa(!\aluin2_A[2]~7_combout ),
	.datab(!\ShiftRight0~22_combout ),
	.datac(!\ShiftRight0~41_combout ),
	.datad(!\ShiftRight0~23_combout ),
	.datae(!\aluin2_A[3]~5_combout ),
	.dataf(!\ShiftRight0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~49 .extended_lut = "off";
defparam \ShiftRight0~49 .lut_mask = 64'h0A0A22775F5F2277;
defparam \ShiftRight0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N9
cyclonev_lcell_comb \Selector38~2 (
// Equation(s):
// \Selector38~2_combout  = ( \Selector38~0_combout  & ( \ShiftRight0~49_combout  & ( (!alufunc_DL[0] & ((\Selector39~2_combout ) # (regval1_DL[31]))) ) ) ) # ( !\Selector38~0_combout  & ( \ShiftRight0~49_combout  & ( (!alufunc_DL[0] & 
// ((!\Selector39~2_combout  & (regval1_DL[31])) # (\Selector39~2_combout  & ((!\aluin2_A[4]~6_combout ))))) ) ) ) # ( \Selector38~0_combout  & ( !\ShiftRight0~49_combout  & ( (!alufunc_DL[0] & ((!\Selector39~2_combout  & (regval1_DL[31])) # 
// (\Selector39~2_combout  & ((\aluin2_A[4]~6_combout ))))) ) ) ) # ( !\Selector38~0_combout  & ( !\ShiftRight0~49_combout  & ( (!alufunc_DL[0] & (regval1_DL[31] & !\Selector39~2_combout )) ) ) )

	.dataa(!alufunc_DL[0]),
	.datab(!regval1_DL[31]),
	.datac(!\Selector39~2_combout ),
	.datad(!\aluin2_A[4]~6_combout ),
	.datae(!\Selector38~0_combout ),
	.dataf(!\ShiftRight0~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~2 .extended_lut = "off";
defparam \Selector38~2 .lut_mask = 64'h2020202A2A202A2A;
defparam \Selector38~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N30
cyclonev_lcell_comb \ShiftLeft0~27 (
// Equation(s):
// \ShiftLeft0~27_combout  = ( \ShiftLeft0~5_combout  & ( (!\aluin2_A[2]~7_combout  & ((!\aluin2_A[3]~5_combout  & ((\ShiftLeft0~4_combout ))) # (\aluin2_A[3]~5_combout  & (\ShiftLeft0~6_combout )))) # (\aluin2_A[2]~7_combout  & (((!\aluin2_A[3]~5_combout 
// )))) ) ) # ( !\ShiftLeft0~5_combout  & ( (!\aluin2_A[2]~7_combout  & ((!\aluin2_A[3]~5_combout  & ((\ShiftLeft0~4_combout ))) # (\aluin2_A[3]~5_combout  & (\ShiftLeft0~6_combout )))) ) )

	.dataa(!\ShiftLeft0~6_combout ),
	.datab(!\aluin2_A[2]~7_combout ),
	.datac(!\aluin2_A[3]~5_combout ),
	.datad(!\ShiftLeft0~4_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~27 .extended_lut = "off";
defparam \ShiftLeft0~27 .lut_mask = 64'h04C404C434F434F4;
defparam \ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N27
cyclonev_lcell_comb \Selector38~1 (
// Equation(s):
// \Selector38~1_combout  = ( !\ShiftRight0~11_combout  & ( (\ShiftLeft0~27_combout  & \Selector32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftLeft0~27_combout ),
	.datad(!\Selector32~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~1 .extended_lut = "off";
defparam \Selector38~1 .lut_mask = 64'h000F000F00000000;
defparam \Selector38~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N42
cyclonev_lcell_comb \aluout_AL~7 (
// Equation(s):
// \aluout_AL~7_combout  = ( \Selector38~1_combout  & ( \Selector38~4_combout  & ( (!\always6~0_combout  & (alufunc_DL[5] & \Selector46~0_combout )) ) ) ) # ( !\Selector38~1_combout  & ( \Selector38~4_combout  & ( (!\always6~0_combout  & (alufunc_DL[5] & 
// (\Selector46~0_combout  & \Selector38~2_combout ))) ) ) ) # ( \Selector38~1_combout  & ( !\Selector38~4_combout  & ( (!\always6~0_combout  & alufunc_DL[5]) ) ) ) # ( !\Selector38~1_combout  & ( !\Selector38~4_combout  & ( (!\always6~0_combout  & 
// alufunc_DL[5]) ) ) )

	.dataa(!\always6~0_combout ),
	.datab(!alufunc_DL[5]),
	.datac(!\Selector46~0_combout ),
	.datad(!\Selector38~2_combout ),
	.datae(!\Selector38~1_combout ),
	.dataf(!\Selector38~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_AL~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_AL~7 .extended_lut = "off";
defparam \aluout_AL~7 .lut_mask = 64'h2222222200020202;
defparam \aluout_AL~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N21
cyclonev_lcell_comb \Selector37~3 (
// Equation(s):
// \Selector37~3_combout  = ( !\ShiftRight0~11_combout  & ( (\ShiftLeft0~31_combout  & \Selector32~0_combout ) ) )

	.dataa(!\ShiftLeft0~31_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector32~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~3 .extended_lut = "off";
defparam \Selector37~3 .lut_mask = 64'h0055005500000000;
defparam \Selector37~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N12
cyclonev_lcell_comb \aluin2_A[9]~14 (
// Equation(s):
// \aluin2_A[9]~14_combout  = ( \aluimm_DL~DUPLICATE_q  & ( sxtimm_DL[9] ) ) # ( !\aluimm_DL~DUPLICATE_q  & ( regval2_DL[9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_DL[9]),
	.datad(!sxtimm_DL[9]),
	.datae(gnd),
	.dataf(!\aluimm_DL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[9]~14 .extended_lut = "off";
defparam \aluin2_A[9]~14 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \aluin2_A[9]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N36
cyclonev_lcell_comb \Selector37~5 (
// Equation(s):
// \Selector37~5_combout  = ( \Selector24~0_combout  & ( \Selector28~1_combout  & ( (!\alufunc_DL[3]~DUPLICATE_q  & (((\aluin2_A[9]~14_combout ) # (regval1_DL[9])))) # (\alufunc_DL[3]~DUPLICATE_q  & ((!alufunc_DL[0]) # (!regval1_DL[9] $ 
// (\aluin2_A[9]~14_combout )))) ) ) ) # ( !\Selector24~0_combout  & ( \Selector28~1_combout  & ( !\alufunc_DL[3]~DUPLICATE_q  $ (!regval1_DL[9] $ (\aluin2_A[9]~14_combout )) ) ) ) # ( \Selector24~0_combout  & ( !\Selector28~1_combout  & ( 
// !\alufunc_DL[3]~DUPLICATE_q  $ (((!alufunc_DL[0] & ((!regval1_DL[9]) # (!\aluin2_A[9]~14_combout ))) # (alufunc_DL[0] & (!regval1_DL[9] & !\aluin2_A[9]~14_combout )))) ) ) )

	.dataa(!\alufunc_DL[3]~DUPLICATE_q ),
	.datab(!alufunc_DL[0]),
	.datac(!regval1_DL[9]),
	.datad(!\aluin2_A[9]~14_combout ),
	.datae(!\Selector24~0_combout ),
	.dataf(!\Selector28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~5 .extended_lut = "off";
defparam \Selector37~5 .lut_mask = 64'h0000566A5AA55EEF;
defparam \Selector37~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N0
cyclonev_lcell_comb \Selector37~6 (
// Equation(s):
// \Selector37~6_combout  = ( \Add2~77_sumout  & ( \Add1~77_sumout  & ( (!\Selector37~5_combout  & ((!\Selector28~0_combout ) # ((!\Selector37~0_combout  & !\Selector37~1_combout )))) ) ) ) # ( !\Add2~77_sumout  & ( \Add1~77_sumout  & ( 
// (!\Selector37~5_combout  & ((!\Selector37~0_combout ) # (!\Selector28~0_combout ))) ) ) ) # ( \Add2~77_sumout  & ( !\Add1~77_sumout  & ( (!\Selector37~5_combout  & ((!\Selector37~1_combout ) # (!\Selector28~0_combout ))) ) ) ) # ( !\Add2~77_sumout  & ( 
// !\Add1~77_sumout  & ( !\Selector37~5_combout  ) ) )

	.dataa(!\Selector37~0_combout ),
	.datab(!\Selector37~5_combout ),
	.datac(!\Selector37~1_combout ),
	.datad(!\Selector28~0_combout ),
	.datae(!\Add2~77_sumout ),
	.dataf(!\Add1~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~6 .extended_lut = "off";
defparam \Selector37~6 .lut_mask = 64'hCCCCCCC0CC88CC80;
defparam \Selector37~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N36
cyclonev_lcell_comb \aluout_AL~8 (
// Equation(s):
// \aluout_AL~8_combout  = ( \Selector37~3_combout  & ( \Selector37~6_combout  & ( (!\always6~0_combout  & (alufunc_DL[5] & \Selector46~0_combout )) ) ) ) # ( !\Selector37~3_combout  & ( \Selector37~6_combout  & ( (!\always6~0_combout  & (alufunc_DL[5] & 
// (\Selector46~0_combout  & \Selector37~4_combout ))) ) ) ) # ( \Selector37~3_combout  & ( !\Selector37~6_combout  & ( (!\always6~0_combout  & alufunc_DL[5]) ) ) ) # ( !\Selector37~3_combout  & ( !\Selector37~6_combout  & ( (!\always6~0_combout  & 
// alufunc_DL[5]) ) ) )

	.dataa(!\always6~0_combout ),
	.datab(!alufunc_DL[5]),
	.datac(!\Selector46~0_combout ),
	.datad(!\Selector37~4_combout ),
	.datae(!\Selector37~3_combout ),
	.dataf(!\Selector37~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_AL~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_AL~8 .extended_lut = "off";
defparam \aluout_AL~8 .lut_mask = 64'h2222222200020202;
defparam \aluout_AL~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N54
cyclonev_lcell_comb \ShiftRight0~52 (
// Equation(s):
// \ShiftRight0~52_combout  = ( \ShiftRight0~28_combout  & ( \ShiftRight0~30_combout  & ( ((!\aluin2_A[3]~5_combout  & ((\ShiftRight0~51_combout ))) # (\aluin2_A[3]~5_combout  & (\ShiftRight0~29_combout ))) # (\aluin2_A[2]~7_combout ) ) ) ) # ( 
// !\ShiftRight0~28_combout  & ( \ShiftRight0~30_combout  & ( (!\aluin2_A[3]~5_combout  & (((\ShiftRight0~51_combout  & !\aluin2_A[2]~7_combout )))) # (\aluin2_A[3]~5_combout  & (((\aluin2_A[2]~7_combout )) # (\ShiftRight0~29_combout ))) ) ) ) # ( 
// \ShiftRight0~28_combout  & ( !\ShiftRight0~30_combout  & ( (!\aluin2_A[3]~5_combout  & (((\aluin2_A[2]~7_combout ) # (\ShiftRight0~51_combout )))) # (\aluin2_A[3]~5_combout  & (\ShiftRight0~29_combout  & ((!\aluin2_A[2]~7_combout )))) ) ) ) # ( 
// !\ShiftRight0~28_combout  & ( !\ShiftRight0~30_combout  & ( (!\aluin2_A[2]~7_combout  & ((!\aluin2_A[3]~5_combout  & ((\ShiftRight0~51_combout ))) # (\aluin2_A[3]~5_combout  & (\ShiftRight0~29_combout )))) ) ) )

	.dataa(!\aluin2_A[3]~5_combout ),
	.datab(!\ShiftRight0~29_combout ),
	.datac(!\ShiftRight0~51_combout ),
	.datad(!\aluin2_A[2]~7_combout ),
	.datae(!\ShiftRight0~28_combout ),
	.dataf(!\ShiftRight0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~52 .extended_lut = "off";
defparam \ShiftRight0~52 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \ShiftRight0~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N24
cyclonev_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = ( \aluin2_A[2]~7_combout  & ( \ShiftRight0~44_combout  ) ) # ( !\aluin2_A[2]~7_combout  & ( \ShiftRight0~44_combout  & ( \ShiftRight0~31_combout  ) ) ) # ( !\aluin2_A[2]~7_combout  & ( !\ShiftRight0~44_combout  & ( 
// \ShiftRight0~31_combout  ) ) )

	.dataa(gnd),
	.datab(!\ShiftRight0~31_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\aluin2_A[2]~7_combout ),
	.dataf(!\ShiftRight0~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~0 .extended_lut = "off";
defparam \Selector36~0 .lut_mask = 64'h333300003333FFFF;
defparam \Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N6
cyclonev_lcell_comb \Selector36~2 (
// Equation(s):
// \Selector36~2_combout  = ( \Selector39~2_combout  & ( \Selector36~0_combout  & ( (!alufunc_DL[0] & ((\aluin2_A[4]~6_combout ) # (\ShiftRight0~52_combout ))) ) ) ) # ( !\Selector39~2_combout  & ( \Selector36~0_combout  & ( (!alufunc_DL[0] & 
// \regval1_DL[31]~DUPLICATE_q ) ) ) ) # ( \Selector39~2_combout  & ( !\Selector36~0_combout  & ( (!alufunc_DL[0] & (\ShiftRight0~52_combout  & !\aluin2_A[4]~6_combout )) ) ) ) # ( !\Selector39~2_combout  & ( !\Selector36~0_combout  & ( (!alufunc_DL[0] & 
// \regval1_DL[31]~DUPLICATE_q ) ) ) )

	.dataa(!alufunc_DL[0]),
	.datab(!\regval1_DL[31]~DUPLICATE_q ),
	.datac(!\ShiftRight0~52_combout ),
	.datad(!\aluin2_A[4]~6_combout ),
	.datae(!\Selector39~2_combout ),
	.dataf(!\Selector36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~2 .extended_lut = "off";
defparam \Selector36~2 .lut_mask = 64'h22220A0022220AAA;
defparam \Selector36~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N42
cyclonev_lcell_comb \aluin2_A[10]~13 (
// Equation(s):
// \aluin2_A[10]~13_combout  = ( sxtimm_DL[10] & ( (\aluimm_DL~q ) # (regval2_DL[10]) ) ) # ( !sxtimm_DL[10] & ( (regval2_DL[10] & !\aluimm_DL~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_DL[10]),
	.datad(!\aluimm_DL~q ),
	.datae(gnd),
	.dataf(!sxtimm_DL[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[10]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[10]~13 .extended_lut = "off";
defparam \aluin2_A[10]~13 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \aluin2_A[10]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N0
cyclonev_lcell_comb \Selector36~3 (
// Equation(s):
// \Selector36~3_combout  = ( alufunc_DL[0] & ( \aluin2_A[10]~13_combout  & ( (!\alufunc_DL[3]~DUPLICATE_q  & (((\Selector28~1_combout  & !regval1_DL[10])) # (\Selector24~0_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (((\Selector28~1_combout  & 
// regval1_DL[10])))) ) ) ) # ( !alufunc_DL[0] & ( \aluin2_A[10]~13_combout  & ( (!\Selector24~0_combout  & (\Selector28~1_combout  & (!\alufunc_DL[3]~DUPLICATE_q  $ (regval1_DL[10])))) # (\Selector24~0_combout  & ((!\alufunc_DL[3]~DUPLICATE_q  $ 
// (!regval1_DL[10])) # (\Selector28~1_combout ))) ) ) ) # ( alufunc_DL[0] & ( !\aluin2_A[10]~13_combout  & ( (!\Selector24~0_combout  & (\Selector28~1_combout  & (!\alufunc_DL[3]~DUPLICATE_q  $ (!regval1_DL[10])))) # (\Selector24~0_combout  & 
// (!\alufunc_DL[3]~DUPLICATE_q  $ (((!regval1_DL[10]))))) ) ) ) # ( !alufunc_DL[0] & ( !\aluin2_A[10]~13_combout  & ( (!\alufunc_DL[3]~DUPLICATE_q  & (((\Selector28~1_combout  & regval1_DL[10])))) # (\alufunc_DL[3]~DUPLICATE_q  & (((\Selector28~1_combout  & 
// !regval1_DL[10])) # (\Selector24~0_combout ))) ) ) )

	.dataa(!\Selector24~0_combout ),
	.datab(!\alufunc_DL[3]~DUPLICATE_q ),
	.datac(!\Selector28~1_combout ),
	.datad(!regval1_DL[10]),
	.datae(!alufunc_DL[0]),
	.dataf(!\aluin2_A[10]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~3 .extended_lut = "off";
defparam \Selector36~3 .lut_mask = 64'h131D134C1D474C47;
defparam \Selector36~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N9
cyclonev_lcell_comb \Selector36~4 (
// Equation(s):
// \Selector36~4_combout  = ( \Add1~81_sumout  & ( (!\Selector36~3_combout  & ((!\Selector39~0_combout ) # ((\alufunc_DL[3]~DUPLICATE_q  & !\Add2~81_sumout )))) ) ) # ( !\Add1~81_sumout  & ( (!\Selector36~3_combout  & ((!\alufunc_DL[3]~DUPLICATE_q ) # 
// ((!\Selector39~0_combout ) # (!\Add2~81_sumout )))) ) )

	.dataa(!\alufunc_DL[3]~DUPLICATE_q ),
	.datab(!\Selector39~0_combout ),
	.datac(!\Add2~81_sumout ),
	.datad(!\Selector36~3_combout ),
	.datae(gnd),
	.dataf(!\Add1~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~4 .extended_lut = "off";
defparam \Selector36~4 .lut_mask = 64'hFE00FE00DC00DC00;
defparam \Selector36~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N30
cyclonev_lcell_comb \aluout_AL~9 (
// Equation(s):
// \aluout_AL~9_combout  = ( \Selector36~1_combout  & ( \Selector36~4_combout  & ( (!\always6~0_combout  & (\Selector46~0_combout  & alufunc_DL[5])) ) ) ) # ( !\Selector36~1_combout  & ( \Selector36~4_combout  & ( (!\always6~0_combout  & 
// (\Selector46~0_combout  & (\Selector36~2_combout  & alufunc_DL[5]))) ) ) ) # ( \Selector36~1_combout  & ( !\Selector36~4_combout  & ( (!\always6~0_combout  & alufunc_DL[5]) ) ) ) # ( !\Selector36~1_combout  & ( !\Selector36~4_combout  & ( 
// (!\always6~0_combout  & alufunc_DL[5]) ) ) )

	.dataa(!\always6~0_combout ),
	.datab(!\Selector46~0_combout ),
	.datac(!\Selector36~2_combout ),
	.datad(!alufunc_DL[5]),
	.datae(!\Selector36~1_combout ),
	.dataf(!\Selector36~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_AL~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_AL~9 .extended_lut = "off";
defparam \aluout_AL~9 .lut_mask = 64'h00AA00AA00020022;
defparam \aluout_AL~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N42
cyclonev_lcell_comb \aluout_AL~10 (
// Equation(s):
// \aluout_AL~10_combout  = ( \Selector35~4_combout  & ( \Selector35~2_combout  & ( (alufunc_DL[5] & (!\always6~0_combout  & \Selector46~0_combout )) ) ) ) # ( !\Selector35~4_combout  & ( \Selector35~2_combout  & ( (alufunc_DL[5] & (!\always6~0_combout  & 
// (\Selector46~0_combout  & \Selector35~0_combout ))) ) ) ) # ( \Selector35~4_combout  & ( !\Selector35~2_combout  & ( (alufunc_DL[5] & !\always6~0_combout ) ) ) ) # ( !\Selector35~4_combout  & ( !\Selector35~2_combout  & ( (alufunc_DL[5] & 
// !\always6~0_combout ) ) ) )

	.dataa(!alufunc_DL[5]),
	.datab(!\always6~0_combout ),
	.datac(!\Selector46~0_combout ),
	.datad(!\Selector35~0_combout ),
	.datae(!\Selector35~4_combout ),
	.dataf(!\Selector35~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_AL~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_AL~10 .extended_lut = "off";
defparam \aluout_AL~10 .lut_mask = 64'h4444444400040404;
defparam \aluout_AL~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N48
cyclonev_lcell_comb \aluout_AL~11 (
// Equation(s):
// \aluout_AL~11_combout  = ( \Selector34~4_combout  & ( \Selector34~0_combout  & ( (!\always6~0_combout  & (alufunc_DL[5] & ((!\Selector34~2_combout ) # (\Selector46~0_combout )))) ) ) ) # ( !\Selector34~4_combout  & ( \Selector34~0_combout  & ( 
// (!\always6~0_combout  & (alufunc_DL[5] & ((!\Selector34~2_combout ) # (\Selector46~0_combout )))) ) ) ) # ( \Selector34~4_combout  & ( !\Selector34~0_combout  & ( (!\always6~0_combout  & (alufunc_DL[5] & ((!\Selector34~2_combout ) # (\Selector46~0_combout 
// )))) ) ) ) # ( !\Selector34~4_combout  & ( !\Selector34~0_combout  & ( (!\always6~0_combout  & (alufunc_DL[5] & !\Selector34~2_combout )) ) ) )

	.dataa(!\always6~0_combout ),
	.datab(!alufunc_DL[5]),
	.datac(!\Selector34~2_combout ),
	.datad(!\Selector46~0_combout ),
	.datae(!\Selector34~4_combout ),
	.dataf(!\Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_AL~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_AL~11 .extended_lut = "off";
defparam \aluout_AL~11 .lut_mask = 64'h2020202220222022;
defparam \aluout_AL~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N30
cyclonev_lcell_comb \aluin2_A[13]~9 (
// Equation(s):
// \aluin2_A[13]~9_combout  = ( \aluimm_DL~DUPLICATE_q  & ( \sxtimm_DL[13]~DUPLICATE_q  ) ) # ( !\aluimm_DL~DUPLICATE_q  & ( regval2_DL[13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_DL[13]),
	.datad(!\sxtimm_DL[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluimm_DL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[13]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[13]~9 .extended_lut = "off";
defparam \aluin2_A[13]~9 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \aluin2_A[13]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N42
cyclonev_lcell_comb \Selector33~4 (
// Equation(s):
// \Selector33~4_combout  = ( \regval1_DL[13]~DUPLICATE_q  & ( \aluin2_A[13]~9_combout  & ( (!\alufunc_DL[3]~DUPLICATE_q  & (\Selector24~0_combout )) # (\alufunc_DL[3]~DUPLICATE_q  & ((\Selector28~1_combout ))) ) ) ) # ( !\regval1_DL[13]~DUPLICATE_q  & ( 
// \aluin2_A[13]~9_combout  & ( (!\alufunc_DL[3]~DUPLICATE_q  & (((\Selector24~0_combout  & alufunc_DL[0])) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (\Selector24~0_combout  & (!alufunc_DL[0]))) ) ) ) # ( \regval1_DL[13]~DUPLICATE_q  & ( 
// !\aluin2_A[13]~9_combout  & ( (!\alufunc_DL[3]~DUPLICATE_q  & (((\Selector24~0_combout  & alufunc_DL[0])) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (\Selector24~0_combout  & (!alufunc_DL[0]))) ) ) ) # ( !\regval1_DL[13]~DUPLICATE_q  & 
// ( !\aluin2_A[13]~9_combout  & ( (\alufunc_DL[3]~DUPLICATE_q  & ((\Selector28~1_combout ) # (\Selector24~0_combout ))) ) ) )

	.dataa(!\alufunc_DL[3]~DUPLICATE_q ),
	.datab(!\Selector24~0_combout ),
	.datac(!alufunc_DL[0]),
	.datad(!\Selector28~1_combout ),
	.datae(!\regval1_DL[13]~DUPLICATE_q ),
	.dataf(!\aluin2_A[13]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~4 .extended_lut = "off";
defparam \Selector33~4 .lut_mask = 64'h115512BA12BA2277;
defparam \Selector33~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N36
cyclonev_lcell_comb \Selector33~5 (
// Equation(s):
// \Selector33~5_combout  = ( \Add1~9_sumout  & ( \Add2~9_sumout  & ( (!\Selector33~4_combout  & ((!\Selector28~0_combout ) # ((!\Selector37~1_combout  & !\Selector37~0_combout )))) ) ) ) # ( !\Add1~9_sumout  & ( \Add2~9_sumout  & ( (!\Selector33~4_combout  
// & ((!\Selector37~1_combout ) # (!\Selector28~0_combout ))) ) ) ) # ( \Add1~9_sumout  & ( !\Add2~9_sumout  & ( (!\Selector33~4_combout  & ((!\Selector28~0_combout ) # (!\Selector37~0_combout ))) ) ) ) # ( !\Add1~9_sumout  & ( !\Add2~9_sumout  & ( 
// !\Selector33~4_combout  ) ) )

	.dataa(!\Selector37~1_combout ),
	.datab(!\Selector28~0_combout ),
	.datac(!\Selector37~0_combout ),
	.datad(!\Selector33~4_combout ),
	.datae(!\Add1~9_sumout ),
	.dataf(!\Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~5 .extended_lut = "off";
defparam \Selector33~5 .lut_mask = 64'hFF00FC00EE00EC00;
defparam \Selector33~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N30
cyclonev_lcell_comb \ShiftLeft0~8 (
// Equation(s):
// \ShiftLeft0~8_combout  = ( \aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( regval1_DL[10] ) ) ) # ( !\aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( regval1_DL[11] ) ) ) # ( \aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  & ( 
// \regval1_DL[12]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  & ( \regval1_DL[13]~DUPLICATE_q  ) ) )

	.dataa(!\regval1_DL[13]~DUPLICATE_q ),
	.datab(!regval1_DL[10]),
	.datac(!\regval1_DL[12]~DUPLICATE_q ),
	.datad(!regval1_DL[11]),
	.datae(!\aluin2_A[0]~0_combout ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~8 .extended_lut = "off";
defparam \ShiftLeft0~8 .lut_mask = 64'h55550F0F00FF3333;
defparam \ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N12
cyclonev_lcell_comb \ShiftLeft0~10 (
// Equation(s):
// \ShiftLeft0~10_combout  = ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & (regval1_DL[1])) # (\aluin2_A[0]~0_combout  & ((regval1_DL[0]))) ) )

	.dataa(gnd),
	.datab(!regval1_DL[1]),
	.datac(!\aluin2_A[0]~0_combout ),
	.datad(!regval1_DL[0]),
	.datae(gnd),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~10 .extended_lut = "off";
defparam \ShiftLeft0~10 .lut_mask = 64'h303F303F00000000;
defparam \ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N24
cyclonev_lcell_comb \ShiftLeft0~11 (
// Equation(s):
// \ShiftLeft0~11_combout  = ( \ShiftLeft0~9_combout  & ( \ShiftLeft0~0_combout  & ( (!\aluin2_A[3]~5_combout  & (((\aluin2_A[2]~7_combout )) # (\ShiftLeft0~8_combout ))) # (\aluin2_A[3]~5_combout  & (((!\aluin2_A[2]~7_combout ) # (\ShiftLeft0~10_combout 
// )))) ) ) ) # ( !\ShiftLeft0~9_combout  & ( \ShiftLeft0~0_combout  & ( (!\aluin2_A[3]~5_combout  & (\ShiftLeft0~8_combout  & (!\aluin2_A[2]~7_combout ))) # (\aluin2_A[3]~5_combout  & (((!\aluin2_A[2]~7_combout ) # (\ShiftLeft0~10_combout )))) ) ) ) # ( 
// \ShiftLeft0~9_combout  & ( !\ShiftLeft0~0_combout  & ( (!\aluin2_A[3]~5_combout  & (((\aluin2_A[2]~7_combout )) # (\ShiftLeft0~8_combout ))) # (\aluin2_A[3]~5_combout  & (((\aluin2_A[2]~7_combout  & \ShiftLeft0~10_combout )))) ) ) ) # ( 
// !\ShiftLeft0~9_combout  & ( !\ShiftLeft0~0_combout  & ( (!\aluin2_A[3]~5_combout  & (\ShiftLeft0~8_combout  & (!\aluin2_A[2]~7_combout ))) # (\aluin2_A[3]~5_combout  & (((\aluin2_A[2]~7_combout  & \ShiftLeft0~10_combout )))) ) ) )

	.dataa(!\ShiftLeft0~8_combout ),
	.datab(!\aluin2_A[3]~5_combout ),
	.datac(!\aluin2_A[2]~7_combout ),
	.datad(!\ShiftLeft0~10_combout ),
	.datae(!\ShiftLeft0~9_combout ),
	.dataf(!\ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~11 .extended_lut = "off";
defparam \ShiftLeft0~11 .lut_mask = 64'h40434C4F70737C7F;
defparam \ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N12
cyclonev_lcell_comb \ShiftRight0~12 (
// Equation(s):
// \ShiftRight0~12_combout  = ( \aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( regval1_DL[24] ) ) ) # ( !\aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( regval1_DL[23] ) ) ) # ( \aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  & ( 
// regval1_DL[22] ) ) ) # ( !\aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  & ( \regval1_DL[21]~DUPLICATE_q  ) ) )

	.dataa(!regval1_DL[24]),
	.datab(!regval1_DL[23]),
	.datac(!\regval1_DL[21]~DUPLICATE_q ),
	.datad(!regval1_DL[22]),
	.datae(!\aluin2_A[0]~0_combout ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~12 .extended_lut = "off";
defparam \ShiftRight0~12 .lut_mask = 64'h0F0F00FF33335555;
defparam \ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N24
cyclonev_lcell_comb \ShiftRight0~13 (
// Equation(s):
// \ShiftRight0~13_combout  = ( \aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( regval1_DL[28] ) ) ) # ( !\aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( \regval1_DL[27]~DUPLICATE_q  ) ) ) # ( \aluin2_A[0]~0_combout  & ( 
// !\aluin2_A[1]~1_combout  & ( regval1_DL[26] ) ) ) # ( !\aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  & ( \regval1_DL[25]~DUPLICATE_q  ) ) )

	.dataa(!regval1_DL[26]),
	.datab(!\regval1_DL[25]~DUPLICATE_q ),
	.datac(!\regval1_DL[27]~DUPLICATE_q ),
	.datad(!regval1_DL[28]),
	.datae(!\aluin2_A[0]~0_combout ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~13 .extended_lut = "off";
defparam \ShiftRight0~13 .lut_mask = 64'h333355550F0F00FF;
defparam \ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N12
cyclonev_lcell_comb \ShiftRight0~27 (
// Equation(s):
// \ShiftRight0~27_combout  = ( \ShiftRight0~12_combout  & ( \ShiftRight0~13_combout  & ( ((!\aluin2_A[2]~7_combout  & (\ShiftRight0~18_combout )) # (\aluin2_A[2]~7_combout  & ((\ShiftRight0~19_combout )))) # (\aluin2_A[3]~5_combout ) ) ) ) # ( 
// !\ShiftRight0~12_combout  & ( \ShiftRight0~13_combout  & ( (!\aluin2_A[2]~7_combout  & (!\aluin2_A[3]~5_combout  & (\ShiftRight0~18_combout ))) # (\aluin2_A[2]~7_combout  & (((\ShiftRight0~19_combout )) # (\aluin2_A[3]~5_combout ))) ) ) ) # ( 
// \ShiftRight0~12_combout  & ( !\ShiftRight0~13_combout  & ( (!\aluin2_A[2]~7_combout  & (((\ShiftRight0~18_combout )) # (\aluin2_A[3]~5_combout ))) # (\aluin2_A[2]~7_combout  & (!\aluin2_A[3]~5_combout  & ((\ShiftRight0~19_combout )))) ) ) ) # ( 
// !\ShiftRight0~12_combout  & ( !\ShiftRight0~13_combout  & ( (!\aluin2_A[3]~5_combout  & ((!\aluin2_A[2]~7_combout  & (\ShiftRight0~18_combout )) # (\aluin2_A[2]~7_combout  & ((\ShiftRight0~19_combout ))))) ) ) )

	.dataa(!\aluin2_A[2]~7_combout ),
	.datab(!\aluin2_A[3]~5_combout ),
	.datac(!\ShiftRight0~18_combout ),
	.datad(!\ShiftRight0~19_combout ),
	.datae(!\ShiftRight0~12_combout ),
	.dataf(!\ShiftRight0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~27 .extended_lut = "off";
defparam \ShiftRight0~27 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \ShiftRight0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N45
cyclonev_lcell_comb \Selector33~3 (
// Equation(s):
// \Selector33~3_combout  = ( !\ShiftRight0~11_combout  & ( (!\aluin2_A[4]~6_combout  & ((!alufunc_DL[0] & ((\ShiftRight0~27_combout ))) # (alufunc_DL[0] & (\ShiftLeft0~11_combout )))) ) )

	.dataa(!\aluin2_A[4]~6_combout ),
	.datab(!alufunc_DL[0]),
	.datac(!\ShiftLeft0~11_combout ),
	.datad(!\ShiftRight0~27_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~3 .extended_lut = "off";
defparam \Selector33~3 .lut_mask = 64'h028A028A00000000;
defparam \Selector33~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N42
cyclonev_lcell_comb \aluout_AL~12 (
// Equation(s):
// \aluout_AL~12_combout  = ( \Selector33~5_combout  & ( \Selector33~3_combout  & ( (!\always6~0_combout  & (alufunc_DL[5] & \Selector46~0_combout )) ) ) ) # ( !\Selector33~5_combout  & ( \Selector33~3_combout  & ( (!\always6~0_combout  & alufunc_DL[5]) ) ) 
// ) # ( \Selector33~5_combout  & ( !\Selector33~3_combout  & ( (!\always6~0_combout  & (alufunc_DL[5] & (\Selector46~0_combout  & \Selector33~2_combout ))) ) ) ) # ( !\Selector33~5_combout  & ( !\Selector33~3_combout  & ( (!\always6~0_combout  & 
// alufunc_DL[5]) ) ) )

	.dataa(!\always6~0_combout ),
	.datab(!alufunc_DL[5]),
	.datac(!\Selector46~0_combout ),
	.datad(!\Selector33~2_combout ),
	.datae(!\Selector33~5_combout ),
	.dataf(!\Selector33~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_AL~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_AL~12 .extended_lut = "off";
defparam \aluout_AL~12 .lut_mask = 64'h2222000222220202;
defparam \aluout_AL~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N0
cyclonev_lcell_comb \Selector32~1 (
// Equation(s):
// \Selector32~1_combout  = ( \ShiftLeft0~16_combout  & ( !\ShiftRight0~11_combout  & ( \Selector32~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector32~0_combout ),
	.datad(gnd),
	.datae(!\ShiftLeft0~16_combout ),
	.dataf(!\ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~1 .extended_lut = "off";
defparam \Selector32~1 .lut_mask = 64'h00000F0F00000000;
defparam \Selector32~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N30
cyclonev_lcell_comb \ShiftRight0~32 (
// Equation(s):
// \ShiftRight0~32_combout  = ( \aluin2_A[2]~7_combout  & ( \ShiftRight0~31_combout  & ( (\ShiftRight0~29_combout ) # (\aluin2_A[3]~5_combout ) ) ) ) # ( !\aluin2_A[2]~7_combout  & ( \ShiftRight0~31_combout  & ( (!\aluin2_A[3]~5_combout  & 
// ((\ShiftRight0~28_combout ))) # (\aluin2_A[3]~5_combout  & (\ShiftRight0~30_combout )) ) ) ) # ( \aluin2_A[2]~7_combout  & ( !\ShiftRight0~31_combout  & ( (!\aluin2_A[3]~5_combout  & \ShiftRight0~29_combout ) ) ) ) # ( !\aluin2_A[2]~7_combout  & ( 
// !\ShiftRight0~31_combout  & ( (!\aluin2_A[3]~5_combout  & ((\ShiftRight0~28_combout ))) # (\aluin2_A[3]~5_combout  & (\ShiftRight0~30_combout )) ) ) )

	.dataa(!\aluin2_A[3]~5_combout ),
	.datab(!\ShiftRight0~30_combout ),
	.datac(!\ShiftRight0~28_combout ),
	.datad(!\ShiftRight0~29_combout ),
	.datae(!\aluin2_A[2]~7_combout ),
	.dataf(!\ShiftRight0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~32 .extended_lut = "off";
defparam \ShiftRight0~32 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \ShiftRight0~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N24
cyclonev_lcell_comb \Selector32~3 (
// Equation(s):
// \Selector32~3_combout  = ( \aluin2_A[4]~6_combout  & ( \ShiftRight0~11_combout  & ( (!alufunc_DL[0] & \regval1_DL[31]~DUPLICATE_q ) ) ) ) # ( !\aluin2_A[4]~6_combout  & ( \ShiftRight0~11_combout  & ( (!alufunc_DL[0] & \regval1_DL[31]~DUPLICATE_q ) ) ) ) # 
// ( \aluin2_A[4]~6_combout  & ( !\ShiftRight0~11_combout  & ( (!alufunc_DL[0] & \Selector32~2_combout ) ) ) ) # ( !\aluin2_A[4]~6_combout  & ( !\ShiftRight0~11_combout  & ( (!alufunc_DL[0] & \ShiftRight0~32_combout ) ) ) )

	.dataa(!alufunc_DL[0]),
	.datab(!\Selector32~2_combout ),
	.datac(!\ShiftRight0~32_combout ),
	.datad(!\regval1_DL[31]~DUPLICATE_q ),
	.datae(!\aluin2_A[4]~6_combout ),
	.dataf(!\ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~3 .extended_lut = "off";
defparam \Selector32~3 .lut_mask = 64'h0A0A222200AA00AA;
defparam \Selector32~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N57
cyclonev_lcell_comb \aluout_AL~13 (
// Equation(s):
// \aluout_AL~13_combout  = ( \Selector32~1_combout  & ( \Selector32~3_combout  & ( (!\always6~0_combout  & (alufunc_DL[5] & ((!\Selector32~5_combout ) # (\Selector46~0_combout )))) ) ) ) # ( !\Selector32~1_combout  & ( \Selector32~3_combout  & ( 
// (!\always6~0_combout  & (alufunc_DL[5] & ((!\Selector32~5_combout ) # (\Selector46~0_combout )))) ) ) ) # ( \Selector32~1_combout  & ( !\Selector32~3_combout  & ( (!\always6~0_combout  & (alufunc_DL[5] & ((!\Selector32~5_combout ) # (\Selector46~0_combout 
// )))) ) ) ) # ( !\Selector32~1_combout  & ( !\Selector32~3_combout  & ( (!\always6~0_combout  & (alufunc_DL[5] & !\Selector32~5_combout )) ) ) )

	.dataa(!\always6~0_combout ),
	.datab(!alufunc_DL[5]),
	.datac(!\Selector32~5_combout ),
	.datad(!\Selector46~0_combout ),
	.datae(!\Selector32~1_combout ),
	.dataf(!\Selector32~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_AL~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_AL~13 .extended_lut = "off";
defparam \aluout_AL~13 .lut_mask = 64'h2020202220222022;
defparam \aluout_AL~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X51_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[30]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B011482A20549629842C1160000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[90]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[90]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[90]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[90]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N17
dffeas \dmem_rtl_0_bypass[90] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[90]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[90] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y14_N38
dffeas \dmem_rtl_0_bypass[89] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[89]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[89] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[89] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[30]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N36
cyclonev_lcell_comb \wregval_ML~40 (
// Equation(s):
// \wregval_ML~40_combout  = ( dmem_rtl_0_bypass[89] & ( \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (((!dmem_rtl_0_bypass[90]) # (\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout )) # (\dmem~5_combout )) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !dmem_rtl_0_bypass[89] & ( \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (!\dmem~5_combout  & (dmem_rtl_0_bypass[90] & ((\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[89] & ( !\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( ((!dmem_rtl_0_bypass[90]) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ))) # (\dmem~5_combout ) ) ) ) # ( !dmem_rtl_0_bypass[89] & ( !\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (!\dmem~5_combout  & 
// (\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & dmem_rtl_0_bypass[90]))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~5_combout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datad(!dmem_rtl_0_bypass[90]),
	.datae(!dmem_rtl_0_bypass[89]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~40 .extended_lut = "off";
defparam \wregval_ML~40 .lut_mask = 64'h0008FF3B004CFF7F;
defparam \wregval_ML~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N12
cyclonev_lcell_comb \wregval_ML~42 (
// Equation(s):
// \wregval_ML~42_combout  = ( \wregval_ML~40_combout  & ( (\MemWE~0_combout  & (((\wregval_ML~31_combout ) # (\wregval_ML~41_combout )) # (\wregval_ML~22_combout ))) ) ) # ( !\wregval_ML~40_combout  & ( (\MemWE~0_combout  & ((\wregval_ML~31_combout ) # 
// (\wregval_ML~41_combout ))) ) )

	.dataa(!\wregval_ML~22_combout ),
	.datab(!\wregval_ML~41_combout ),
	.datac(!\wregval_ML~31_combout ),
	.datad(!\MemWE~0_combout ),
	.datae(gnd),
	.dataf(!\wregval_ML~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~42 .extended_lut = "off";
defparam \wregval_ML~42 .lut_mask = 64'h003F003F007F007F;
defparam \wregval_ML~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N13
dffeas \wregval_ML[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[30]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[30] .is_wysiwyg = "true";
defparam \wregval_ML[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N27
cyclonev_lcell_comb \regs_rtl_0_bypass[70]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[70]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[70]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N28
dffeas \regs_rtl_0_bypass[70] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[70]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N20
dffeas \regs_rtl_0_bypass[69] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[69]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N18
cyclonev_lcell_comb \regs~51 (
// Equation(s):
// \regs~51_combout  = ( \regs~4_combout  & ( regs_rtl_0_bypass[69] ) ) # ( !\regs~4_combout  & ( (!regs_rtl_0_bypass[70] & ((regs_rtl_0_bypass[69]))) # (regs_rtl_0_bypass[70] & (\regs_rtl_0|auto_generated|ram_block1a30 )) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a30 ),
	.datab(gnd),
	.datac(!regs_rtl_0_bypass[70]),
	.datad(!regs_rtl_0_bypass[69]),
	.datae(gnd),
	.dataf(!\regs~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~51 .extended_lut = "off";
defparam \regs~51 .lut_mask = 64'h05F505F500FF00FF;
defparam \regs~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N54
cyclonev_lcell_comb \regval1_DL[30]_NEW261 (
// Equation(s):
// \regval1_DL[30]_OTERM262  = ( !\isnop_D~0_combout  & ( \regval2_DL~0_combout  & ( (!\regval1_DL[30]_NEW261_RTM0263~combout  & (((regval1_DL[30] & \always3~1_combout )) # (\regs~51_combout ))) ) ) ) # ( !\isnop_D~0_combout  & ( !\regval2_DL~0_combout  & ( 
// (!\regval1_DL[30]_NEW261_RTM0263~combout  & (regval1_DL[30] & \always3~1_combout )) ) ) )

	.dataa(!\regval1_DL[30]_NEW261_RTM0263~combout ),
	.datab(!regval1_DL[30]),
	.datac(!\regs~51_combout ),
	.datad(!\always3~1_combout ),
	.datae(!\isnop_D~0_combout ),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[30]_OTERM262 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[30]_NEW261 .extended_lut = "off";
defparam \regval1_DL[30]_NEW261 .lut_mask = 64'h002200000A2A0000;
defparam \regval1_DL[30]_NEW261 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N2
dffeas \regval1_DL[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[30]_OTERM262 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[30] .is_wysiwyg = "true";
defparam \regval1_DL[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N54
cyclonev_lcell_comb \ShiftRight0~26 (
// Equation(s):
// \ShiftRight0~26_combout  = ( \aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( \regval1_DL[31]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( regval1_DL[30] ) ) ) # ( \aluin2_A[0]~0_combout  & ( 
// !\aluin2_A[1]~1_combout  & ( regval1_DL[29] ) ) ) # ( !\aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  & ( regval1_DL[28] ) ) )

	.dataa(!regval1_DL[29]),
	.datab(!\regval1_DL[31]~DUPLICATE_q ),
	.datac(!regval1_DL[30]),
	.datad(!regval1_DL[28]),
	.datae(!\aluin2_A[0]~0_combout ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~26 .extended_lut = "off";
defparam \ShiftRight0~26 .lut_mask = 64'h00FF55550F0F3333;
defparam \ShiftRight0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N6
cyclonev_lcell_comb \Selector18~1 (
// Equation(s):
// \Selector18~1_combout  = ( !alufunc_DL[0] & ( \ShiftRight0~26_combout  & ( ((!\ShiftRight0~11_combout  & (!\aluin2_A[4]~6_combout  & !\ShiftLeft0~1_combout ))) # (\regval1_DL[31]~DUPLICATE_q ) ) ) ) # ( !alufunc_DL[0] & ( !\ShiftRight0~26_combout  & ( 
// (\regval1_DL[31]~DUPLICATE_q  & (((\ShiftLeft0~1_combout ) # (\aluin2_A[4]~6_combout )) # (\ShiftRight0~11_combout ))) ) ) )

	.dataa(!\regval1_DL[31]~DUPLICATE_q ),
	.datab(!\ShiftRight0~11_combout ),
	.datac(!\aluin2_A[4]~6_combout ),
	.datad(!\ShiftLeft0~1_combout ),
	.datae(!alufunc_DL[0]),
	.dataf(!\ShiftRight0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~1 .extended_lut = "off";
defparam \Selector18~1 .lut_mask = 64'h15550000D5550000;
defparam \Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N54
cyclonev_lcell_comb \ShiftLeft0~23 (
// Equation(s):
// \ShiftLeft0~23_combout  = ( \regval1_DL[14]~DUPLICATE_q  & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout ) # (\regval1_DL[13]~DUPLICATE_q ) ) ) ) # ( !\regval1_DL[14]~DUPLICATE_q  & ( \aluin2_A[1]~1_combout  & ( (\aluin2_A[0]~0_combout  & 
// \regval1_DL[13]~DUPLICATE_q ) ) ) ) # ( \regval1_DL[14]~DUPLICATE_q  & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & ((regval1_DL[16]))) # (\aluin2_A[0]~0_combout  & (\regval1_DL[15]~DUPLICATE_q )) ) ) ) # ( !\regval1_DL[14]~DUPLICATE_q  & ( 
// !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & ((regval1_DL[16]))) # (\aluin2_A[0]~0_combout  & (\regval1_DL[15]~DUPLICATE_q )) ) ) )

	.dataa(!\aluin2_A[0]~0_combout ),
	.datab(!\regval1_DL[13]~DUPLICATE_q ),
	.datac(!\regval1_DL[15]~DUPLICATE_q ),
	.datad(!regval1_DL[16]),
	.datae(!\regval1_DL[14]~DUPLICATE_q ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~23 .extended_lut = "off";
defparam \ShiftLeft0~23 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N0
cyclonev_lcell_comb \ShiftLeft0~28 (
// Equation(s):
// \ShiftLeft0~28_combout  = ( \aluin2_A[1]~1_combout  & ( regval1_DL[24] & ( (!\aluin2_A[0]~0_combout  & (regval1_DL[22])) # (\aluin2_A[0]~0_combout  & ((\regval1_DL[21]~DUPLICATE_q ))) ) ) ) # ( !\aluin2_A[1]~1_combout  & ( regval1_DL[24] & ( 
// (!\aluin2_A[0]~0_combout ) # (regval1_DL[23]) ) ) ) # ( \aluin2_A[1]~1_combout  & ( !regval1_DL[24] & ( (!\aluin2_A[0]~0_combout  & (regval1_DL[22])) # (\aluin2_A[0]~0_combout  & ((\regval1_DL[21]~DUPLICATE_q ))) ) ) ) # ( !\aluin2_A[1]~1_combout  & ( 
// !regval1_DL[24] & ( (\aluin2_A[0]~0_combout  & regval1_DL[23]) ) ) )

	.dataa(!\aluin2_A[0]~0_combout ),
	.datab(!regval1_DL[23]),
	.datac(!regval1_DL[22]),
	.datad(!\regval1_DL[21]~DUPLICATE_q ),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!regval1_DL[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~28 .extended_lut = "off";
defparam \ShiftLeft0~28 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N36
cyclonev_lcell_comb \ShiftLeft0~29 (
// Equation(s):
// \ShiftLeft0~29_combout  = ( \regval1_DL[17]~DUPLICATE_q  & ( \aluin2_A[1]~1_combout  & ( (\regval1_DL[18]~DUPLICATE_q ) # (\aluin2_A[0]~0_combout ) ) ) ) # ( !\regval1_DL[17]~DUPLICATE_q  & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & 
// \regval1_DL[18]~DUPLICATE_q ) ) ) ) # ( \regval1_DL[17]~DUPLICATE_q  & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & (regval1_DL[20])) # (\aluin2_A[0]~0_combout  & ((\regval1_DL[19]~DUPLICATE_q ))) ) ) ) # ( !\regval1_DL[17]~DUPLICATE_q  & ( 
// !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & (regval1_DL[20])) # (\aluin2_A[0]~0_combout  & ((\regval1_DL[19]~DUPLICATE_q ))) ) ) )

	.dataa(!regval1_DL[20]),
	.datab(!\regval1_DL[19]~DUPLICATE_q ),
	.datac(!\aluin2_A[0]~0_combout ),
	.datad(!\regval1_DL[18]~DUPLICATE_q ),
	.datae(!\regval1_DL[17]~DUPLICATE_q ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~29 .extended_lut = "off";
defparam \ShiftLeft0~29 .lut_mask = 64'h5353535300F00FFF;
defparam \ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N54
cyclonev_lcell_comb \ShiftLeft0~54 (
// Equation(s):
// \ShiftLeft0~54_combout  = ( \aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( \regval1_DL[25]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( \regval1_DL[27]~DUPLICATE_q  ) ) ) # ( \aluin2_A[1]~1_combout  & ( 
// !\aluin2_A[0]~0_combout  & ( \regval1_DL[26]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[1]~1_combout  & ( !\aluin2_A[0]~0_combout  & ( regval1_DL[28] ) ) )

	.dataa(!\regval1_DL[26]~DUPLICATE_q ),
	.datab(!\regval1_DL[27]~DUPLICATE_q ),
	.datac(!\regval1_DL[25]~DUPLICATE_q ),
	.datad(!regval1_DL[28]),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~54 .extended_lut = "off";
defparam \ShiftLeft0~54 .lut_mask = 64'h00FF555533330F0F;
defparam \ShiftLeft0~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N54
cyclonev_lcell_comb \ShiftLeft0~55 (
// Equation(s):
// \ShiftLeft0~55_combout  = ( \aluin2_A[3]~5_combout  & ( \ShiftLeft0~54_combout  & ( (!\aluin2_A[2]~7_combout  & ((\ShiftLeft0~29_combout ))) # (\aluin2_A[2]~7_combout  & (\ShiftLeft0~23_combout )) ) ) ) # ( !\aluin2_A[3]~5_combout  & ( 
// \ShiftLeft0~54_combout  & ( (!\aluin2_A[2]~7_combout ) # (\ShiftLeft0~28_combout ) ) ) ) # ( \aluin2_A[3]~5_combout  & ( !\ShiftLeft0~54_combout  & ( (!\aluin2_A[2]~7_combout  & ((\ShiftLeft0~29_combout ))) # (\aluin2_A[2]~7_combout  & 
// (\ShiftLeft0~23_combout )) ) ) ) # ( !\aluin2_A[3]~5_combout  & ( !\ShiftLeft0~54_combout  & ( (\aluin2_A[2]~7_combout  & \ShiftLeft0~28_combout ) ) ) )

	.dataa(!\aluin2_A[2]~7_combout ),
	.datab(!\ShiftLeft0~23_combout ),
	.datac(!\ShiftLeft0~28_combout ),
	.datad(!\ShiftLeft0~29_combout ),
	.datae(!\aluin2_A[3]~5_combout ),
	.dataf(!\ShiftLeft0~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~55 .extended_lut = "off";
defparam \ShiftLeft0~55 .lut_mask = 64'h050511BBAFAF11BB;
defparam \ShiftLeft0~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N27
cyclonev_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = ( \Selector46~21_combout  & ( (!\aluin2_A[4]~6_combout  & ((\ShiftLeft0~55_combout ))) # (\aluin2_A[4]~6_combout  & (\ShiftLeft0~7_combout )) ) )

	.dataa(!\ShiftLeft0~7_combout ),
	.datab(gnd),
	.datac(!\aluin2_A[4]~6_combout ),
	.datad(!\ShiftLeft0~55_combout ),
	.datae(gnd),
	.dataf(!\Selector46~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~0 .extended_lut = "off";
defparam \Selector18~0 .lut_mask = 64'h0000000005F505F5;
defparam \Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N33
cyclonev_lcell_comb \aluin2_A[28]~19 (
// Equation(s):
// \aluin2_A[28]~19_combout  = ( \regval2_DL[28]~DUPLICATE_q  & ( (!\aluimm_DL~DUPLICATE_q ) # (\sxtimm_DL[15]~DUPLICATE_q ) ) ) # ( !\regval2_DL[28]~DUPLICATE_q  & ( (\aluimm_DL~DUPLICATE_q  & \sxtimm_DL[15]~DUPLICATE_q ) ) )

	.dataa(!\aluimm_DL~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval2_DL[28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[28]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[28]~19 .extended_lut = "off";
defparam \aluin2_A[28]~19 .lut_mask = 64'h00550055AAFFAAFF;
defparam \aluin2_A[28]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N12
cyclonev_lcell_comb \Selector18~2 (
// Equation(s):
// \Selector18~2_combout  = ( regval1_DL[28] & ( \aluin2_A[28]~19_combout  & ( (!\alufunc_DL[3]~DUPLICATE_q  & ((\Selector24~0_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (\Selector28~1_combout )) ) ) ) # ( !regval1_DL[28] & ( \aluin2_A[28]~19_combout  & ( 
// (!\alufunc_DL[3]~DUPLICATE_q  & (((\Selector24~0_combout  & alufunc_DL[0])) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (((\Selector24~0_combout  & !alufunc_DL[0])))) ) ) ) # ( regval1_DL[28] & ( !\aluin2_A[28]~19_combout  & ( 
// (!\alufunc_DL[3]~DUPLICATE_q  & (((\Selector24~0_combout  & alufunc_DL[0])) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (((\Selector24~0_combout  & !alufunc_DL[0])))) ) ) ) # ( !regval1_DL[28] & ( !\aluin2_A[28]~19_combout  & ( 
// (\alufunc_DL[3]~DUPLICATE_q  & ((\Selector24~0_combout ) # (\Selector28~1_combout ))) ) ) )

	.dataa(!\Selector28~1_combout ),
	.datab(!\Selector24~0_combout ),
	.datac(!\alufunc_DL[3]~DUPLICATE_q ),
	.datad(!alufunc_DL[0]),
	.datae(!regval1_DL[28]),
	.dataf(!\aluin2_A[28]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~2 .extended_lut = "off";
defparam \Selector18~2 .lut_mask = 64'h0707537053703535;
defparam \Selector18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N30
cyclonev_lcell_comb \Selector18~3 (
// Equation(s):
// \Selector18~3_combout  = ( \Add1~105_sumout  & ( (!\Selector18~2_combout  & ((!\Selector39~0_combout ) # ((\alufunc_DL[3]~DUPLICATE_q  & !\Add2~105_sumout )))) ) ) # ( !\Add1~105_sumout  & ( (!\Selector18~2_combout  & ((!\Selector39~0_combout ) # 
// ((!\alufunc_DL[3]~DUPLICATE_q ) # (!\Add2~105_sumout )))) ) )

	.dataa(!\Selector39~0_combout ),
	.datab(!\Selector18~2_combout ),
	.datac(!\alufunc_DL[3]~DUPLICATE_q ),
	.datad(!\Add2~105_sumout ),
	.datae(gnd),
	.dataf(!\Add1~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~3 .extended_lut = "off";
defparam \Selector18~3 .lut_mask = 64'hCCC8CCC88C888C88;
defparam \Selector18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N42
cyclonev_lcell_comb \Selector18~4 (
// Equation(s):
// \Selector18~4_combout  = ( \Selector18~0_combout  & ( \Selector18~3_combout  & ( (alufunc_DL[5] & \Selector46~0_combout ) ) ) ) # ( !\Selector18~0_combout  & ( \Selector18~3_combout  & ( (alufunc_DL[5] & (\Selector18~1_combout  & \Selector46~0_combout )) 
// ) ) ) # ( \Selector18~0_combout  & ( !\Selector18~3_combout  & ( alufunc_DL[5] ) ) ) # ( !\Selector18~0_combout  & ( !\Selector18~3_combout  & ( alufunc_DL[5] ) ) )

	.dataa(!alufunc_DL[5]),
	.datab(!\Selector18~1_combout ),
	.datac(!\Selector46~0_combout ),
	.datad(gnd),
	.datae(!\Selector18~0_combout ),
	.dataf(!\Selector18~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~4 .extended_lut = "off";
defparam \Selector18~4 .lut_mask = 64'h5555555501010505;
defparam \Selector18~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N43
dffeas \aluout_AL[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector18~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[28]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[28] .is_wysiwyg = "true";
defparam \aluout_AL[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N4
dffeas \pcplus_AL[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[28] .is_wysiwyg = "true";
defparam \pcplus_AL[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N3
cyclonev_lcell_comb \wregval_ML~35 (
// Equation(s):
// \wregval_ML~35_combout  = ( \selaluout_AL~q  & ( aluout_AL[28] ) ) # ( !\selaluout_AL~q  & ( (!\selmemout_AL~q  & pcplus_AL[28]) ) )

	.dataa(gnd),
	.datab(!aluout_AL[28]),
	.datac(!\selmemout_AL~q ),
	.datad(!pcplus_AL[28]),
	.datae(gnd),
	.dataf(!\selaluout_AL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~35 .extended_lut = "off";
defparam \wregval_ML~35 .lut_mask = 64'h00F000F033333333;
defparam \wregval_ML~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[86]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[86]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[86]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N2
dffeas \dmem_rtl_0_bypass[86] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[86]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[86] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N44
dffeas \regval2_AL[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_DL[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[28] .is_wysiwyg = "true";
defparam \regval2_AL[28] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[28]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X51_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[28]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003400C802400880200031810000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y14_N56
dffeas \dmem_rtl_0_bypass[85] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[85]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[85] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[85] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N54
cyclonev_lcell_comb \wregval_ML~34 (
// Equation(s):
// \wregval_ML~34_combout  = ( dmem_rtl_0_bypass[85] & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!dmem_rtl_0_bypass[86]) # ((\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ) # (\dmem~5_combout )) ) ) ) # ( !dmem_rtl_0_bypass[85] & ( 
// \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (dmem_rtl_0_bypass[86] & (!\dmem~5_combout  & \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout )) ) ) ) # ( dmem_rtl_0_bypass[85] & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!dmem_rtl_0_bypass[86]) # ((\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ) # (\dmem~5_combout )) ) ) ) # ( !dmem_rtl_0_bypass[85] & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (dmem_rtl_0_bypass[86] & (!\dmem~5_combout  & 
// \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout )) ) ) )

	.dataa(!dmem_rtl_0_bypass[86]),
	.datab(!\dmem~5_combout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datae(!dmem_rtl_0_bypass[85]),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~34 .extended_lut = "off";
defparam \wregval_ML~34 .lut_mask = 64'h0044BBFF0404BFBF;
defparam \wregval_ML~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N24
cyclonev_lcell_comb \wregval_ML~36 (
// Equation(s):
// \wregval_ML~36_combout  = ( \wregval_ML~22_combout  & ( \wregval_ML~34_combout  & ( \MemWE~0_combout  ) ) ) # ( !\wregval_ML~22_combout  & ( \wregval_ML~34_combout  & ( (\MemWE~0_combout  & ((\wregval_ML~35_combout ) # (\wregval_ML~31_combout ))) ) ) ) # 
// ( \wregval_ML~22_combout  & ( !\wregval_ML~34_combout  & ( (\MemWE~0_combout  & ((\wregval_ML~35_combout ) # (\wregval_ML~31_combout ))) ) ) ) # ( !\wregval_ML~22_combout  & ( !\wregval_ML~34_combout  & ( (\MemWE~0_combout  & ((\wregval_ML~35_combout ) # 
// (\wregval_ML~31_combout ))) ) ) )

	.dataa(!\wregval_ML~31_combout ),
	.datab(!\MemWE~0_combout ),
	.datac(!\wregval_ML~35_combout ),
	.datad(gnd),
	.datae(!\wregval_ML~22_combout ),
	.dataf(!\wregval_ML~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~36 .extended_lut = "off";
defparam \wregval_ML~36 .lut_mask = 64'h1313131313133333;
defparam \wregval_ML~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N25
dffeas \wregval_ML[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[28]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[28] .is_wysiwyg = "true";
defparam \wregval_ML[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N23
dffeas \regs_rtl_0_bypass[35] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N18
cyclonev_lcell_comb \regs_rtl_0_bypass[36]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N20
dffeas \regs_rtl_0_bypass[36] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N21
cyclonev_lcell_comb \regs~60 (
// Equation(s):
// \regs~60_combout  = ( regs_rtl_0_bypass[36] & ( (!\regs~4_combout  & (\regs_rtl_0|auto_generated|ram_block1a13 )) # (\regs~4_combout  & ((regs_rtl_0_bypass[35]))) ) ) # ( !regs_rtl_0_bypass[36] & ( regs_rtl_0_bypass[35] ) )

	.dataa(gnd),
	.datab(!\regs~4_combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a13 ),
	.datad(!regs_rtl_0_bypass[35]),
	.datae(gnd),
	.dataf(!regs_rtl_0_bypass[36]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~60 .extended_lut = "off";
defparam \regs~60 .lut_mask = 64'h00FF00FF0C3F0C3F;
defparam \regs~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N0
cyclonev_lcell_comb \regval1_DL[13]_NEW234 (
// Equation(s):
// \regval1_DL[13]_OTERM235  = ( regval1_DL[13] & ( \regs~60_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[13]_NEW234_RTM0236~combout  & ((\regval2_DL~0_combout ) # (\always3~1_combout )))) ) ) ) # ( !regval1_DL[13] & ( \regs~60_combout  & ( 
// (!\isnop_D~0_combout  & (!\regval1_DL[13]_NEW234_RTM0236~combout  & \regval2_DL~0_combout )) ) ) ) # ( regval1_DL[13] & ( !\regs~60_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[13]_NEW234_RTM0236~combout  & \always3~1_combout )) ) ) )

	.dataa(!\isnop_D~0_combout ),
	.datab(!\regval1_DL[13]_NEW234_RTM0236~combout ),
	.datac(!\always3~1_combout ),
	.datad(!\regval2_DL~0_combout ),
	.datae(!regval1_DL[13]),
	.dataf(!\regs~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[13]_OTERM235 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[13]_NEW234 .extended_lut = "off";
defparam \regval1_DL[13]_NEW234 .lut_mask = 64'h0000080800880888;
defparam \regval1_DL[13]_NEW234 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N1
dffeas \regval1_DL[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[13]_OTERM235 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[13]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N24
cyclonev_lcell_comb \ShiftLeft0~17 (
// Equation(s):
// \ShiftLeft0~17_combout  = ( \aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( \regval1_DL[12]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( \regval1_DL[14]~DUPLICATE_q  ) ) ) # ( \aluin2_A[1]~1_combout  & ( 
// !\aluin2_A[0]~0_combout  & ( \regval1_DL[13]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[1]~1_combout  & ( !\aluin2_A[0]~0_combout  & ( \regval1_DL[15]~DUPLICATE_q  ) ) )

	.dataa(!\regval1_DL[14]~DUPLICATE_q ),
	.datab(!\regval1_DL[13]~DUPLICATE_q ),
	.datac(!\regval1_DL[15]~DUPLICATE_q ),
	.datad(!\regval1_DL[12]~DUPLICATE_q ),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~17 .extended_lut = "off";
defparam \ShiftLeft0~17 .lut_mask = 64'h0F0F3333555500FF;
defparam \ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N6
cyclonev_lcell_comb \ShiftLeft0~46 (
// Equation(s):
// \ShiftLeft0~46_combout  = ( regval1_DL[22] & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & ((\regval1_DL[21]~DUPLICATE_q ))) # (\aluin2_A[0]~0_combout  & (regval1_DL[20])) ) ) ) # ( !regval1_DL[22] & ( \aluin2_A[1]~1_combout  & ( 
// (!\aluin2_A[0]~0_combout  & ((\regval1_DL[21]~DUPLICATE_q ))) # (\aluin2_A[0]~0_combout  & (regval1_DL[20])) ) ) ) # ( regval1_DL[22] & ( !\aluin2_A[1]~1_combout  & ( (\aluin2_A[0]~0_combout ) # (regval1_DL[23]) ) ) ) # ( !regval1_DL[22] & ( 
// !\aluin2_A[1]~1_combout  & ( (regval1_DL[23] & !\aluin2_A[0]~0_combout ) ) ) )

	.dataa(!regval1_DL[20]),
	.datab(!regval1_DL[23]),
	.datac(!\aluin2_A[0]~0_combout ),
	.datad(!\regval1_DL[21]~DUPLICATE_q ),
	.datae(!regval1_DL[22]),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~46 .extended_lut = "off";
defparam \ShiftLeft0~46 .lut_mask = 64'h30303F3F05F505F5;
defparam \ShiftLeft0~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N42
cyclonev_lcell_comb \ShiftLeft0~52 (
// Equation(s):
// \ShiftLeft0~52_combout  = ( regval1_DL[24] & ( \aluin2_A[1]~1_combout  & ( (\regval1_DL[25]~DUPLICATE_q ) # (\aluin2_A[0]~0_combout ) ) ) ) # ( !regval1_DL[24] & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & \regval1_DL[25]~DUPLICATE_q ) ) ) ) 
// # ( regval1_DL[24] & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & ((\regval1_DL[27]~DUPLICATE_q ))) # (\aluin2_A[0]~0_combout  & (regval1_DL[26])) ) ) ) # ( !regval1_DL[24] & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & 
// ((\regval1_DL[27]~DUPLICATE_q ))) # (\aluin2_A[0]~0_combout  & (regval1_DL[26])) ) ) )

	.dataa(!\aluin2_A[0]~0_combout ),
	.datab(!\regval1_DL[25]~DUPLICATE_q ),
	.datac(!regval1_DL[26]),
	.datad(!\regval1_DL[27]~DUPLICATE_q ),
	.datae(!regval1_DL[24]),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~52 .extended_lut = "off";
defparam \ShiftLeft0~52 .lut_mask = 64'h05AF05AF22227777;
defparam \ShiftLeft0~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N18
cyclonev_lcell_comb \ShiftLeft0~37 (
// Equation(s):
// \ShiftLeft0~37_combout  = ( \aluin2_A[1]~1_combout  & ( \regval1_DL[18]~DUPLICATE_q  & ( (!\aluin2_A[0]~0_combout  & ((regval1_DL[17]))) # (\aluin2_A[0]~0_combout  & (regval1_DL[16])) ) ) ) # ( !\aluin2_A[1]~1_combout  & ( \regval1_DL[18]~DUPLICATE_q  & ( 
// (\aluin2_A[0]~0_combout ) # (\regval1_DL[19]~DUPLICATE_q ) ) ) ) # ( \aluin2_A[1]~1_combout  & ( !\regval1_DL[18]~DUPLICATE_q  & ( (!\aluin2_A[0]~0_combout  & ((regval1_DL[17]))) # (\aluin2_A[0]~0_combout  & (regval1_DL[16])) ) ) ) # ( 
// !\aluin2_A[1]~1_combout  & ( !\regval1_DL[18]~DUPLICATE_q  & ( (\regval1_DL[19]~DUPLICATE_q  & !\aluin2_A[0]~0_combout ) ) ) )

	.dataa(!regval1_DL[16]),
	.datab(!regval1_DL[17]),
	.datac(!\regval1_DL[19]~DUPLICATE_q ),
	.datad(!\aluin2_A[0]~0_combout ),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!\regval1_DL[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~37 .extended_lut = "off";
defparam \ShiftLeft0~37 .lut_mask = 64'h0F0033550FFF3355;
defparam \ShiftLeft0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N36
cyclonev_lcell_comb \ShiftLeft0~53 (
// Equation(s):
// \ShiftLeft0~53_combout  = ( \ShiftLeft0~52_combout  & ( \ShiftLeft0~37_combout  & ( (!\aluin2_A[2]~7_combout ) # ((!\aluin2_A[3]~5_combout  & ((\ShiftLeft0~46_combout ))) # (\aluin2_A[3]~5_combout  & (\ShiftLeft0~17_combout ))) ) ) ) # ( 
// !\ShiftLeft0~52_combout  & ( \ShiftLeft0~37_combout  & ( (!\aluin2_A[2]~7_combout  & (\aluin2_A[3]~5_combout )) # (\aluin2_A[2]~7_combout  & ((!\aluin2_A[3]~5_combout  & ((\ShiftLeft0~46_combout ))) # (\aluin2_A[3]~5_combout  & (\ShiftLeft0~17_combout 
// )))) ) ) ) # ( \ShiftLeft0~52_combout  & ( !\ShiftLeft0~37_combout  & ( (!\aluin2_A[2]~7_combout  & (!\aluin2_A[3]~5_combout )) # (\aluin2_A[2]~7_combout  & ((!\aluin2_A[3]~5_combout  & ((\ShiftLeft0~46_combout ))) # (\aluin2_A[3]~5_combout  & 
// (\ShiftLeft0~17_combout )))) ) ) ) # ( !\ShiftLeft0~52_combout  & ( !\ShiftLeft0~37_combout  & ( (\aluin2_A[2]~7_combout  & ((!\aluin2_A[3]~5_combout  & ((\ShiftLeft0~46_combout ))) # (\aluin2_A[3]~5_combout  & (\ShiftLeft0~17_combout )))) ) ) )

	.dataa(!\aluin2_A[2]~7_combout ),
	.datab(!\aluin2_A[3]~5_combout ),
	.datac(!\ShiftLeft0~17_combout ),
	.datad(!\ShiftLeft0~46_combout ),
	.datae(!\ShiftLeft0~52_combout ),
	.dataf(!\ShiftLeft0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~53 .extended_lut = "off";
defparam \ShiftLeft0~53 .lut_mask = 64'h014589CD2367ABEF;
defparam \ShiftLeft0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N54
cyclonev_lcell_comb \Selector19~1 (
// Equation(s):
// \Selector19~1_combout  = ( !alufunc_DL[0] & ( \ShiftRight0~11_combout  & ( \regval1_DL[31]~DUPLICATE_q  ) ) ) # ( !alufunc_DL[0] & ( !\ShiftRight0~11_combout  & ( (!\aluin2_A[4]~6_combout  & ((!\ShiftLeft0~1_combout  & (\ShiftRight0~36_combout )) # 
// (\ShiftLeft0~1_combout  & ((\regval1_DL[31]~DUPLICATE_q ))))) # (\aluin2_A[4]~6_combout  & (((\regval1_DL[31]~DUPLICATE_q )))) ) ) )

	.dataa(!\aluin2_A[4]~6_combout ),
	.datab(!\ShiftRight0~36_combout ),
	.datac(!\ShiftLeft0~1_combout ),
	.datad(!\regval1_DL[31]~DUPLICATE_q ),
	.datae(!alufunc_DL[0]),
	.dataf(!\ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~1 .extended_lut = "off";
defparam \Selector19~1 .lut_mask = 64'h207F000000FF0000;
defparam \Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N15
cyclonev_lcell_comb \Selector19~2 (
// Equation(s):
// \Selector19~2_combout  = ( !\Selector19~1_combout  & ( (!\Selector46~21_combout ) # ((!\aluin2_A[4]~6_combout  & (!\ShiftLeft0~53_combout )) # (\aluin2_A[4]~6_combout  & ((!\ShiftLeft0~51_combout )))) ) )

	.dataa(!\ShiftLeft0~53_combout ),
	.datab(!\ShiftLeft0~51_combout ),
	.datac(!\aluin2_A[4]~6_combout ),
	.datad(!\Selector46~21_combout ),
	.datae(gnd),
	.dataf(!\Selector19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~2 .extended_lut = "off";
defparam \Selector19~2 .lut_mask = 64'hFFACFFAC00000000;
defparam \Selector19~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N1
dffeas \regval2_DL[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[27]_OTERM376 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[27] .is_wysiwyg = "true";
defparam \regval2_DL[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N27
cyclonev_lcell_comb \aluin2_A[27]~20 (
// Equation(s):
// \aluin2_A[27]~20_combout  = ( \aluimm_DL~DUPLICATE_q  & ( \sxtimm_DL[15]~DUPLICATE_q  ) ) # ( !\aluimm_DL~DUPLICATE_q  & ( regval2_DL[27] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_DL[27]),
	.datad(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluimm_DL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[27]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[27]~20 .extended_lut = "off";
defparam \aluin2_A[27]~20 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \aluin2_A[27]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N57
cyclonev_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = ( \Selector28~1_combout  & ( !\alufunc_DL[3]~DUPLICATE_q  $ (!\aluin2_A[27]~20_combout  $ (regval1_DL[27])) ) )

	.dataa(!\alufunc_DL[3]~DUPLICATE_q ),
	.datab(!\aluin2_A[27]~20_combout ),
	.datac(gnd),
	.datad(!regval1_DL[27]),
	.datae(gnd),
	.dataf(!\Selector28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~0 .extended_lut = "off";
defparam \Selector19~0 .lut_mask = 64'h0000000066996699;
defparam \Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N54
cyclonev_lcell_comb \Selector19~3 (
// Equation(s):
// \Selector19~3_combout  = ( alufunc_DL[0] & ( !\alufunc_DL[3]~DUPLICATE_q  $ (((!\aluin2_A[27]~20_combout  & !regval1_DL[27]))) ) ) # ( !alufunc_DL[0] & ( !\alufunc_DL[3]~DUPLICATE_q  $ (((!\aluin2_A[27]~20_combout ) # (!regval1_DL[27]))) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[27]~20_combout ),
	.datac(!\alufunc_DL[3]~DUPLICATE_q ),
	.datad(!regval1_DL[27]),
	.datae(gnd),
	.dataf(!alufunc_DL[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~3 .extended_lut = "off";
defparam \Selector19~3 .lut_mask = 64'h0F3C0F3C3CF03CF0;
defparam \Selector19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N42
cyclonev_lcell_comb \Selector19~4 (
// Equation(s):
// \Selector19~4_combout  = ( \Add2~69_sumout  & ( \Add1~69_sumout  & ( (\Selector37~0_combout ) # (\Selector37~1_combout ) ) ) ) # ( !\Add2~69_sumout  & ( \Add1~69_sumout  & ( \Selector37~0_combout  ) ) ) # ( \Add2~69_sumout  & ( !\Add1~69_sumout  & ( 
// \Selector37~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\Selector37~1_combout ),
	.datac(!\Selector37~0_combout ),
	.datad(gnd),
	.datae(!\Add2~69_sumout ),
	.dataf(!\Add1~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~4 .extended_lut = "off";
defparam \Selector19~4 .lut_mask = 64'h000033330F0F3F3F;
defparam \Selector19~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N15
cyclonev_lcell_comb \Selector19~5 (
// Equation(s):
// \Selector19~5_combout  = ( \Selector19~4_combout  & ( \Selector28~0_combout  ) ) # ( !\Selector19~4_combout  & ( (\alufunc_DL[2]~DUPLICATE_q  & (\Selector28~0_combout  & \Selector19~3_combout )) ) )

	.dataa(!\alufunc_DL[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Selector28~0_combout ),
	.datad(!\Selector19~3_combout ),
	.datae(gnd),
	.dataf(!\Selector19~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~5 .extended_lut = "off";
defparam \Selector19~5 .lut_mask = 64'h000500050F0F0F0F;
defparam \Selector19~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N24
cyclonev_lcell_comb \Selector19~6 (
// Equation(s):
// \Selector19~6_combout  = ( \Selector19~5_combout  & ( alufunc_DL[5] ) ) # ( !\Selector19~5_combout  & ( (alufunc_DL[5] & (((\Selector46~0_combout  & !\Selector19~2_combout )) # (\Selector19~0_combout ))) ) )

	.dataa(!alufunc_DL[5]),
	.datab(!\Selector46~0_combout ),
	.datac(!\Selector19~2_combout ),
	.datad(!\Selector19~0_combout ),
	.datae(gnd),
	.dataf(!\Selector19~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~6 .extended_lut = "off";
defparam \Selector19~6 .lut_mask = 64'h1055105555555555;
defparam \Selector19~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N25
dffeas \aluout_AL[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector19~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[27]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[27] .is_wysiwyg = "true";
defparam \aluout_AL[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N55
dffeas \pcpred_DL[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[27] .is_wysiwyg = "true";
defparam \pcpred_DL[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y14_N35
dffeas \pcplus_AL[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[27] .is_wysiwyg = "true";
defparam \pcplus_AL[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N33
cyclonev_lcell_comb \wregval_ML~38 (
// Equation(s):
// \wregval_ML~38_combout  = ( pcplus_AL[27] & ( \selaluout_AL~q  & ( aluout_AL[27] ) ) ) # ( !pcplus_AL[27] & ( \selaluout_AL~q  & ( aluout_AL[27] ) ) ) # ( pcplus_AL[27] & ( !\selaluout_AL~q  & ( !\selmemout_AL~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selmemout_AL~q ),
	.datad(!aluout_AL[27]),
	.datae(!pcplus_AL[27]),
	.dataf(!\selaluout_AL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~38 .extended_lut = "off";
defparam \wregval_ML~38 .lut_mask = 64'h0000F0F000FF00FF;
defparam \wregval_ML~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N11
dffeas \regval2_AL[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[27]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[27] .is_wysiwyg = "true";
defparam \regval2_AL[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[27]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X41_Y16_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[84]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[84]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[84]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[84]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y16_N14
dffeas \dmem_rtl_0_bypass[84] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[84]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[84] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y16_N8
dffeas \dmem_rtl_0_bypass[83] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[83]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[83] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[83] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[27]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F011C92A2454962B842C9160000000000000000";
// synopsys translate_on

// Location: LABCELL_X41_Y16_N6
cyclonev_lcell_comb \wregval_ML~37 (
// Equation(s):
// \wregval_ML~37_combout  = ( dmem_rtl_0_bypass[83] & ( \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( ((!dmem_rtl_0_bypass[84]) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem~5_combout ))) # 
// (\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ) ) ) ) # ( !dmem_rtl_0_bypass[83] & ( \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (dmem_rtl_0_bypass[84] & (!\dmem~5_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[83] & ( !\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (!dmem_rtl_0_bypass[84]) # (((\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & 
// \dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~5_combout )) ) ) ) # ( !dmem_rtl_0_bypass[83] & ( !\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & (dmem_rtl_0_bypass[84] & 
// (\dmem_rtl_0|auto_generated|address_reg_b [0] & !\dmem~5_combout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datab(!dmem_rtl_0_bypass[84]),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~5_combout ),
	.datae(!dmem_rtl_0_bypass[83]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~37 .extended_lut = "off";
defparam \wregval_ML~37 .lut_mask = 64'h0100CDFF3100FDFF;
defparam \wregval_ML~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N9
cyclonev_lcell_comb \wregval_ML~39 (
// Equation(s):
// \wregval_ML~39_combout  = ( \wregval_ML~31_combout  & ( \wregval_ML~37_combout  & ( \MemWE~0_combout  ) ) ) # ( !\wregval_ML~31_combout  & ( \wregval_ML~37_combout  & ( (\MemWE~0_combout  & ((\wregval_ML~22_combout ) # (\wregval_ML~38_combout ))) ) ) ) # 
// ( \wregval_ML~31_combout  & ( !\wregval_ML~37_combout  & ( \MemWE~0_combout  ) ) ) # ( !\wregval_ML~31_combout  & ( !\wregval_ML~37_combout  & ( (\wregval_ML~38_combout  & \MemWE~0_combout ) ) ) )

	.dataa(!\wregval_ML~38_combout ),
	.datab(!\MemWE~0_combout ),
	.datac(!\wregval_ML~22_combout ),
	.datad(gnd),
	.datae(!\wregval_ML~31_combout ),
	.dataf(!\wregval_ML~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~39 .extended_lut = "off";
defparam \wregval_ML~39 .lut_mask = 64'h1111333313133333;
defparam \wregval_ML~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N10
dffeas \wregval_ML[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[27]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[27] .is_wysiwyg = "true";
defparam \wregval_ML[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N45
cyclonev_lcell_comb \regs~48 (
// Equation(s):
// \regs~48_combout  = ( \regs_rtl_0|auto_generated|ram_block1a26  & ( ((!\regs~4_combout  & regs_rtl_0_bypass[62])) # (regs_rtl_0_bypass[61]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a26  & ( (regs_rtl_0_bypass[61] & ((!regs_rtl_0_bypass[62]) # 
// (\regs~4_combout ))) ) )

	.dataa(!\regs~4_combout ),
	.datab(gnd),
	.datac(!regs_rtl_0_bypass[62]),
	.datad(!regs_rtl_0_bypass[61]),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~48 .extended_lut = "off";
defparam \regs~48 .lut_mask = 64'h00F500F50AFF0AFF;
defparam \regs~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N51
cyclonev_lcell_comb \regval1_DL[26]_NEW270 (
// Equation(s):
// \regval1_DL[26]_OTERM271  = ( regval1_DL[26] & ( \regval2_DL~0_combout  & ( (!\regval1_DL[26]_NEW270_RTM0272~combout  & (!\isnop_D~0_combout  & ((\always3~1_combout ) # (\regs~48_combout )))) ) ) ) # ( !regval1_DL[26] & ( \regval2_DL~0_combout  & ( 
// (!\regval1_DL[26]_NEW270_RTM0272~combout  & (\regs~48_combout  & !\isnop_D~0_combout )) ) ) ) # ( regval1_DL[26] & ( !\regval2_DL~0_combout  & ( (!\regval1_DL[26]_NEW270_RTM0272~combout  & (!\isnop_D~0_combout  & \always3~1_combout )) ) ) )

	.dataa(!\regval1_DL[26]_NEW270_RTM0272~combout ),
	.datab(!\regs~48_combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\always3~1_combout ),
	.datae(!regval1_DL[26]),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[26]_OTERM271 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[26]_NEW270 .extended_lut = "off";
defparam \regval1_DL[26]_NEW270 .lut_mask = 64'h000000A0202020A0;
defparam \regval1_DL[26]_NEW270 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N53
dffeas \regval1_DL[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[26]_OTERM271 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[26] .is_wysiwyg = "true";
defparam \regval1_DL[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N7
dffeas \regval2_DL[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[26]_OTERM367 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[26]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N30
cyclonev_lcell_comb \aluin2_A[26]~30 (
// Equation(s):
// \aluin2_A[26]~30_combout  = ( \aluimm_DL~q  & ( \sxtimm_DL[15]~DUPLICATE_q  ) ) # ( !\aluimm_DL~q  & ( \regval2_DL[26]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datac(!\regval2_DL[26]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluimm_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[26]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[26]~30 .extended_lut = "off";
defparam \aluin2_A[26]~30 .lut_mask = 64'h0F0F0F0F33333333;
defparam \aluin2_A[26]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N33
cyclonev_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = ( \Selector28~1_combout  & ( !regval1_DL[26] $ (!\aluin2_A[26]~30_combout  $ (\alufunc_DL[3]~DUPLICATE_q )) ) )

	.dataa(!regval1_DL[26]),
	.datab(gnd),
	.datac(!\aluin2_A[26]~30_combout ),
	.datad(!\alufunc_DL[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~0 .extended_lut = "off";
defparam \Selector20~0 .lut_mask = 64'h000000005AA55AA5;
defparam \Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N0
cyclonev_lcell_comb \ShiftLeft0~50 (
// Equation(s):
// \ShiftLeft0~50_combout  = ( \ShiftLeft0~35_combout  & ( \ShiftLeft0~43_combout  & ( (!\aluin2_A[2]~7_combout  & (((\aluin2_A[3]~5_combout )) # (\ShiftLeft0~49_combout ))) # (\aluin2_A[2]~7_combout  & (((!\aluin2_A[3]~5_combout ) # (\ShiftLeft0~12_combout 
// )))) ) ) ) # ( !\ShiftLeft0~35_combout  & ( \ShiftLeft0~43_combout  & ( (!\aluin2_A[2]~7_combout  & (\ShiftLeft0~49_combout  & ((!\aluin2_A[3]~5_combout )))) # (\aluin2_A[2]~7_combout  & (((!\aluin2_A[3]~5_combout ) # (\ShiftLeft0~12_combout )))) ) ) ) # 
// ( \ShiftLeft0~35_combout  & ( !\ShiftLeft0~43_combout  & ( (!\aluin2_A[2]~7_combout  & (((\aluin2_A[3]~5_combout )) # (\ShiftLeft0~49_combout ))) # (\aluin2_A[2]~7_combout  & (((\ShiftLeft0~12_combout  & \aluin2_A[3]~5_combout )))) ) ) ) # ( 
// !\ShiftLeft0~35_combout  & ( !\ShiftLeft0~43_combout  & ( (!\aluin2_A[2]~7_combout  & (\ShiftLeft0~49_combout  & ((!\aluin2_A[3]~5_combout )))) # (\aluin2_A[2]~7_combout  & (((\ShiftLeft0~12_combout  & \aluin2_A[3]~5_combout )))) ) ) )

	.dataa(!\aluin2_A[2]~7_combout ),
	.datab(!\ShiftLeft0~49_combout ),
	.datac(!\ShiftLeft0~12_combout ),
	.datad(!\aluin2_A[3]~5_combout ),
	.datae(!\ShiftLeft0~35_combout ),
	.dataf(!\ShiftLeft0~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~50 .extended_lut = "off";
defparam \ShiftLeft0~50 .lut_mask = 64'h220522AF770577AF;
defparam \ShiftLeft0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N9
cyclonev_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = ( \Selector46~21_combout  & ( \Selector46~23_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector46~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector46~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~1 .extended_lut = "off";
defparam \Selector15~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N0
cyclonev_lcell_comb \Selector20~5 (
// Equation(s):
// \Selector20~5_combout  = ( \Selector15~1_combout  & ( (!\aluin2_A[4]~6_combout  & ((\ShiftLeft0~50_combout ))) # (\aluin2_A[4]~6_combout  & (\ShiftLeft0~48_combout )) ) )

	.dataa(gnd),
	.datab(!\ShiftLeft0~48_combout ),
	.datac(!\aluin2_A[4]~6_combout ),
	.datad(!\ShiftLeft0~50_combout ),
	.datae(gnd),
	.dataf(!\Selector15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~5 .extended_lut = "off";
defparam \Selector20~5 .lut_mask = 64'h0000000003F303F3;
defparam \Selector20~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N9
cyclonev_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = ( \Selector46~22_combout  & ( !\aluin2_A[3]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\aluin2_A[3]~5_combout ),
	.datae(gnd),
	.dataf(!\Selector46~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~0 .extended_lut = "off";
defparam \Selector23~0 .lut_mask = 64'h00000000FF00FF00;
defparam \Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N12
cyclonev_lcell_comb \Selector20~4 (
// Equation(s):
// \Selector20~4_combout  = ( \Selector23~0_combout  & ( (\Selector46~23_combout  & (!alufunc_DL[0] & \Selector36~0_combout )) ) ) # ( !\Selector23~0_combout  & ( (\regval1_DL[31]~DUPLICATE_q  & (\Selector46~23_combout  & !alufunc_DL[0])) ) )

	.dataa(!\regval1_DL[31]~DUPLICATE_q ),
	.datab(!\Selector46~23_combout ),
	.datac(!alufunc_DL[0]),
	.datad(!\Selector36~0_combout ),
	.datae(gnd),
	.dataf(!\Selector23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~4 .extended_lut = "off";
defparam \Selector20~4 .lut_mask = 64'h1010101000300030;
defparam \Selector20~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N57
cyclonev_lcell_comb \Selector20~1 (
// Equation(s):
// \Selector20~1_combout  = ( \alufunc_DL[3]~DUPLICATE_q  & ( (!regval1_DL[26] & ((!alufunc_DL[0]) # (!\aluin2_A[26]~30_combout ))) # (regval1_DL[26] & (!alufunc_DL[0] & !\aluin2_A[26]~30_combout )) ) ) # ( !\alufunc_DL[3]~DUPLICATE_q  & ( (!regval1_DL[26] & 
// (alufunc_DL[0] & \aluin2_A[26]~30_combout )) # (regval1_DL[26] & ((\aluin2_A[26]~30_combout ) # (alufunc_DL[0]))) ) )

	.dataa(!regval1_DL[26]),
	.datab(!alufunc_DL[0]),
	.datac(!\aluin2_A[26]~30_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alufunc_DL[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~1 .extended_lut = "off";
defparam \Selector20~1 .lut_mask = 64'h17171717E8E8E8E8;
defparam \Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N42
cyclonev_lcell_comb \Selector20~2 (
// Equation(s):
// \Selector20~2_combout  = ( \Selector37~1_combout  & ( \Add2~65_sumout  ) ) # ( !\Selector37~1_combout  & ( \Add2~65_sumout  & ( (\Add1~65_sumout  & \Selector37~0_combout ) ) ) ) # ( \Selector37~1_combout  & ( !\Add2~65_sumout  & ( (\Add1~65_sumout  & 
// \Selector37~0_combout ) ) ) ) # ( !\Selector37~1_combout  & ( !\Add2~65_sumout  & ( (\Add1~65_sumout  & \Selector37~0_combout ) ) ) )

	.dataa(!\Add1~65_sumout ),
	.datab(gnd),
	.datac(!\Selector37~0_combout ),
	.datad(gnd),
	.datae(!\Selector37~1_combout ),
	.dataf(!\Add2~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~2 .extended_lut = "off";
defparam \Selector20~2 .lut_mask = 64'h050505050505FFFF;
defparam \Selector20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N24
cyclonev_lcell_comb \Selector20~3 (
// Equation(s):
// \Selector20~3_combout  = ( \Selector20~1_combout  & ( \Selector20~2_combout  & ( !alufunc_DL[4] ) ) ) # ( !\Selector20~1_combout  & ( \Selector20~2_combout  & ( !alufunc_DL[4] ) ) ) # ( \Selector20~1_combout  & ( !\Selector20~2_combout  & ( 
// (!alufunc_DL[4] & alufunc_DL[2]) ) ) )

	.dataa(gnd),
	.datab(!alufunc_DL[4]),
	.datac(!alufunc_DL[2]),
	.datad(gnd),
	.datae(!\Selector20~1_combout ),
	.dataf(!\Selector20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~3 .extended_lut = "off";
defparam \Selector20~3 .lut_mask = 64'h00000C0CCCCCCCCC;
defparam \Selector20~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N54
cyclonev_lcell_comb \Selector20~6 (
// Equation(s):
// \Selector20~6_combout  = ( \Selector20~4_combout  & ( \Selector20~3_combout  & ( (alufunc_DL[5] & ((!alufunc_DL[1]) # (\Selector20~0_combout ))) ) ) ) # ( !\Selector20~4_combout  & ( \Selector20~3_combout  & ( (alufunc_DL[5] & ((!alufunc_DL[1]) # 
// (\Selector20~0_combout ))) ) ) ) # ( \Selector20~4_combout  & ( !\Selector20~3_combout  & ( (alufunc_DL[5] & ((!alufunc_DL[1]) # (\Selector20~0_combout ))) ) ) ) # ( !\Selector20~4_combout  & ( !\Selector20~3_combout  & ( (alufunc_DL[5] & 
// (((\Selector20~5_combout  & !alufunc_DL[1])) # (\Selector20~0_combout ))) ) ) )

	.dataa(!alufunc_DL[5]),
	.datab(!\Selector20~0_combout ),
	.datac(!\Selector20~5_combout ),
	.datad(!alufunc_DL[1]),
	.datae(!\Selector20~4_combout ),
	.dataf(!\Selector20~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~6 .extended_lut = "off";
defparam \Selector20~6 .lut_mask = 64'h1511551155115511;
defparam \Selector20~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N55
dffeas \aluout_AL[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector20~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[26]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[26] .is_wysiwyg = "true";
defparam \aluout_AL[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N1
dffeas \pcpred_DL[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcpred_DL[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[26]~DUPLICATE .is_wysiwyg = "true";
defparam \pcpred_DL[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N38
dffeas \pcplus_AL[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcpred_DL[26]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[26] .is_wysiwyg = "true";
defparam \pcplus_AL[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N51
cyclonev_lcell_comb \wregval_ML~26 (
// Equation(s):
// \wregval_ML~26_combout  = ( \selmemout_AL~q  & ( (!aluout_AL[5] & aluout_AL[7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluout_AL[5]),
	.datad(!aluout_AL[7]),
	.datae(gnd),
	.dataf(!\selmemout_AL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~26 .extended_lut = "off";
defparam \wregval_ML~26 .lut_mask = 64'h0000000000F000F0;
defparam \wregval_ML~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N45
cyclonev_lcell_comb \Equal4~9 (
// Equation(s):
// \Equal4~9_combout  = ( \Equal4~7_combout  & ( \Equal4~0_combout  ) )

	.dataa(gnd),
	.datab(!\Equal4~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal4~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~9 .extended_lut = "off";
defparam \Equal4~9 .lut_mask = 64'h0000000033333333;
defparam \Equal4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N48
cyclonev_lcell_comb \wregval_ML~27 (
// Equation(s):
// \wregval_ML~27_combout  = ( \Equal4~9_combout  & ( \wregval_ML~26_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wregval_ML~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal4~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~27 .extended_lut = "off";
defparam \wregval_ML~27 .lut_mask = 64'h000000000F0F0F0F;
defparam \wregval_ML~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N36
cyclonev_lcell_comb \wregval_ML~45 (
// Equation(s):
// \wregval_ML~45_combout  = ( \wregval_ML~27_combout  & ( (\selaluout_AL~q  & aluout_AL[26]) ) ) # ( !\wregval_ML~27_combout  & ( (!\selaluout_AL~q  & (((pcplus_AL[26])) # (\selmemout_AL~q ))) # (\selaluout_AL~q  & (((aluout_AL[26])))) ) )

	.dataa(!\selaluout_AL~q ),
	.datab(!\selmemout_AL~q ),
	.datac(!aluout_AL[26]),
	.datad(!pcplus_AL[26]),
	.datae(gnd),
	.dataf(!\wregval_ML~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~45 .extended_lut = "off";
defparam \wregval_ML~45 .lut_mask = 64'h27AF27AF05050505;
defparam \wregval_ML~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N35
dffeas \regval2_AL[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[26]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[26] .is_wysiwyg = "true";
defparam \regval2_AL[26] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[26]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[82]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[82]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[82]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N17
dffeas \dmem_rtl_0_bypass[82] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[82]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[82] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N50
dffeas \dmem_rtl_0_bypass[81] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[81]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[81] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[81] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[26]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000400000200008000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N48
cyclonev_lcell_comb \wregval_ML~44 (
// Equation(s):
// \wregval_ML~44_combout  = ( dmem_rtl_0_bypass[81] & ( \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( ((!dmem_rtl_0_bypass[82]) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem~5_combout ))) # 
// (\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ) ) ) ) # ( !dmem_rtl_0_bypass[81] & ( \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( (dmem_rtl_0_bypass[82] & (!\dmem~5_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[81] & ( !\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( (!dmem_rtl_0_bypass[82]) # (((\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & 
// \dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~5_combout )) ) ) ) # ( !dmem_rtl_0_bypass[81] & ( !\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & (dmem_rtl_0_bypass[82] & 
// (\dmem_rtl_0|auto_generated|address_reg_b [0] & !\dmem~5_combout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datab(!dmem_rtl_0_bypass[82]),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~5_combout ),
	.datae(!dmem_rtl_0_bypass[81]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~44 .extended_lut = "off";
defparam \wregval_ML~44 .lut_mask = 64'h0100CDFF3100FDFF;
defparam \wregval_ML~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N12
cyclonev_lcell_comb \wregval_ML~46 (
// Equation(s):
// \wregval_ML~46_combout  = ( \wregval_ML~44_combout  & ( (\MemWE~0_combout  & ((\wregval_ML~45_combout ) # (\wregval_ML~22_combout ))) ) ) # ( !\wregval_ML~44_combout  & ( (\MemWE~0_combout  & (!\wregval_ML~22_combout  & \wregval_ML~45_combout )) ) )

	.dataa(gnd),
	.datab(!\MemWE~0_combout ),
	.datac(!\wregval_ML~22_combout ),
	.datad(!\wregval_ML~45_combout ),
	.datae(gnd),
	.dataf(!\wregval_ML~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~46 .extended_lut = "off";
defparam \wregval_ML~46 .lut_mask = 64'h0030003003330333;
defparam \wregval_ML~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N13
dffeas \wregval_ML[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[26]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[26] .is_wysiwyg = "true";
defparam \wregval_ML[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N24
cyclonev_lcell_comb \regs~47 (
// Equation(s):
// \regs~47_combout  = ( \regs_rtl_0|auto_generated|ram_block1a25  & ( ((!\regs~4_combout  & regs_rtl_0_bypass[60])) # (regs_rtl_0_bypass[59]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a25  & ( (regs_rtl_0_bypass[59] & ((!regs_rtl_0_bypass[60]) # 
// (\regs~4_combout ))) ) )

	.dataa(!\regs~4_combout ),
	.datab(gnd),
	.datac(!regs_rtl_0_bypass[60]),
	.datad(!regs_rtl_0_bypass[59]),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~47 .extended_lut = "off";
defparam \regs~47 .lut_mask = 64'h00F500F50AFF0AFF;
defparam \regs~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N54
cyclonev_lcell_comb \regval1_DL[25]_NEW273 (
// Equation(s):
// \regval1_DL[25]_OTERM274  = ( regval1_DL[25] & ( \regs~47_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[25]_NEW273_RTM0275~combout  & ((\regval2_DL~0_combout ) # (\always3~1_combout )))) ) ) ) # ( !regval1_DL[25] & ( \regs~47_combout  & ( 
// (!\isnop_D~0_combout  & (!\regval1_DL[25]_NEW273_RTM0275~combout  & \regval2_DL~0_combout )) ) ) ) # ( regval1_DL[25] & ( !\regs~47_combout  & ( (!\isnop_D~0_combout  & (\always3~1_combout  & !\regval1_DL[25]_NEW273_RTM0275~combout )) ) ) )

	.dataa(!\isnop_D~0_combout ),
	.datab(!\always3~1_combout ),
	.datac(!\regval1_DL[25]_NEW273_RTM0275~combout ),
	.datad(!\regval2_DL~0_combout ),
	.datae(!regval1_DL[25]),
	.dataf(!\regs~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[25]_OTERM274 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[25]_NEW273 .extended_lut = "off";
defparam \regval1_DL[25]_NEW273 .lut_mask = 64'h0000202000A020A0;
defparam \regval1_DL[25]_NEW273 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N55
dffeas \regval1_DL[25]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[25]_OTERM274 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[25]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N24
cyclonev_lcell_comb \pcgood_B[25]~76 (
// Equation(s):
// \pcgood_B[25]~76_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((pcplus_DL[25])))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((pcplus_DL[25]))) # (\Selector46~19_combout  & (\Add3~37_sumout )))) # 
// (\Selector46~24_combout  & (\Add3~37_sumout )))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~37_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((\Add4~37_sumout ))) # (\Selector46~19_combout  & 
// (\Add3~37_sumout )))) # (\Selector46~24_combout  & (\Add3~37_sumout )))) ) )

	.dataa(!\isbranch_DL~q ),
	.datab(!\Add3~37_sumout ),
	.datac(!\Add4~37_sumout ),
	.datad(!\Selector46~24_combout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~19_combout ),
	.datag(!pcplus_DL[25]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[25]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[25]~76 .extended_lut = "on";
defparam \pcgood_B[25]~76 .lut_mask = 64'h0F1B0F1B1B1B1B1B;
defparam \pcgood_B[25]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N21
cyclonev_lcell_comb \PC~47 (
// Equation(s):
// \PC~47_combout  = ( PC[25] & ( \Add0~89_sumout  ) ) # ( !PC[25] & ( \Add0~89_sumout  & ( (\stall_F~0_combout  & (!\always3~4_combout  & ((!\WideOr15~1_combout ) # (!\Mux2~4_combout )))) ) ) ) # ( PC[25] & ( !\Add0~89_sumout  & ( (!\stall_F~0_combout ) # 
// (((\WideOr15~1_combout  & \Mux2~4_combout )) # (\always3~4_combout )) ) ) )

	.dataa(!\stall_F~0_combout ),
	.datab(!\always3~4_combout ),
	.datac(!\WideOr15~1_combout ),
	.datad(!\Mux2~4_combout ),
	.datae(!PC[25]),
	.dataf(!\Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~47 .extended_lut = "off";
defparam \PC~47 .lut_mask = 64'h0000BBBF4440FFFF;
defparam \PC~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N15
cyclonev_lcell_comb \PC~48 (
// Equation(s):
// \PC~48_combout  = ( \pcgood_B[25]~76_combout  & ( \PC~47_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\pcgood_B[25]~76_combout  & ( \PC~47_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~15_combout  & 
// \Equal1~6_combout )) # (\isnop_DL~q ))) ) ) ) # ( \pcgood_B[25]~76_combout  & ( !\PC~47_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\isnop_DL~q  & ((!\Equal1~15_combout ) # (!\Equal1~6_combout )))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\isnop_DL~q ),
	.datac(!\Equal1~15_combout ),
	.datad(!\Equal1~6_combout ),
	.datae(!\pcgood_B[25]~76_combout ),
	.dataf(!\PC~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~48 .extended_lut = "off";
defparam \PC~48 .lut_mask = 64'h0000444011155555;
defparam \PC~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N16
dffeas \PC[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[25] .is_wysiwyg = "true";
defparam \PC[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N40
dffeas \pcplus_FL[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_FL[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_FL[25] .is_wysiwyg = "true";
defparam \pcplus_FL[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N36
cyclonev_lcell_comb \pcplus_DL~9 (
// Equation(s):
// \pcplus_DL~9_combout  = ( \always3~1_combout  & ( pcplus_DL[25] ) ) # ( !\always3~1_combout  & ( pcplus_FL[25] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_FL[25]),
	.datad(!pcplus_DL[25]),
	.datae(gnd),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~9 .extended_lut = "off";
defparam \pcplus_DL~9 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \pcplus_DL~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N37
dffeas \pcplus_DL[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_DL[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_DL[25] .is_wysiwyg = "true";
defparam \pcplus_DL[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N56
dffeas \pcplus_AL[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_DL[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[25] .is_wysiwyg = "true";
defparam \pcplus_AL[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N54
cyclonev_lcell_comb \wregval_ML~48 (
// Equation(s):
// \wregval_ML~48_combout  = ( pcplus_AL[25] & ( \wregval_ML~27_combout  & ( (aluout_AL[25] & \selaluout_AL~q ) ) ) ) # ( !pcplus_AL[25] & ( \wregval_ML~27_combout  & ( (aluout_AL[25] & \selaluout_AL~q ) ) ) ) # ( pcplus_AL[25] & ( !\wregval_ML~27_combout  & 
// ( (!\selaluout_AL~q ) # (aluout_AL[25]) ) ) ) # ( !pcplus_AL[25] & ( !\wregval_ML~27_combout  & ( (!\selaluout_AL~q  & (\selmemout_AL~q )) # (\selaluout_AL~q  & ((aluout_AL[25]))) ) ) )

	.dataa(!\selmemout_AL~q ),
	.datab(!aluout_AL[25]),
	.datac(gnd),
	.datad(!\selaluout_AL~q ),
	.datae(!pcplus_AL[25]),
	.dataf(!\wregval_ML~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~48 .extended_lut = "off";
defparam \wregval_ML~48 .lut_mask = 64'h5533FF3300330033;
defparam \wregval_ML~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N41
dffeas \regval2_AL[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[25]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[25] .is_wysiwyg = "true";
defparam \regval2_AL[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[25]}),
	.portaaddr({\aluout_AL[14]~DUPLICATE_q ,\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[80]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[80]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[80]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N49
dffeas \dmem_rtl_0_bypass[80] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[80]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[80] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N44
dffeas \dmem_rtl_0_bypass[79] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[79]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[79] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[25]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N42
cyclonev_lcell_comb \wregval_ML~47 (
// Equation(s):
// \wregval_ML~47_combout  = ( dmem_rtl_0_bypass[79] & ( \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (((!dmem_rtl_0_bypass[80]) # (\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout )) # (\dmem~5_combout )) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !dmem_rtl_0_bypass[79] & ( \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (!\dmem~5_combout  & (dmem_rtl_0_bypass[80] & ((\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[79] & ( !\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( ((!dmem_rtl_0_bypass[80]) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ))) # (\dmem~5_combout ) ) ) ) # ( !dmem_rtl_0_bypass[79] & ( !\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (!\dmem~5_combout  & 
// (\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  & dmem_rtl_0_bypass[80]))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~5_combout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datad(!dmem_rtl_0_bypass[80]),
	.datae(!dmem_rtl_0_bypass[79]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~47 .extended_lut = "off";
defparam \wregval_ML~47 .lut_mask = 64'h0008FF3B004CFF7F;
defparam \wregval_ML~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N9
cyclonev_lcell_comb \wregval_ML~49 (
// Equation(s):
// \wregval_ML~49_combout  = ( \wregval_ML~48_combout  & ( \wregval_ML~47_combout  & ( \MemWE~0_combout  ) ) ) # ( !\wregval_ML~48_combout  & ( \wregval_ML~47_combout  & ( (\wregval_ML~22_combout  & \MemWE~0_combout ) ) ) ) # ( \wregval_ML~48_combout  & ( 
// !\wregval_ML~47_combout  & ( (!\wregval_ML~22_combout  & \MemWE~0_combout ) ) ) )

	.dataa(!\wregval_ML~22_combout ),
	.datab(gnd),
	.datac(!\MemWE~0_combout ),
	.datad(gnd),
	.datae(!\wregval_ML~48_combout ),
	.dataf(!\wregval_ML~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~49 .extended_lut = "off";
defparam \wregval_ML~49 .lut_mask = 64'h00000A0A05050F0F;
defparam \wregval_ML~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N11
dffeas \wregval_ML[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[25]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[25] .is_wysiwyg = "true";
defparam \wregval_ML[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N23
dffeas \regs_rtl_0_bypass[55] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[55]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N18
cyclonev_lcell_comb \regs_rtl_0_bypass[56]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[56]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[56]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N20
dffeas \regs_rtl_0_bypass[56] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[56]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N21
cyclonev_lcell_comb \regs~45 (
// Equation(s):
// \regs~45_combout  = ( regs_rtl_0_bypass[56] & ( (!\regs~4_combout  & (\regs_rtl_0|auto_generated|ram_block1a23 )) # (\regs~4_combout  & ((regs_rtl_0_bypass[55]))) ) ) # ( !regs_rtl_0_bypass[56] & ( regs_rtl_0_bypass[55] ) )

	.dataa(!\regs~4_combout ),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a23 ),
	.datad(!regs_rtl_0_bypass[55]),
	.datae(gnd),
	.dataf(!regs_rtl_0_bypass[56]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~45 .extended_lut = "off";
defparam \regs~45 .lut_mask = 64'h00FF00FF0A5F0A5F;
defparam \regs~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N48
cyclonev_lcell_comb \regval1_DL[23]_NEW279 (
// Equation(s):
// \regval1_DL[23]_OTERM280  = ( regval1_DL[23] & ( \regs~45_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[23]_NEW279_RTM0281~combout  & ((\regval2_DL~0_combout ) # (\always3~1_combout )))) ) ) ) # ( !regval1_DL[23] & ( \regs~45_combout  & ( 
// (!\isnop_D~0_combout  & (!\regval1_DL[23]_NEW279_RTM0281~combout  & \regval2_DL~0_combout )) ) ) ) # ( regval1_DL[23] & ( !\regs~45_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[23]_NEW279_RTM0281~combout  & \always3~1_combout )) ) ) )

	.dataa(!\isnop_D~0_combout ),
	.datab(!\regval1_DL[23]_NEW279_RTM0281~combout ),
	.datac(!\always3~1_combout ),
	.datad(!\regval2_DL~0_combout ),
	.datae(!regval1_DL[23]),
	.dataf(!\regs~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[23]_OTERM280 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[23]_NEW279 .extended_lut = "off";
defparam \regval1_DL[23]_NEW279 .lut_mask = 64'h0000080800880888;
defparam \regval1_DL[23]_NEW279 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N49
dffeas \regval1_DL[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[23]_OTERM280 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[23] .is_wysiwyg = "true";
defparam \regval1_DL[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N42
cyclonev_lcell_comb \aluin2_A[23]~17 (
// Equation(s):
// \aluin2_A[23]~17_combout  = ( \sxtimm_DL[15]~DUPLICATE_q  & ( (regval2_DL[23]) # (\aluimm_DL~DUPLICATE_q ) ) ) # ( !\sxtimm_DL[15]~DUPLICATE_q  & ( (!\aluimm_DL~DUPLICATE_q  & regval2_DL[23]) ) )

	.dataa(gnd),
	.datab(!\aluimm_DL~DUPLICATE_q ),
	.datac(!regval2_DL[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[23]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[23]~17 .extended_lut = "off";
defparam \aluin2_A[23]~17 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \aluin2_A[23]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N15
cyclonev_lcell_comb \Selector23~4 (
// Equation(s):
// \Selector23~4_combout  = ( regval1_DL[23] & ( \aluin2_A[23]~17_combout  & ( (!\alufunc_DL[3]~DUPLICATE_q  & ((\Selector24~0_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (\Selector28~1_combout )) ) ) ) # ( !regval1_DL[23] & ( \aluin2_A[23]~17_combout  & ( 
// (!\alufunc_DL[3]~DUPLICATE_q  & (((\Selector24~0_combout  & alufunc_DL[0])) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (((\Selector24~0_combout  & !alufunc_DL[0])))) ) ) ) # ( regval1_DL[23] & ( !\aluin2_A[23]~17_combout  & ( 
// (!\alufunc_DL[3]~DUPLICATE_q  & (((\Selector24~0_combout  & alufunc_DL[0])) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (((\Selector24~0_combout  & !alufunc_DL[0])))) ) ) ) # ( !regval1_DL[23] & ( !\aluin2_A[23]~17_combout  & ( 
// (\alufunc_DL[3]~DUPLICATE_q  & ((\Selector24~0_combout ) # (\Selector28~1_combout ))) ) ) )

	.dataa(!\Selector28~1_combout ),
	.datab(!\Selector24~0_combout ),
	.datac(!alufunc_DL[0]),
	.datad(!\alufunc_DL[3]~DUPLICATE_q ),
	.datae(!regval1_DL[23]),
	.dataf(!\aluin2_A[23]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~4 .extended_lut = "off";
defparam \Selector23~4 .lut_mask = 64'h0077573057303355;
defparam \Selector23~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N36
cyclonev_lcell_comb \Selector23~3 (
// Equation(s):
// \Selector23~3_combout  = ( \Add1~61_sumout  & ( (\Selector39~0_combout  & ((!\alufunc_DL[3]~DUPLICATE_q ) # (\Add2~61_sumout ))) ) ) # ( !\Add1~61_sumout  & ( (\Selector39~0_combout  & (\alufunc_DL[3]~DUPLICATE_q  & \Add2~61_sumout )) ) )

	.dataa(!\Selector39~0_combout ),
	.datab(gnd),
	.datac(!\alufunc_DL[3]~DUPLICATE_q ),
	.datad(!\Add2~61_sumout ),
	.datae(!\Add1~61_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~3 .extended_lut = "off";
defparam \Selector23~3 .lut_mask = 64'h0005505500055055;
defparam \Selector23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N24
cyclonev_lcell_comb \ShiftLeft0~47 (
// Equation(s):
// \ShiftLeft0~47_combout  = ( \ShiftLeft0~37_combout  & ( \ShiftLeft0~46_combout  & ( (!\aluin2_A[3]~5_combout ) # ((!\aluin2_A[2]~7_combout  & (\ShiftLeft0~17_combout )) # (\aluin2_A[2]~7_combout  & ((\ShiftLeft0~18_combout )))) ) ) ) # ( 
// !\ShiftLeft0~37_combout  & ( \ShiftLeft0~46_combout  & ( (!\aluin2_A[2]~7_combout  & ((!\aluin2_A[3]~5_combout ) # ((\ShiftLeft0~17_combout )))) # (\aluin2_A[2]~7_combout  & (\aluin2_A[3]~5_combout  & ((\ShiftLeft0~18_combout )))) ) ) ) # ( 
// \ShiftLeft0~37_combout  & ( !\ShiftLeft0~46_combout  & ( (!\aluin2_A[2]~7_combout  & (\aluin2_A[3]~5_combout  & (\ShiftLeft0~17_combout ))) # (\aluin2_A[2]~7_combout  & ((!\aluin2_A[3]~5_combout ) # ((\ShiftLeft0~18_combout )))) ) ) ) # ( 
// !\ShiftLeft0~37_combout  & ( !\ShiftLeft0~46_combout  & ( (\aluin2_A[3]~5_combout  & ((!\aluin2_A[2]~7_combout  & (\ShiftLeft0~17_combout )) # (\aluin2_A[2]~7_combout  & ((\ShiftLeft0~18_combout ))))) ) ) )

	.dataa(!\aluin2_A[2]~7_combout ),
	.datab(!\aluin2_A[3]~5_combout ),
	.datac(!\ShiftLeft0~17_combout ),
	.datad(!\ShiftLeft0~18_combout ),
	.datae(!\ShiftLeft0~37_combout ),
	.dataf(!\ShiftLeft0~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~47 .extended_lut = "off";
defparam \ShiftLeft0~47 .lut_mask = 64'h021346578A9BCEDF;
defparam \ShiftLeft0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N0
cyclonev_lcell_comb \Selector39~1 (
// Equation(s):
// \Selector39~1_combout  = ( \ShiftRight0~36_combout  & ( (\aluin2_A[2]~7_combout ) # (\ShiftRight0~35_combout ) ) ) # ( !\ShiftRight0~36_combout  & ( (\ShiftRight0~35_combout  & !\aluin2_A[2]~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftRight0~35_combout ),
	.datad(!\aluin2_A[2]~7_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~1 .extended_lut = "off";
defparam \Selector39~1 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \Selector39~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N39
cyclonev_lcell_comb \Selector23~1 (
// Equation(s):
// \Selector23~1_combout  = ( \Selector23~0_combout  & ( (!alufunc_DL[0] & \Selector39~1_combout ) ) ) # ( !\Selector23~0_combout  & ( (!alufunc_DL[0] & regval1_DL[31]) ) )

	.dataa(!alufunc_DL[0]),
	.datab(gnd),
	.datac(!regval1_DL[31]),
	.datad(!\Selector39~1_combout ),
	.datae(gnd),
	.dataf(!\Selector23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~1 .extended_lut = "off";
defparam \Selector23~1 .lut_mask = 64'h0A0A0A0A00AA00AA;
defparam \Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N18
cyclonev_lcell_comb \Selector23~2 (
// Equation(s):
// \Selector23~2_combout  = ( \ShiftLeft0~47_combout  & ( !\Selector23~1_combout  & ( (!\Selector46~21_combout ) # ((!\ShiftLeft0~45_combout  & \aluin2_A[4]~6_combout )) ) ) ) # ( !\ShiftLeft0~47_combout  & ( !\Selector23~1_combout  & ( 
// (!\ShiftLeft0~45_combout ) # ((!\Selector46~21_combout ) # (!\aluin2_A[4]~6_combout )) ) ) )

	.dataa(!\ShiftLeft0~45_combout ),
	.datab(!\Selector46~21_combout ),
	.datac(!\aluin2_A[4]~6_combout ),
	.datad(gnd),
	.datae(!\ShiftLeft0~47_combout ),
	.dataf(!\Selector23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~2 .extended_lut = "off";
defparam \Selector23~2 .lut_mask = 64'hFEFECECE00000000;
defparam \Selector23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N24
cyclonev_lcell_comb \Selector23~5 (
// Equation(s):
// \Selector23~5_combout  = ( \Selector23~3_combout  & ( \Selector23~2_combout  & ( alufunc_DL[5] ) ) ) # ( !\Selector23~3_combout  & ( \Selector23~2_combout  & ( (\Selector23~4_combout  & alufunc_DL[5]) ) ) ) # ( \Selector23~3_combout  & ( 
// !\Selector23~2_combout  & ( alufunc_DL[5] ) ) ) # ( !\Selector23~3_combout  & ( !\Selector23~2_combout  & ( (alufunc_DL[5] & ((\Selector23~4_combout ) # (\Selector46~0_combout ))) ) ) )

	.dataa(!\Selector46~0_combout ),
	.datab(!\Selector23~4_combout ),
	.datac(!alufunc_DL[5]),
	.datad(gnd),
	.datae(!\Selector23~3_combout ),
	.dataf(!\Selector23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~5 .extended_lut = "off";
defparam \Selector23~5 .lut_mask = 64'h07070F0F03030F0F;
defparam \Selector23~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N25
dffeas \aluout_AL[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector23~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[23]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[23] .is_wysiwyg = "true";
defparam \aluout_AL[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y16_N53
dffeas \pcplus_AL[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[23] .is_wysiwyg = "true";
defparam \pcplus_AL[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N51
cyclonev_lcell_comb \wregval_ML~54 (
// Equation(s):
// \wregval_ML~54_combout  = ( pcplus_AL[23] & ( \selmemout_AL~q  & ( (\selaluout_AL~q  & aluout_AL[23]) ) ) ) # ( !pcplus_AL[23] & ( \selmemout_AL~q  & ( (\selaluout_AL~q  & aluout_AL[23]) ) ) ) # ( pcplus_AL[23] & ( !\selmemout_AL~q  & ( (!\selaluout_AL~q 
// ) # (aluout_AL[23]) ) ) ) # ( !pcplus_AL[23] & ( !\selmemout_AL~q  & ( (\selaluout_AL~q  & aluout_AL[23]) ) ) )

	.dataa(!\selaluout_AL~q ),
	.datab(gnd),
	.datac(!aluout_AL[23]),
	.datad(gnd),
	.datae(!pcplus_AL[23]),
	.dataf(!\selmemout_AL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~54 .extended_lut = "off";
defparam \wregval_ML~54 .lut_mask = 64'h0505AFAF05050505;
defparam \wregval_ML~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[76]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[76]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[76]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N5
dffeas \dmem_rtl_0_bypass[76] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[76]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N59
dffeas \regval2_AL[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[23]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[23] .is_wysiwyg = "true";
defparam \regval2_AL[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[23]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000201294451158BC84C8A50000000000000000";
// synopsys translate_on

// Location: FF_X39_Y14_N50
dffeas \dmem_rtl_0_bypass[75] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[75]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[23]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N48
cyclonev_lcell_comb \wregval_ML~53 (
// Equation(s):
// \wregval_ML~53_combout  = ( dmem_rtl_0_bypass[75] & ( \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( (((!dmem_rtl_0_bypass[76]) # (\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) # 
// (\dmem~5_combout ) ) ) ) # ( !dmem_rtl_0_bypass[75] & ( \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( (!\dmem~5_combout  & (dmem_rtl_0_bypass[76] & ((\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[75] & ( !\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( ((!dmem_rtl_0_bypass[76]) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ))) # (\dmem~5_combout ) ) ) ) # ( !dmem_rtl_0_bypass[75] & ( !\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( (!\dmem~5_combout  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (dmem_rtl_0_bypass[76] & \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ))) ) ) )

	.dataa(!\dmem~5_combout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!dmem_rtl_0_bypass[76]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datae(!dmem_rtl_0_bypass[75]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~53 .extended_lut = "off";
defparam \wregval_ML~53 .lut_mask = 64'h0008F5FD020AF7FF;
defparam \wregval_ML~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N54
cyclonev_lcell_comb \wregval_ML~55 (
// Equation(s):
// \wregval_ML~55_combout  = ( \wregval_ML~22_combout  & ( (\MemWE~0_combout  & (((\wregval_ML~53_combout ) # (\wregval_ML~31_combout )) # (\wregval_ML~54_combout ))) ) ) # ( !\wregval_ML~22_combout  & ( (\MemWE~0_combout  & ((\wregval_ML~31_combout ) # 
// (\wregval_ML~54_combout ))) ) )

	.dataa(!\wregval_ML~54_combout ),
	.datab(!\MemWE~0_combout ),
	.datac(!\wregval_ML~31_combout ),
	.datad(!\wregval_ML~53_combout ),
	.datae(gnd),
	.dataf(!\wregval_ML~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~55 .extended_lut = "off";
defparam \wregval_ML~55 .lut_mask = 64'h1313131313331333;
defparam \wregval_ML~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y16_N55
dffeas \wregval_ML[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[23]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[23] .is_wysiwyg = "true";
defparam \wregval_ML[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N39
cyclonev_lcell_comb \regs~20 (
// Equation(s):
// \regs~20_combout  = ( \regs_rtl_1|auto_generated|ram_block1a22  & ( ((!\regs~1_combout  & regs_rtl_1_bypass[54])) # (regs_rtl_1_bypass[53]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a22  & ( (regs_rtl_1_bypass[53] & ((!regs_rtl_1_bypass[54]) # 
// (\regs~1_combout ))) ) )

	.dataa(!\regs~1_combout ),
	.datab(gnd),
	.datac(!regs_rtl_1_bypass[54]),
	.datad(!regs_rtl_1_bypass[53]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~20 .extended_lut = "off";
defparam \regs~20 .lut_mask = 64'h00F500F50AFF0AFF;
defparam \regs~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N56
dffeas \regval2_DL[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[22]_OTERM355 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[22] .is_wysiwyg = "true";
defparam \regval2_DL[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N54
cyclonev_lcell_comb \regval2_DL[22]_NEW354 (
// Equation(s):
// \regval2_DL[22]_OTERM355  = ( regval2_DL[22] & ( \regval2_DL~0_combout  & ( (!\isnop_D~0_combout  & (!\regval2_DL[22]_NEW354_RTM0356~combout  & ((\regs~20_combout ) # (\always3~1_combout )))) ) ) ) # ( !regval2_DL[22] & ( \regval2_DL~0_combout  & ( 
// (!\isnop_D~0_combout  & (!\regval2_DL[22]_NEW354_RTM0356~combout  & \regs~20_combout )) ) ) ) # ( regval2_DL[22] & ( !\regval2_DL~0_combout  & ( (!\isnop_D~0_combout  & (\always3~1_combout  & !\regval2_DL[22]_NEW354_RTM0356~combout )) ) ) )

	.dataa(!\isnop_D~0_combout ),
	.datab(!\always3~1_combout ),
	.datac(!\regval2_DL[22]_NEW354_RTM0356~combout ),
	.datad(!\regs~20_combout ),
	.datae(!regval2_DL[22]),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[22]_OTERM355 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[22]_NEW354 .extended_lut = "off";
defparam \regval2_DL[22]_NEW354 .lut_mask = 64'h0000202000A020A0;
defparam \regval2_DL[22]_NEW354 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N55
dffeas \regval2_DL[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[22]_OTERM355 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[22]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N21
cyclonev_lcell_comb \aluin2_A[22]~18 (
// Equation(s):
// \aluin2_A[22]~18_combout  = ( \aluimm_DL~DUPLICATE_q  & ( \sxtimm_DL[15]~DUPLICATE_q  ) ) # ( !\aluimm_DL~DUPLICATE_q  & ( \regval2_DL[22]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_DL[22]~DUPLICATE_q ),
	.datad(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluimm_DL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[22]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[22]~18 .extended_lut = "off";
defparam \aluin2_A[22]~18 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \aluin2_A[22]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N42
cyclonev_lcell_comb \Selector24~4 (
// Equation(s):
// \Selector24~4_combout  = ( \aluin2_A[22]~18_combout  & ( regval1_DL[22] & ( (!\alufunc_DL[3]~DUPLICATE_q  & ((\Selector24~0_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (\Selector28~1_combout )) ) ) ) # ( !\aluin2_A[22]~18_combout  & ( regval1_DL[22] & ( 
// (!\alufunc_DL[3]~DUPLICATE_q  & (((\Selector24~0_combout  & alufunc_DL[0])) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (((\Selector24~0_combout  & !alufunc_DL[0])))) ) ) ) # ( \aluin2_A[22]~18_combout  & ( !regval1_DL[22] & ( 
// (!\alufunc_DL[3]~DUPLICATE_q  & (((\Selector24~0_combout  & alufunc_DL[0])) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (((\Selector24~0_combout  & !alufunc_DL[0])))) ) ) ) # ( !\aluin2_A[22]~18_combout  & ( !regval1_DL[22] & ( 
// (\alufunc_DL[3]~DUPLICATE_q  & ((\Selector24~0_combout ) # (\Selector28~1_combout ))) ) ) )

	.dataa(!\Selector28~1_combout ),
	.datab(!\alufunc_DL[3]~DUPLICATE_q ),
	.datac(!\Selector24~0_combout ),
	.datad(!alufunc_DL[0]),
	.datae(!\aluin2_A[22]~18_combout ),
	.dataf(!regval1_DL[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~4 .extended_lut = "off";
defparam \Selector24~4 .lut_mask = 64'h1313474C474C1D1D;
defparam \Selector24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N54
cyclonev_lcell_comb \Selector24~3 (
// Equation(s):
// \Selector24~3_combout  = ( \Add1~57_sumout  & ( \Add2~57_sumout  & ( \Selector39~0_combout  ) ) ) # ( !\Add1~57_sumout  & ( \Add2~57_sumout  & ( (\Selector39~0_combout  & \alufunc_DL[3]~DUPLICATE_q ) ) ) ) # ( \Add1~57_sumout  & ( !\Add2~57_sumout  & ( 
// (\Selector39~0_combout  & !\alufunc_DL[3]~DUPLICATE_q ) ) ) )

	.dataa(!\Selector39~0_combout ),
	.datab(gnd),
	.datac(!\alufunc_DL[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\Add1~57_sumout ),
	.dataf(!\Add2~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~3 .extended_lut = "off";
defparam \Selector24~3 .lut_mask = 64'h0000505005055555;
defparam \Selector24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N54
cyclonev_lcell_comb \ShiftLeft0~44 (
// Equation(s):
// \ShiftLeft0~44_combout  = ( \ShiftLeft0~13_combout  & ( \ShiftLeft0~35_combout  & ( ((!\aluin2_A[3]~5_combout  & (\ShiftLeft0~43_combout )) # (\aluin2_A[3]~5_combout  & ((\ShiftLeft0~12_combout )))) # (\aluin2_A[2]~7_combout ) ) ) ) # ( 
// !\ShiftLeft0~13_combout  & ( \ShiftLeft0~35_combout  & ( (!\aluin2_A[2]~7_combout  & ((!\aluin2_A[3]~5_combout  & (\ShiftLeft0~43_combout )) # (\aluin2_A[3]~5_combout  & ((\ShiftLeft0~12_combout ))))) # (\aluin2_A[2]~7_combout  & 
// (((!\aluin2_A[3]~5_combout )))) ) ) ) # ( \ShiftLeft0~13_combout  & ( !\ShiftLeft0~35_combout  & ( (!\aluin2_A[2]~7_combout  & ((!\aluin2_A[3]~5_combout  & (\ShiftLeft0~43_combout )) # (\aluin2_A[3]~5_combout  & ((\ShiftLeft0~12_combout ))))) # 
// (\aluin2_A[2]~7_combout  & (((\aluin2_A[3]~5_combout )))) ) ) ) # ( !\ShiftLeft0~13_combout  & ( !\ShiftLeft0~35_combout  & ( (!\aluin2_A[2]~7_combout  & ((!\aluin2_A[3]~5_combout  & (\ShiftLeft0~43_combout )) # (\aluin2_A[3]~5_combout  & 
// ((\ShiftLeft0~12_combout ))))) ) ) )

	.dataa(!\aluin2_A[2]~7_combout ),
	.datab(!\ShiftLeft0~43_combout ),
	.datac(!\ShiftLeft0~12_combout ),
	.datad(!\aluin2_A[3]~5_combout ),
	.datae(!\ShiftLeft0~13_combout ),
	.dataf(!\ShiftLeft0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~44 .extended_lut = "off";
defparam \ShiftLeft0~44 .lut_mask = 64'h220A225F770A775F;
defparam \ShiftLeft0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N30
cyclonev_lcell_comb \Selector24~1 (
// Equation(s):
// \Selector24~1_combout  = ( \ShiftLeft0~44_combout  & ( \Selector46~21_combout  & ( (!\aluin2_A[4]~6_combout ) # (\ShiftLeft0~42_combout ) ) ) ) # ( !\ShiftLeft0~44_combout  & ( \Selector46~21_combout  & ( (\ShiftLeft0~42_combout  & \aluin2_A[4]~6_combout 
// ) ) ) )

	.dataa(gnd),
	.datab(!\ShiftLeft0~42_combout ),
	.datac(!\aluin2_A[4]~6_combout ),
	.datad(gnd),
	.datae(!\ShiftLeft0~44_combout ),
	.dataf(!\Selector46~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~1 .extended_lut = "off";
defparam \Selector24~1 .lut_mask = 64'h000000000303F3F3;
defparam \Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N15
cyclonev_lcell_comb \Selector24~2 (
// Equation(s):
// \Selector24~2_combout  = ( !\Selector24~1_combout  & ( (!\Selector46~2_combout  & ((!\Selector15~0_OTERM473 ))) # (\Selector46~2_combout  & (!\ShiftRight0~48_combout )) ) )

	.dataa(gnd),
	.datab(!\ShiftRight0~48_combout ),
	.datac(!\Selector46~2_combout ),
	.datad(!\Selector15~0_OTERM473 ),
	.datae(gnd),
	.dataf(!\Selector24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~2 .extended_lut = "off";
defparam \Selector24~2 .lut_mask = 64'hFC0CFC0C00000000;
defparam \Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N42
cyclonev_lcell_comb \Selector24~5 (
// Equation(s):
// \Selector24~5_combout  = ( \Selector24~3_combout  & ( \Selector24~2_combout  & ( alufunc_DL[5] ) ) ) # ( !\Selector24~3_combout  & ( \Selector24~2_combout  & ( (alufunc_DL[5] & \Selector24~4_combout ) ) ) ) # ( \Selector24~3_combout  & ( 
// !\Selector24~2_combout  & ( alufunc_DL[5] ) ) ) # ( !\Selector24~3_combout  & ( !\Selector24~2_combout  & ( (alufunc_DL[5] & ((\Selector24~4_combout ) # (\Selector46~0_combout ))) ) ) )

	.dataa(!alufunc_DL[5]),
	.datab(!\Selector46~0_combout ),
	.datac(!\Selector24~4_combout ),
	.datad(gnd),
	.datae(!\Selector24~3_combout ),
	.dataf(!\Selector24~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~5 .extended_lut = "off";
defparam \Selector24~5 .lut_mask = 64'h1515555505055555;
defparam \Selector24~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N43
dffeas \aluout_AL[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector24~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[22]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[22] .is_wysiwyg = "true";
defparam \aluout_AL[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N2
dffeas \pcplus_AL[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[22] .is_wysiwyg = "true";
defparam \pcplus_AL[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N0
cyclonev_lcell_comb \wregval_ML~57 (
// Equation(s):
// \wregval_ML~57_combout  = ( \selaluout_AL~q  & ( aluout_AL[22] ) ) # ( !\selaluout_AL~q  & ( (!\selmemout_AL~q  & pcplus_AL[22]) ) )

	.dataa(gnd),
	.datab(!aluout_AL[22]),
	.datac(!\selmemout_AL~q ),
	.datad(!pcplus_AL[22]),
	.datae(gnd),
	.dataf(!\selaluout_AL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~57 .extended_lut = "off";
defparam \wregval_ML~57 .lut_mask = 64'h00F000F033333333;
defparam \wregval_ML~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[74]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[74]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[74]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y13_N14
dffeas \dmem_rtl_0_bypass[74] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[74]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N8
dffeas \regval2_AL[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[22]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[22] .is_wysiwyg = "true";
defparam \regval2_AL[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[22]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X41_Y13_N47
dffeas \dmem_rtl_0_bypass[73] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[73]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[22]}),
	.portaaddr({\aluout_AL[14]~DUPLICATE_q ,\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001290450148BC00C8040000000000000000";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N45
cyclonev_lcell_comb \wregval_ML~56 (
// Equation(s):
// \wregval_ML~56_combout  = ( dmem_rtl_0_bypass[73] & ( \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( ((!dmem_rtl_0_bypass[74]) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ))) # 
// (\dmem~5_combout ) ) ) ) # ( !dmem_rtl_0_bypass[73] & ( \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (!\dmem~5_combout  & (dmem_rtl_0_bypass[74] & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[73] & ( !\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( ((!dmem_rtl_0_bypass[74]) # ((\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & 
// \dmem_rtl_0|auto_generated|address_reg_b [0]))) # (\dmem~5_combout ) ) ) ) # ( !dmem_rtl_0_bypass[73] & ( !\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (!\dmem~5_combout  & (dmem_rtl_0_bypass[74] & 
// (\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) )

	.dataa(!\dmem~5_combout ),
	.datab(!dmem_rtl_0_bypass[74]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!dmem_rtl_0_bypass[73]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~56 .extended_lut = "off";
defparam \wregval_ML~56 .lut_mask = 64'h0002DDDF2202FFDF;
defparam \wregval_ML~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N3
cyclonev_lcell_comb \wregval_ML~58 (
// Equation(s):
// \wregval_ML~58_combout  = ( \wregval_ML~56_combout  & ( (\MemWE~0_combout  & ((\wregval_ML~22_combout ) # (\wregval_ML~57_combout ))) ) ) # ( !\wregval_ML~56_combout  & ( (\wregval_ML~57_combout  & \MemWE~0_combout ) ) )

	.dataa(!\wregval_ML~57_combout ),
	.datab(gnd),
	.datac(!\MemWE~0_combout ),
	.datad(!\wregval_ML~22_combout ),
	.datae(gnd),
	.dataf(!\wregval_ML~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~58 .extended_lut = "off";
defparam \wregval_ML~58 .lut_mask = 64'h05050505050F050F;
defparam \wregval_ML~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N4
dffeas \wregval_ML[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[22]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[22] .is_wysiwyg = "true";
defparam \wregval_ML[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N45
cyclonev_lcell_comb \regs~37 (
// Equation(s):
// \regs~37_combout  = ( \regs_rtl_1|auto_generated|ram_block1a3  & ( ((regs_rtl_1_bypass[16] & !\regs~1_combout )) # (regs_rtl_1_bypass[15]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a3  & ( (regs_rtl_1_bypass[15] & ((!regs_rtl_1_bypass[16]) # 
// (\regs~1_combout ))) ) )

	.dataa(gnd),
	.datab(!regs_rtl_1_bypass[16]),
	.datac(!regs_rtl_1_bypass[15]),
	.datad(!\regs~1_combout ),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~37 .extended_lut = "off";
defparam \regs~37 .lut_mask = 64'h0C0F0C0F3F0F3F0F;
defparam \regs~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N3
cyclonev_lcell_comb \regval2_DL[3]_NEW303 (
// Equation(s):
// \regval2_DL[3]_OTERM304  = ( regval2_DL[3] & ( \regval2_DL~0_combout  & ( (!\regval2_DL[3]_NEW303_RTM0305~combout  & (!\isnop_D~0_combout  & ((\always3~1_combout ) # (\regs~37_combout )))) ) ) ) # ( !regval2_DL[3] & ( \regval2_DL~0_combout  & ( 
// (!\regval2_DL[3]_NEW303_RTM0305~combout  & (!\isnop_D~0_combout  & \regs~37_combout )) ) ) ) # ( regval2_DL[3] & ( !\regval2_DL~0_combout  & ( (!\regval2_DL[3]_NEW303_RTM0305~combout  & (!\isnop_D~0_combout  & \always3~1_combout )) ) ) )

	.dataa(!\regval2_DL[3]_NEW303_RTM0305~combout ),
	.datab(!\isnop_D~0_combout ),
	.datac(!\regs~37_combout ),
	.datad(!\always3~1_combout ),
	.datae(!regval2_DL[3]),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[3]_OTERM304 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[3]_NEW303 .extended_lut = "off";
defparam \regval2_DL[3]_NEW303 .lut_mask = 64'h0000008808080888;
defparam \regval2_DL[3]_NEW303 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N5
dffeas \regval2_DL[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[3]_OTERM304 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[3] .is_wysiwyg = "true";
defparam \regval2_DL[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N12
cyclonev_lcell_comb \aluin2_A[3]~5 (
// Equation(s):
// \aluin2_A[3]~5_combout  = ( \aluimm_DL~q  & ( sxtimm_DL[3] ) ) # ( !\aluimm_DL~q  & ( regval2_DL[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_DL[3]),
	.datad(!sxtimm_DL[3]),
	.datae(gnd),
	.dataf(!\aluimm_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[3]~5 .extended_lut = "off";
defparam \aluin2_A[3]~5 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \aluin2_A[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N21
cyclonev_lcell_comb \ShiftRight0~14 (
// Equation(s):
// \ShiftRight0~14_combout  = ( \aluin2_A[1]~1_combout  & ( regval1_DL[31] ) ) # ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & ((regval1_DL[29]))) # (\aluin2_A[0]~0_combout  & (regval1_DL[30])) ) )

	.dataa(!regval1_DL[30]),
	.datab(!regval1_DL[29]),
	.datac(!regval1_DL[31]),
	.datad(!\aluin2_A[0]~0_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~14 .extended_lut = "off";
defparam \ShiftRight0~14 .lut_mask = 64'h335533550F0F0F0F;
defparam \ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N36
cyclonev_lcell_comb \ShiftRight0~15 (
// Equation(s):
// \ShiftRight0~15_combout  = ( \ShiftRight0~14_combout  & ( \ShiftRight0~12_combout  & ( (!\aluin2_A[2]~7_combout ) # ((!\aluin2_A[3]~5_combout  & ((\ShiftRight0~13_combout ))) # (\aluin2_A[3]~5_combout  & (regval1_DL[31]))) ) ) ) # ( 
// !\ShiftRight0~14_combout  & ( \ShiftRight0~12_combout  & ( (!\aluin2_A[3]~5_combout  & (((!\aluin2_A[2]~7_combout ) # (\ShiftRight0~13_combout )))) # (\aluin2_A[3]~5_combout  & (regval1_DL[31] & ((\aluin2_A[2]~7_combout )))) ) ) ) # ( 
// \ShiftRight0~14_combout  & ( !\ShiftRight0~12_combout  & ( (!\aluin2_A[3]~5_combout  & (((\ShiftRight0~13_combout  & \aluin2_A[2]~7_combout )))) # (\aluin2_A[3]~5_combout  & (((!\aluin2_A[2]~7_combout )) # (regval1_DL[31]))) ) ) ) # ( 
// !\ShiftRight0~14_combout  & ( !\ShiftRight0~12_combout  & ( (\aluin2_A[2]~7_combout  & ((!\aluin2_A[3]~5_combout  & ((\ShiftRight0~13_combout ))) # (\aluin2_A[3]~5_combout  & (regval1_DL[31])))) ) ) )

	.dataa(!\aluin2_A[3]~5_combout ),
	.datab(!regval1_DL[31]),
	.datac(!\ShiftRight0~13_combout ),
	.datad(!\aluin2_A[2]~7_combout ),
	.datae(!\ShiftRight0~14_combout ),
	.dataf(!\ShiftRight0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~15 .extended_lut = "off";
defparam \ShiftRight0~15 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N0
cyclonev_lcell_comb \ShiftLeft0~33 (
// Equation(s):
// \ShiftLeft0~33_combout  = ( \regval1_DL[21]~DUPLICATE_q  & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & ((\regval1_DL[19]~DUPLICATE_q ))) # (\aluin2_A[0]~0_combout  & (\regval1_DL[18]~DUPLICATE_q )) ) ) ) # ( !\regval1_DL[21]~DUPLICATE_q  & ( 
// \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & ((\regval1_DL[19]~DUPLICATE_q ))) # (\aluin2_A[0]~0_combout  & (\regval1_DL[18]~DUPLICATE_q )) ) ) ) # ( \regval1_DL[21]~DUPLICATE_q  & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout ) # 
// (regval1_DL[20]) ) ) ) # ( !\regval1_DL[21]~DUPLICATE_q  & ( !\aluin2_A[1]~1_combout  & ( (\aluin2_A[0]~0_combout  & regval1_DL[20]) ) ) )

	.dataa(!\regval1_DL[18]~DUPLICATE_q ),
	.datab(!\aluin2_A[0]~0_combout ),
	.datac(!\regval1_DL[19]~DUPLICATE_q ),
	.datad(!regval1_DL[20]),
	.datae(!\regval1_DL[21]~DUPLICATE_q ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~33 .extended_lut = "off";
defparam \ShiftLeft0~33 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \ShiftLeft0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N45
cyclonev_lcell_comb \ShiftLeft0~25 (
// Equation(s):
// \ShiftLeft0~25_combout  = ( regval1_DL[15] & ( regval1_DL[14] & ( ((!\aluin2_A[0]~0_combout  & (regval1_DL[17])) # (\aluin2_A[0]~0_combout  & ((regval1_DL[16])))) # (\aluin2_A[1]~1_combout ) ) ) ) # ( !regval1_DL[15] & ( regval1_DL[14] & ( 
// (!\aluin2_A[1]~1_combout  & ((!\aluin2_A[0]~0_combout  & (regval1_DL[17])) # (\aluin2_A[0]~0_combout  & ((regval1_DL[16]))))) # (\aluin2_A[1]~1_combout  & (((\aluin2_A[0]~0_combout )))) ) ) ) # ( regval1_DL[15] & ( !regval1_DL[14] & ( 
// (!\aluin2_A[1]~1_combout  & ((!\aluin2_A[0]~0_combout  & (regval1_DL[17])) # (\aluin2_A[0]~0_combout  & ((regval1_DL[16]))))) # (\aluin2_A[1]~1_combout  & (((!\aluin2_A[0]~0_combout )))) ) ) ) # ( !regval1_DL[15] & ( !regval1_DL[14] & ( 
// (!\aluin2_A[1]~1_combout  & ((!\aluin2_A[0]~0_combout  & (regval1_DL[17])) # (\aluin2_A[0]~0_combout  & ((regval1_DL[16]))))) ) ) )

	.dataa(!\aluin2_A[1]~1_combout ),
	.datab(!regval1_DL[17]),
	.datac(!\aluin2_A[0]~0_combout ),
	.datad(!regval1_DL[16]),
	.datae(!regval1_DL[15]),
	.dataf(!regval1_DL[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~25 .extended_lut = "off";
defparam \ShiftLeft0~25 .lut_mask = 64'h202A707A252F757F;
defparam \ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N12
cyclonev_lcell_comb \ShiftLeft0~41 (
// Equation(s):
// \ShiftLeft0~41_combout  = ( \ShiftLeft0~33_combout  & ( \ShiftLeft0~25_combout  & ( (!\aluin2_A[3]~5_combout ) # ((!\aluin2_A[2]~7_combout  & ((\ShiftLeft0~8_combout ))) # (\aluin2_A[2]~7_combout  & (\ShiftLeft0~9_combout ))) ) ) ) # ( 
// !\ShiftLeft0~33_combout  & ( \ShiftLeft0~25_combout  & ( (!\aluin2_A[2]~7_combout  & (((\ShiftLeft0~8_combout  & \aluin2_A[3]~5_combout )))) # (\aluin2_A[2]~7_combout  & (((!\aluin2_A[3]~5_combout )) # (\ShiftLeft0~9_combout ))) ) ) ) # ( 
// \ShiftLeft0~33_combout  & ( !\ShiftLeft0~25_combout  & ( (!\aluin2_A[2]~7_combout  & (((!\aluin2_A[3]~5_combout ) # (\ShiftLeft0~8_combout )))) # (\aluin2_A[2]~7_combout  & (\ShiftLeft0~9_combout  & ((\aluin2_A[3]~5_combout )))) ) ) ) # ( 
// !\ShiftLeft0~33_combout  & ( !\ShiftLeft0~25_combout  & ( (\aluin2_A[3]~5_combout  & ((!\aluin2_A[2]~7_combout  & ((\ShiftLeft0~8_combout ))) # (\aluin2_A[2]~7_combout  & (\ShiftLeft0~9_combout )))) ) ) )

	.dataa(!\ShiftLeft0~9_combout ),
	.datab(!\aluin2_A[2]~7_combout ),
	.datac(!\ShiftLeft0~8_combout ),
	.datad(!\aluin2_A[3]~5_combout ),
	.datae(!\ShiftLeft0~33_combout ),
	.dataf(!\ShiftLeft0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~41 .extended_lut = "off";
defparam \ShiftLeft0~41 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \ShiftLeft0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N51
cyclonev_lcell_comb \Selector25~4 (
// Equation(s):
// \Selector25~4_combout  = ( \ShiftLeft0~0_combout  & ( (!\aluin2_A[4]~6_combout  & (((\ShiftLeft0~41_combout )))) # (\aluin2_A[4]~6_combout  & ((!\ShiftLeft0~1_combout ) # ((\ShiftLeft0~2_combout )))) ) ) # ( !\ShiftLeft0~0_combout  & ( 
// (!\aluin2_A[4]~6_combout  & (((\ShiftLeft0~41_combout )))) # (\aluin2_A[4]~6_combout  & (\ShiftLeft0~1_combout  & ((\ShiftLeft0~2_combout )))) ) )

	.dataa(!\aluin2_A[4]~6_combout ),
	.datab(!\ShiftLeft0~1_combout ),
	.datac(!\ShiftLeft0~41_combout ),
	.datad(!\ShiftLeft0~2_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~4 .extended_lut = "off";
defparam \Selector25~4 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \Selector25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N0
cyclonev_lcell_comb \Selector25~5 (
// Equation(s):
// \Selector25~5_combout  = ( \Selector46~2_combout  & ( \Selector46~21_combout  & ( (!\ShiftRight0~15_combout  & !\Selector25~4_combout ) ) ) ) # ( !\Selector46~2_combout  & ( \Selector46~21_combout  & ( (!\Selector15~0_OTERM473  & !\Selector25~4_combout ) 
// ) ) ) # ( \Selector46~2_combout  & ( !\Selector46~21_combout  & ( !\ShiftRight0~15_combout  ) ) ) # ( !\Selector46~2_combout  & ( !\Selector46~21_combout  & ( !\Selector15~0_OTERM473  ) ) )

	.dataa(!\ShiftRight0~15_combout ),
	.datab(gnd),
	.datac(!\Selector15~0_OTERM473 ),
	.datad(!\Selector25~4_combout ),
	.datae(!\Selector46~2_combout ),
	.dataf(!\Selector46~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~5 .extended_lut = "off";
defparam \Selector25~5 .lut_mask = 64'hF0F0AAAAF000AA00;
defparam \Selector25~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N12
cyclonev_lcell_comb \aluin2_A[21]~23 (
// Equation(s):
// \aluin2_A[21]~23_combout  = ( \sxtimm_DL[15]~DUPLICATE_q  & ( (\regval2_DL[21]~DUPLICATE_q ) # (\aluimm_DL~DUPLICATE_q ) ) ) # ( !\sxtimm_DL[15]~DUPLICATE_q  & ( (!\aluimm_DL~DUPLICATE_q  & \regval2_DL[21]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\aluimm_DL~DUPLICATE_q ),
	.datac(!\regval2_DL[21]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[21]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[21]~23 .extended_lut = "off";
defparam \aluin2_A[21]~23 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \aluin2_A[21]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N21
cyclonev_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = ( \Selector28~1_combout  & ( !\regval1_DL[21]~DUPLICATE_q  $ (!\aluin2_A[21]~23_combout  $ (\alufunc_DL[3]~DUPLICATE_q )) ) )

	.dataa(!\regval1_DL[21]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\aluin2_A[21]~23_combout ),
	.datad(!\alufunc_DL[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~0 .extended_lut = "off";
defparam \Selector25~0 .lut_mask = 64'h000000005AA55AA5;
defparam \Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N42
cyclonev_lcell_comb \Selector25~1 (
// Equation(s):
// \Selector25~1_combout  = ( \aluin2_A[21]~23_combout  & ( !\alufunc_DL[3]~DUPLICATE_q  $ (((!alufunc_DL[0] & !\regval1_DL[21]~DUPLICATE_q ))) ) ) # ( !\aluin2_A[21]~23_combout  & ( !\alufunc_DL[3]~DUPLICATE_q  $ (((!alufunc_DL[0]) # 
// (!\regval1_DL[21]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!alufunc_DL[0]),
	.datac(!\alufunc_DL[3]~DUPLICATE_q ),
	.datad(!\regval1_DL[21]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluin2_A[21]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~1 .extended_lut = "off";
defparam \Selector25~1 .lut_mask = 64'h0F3C0F3C3CF03CF0;
defparam \Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N36
cyclonev_lcell_comb \Selector25~2 (
// Equation(s):
// \Selector25~2_combout  = ( \Add1~53_sumout  & ( \Add2~53_sumout  & ( (\Selector37~1_combout ) # (\Selector37~0_combout ) ) ) ) # ( !\Add1~53_sumout  & ( \Add2~53_sumout  & ( \Selector37~1_combout  ) ) ) # ( \Add1~53_sumout  & ( !\Add2~53_sumout  & ( 
// \Selector37~0_combout  ) ) )

	.dataa(!\Selector37~0_combout ),
	.datab(gnd),
	.datac(!\Selector37~1_combout ),
	.datad(gnd),
	.datae(!\Add1~53_sumout ),
	.dataf(!\Add2~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~2 .extended_lut = "off";
defparam \Selector25~2 .lut_mask = 64'h000055550F0F5F5F;
defparam \Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N18
cyclonev_lcell_comb \Selector25~3 (
// Equation(s):
// \Selector25~3_combout  = ( \Selector25~2_combout  & ( !alufunc_DL[4] ) ) # ( !\Selector25~2_combout  & ( (\Selector25~1_combout  & (\alufunc_DL[2]~DUPLICATE_q  & !alufunc_DL[4])) ) )

	.dataa(gnd),
	.datab(!\Selector25~1_combout ),
	.datac(!\alufunc_DL[2]~DUPLICATE_q ),
	.datad(!alufunc_DL[4]),
	.datae(gnd),
	.dataf(!\Selector25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~3 .extended_lut = "off";
defparam \Selector25~3 .lut_mask = 64'h03000300FF00FF00;
defparam \Selector25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N0
cyclonev_lcell_comb \Selector25~6 (
// Equation(s):
// \Selector25~6_combout  = ( \Selector25~0_combout  & ( \Selector25~3_combout  & ( alufunc_DL[5] ) ) ) # ( !\Selector25~0_combout  & ( \Selector25~3_combout  & ( (alufunc_DL[5] & !alufunc_DL[1]) ) ) ) # ( \Selector25~0_combout  & ( !\Selector25~3_combout  & 
// ( alufunc_DL[5] ) ) ) # ( !\Selector25~0_combout  & ( !\Selector25~3_combout  & ( (alufunc_DL[5] & (!\Selector25~5_combout  & (\Selector46~23_combout  & !alufunc_DL[1]))) ) ) )

	.dataa(!alufunc_DL[5]),
	.datab(!\Selector25~5_combout ),
	.datac(!\Selector46~23_combout ),
	.datad(!alufunc_DL[1]),
	.datae(!\Selector25~0_combout ),
	.dataf(!\Selector25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~6 .extended_lut = "off";
defparam \Selector25~6 .lut_mask = 64'h0400555555005555;
defparam \Selector25~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N1
dffeas \aluout_AL[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector25~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[21]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[21] .is_wysiwyg = "true";
defparam \aluout_AL[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y16_N26
dffeas \pcplus_AL[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[21] .is_wysiwyg = "true";
defparam \pcplus_AL[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N24
cyclonev_lcell_comb \wregval_ML~71 (
// Equation(s):
// \wregval_ML~71_combout  = ( pcplus_AL[21] & ( \selmemout_AL~q  & ( (\selaluout_AL~q  & aluout_AL[21]) ) ) ) # ( !pcplus_AL[21] & ( \selmemout_AL~q  & ( (\selaluout_AL~q  & aluout_AL[21]) ) ) ) # ( pcplus_AL[21] & ( !\selmemout_AL~q  & ( (!\selaluout_AL~q 
// ) # (aluout_AL[21]) ) ) ) # ( !pcplus_AL[21] & ( !\selmemout_AL~q  & ( (\selaluout_AL~q  & aluout_AL[21]) ) ) )

	.dataa(!\selaluout_AL~q ),
	.datab(gnd),
	.datac(!aluout_AL[21]),
	.datad(gnd),
	.datae(!pcplus_AL[21]),
	.dataf(!\selmemout_AL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~71 .extended_lut = "off";
defparam \wregval_ML~71 .lut_mask = 64'h0505AFAF05050505;
defparam \wregval_ML~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[72]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[72]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y16_N2
dffeas \dmem_rtl_0_bypass[72] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[72]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N41
dffeas \regval2_AL[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_DL[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[21] .is_wysiwyg = "true";
defparam \regval2_AL[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y16_N14
dffeas \dmem_rtl_0_bypass[71] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[71]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[21]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[21]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001290450140BC00C8040000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N12
cyclonev_lcell_comb \wregval_ML~109 (
// Equation(s):
// \wregval_ML~109_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\wregval_ML~22_combout  & ((!dmem_rtl_0_bypass[72] & (dmem_rtl_0_bypass[71])) # (dmem_rtl_0_bypass[72] & ((!\dmem~5_combout  & 
// ((\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ))) # (\dmem~5_combout  & (dmem_rtl_0_bypass[71])))))) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\wregval_ML~22_combout  & ((!dmem_rtl_0_bypass[72] & (dmem_rtl_0_bypass[71])) # 
// (dmem_rtl_0_bypass[72] & ((!\dmem~5_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ))) # (\dmem~5_combout  & (dmem_rtl_0_bypass[71])))))) ) )

	.dataa(!dmem_rtl_0_bypass[72]),
	.datab(!dmem_rtl_0_bypass[71]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datad(!\dmem~5_combout ),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\wregval_ML~22_combout ),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~109 .extended_lut = "on";
defparam \wregval_ML~109 .lut_mask = 64'h0000000027332733;
defparam \wregval_ML~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N3
cyclonev_lcell_comb \wregval_ML~72 (
// Equation(s):
// \wregval_ML~72_combout  = ( \wregval_ML~31_combout  & ( \MemWE~0_combout  ) ) # ( !\wregval_ML~31_combout  & ( (\MemWE~0_combout  & ((\wregval_ML~109_combout ) # (\wregval_ML~71_combout ))) ) )

	.dataa(!\wregval_ML~71_combout ),
	.datab(!\MemWE~0_combout ),
	.datac(!\wregval_ML~109_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_ML~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~72 .extended_lut = "off";
defparam \wregval_ML~72 .lut_mask = 64'h1313131333333333;
defparam \wregval_ML~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y16_N4
dffeas \wregval_ML[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[21]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[21] .is_wysiwyg = "true";
defparam \wregval_ML[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N21
cyclonev_lcell_comb \regs~65 (
// Equation(s):
// \regs~65_combout  = (!regs_rtl_0_bypass[46] & (regs_rtl_0_bypass[45])) # (regs_rtl_0_bypass[46] & ((!\regs~4_combout  & ((\regs_rtl_0|auto_generated|ram_block1a18 ))) # (\regs~4_combout  & (regs_rtl_0_bypass[45]))))

	.dataa(!regs_rtl_0_bypass[46]),
	.datab(!regs_rtl_0_bypass[45]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a18 ),
	.datad(!\regs~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~65 .extended_lut = "off";
defparam \regs~65 .lut_mask = 64'h2733273327332733;
defparam \regs~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N0
cyclonev_lcell_comb \regval1_DL[18]_NEW219 (
// Equation(s):
// \regval1_DL[18]_OTERM220  = ( regval1_DL[18] & ( \regs~65_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[18]_NEW219_RTM0221~combout  & ((\always3~1_combout ) # (\regval2_DL~0_combout )))) ) ) ) # ( !regval1_DL[18] & ( \regs~65_combout  & ( 
// (!\isnop_D~0_combout  & (!\regval1_DL[18]_NEW219_RTM0221~combout  & \regval2_DL~0_combout )) ) ) ) # ( regval1_DL[18] & ( !\regs~65_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[18]_NEW219_RTM0221~combout  & \always3~1_combout )) ) ) )

	.dataa(!\isnop_D~0_combout ),
	.datab(!\regval1_DL[18]_NEW219_RTM0221~combout ),
	.datac(!\regval2_DL~0_combout ),
	.datad(!\always3~1_combout ),
	.datae(!regval1_DL[18]),
	.dataf(!\regs~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[18]_OTERM220 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[18]_NEW219 .extended_lut = "off";
defparam \regval1_DL[18]_NEW219 .lut_mask = 64'h0000008808080888;
defparam \regval1_DL[18]_NEW219 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N1
dffeas \regval1_DL[18]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[18]_OTERM220 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[18]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N51
cyclonev_lcell_comb \aluin2_A[18]~28 (
// Equation(s):
// \aluin2_A[18]~28_combout  = ( \aluimm_DL~DUPLICATE_q  & ( \sxtimm_DL[15]~DUPLICATE_q  ) ) # ( !\aluimm_DL~DUPLICATE_q  & ( regval2_DL[18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_DL[18]),
	.datad(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluimm_DL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[18]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[18]~28 .extended_lut = "off";
defparam \aluin2_A[18]~28 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \aluin2_A[18]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N24
cyclonev_lcell_comb \Selector28~2 (
// Equation(s):
// \Selector28~2_combout  = ( \alufunc_DL[3]~DUPLICATE_q  & ( \aluin2_A[18]~28_combout  & ( (\regval1_DL[18]~DUPLICATE_q  & \Selector28~1_combout ) ) ) ) # ( !\alufunc_DL[3]~DUPLICATE_q  & ( \aluin2_A[18]~28_combout  & ( (!\regval1_DL[18]~DUPLICATE_q  & 
// \Selector28~1_combout ) ) ) ) # ( \alufunc_DL[3]~DUPLICATE_q  & ( !\aluin2_A[18]~28_combout  & ( (!\regval1_DL[18]~DUPLICATE_q  & \Selector28~1_combout ) ) ) ) # ( !\alufunc_DL[3]~DUPLICATE_q  & ( !\aluin2_A[18]~28_combout  & ( 
// (\regval1_DL[18]~DUPLICATE_q  & \Selector28~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\regval1_DL[18]~DUPLICATE_q ),
	.datac(!\Selector28~1_combout ),
	.datad(gnd),
	.datae(!\alufunc_DL[3]~DUPLICATE_q ),
	.dataf(!\aluin2_A[18]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~2 .extended_lut = "off";
defparam \Selector28~2 .lut_mask = 64'h03030C0C0C0C0303;
defparam \Selector28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N6
cyclonev_lcell_comb \ShiftLeft0~36 (
// Equation(s):
// \ShiftLeft0~36_combout  = ( \ShiftLeft0~14_combout  & ( \ShiftLeft0~12_combout  & ( ((!\aluin2_A[3]~5_combout  & ((\ShiftLeft0~35_combout ))) # (\aluin2_A[3]~5_combout  & (\ShiftLeft0~13_combout ))) # (\aluin2_A[2]~7_combout ) ) ) ) # ( 
// !\ShiftLeft0~14_combout  & ( \ShiftLeft0~12_combout  & ( (!\aluin2_A[3]~5_combout  & (((\ShiftLeft0~35_combout ) # (\aluin2_A[2]~7_combout )))) # (\aluin2_A[3]~5_combout  & (\ShiftLeft0~13_combout  & (!\aluin2_A[2]~7_combout ))) ) ) ) # ( 
// \ShiftLeft0~14_combout  & ( !\ShiftLeft0~12_combout  & ( (!\aluin2_A[3]~5_combout  & (((!\aluin2_A[2]~7_combout  & \ShiftLeft0~35_combout )))) # (\aluin2_A[3]~5_combout  & (((\aluin2_A[2]~7_combout )) # (\ShiftLeft0~13_combout ))) ) ) ) # ( 
// !\ShiftLeft0~14_combout  & ( !\ShiftLeft0~12_combout  & ( (!\aluin2_A[2]~7_combout  & ((!\aluin2_A[3]~5_combout  & ((\ShiftLeft0~35_combout ))) # (\aluin2_A[3]~5_combout  & (\ShiftLeft0~13_combout )))) ) ) )

	.dataa(!\ShiftLeft0~13_combout ),
	.datab(!\aluin2_A[3]~5_combout ),
	.datac(!\aluin2_A[2]~7_combout ),
	.datad(!\ShiftLeft0~35_combout ),
	.datae(!\ShiftLeft0~14_combout ),
	.dataf(!\ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~36 .extended_lut = "off";
defparam \ShiftLeft0~36 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \ShiftLeft0~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N42
cyclonev_lcell_comb \Selector28~3 (
// Equation(s):
// \Selector28~3_combout  = ( \Selector46~21_combout  & ( (!\aluin2_A[4]~6_combout  & (((\ShiftLeft0~36_combout )))) # (\aluin2_A[4]~6_combout  & (!\ShiftLeft0~1_combout  & (\ShiftLeft0~15_combout ))) ) )

	.dataa(!\aluin2_A[4]~6_combout ),
	.datab(!\ShiftLeft0~1_combout ),
	.datac(!\ShiftLeft0~15_combout ),
	.datad(!\ShiftLeft0~36_combout ),
	.datae(gnd),
	.dataf(!\Selector46~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~3 .extended_lut = "off";
defparam \Selector28~3 .lut_mask = 64'h0000000004AE04AE;
defparam \Selector28~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N39
cyclonev_lcell_comb \Selector28~4 (
// Equation(s):
// \Selector28~4_combout  = ( \Selector28~3_combout  & ( \Selector46~0_combout  ) ) # ( !\Selector28~3_combout  & ( (\Selector46~0_combout  & ((!\Selector46~2_combout  & (\Selector15~0_OTERM473 )) # (\Selector46~2_combout  & ((\ShiftRight0~45_combout ))))) ) 
// )

	.dataa(!\Selector15~0_OTERM473 ),
	.datab(!\Selector46~2_combout ),
	.datac(!\ShiftRight0~45_combout ),
	.datad(!\Selector46~0_combout ),
	.datae(gnd),
	.dataf(!\Selector28~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~4 .extended_lut = "off";
defparam \Selector28~4 .lut_mask = 64'h0047004700FF00FF;
defparam \Selector28~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N42
cyclonev_lcell_comb \Selector28~6 (
// Equation(s):
// \Selector28~6_combout  = ( !\alufunc_DL[3]~DUPLICATE_q  & ( (!alufunc_DL[0] & ((!\alufunc_DL[2]~DUPLICATE_q  & (((\Add1~41_sumout )))) # (\alufunc_DL[2]~DUPLICATE_q  & (\regval1_DL[18]~DUPLICATE_q  & ((\aluin2_A[18]~28_combout )))))) # (alufunc_DL[0] & 
// (((\alufunc_DL[2]~DUPLICATE_q  & ((\aluin2_A[18]~28_combout ) # (\regval1_DL[18]~DUPLICATE_q )))))) ) ) # ( \alufunc_DL[3]~DUPLICATE_q  & ( (!alufunc_DL[0] & ((!\alufunc_DL[2]~DUPLICATE_q  & (((\Add2~41_sumout )))) # (\alufunc_DL[2]~DUPLICATE_q  & 
// ((!\regval1_DL[18]~DUPLICATE_q ) # ((!\aluin2_A[18]~28_combout )))))) # (alufunc_DL[0] & (!\regval1_DL[18]~DUPLICATE_q  & (((!\aluin2_A[18]~28_combout  & \alufunc_DL[2]~DUPLICATE_q ))))) ) )

	.dataa(!alufunc_DL[0]),
	.datab(!\regval1_DL[18]~DUPLICATE_q ),
	.datac(!\Add2~41_sumout ),
	.datad(!\aluin2_A[18]~28_combout ),
	.datae(!\alufunc_DL[3]~DUPLICATE_q ),
	.dataf(!\alufunc_DL[2]~DUPLICATE_q ),
	.datag(!\Add1~41_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~6 .extended_lut = "on";
defparam \Selector28~6 .lut_mask = 64'h0A0A0A0A1177EE88;
defparam \Selector28~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N15
cyclonev_lcell_comb \Selector28~5 (
// Equation(s):
// \Selector28~5_combout  = ( \Selector28~4_combout  & ( \Selector28~6_combout  & ( alufunc_DL[5] ) ) ) # ( !\Selector28~4_combout  & ( \Selector28~6_combout  & ( (alufunc_DL[5] & ((\Selector28~2_combout ) # (\Selector28~0_combout ))) ) ) ) # ( 
// \Selector28~4_combout  & ( !\Selector28~6_combout  & ( alufunc_DL[5] ) ) ) # ( !\Selector28~4_combout  & ( !\Selector28~6_combout  & ( (alufunc_DL[5] & \Selector28~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!alufunc_DL[5]),
	.datac(!\Selector28~0_combout ),
	.datad(!\Selector28~2_combout ),
	.datae(!\Selector28~4_combout ),
	.dataf(!\Selector28~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~5 .extended_lut = "off";
defparam \Selector28~5 .lut_mask = 64'h0033333303333333;
defparam \Selector28~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N17
dffeas \aluout_AL[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector28~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[18]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[18] .is_wysiwyg = "true";
defparam \aluout_AL[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N52
dffeas \pcpred_DL[18]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcpred_DL[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[18]~DUPLICATE .is_wysiwyg = "true";
defparam \pcpred_DL[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y16_N23
dffeas \pcplus_AL[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcpred_DL[18]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[18] .is_wysiwyg = "true";
defparam \pcplus_AL[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N21
cyclonev_lcell_comb \wregval_ML~60 (
// Equation(s):
// \wregval_ML~60_combout  = ( \selmemout_AL~q  & ( (\selaluout_AL~q  & aluout_AL[18]) ) ) # ( !\selmemout_AL~q  & ( (!\selaluout_AL~q  & ((pcplus_AL[18]))) # (\selaluout_AL~q  & (aluout_AL[18])) ) )

	.dataa(!\selaluout_AL~q ),
	.datab(gnd),
	.datac(!aluout_AL[18]),
	.datad(!pcplus_AL[18]),
	.datae(gnd),
	.dataf(!\selmemout_AL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~60 .extended_lut = "off";
defparam \wregval_ML~60 .lut_mask = 64'h05AF05AF05050505;
defparam \wregval_ML~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[66]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[66]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y16_N41
dffeas \dmem_rtl_0_bypass[66] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[66]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N23
dffeas \regval2_AL[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_DL[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[18] .is_wysiwyg = "true";
defparam \regval2_AL[18] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[18]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010400000240008000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y16_N44
dffeas \dmem_rtl_0_bypass[65] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[65]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[18]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N42
cyclonev_lcell_comb \wregval_ML~59 (
// Equation(s):
// \wregval_ML~59_combout  = ( dmem_rtl_0_bypass[65] & ( \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( ((!dmem_rtl_0_bypass[66]) # ((\dmem~5_combout ) # (\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ))) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !dmem_rtl_0_bypass[65] & ( \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( (dmem_rtl_0_bypass[66] & (!\dmem~5_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[65] & ( !\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( (!dmem_rtl_0_bypass[66]) # (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (\dmem~5_combout )) ) ) ) # ( !dmem_rtl_0_bypass[65] & ( !\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (dmem_rtl_0_bypass[66] & 
// (\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  & !\dmem~5_combout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!dmem_rtl_0_bypass[66]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datad(!\dmem~5_combout ),
	.datae(!dmem_rtl_0_bypass[65]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~59 .extended_lut = "off";
defparam \wregval_ML~59 .lut_mask = 64'h0200CEFF1300DFFF;
defparam \wregval_ML~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N36
cyclonev_lcell_comb \wregval_ML~61 (
// Equation(s):
// \wregval_ML~61_combout  = ( \wregval_ML~59_combout  & ( (\MemWE~0_combout  & (((\wregval_ML~60_combout ) # (\wregval_ML~31_combout )) # (\wregval_ML~22_combout ))) ) ) # ( !\wregval_ML~59_combout  & ( (\MemWE~0_combout  & ((\wregval_ML~60_combout ) # 
// (\wregval_ML~31_combout ))) ) )

	.dataa(!\wregval_ML~22_combout ),
	.datab(!\wregval_ML~31_combout ),
	.datac(!\wregval_ML~60_combout ),
	.datad(!\MemWE~0_combout ),
	.datae(gnd),
	.dataf(!\wregval_ML~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~61 .extended_lut = "off";
defparam \wregval_ML~61 .lut_mask = 64'h003F003F007F007F;
defparam \wregval_ML~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y16_N37
dffeas \wregval_ML[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[18]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[18] .is_wysiwyg = "true";
defparam \wregval_ML[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N6
cyclonev_lcell_comb \regs~27 (
// Equation(s):
// \regs~27_combout  = ( \regs_rtl_1|auto_generated|ram_block1a19  & ( ((regs_rtl_1_bypass[48] & !\regs~1_combout )) # (regs_rtl_1_bypass[47]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a19  & ( (regs_rtl_1_bypass[47] & ((!regs_rtl_1_bypass[48]) # 
// (\regs~1_combout ))) ) )

	.dataa(!regs_rtl_1_bypass[48]),
	.datab(gnd),
	.datac(!\regs~1_combout ),
	.datad(!regs_rtl_1_bypass[47]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~27 .extended_lut = "off";
defparam \regs~27 .lut_mask = 64'h00AF00AF50FF50FF;
defparam \regs~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N42
cyclonev_lcell_comb \regval2_DL[19]_NEW333_RTM0335 (
// Equation(s):
// \regval2_DL[19]_NEW333_RTM0335~combout  = ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[19]_NEW333_RTM0335~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[19]_NEW333_RTM0335 .extended_lut = "off";
defparam \regval2_DL[19]_NEW333_RTM0335 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[19]_NEW333_RTM0335 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N26
dffeas \regval2_DL[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[19]_OTERM334 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[19] .is_wysiwyg = "true";
defparam \regval2_DL[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N24
cyclonev_lcell_comb \regval2_DL[19]_NEW333 (
// Equation(s):
// \regval2_DL[19]_OTERM334  = ( regval2_DL[19] & ( \regval2_DL~0_combout  & ( (!\regval2_DL[19]_NEW333_RTM0335~combout  & (!\isnop_D~0_combout  & ((\regs~27_combout ) # (\always3~1_combout )))) ) ) ) # ( !regval2_DL[19] & ( \regval2_DL~0_combout  & ( 
// (\regs~27_combout  & (!\regval2_DL[19]_NEW333_RTM0335~combout  & !\isnop_D~0_combout )) ) ) ) # ( regval2_DL[19] & ( !\regval2_DL~0_combout  & ( (\always3~1_combout  & (!\regval2_DL[19]_NEW333_RTM0335~combout  & !\isnop_D~0_combout )) ) ) )

	.dataa(!\always3~1_combout ),
	.datab(!\regs~27_combout ),
	.datac(!\regval2_DL[19]_NEW333_RTM0335~combout ),
	.datad(!\isnop_D~0_combout ),
	.datae(!regval2_DL[19]),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[19]_OTERM334 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[19]_NEW333 .extended_lut = "off";
defparam \regval2_DL[19]_NEW333 .lut_mask = 64'h0000500030007000;
defparam \regval2_DL[19]_NEW333 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N25
dffeas \regval2_DL[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[19]_OTERM334 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[19]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y12_N47
dffeas \regval2_AL[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[19]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[19] .is_wysiwyg = "true";
defparam \regval2_AL[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[19]}),
	.portaaddr({\aluout_AL[14]~DUPLICATE_q ,\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010400000240008810000000000000000";
// synopsys translate_on

// Location: FF_X36_Y11_N26
dffeas \dmem_rtl_0_bypass[67] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[67]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[19]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N24
cyclonev_lcell_comb \wregval_ML~76 (
// Equation(s):
// \wregval_ML~76_combout  = ( dmem_rtl_0_bypass[67] & ( \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( (!dmem_rtl_0_bypass[68]) # (((\dmem~5_combout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) # 
// (\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout )) ) ) ) # ( !dmem_rtl_0_bypass[67] & ( \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( (dmem_rtl_0_bypass[68] & (!\dmem~5_combout  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[67] & ( !\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( (!dmem_rtl_0_bypass[68]) # (((\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & 
// !\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~5_combout )) ) ) ) # ( !dmem_rtl_0_bypass[67] & ( !\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( (dmem_rtl_0_bypass[68] & (\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & 
// (!\dmem_rtl_0|auto_generated|address_reg_b [0] & !\dmem~5_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[68]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~5_combout ),
	.datae(!dmem_rtl_0_bypass[67]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~76 .extended_lut = "off";
defparam \wregval_ML~76 .lut_mask = 64'h1000BAFF1500BFFF;
defparam \wregval_ML~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N39
cyclonev_lcell_comb \aluin2_A[19]~29 (
// Equation(s):
// \aluin2_A[19]~29_combout  = ( \regval2_DL[19]~DUPLICATE_q  & ( (!\aluimm_DL~DUPLICATE_q ) # (\sxtimm_DL[15]~DUPLICATE_q ) ) ) # ( !\regval2_DL[19]~DUPLICATE_q  & ( (\aluimm_DL~DUPLICATE_q  & \sxtimm_DL[15]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluimm_DL~DUPLICATE_q ),
	.datad(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval2_DL[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[19]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[19]~29 .extended_lut = "off";
defparam \aluin2_A[19]~29 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \aluin2_A[19]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N36
cyclonev_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = ( \aluin2_A[19]~29_combout  & ( (\Selector28~1_combout  & (!regval1_DL[19] $ (\alufunc_DL[3]~DUPLICATE_q ))) ) ) # ( !\aluin2_A[19]~29_combout  & ( (\Selector28~1_combout  & (!regval1_DL[19] $ (!\alufunc_DL[3]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!regval1_DL[19]),
	.datac(!\Selector28~1_combout ),
	.datad(!\alufunc_DL[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluin2_A[19]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~0 .extended_lut = "off";
defparam \Selector27~0 .lut_mask = 64'h030C030C0C030C03;
defparam \Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N30
cyclonev_lcell_comb \Selector27~2 (
// Equation(s):
// \Selector27~2_combout  = ( \Add1~45_sumout  & ( ((\Selector37~1_combout  & \Add2~45_sumout )) # (\Selector37~0_combout ) ) ) # ( !\Add1~45_sumout  & ( (\Selector37~1_combout  & \Add2~45_sumout ) ) )

	.dataa(!\Selector37~1_combout ),
	.datab(!\Selector37~0_combout ),
	.datac(gnd),
	.datad(!\Add2~45_sumout ),
	.datae(gnd),
	.dataf(!\Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~2 .extended_lut = "off";
defparam \Selector27~2 .lut_mask = 64'h0055005533773377;
defparam \Selector27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N3
cyclonev_lcell_comb \Selector27~1 (
// Equation(s):
// \Selector27~1_combout  = ( regval1_DL[19] & ( !\alufunc_DL[3]~DUPLICATE_q  $ (((!\aluin2_A[19]~29_combout  & !alufunc_DL[0]))) ) ) # ( !regval1_DL[19] & ( !\alufunc_DL[3]~DUPLICATE_q  $ (((!\aluin2_A[19]~29_combout ) # (!alufunc_DL[0]))) ) )

	.dataa(!\alufunc_DL[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\aluin2_A[19]~29_combout ),
	.datad(!alufunc_DL[0]),
	.datae(gnd),
	.dataf(!regval1_DL[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~1 .extended_lut = "off";
defparam \Selector27~1 .lut_mask = 64'h555A555A5AAA5AAA;
defparam \Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N0
cyclonev_lcell_comb \Selector27~3 (
// Equation(s):
// \Selector27~3_combout  = ( alufunc_DL[2] & ( (!alufunc_DL[4] & ((\Selector27~1_combout ) # (\Selector27~2_combout ))) ) ) # ( !alufunc_DL[2] & ( (\Selector27~2_combout  & !alufunc_DL[4]) ) )

	.dataa(gnd),
	.datab(!\Selector27~2_combout ),
	.datac(!\Selector27~1_combout ),
	.datad(!alufunc_DL[4]),
	.datae(gnd),
	.dataf(!alufunc_DL[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~3 .extended_lut = "off";
defparam \Selector27~3 .lut_mask = 64'h330033003F003F00;
defparam \Selector27~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N42
cyclonev_lcell_comb \ShiftLeft0~38 (
// Equation(s):
// \ShiftLeft0~38_combout  = ( \ShiftLeft0~37_combout  & ( \ShiftLeft0~17_combout  & ( (!\aluin2_A[3]~5_combout ) # ((!\aluin2_A[2]~7_combout  & ((\ShiftLeft0~18_combout ))) # (\aluin2_A[2]~7_combout  & (\ShiftLeft0~19_combout ))) ) ) ) # ( 
// !\ShiftLeft0~37_combout  & ( \ShiftLeft0~17_combout  & ( (!\aluin2_A[3]~5_combout  & (((\aluin2_A[2]~7_combout )))) # (\aluin2_A[3]~5_combout  & ((!\aluin2_A[2]~7_combout  & ((\ShiftLeft0~18_combout ))) # (\aluin2_A[2]~7_combout  & (\ShiftLeft0~19_combout 
// )))) ) ) ) # ( \ShiftLeft0~37_combout  & ( !\ShiftLeft0~17_combout  & ( (!\aluin2_A[3]~5_combout  & (((!\aluin2_A[2]~7_combout )))) # (\aluin2_A[3]~5_combout  & ((!\aluin2_A[2]~7_combout  & ((\ShiftLeft0~18_combout ))) # (\aluin2_A[2]~7_combout  & 
// (\ShiftLeft0~19_combout )))) ) ) ) # ( !\ShiftLeft0~37_combout  & ( !\ShiftLeft0~17_combout  & ( (\aluin2_A[3]~5_combout  & ((!\aluin2_A[2]~7_combout  & ((\ShiftLeft0~18_combout ))) # (\aluin2_A[2]~7_combout  & (\ShiftLeft0~19_combout )))) ) ) )

	.dataa(!\ShiftLeft0~19_combout ),
	.datab(!\aluin2_A[3]~5_combout ),
	.datac(!\aluin2_A[2]~7_combout ),
	.datad(!\ShiftLeft0~18_combout ),
	.datae(!\ShiftLeft0~37_combout ),
	.dataf(!\ShiftLeft0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~38 .extended_lut = "off";
defparam \ShiftLeft0~38 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \ShiftLeft0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N36
cyclonev_lcell_comb \Selector27~4 (
// Equation(s):
// \Selector27~4_combout  = ( \ShiftLeft0~38_combout  & ( \Selector46~21_combout  & ( (!\aluin2_A[4]~6_combout ) # ((\ShiftLeft0~20_combout  & !\ShiftLeft0~1_combout )) ) ) ) # ( !\ShiftLeft0~38_combout  & ( \Selector46~21_combout  & ( 
// (\ShiftLeft0~20_combout  & (!\ShiftLeft0~1_combout  & \aluin2_A[4]~6_combout )) ) ) )

	.dataa(!\ShiftLeft0~20_combout ),
	.datab(!\ShiftLeft0~1_combout ),
	.datac(!\aluin2_A[4]~6_combout ),
	.datad(gnd),
	.datae(!\ShiftLeft0~38_combout ),
	.dataf(!\Selector46~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~4 .extended_lut = "off";
defparam \Selector27~4 .lut_mask = 64'h000000000404F4F4;
defparam \Selector27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N48
cyclonev_lcell_comb \Selector27~5 (
// Equation(s):
// \Selector27~5_combout  = ( \Selector27~4_combout  & ( \Selector46~23_combout  ) ) # ( !\Selector27~4_combout  & ( (\Selector46~23_combout  & ((!\Selector46~2_combout  & ((\Selector15~0_OTERM473 ))) # (\Selector46~2_combout  & (\ShiftRight0~46_combout )))) 
// ) )

	.dataa(!\Selector46~2_combout ),
	.datab(!\Selector46~23_combout ),
	.datac(!\ShiftRight0~46_combout ),
	.datad(!\Selector15~0_OTERM473 ),
	.datae(gnd),
	.dataf(!\Selector27~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~5 .extended_lut = "off";
defparam \Selector27~5 .lut_mask = 64'h0123012333333333;
defparam \Selector27~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N18
cyclonev_lcell_comb \Selector27~6 (
// Equation(s):
// \Selector27~6_combout  = ( \Selector27~3_combout  & ( \Selector27~5_combout  & ( (alufunc_DL[5] & ((!alufunc_DL[1]) # (\Selector27~0_combout ))) ) ) ) # ( !\Selector27~3_combout  & ( \Selector27~5_combout  & ( (alufunc_DL[5] & ((!alufunc_DL[1]) # 
// (\Selector27~0_combout ))) ) ) ) # ( \Selector27~3_combout  & ( !\Selector27~5_combout  & ( (alufunc_DL[5] & ((!alufunc_DL[1]) # (\Selector27~0_combout ))) ) ) ) # ( !\Selector27~3_combout  & ( !\Selector27~5_combout  & ( (\Selector27~0_combout  & 
// alufunc_DL[5]) ) ) )

	.dataa(!\Selector27~0_combout ),
	.datab(!alufunc_DL[1]),
	.datac(!alufunc_DL[5]),
	.datad(gnd),
	.datae(!\Selector27~3_combout ),
	.dataf(!\Selector27~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~6 .extended_lut = "off";
defparam \Selector27~6 .lut_mask = 64'h05050D0D0D0D0D0D;
defparam \Selector27~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N19
dffeas \aluout_AL[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector27~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[19]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[19] .is_wysiwyg = "true";
defparam \aluout_AL[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N32
dffeas \pcplus_AL[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcpred_DL[19]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[19] .is_wysiwyg = "true";
defparam \pcplus_AL[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N30
cyclonev_lcell_comb \wregval_ML~77 (
// Equation(s):
// \wregval_ML~77_combout  = ( \wregval_ML~27_combout  & ( (aluout_AL[19] & \selaluout_AL~q ) ) ) # ( !\wregval_ML~27_combout  & ( (!\selaluout_AL~q  & (((pcplus_AL[19]) # (\selmemout_AL~q )))) # (\selaluout_AL~q  & (aluout_AL[19])) ) )

	.dataa(!aluout_AL[19]),
	.datab(!\selmemout_AL~q ),
	.datac(!\selaluout_AL~q ),
	.datad(!pcplus_AL[19]),
	.datae(gnd),
	.dataf(!\wregval_ML~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~77 .extended_lut = "off";
defparam \wregval_ML~77 .lut_mask = 64'h35F535F505050505;
defparam \wregval_ML~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N18
cyclonev_lcell_comb \wregval_ML~78 (
// Equation(s):
// \wregval_ML~78_combout  = ( \wregval_ML~77_combout  & ( (\MemWE~0_combout  & ((!\wregval_ML~22_combout ) # (\wregval_ML~76_combout ))) ) ) # ( !\wregval_ML~77_combout  & ( (\wregval_ML~76_combout  & (\wregval_ML~22_combout  & \MemWE~0_combout )) ) )

	.dataa(!\wregval_ML~76_combout ),
	.datab(!\wregval_ML~22_combout ),
	.datac(gnd),
	.datad(!\MemWE~0_combout ),
	.datae(gnd),
	.dataf(!\wregval_ML~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~78 .extended_lut = "off";
defparam \wregval_ML~78 .lut_mask = 64'h0011001100DD00DD;
defparam \wregval_ML~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N20
dffeas \wregval_ML[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[19]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[19] .is_wysiwyg = "true";
defparam \wregval_ML[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N17
dffeas \regs_rtl_0_bypass[47] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[47]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N30
cyclonev_lcell_comb \regs_rtl_0_bypass[48]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[48]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[48]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N31
dffeas \regs_rtl_0_bypass[48] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[48]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N24
cyclonev_lcell_comb \regs~66 (
// Equation(s):
// \regs~66_combout  = ( \regs_rtl_0|auto_generated|ram_block1a19  & ( regs_rtl_0_bypass[48] & ( (!\regs~4_combout ) # (regs_rtl_0_bypass[47]) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a19  & ( regs_rtl_0_bypass[48] & ( (regs_rtl_0_bypass[47] & 
// \regs~4_combout ) ) ) ) # ( \regs_rtl_0|auto_generated|ram_block1a19  & ( !regs_rtl_0_bypass[48] & ( regs_rtl_0_bypass[47] ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a19  & ( !regs_rtl_0_bypass[48] & ( regs_rtl_0_bypass[47] ) ) )

	.dataa(gnd),
	.datab(!regs_rtl_0_bypass[47]),
	.datac(!\regs~4_combout ),
	.datad(gnd),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a19 ),
	.dataf(!regs_rtl_0_bypass[48]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~66 .extended_lut = "off";
defparam \regs~66 .lut_mask = 64'h333333330303F3F3;
defparam \regs~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N54
cyclonev_lcell_comb \regval1_DL[19]_NEW216_RTM0218 (
// Equation(s):
// \regval1_DL[19]_NEW216_RTM0218~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[19]_NEW216_RTM0218~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[19]_NEW216_RTM0218 .extended_lut = "off";
defparam \regval1_DL[19]_NEW216_RTM0218 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \regval1_DL[19]_NEW216_RTM0218 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N45
cyclonev_lcell_comb \regval1_DL[19]_NEW216 (
// Equation(s):
// \regval1_DL[19]_OTERM217  = ( regval1_DL[19] & ( \regval2_DL~0_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[19]_NEW216_RTM0218~combout  & ((\regs~66_combout ) # (\always3~1_combout )))) ) ) ) # ( !regval1_DL[19] & ( \regval2_DL~0_combout  & ( 
// (\regs~66_combout  & (!\isnop_D~0_combout  & !\regval1_DL[19]_NEW216_RTM0218~combout )) ) ) ) # ( regval1_DL[19] & ( !\regval2_DL~0_combout  & ( (\always3~1_combout  & (!\isnop_D~0_combout  & !\regval1_DL[19]_NEW216_RTM0218~combout )) ) ) )

	.dataa(!\always3~1_combout ),
	.datab(!\regs~66_combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\regval1_DL[19]_NEW216_RTM0218~combout ),
	.datae(!regval1_DL[19]),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[19]_OTERM217 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[19]_NEW216 .extended_lut = "off";
defparam \regval1_DL[19]_NEW216 .lut_mask = 64'h0000500030007000;
defparam \regval1_DL[19]_NEW216 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N47
dffeas \regval1_DL[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[19]_OTERM217 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[19] .is_wysiwyg = "true";
defparam \regval1_DL[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N48
cyclonev_lcell_comb \pcgood_B[20]~64 (
// Equation(s):
// \pcgood_B[20]~64_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((pcpred_DL[20])))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & (pcpred_DL[20])) # (\Selector46~19_combout  & ((\Add3~49_sumout ))))) # 
// (\Selector46~24_combout  & (((\Add3~49_sumout )))))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~49_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & (\Add4~49_sumout )) # (\Selector46~19_combout  & 
// ((\Add3~49_sumout ))))) # (\Selector46~24_combout  & (((\Add3~49_sumout )))))) ) )

	.dataa(!\Selector46~24_combout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Add4~49_sumout ),
	.datad(!\Add3~49_sumout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~19_combout ),
	.datag(!pcpred_DL[20]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[20]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[20]~64 .extended_lut = "on";
defparam \pcgood_B[20]~64 .lut_mask = 64'h0E1F0E1F0C3F0C3F;
defparam \pcgood_B[20]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N12
cyclonev_lcell_comb \PC~53 (
// Equation(s):
// \PC~53_combout  = ( PC[20] & ( \Add0~101_sumout  ) ) # ( !PC[20] & ( \Add0~101_sumout  & ( (\stall_F~0_combout  & (!\always3~4_combout  & ((!\WideOr15~1_combout ) # (!\Mux2~4_combout )))) ) ) ) # ( PC[20] & ( !\Add0~101_sumout  & ( (!\stall_F~0_combout ) 
// # (((\WideOr15~1_combout  & \Mux2~4_combout )) # (\always3~4_combout )) ) ) )

	.dataa(!\stall_F~0_combout ),
	.datab(!\always3~4_combout ),
	.datac(!\WideOr15~1_combout ),
	.datad(!\Mux2~4_combout ),
	.datae(!PC[20]),
	.dataf(!\Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~53 .extended_lut = "off";
defparam \PC~53 .lut_mask = 64'h0000BBBF4440FFFF;
defparam \PC~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N36
cyclonev_lcell_comb \PC~54 (
// Equation(s):
// \PC~54_combout  = ( \pcgood_B[20]~64_combout  & ( \PC~53_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\pcgood_B[20]~64_combout  & ( \PC~53_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~6_combout  & 
// \Equal1~15_combout )) # (\isnop_DL~q ))) ) ) ) # ( \pcgood_B[20]~64_combout  & ( !\PC~53_combout  & ( (!\isnop_DL~q  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout ) # (!\Equal1~15_combout )))) ) ) )

	.dataa(!\isnop_DL~q ),
	.datab(!\Equal1~6_combout ),
	.datac(!\Equal1~15_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\pcgood_B[20]~64_combout ),
	.dataf(!\PC~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~54 .extended_lut = "off";
defparam \PC~54 .lut_mask = 64'h000000A8005700FF;
defparam \PC~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N37
dffeas \PC[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[20] .is_wysiwyg = "true";
defparam \PC[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N56
dffeas \pcpred_FL[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[20] .is_wysiwyg = "true";
defparam \pcpred_FL[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N42
cyclonev_lcell_comb \pcplus_DL~12 (
// Equation(s):
// \pcplus_DL~12_combout  = ( pcpred_DL[20] & ( \always3~1_combout  ) ) # ( pcpred_DL[20] & ( !\always3~1_combout  & ( pcpred_FL[20] ) ) ) # ( !pcpred_DL[20] & ( !\always3~1_combout  & ( pcpred_FL[20] ) ) )

	.dataa(gnd),
	.datab(!pcpred_FL[20]),
	.datac(gnd),
	.datad(gnd),
	.datae(!pcpred_DL[20]),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~12 .extended_lut = "off";
defparam \pcplus_DL~12 .lut_mask = 64'h333333330000FFFF;
defparam \pcplus_DL~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N43
dffeas \pcpred_DL[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[20] .is_wysiwyg = "true";
defparam \pcpred_DL[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y15_N35
dffeas \pcplus_AL[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[20] .is_wysiwyg = "true";
defparam \pcplus_AL[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y15_N33
cyclonev_lcell_comb \wregval_ML~74 (
// Equation(s):
// \wregval_ML~74_combout  = ( pcplus_AL[20] & ( aluout_AL[20] & ( (!\selmemout_AL~q ) # (\selaluout_AL~q ) ) ) ) # ( !pcplus_AL[20] & ( aluout_AL[20] & ( \selaluout_AL~q  ) ) ) # ( pcplus_AL[20] & ( !aluout_AL[20] & ( (!\selaluout_AL~q  & !\selmemout_AL~q ) 
// ) ) )

	.dataa(!\selaluout_AL~q ),
	.datab(gnd),
	.datac(!\selmemout_AL~q ),
	.datad(gnd),
	.datae(!pcplus_AL[20]),
	.dataf(!aluout_AL[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~74 .extended_lut = "off";
defparam \wregval_ML~74 .lut_mask = 64'h0000A0A05555F5F5;
defparam \wregval_ML~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[70]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[70]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y15_N25
dffeas \dmem_rtl_0_bypass[70] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[70]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N43
dffeas \regval2_DL[20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[20]_OTERM337 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[20]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N2
dffeas \regval2_AL[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[20]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[20] .is_wysiwyg = "true";
defparam \regval2_AL[20] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[20]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001291450541BC21C88D0000000000000000";
// synopsys translate_on

// Location: FF_X40_Y15_N47
dffeas \dmem_rtl_0_bypass[69] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[69]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[20]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N45
cyclonev_lcell_comb \wregval_ML~73 (
// Equation(s):
// \wregval_ML~73_combout  = ( dmem_rtl_0_bypass[69] & ( \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( ((!dmem_rtl_0_bypass[70]) # ((\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ) # (\dmem~5_combout ))) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !dmem_rtl_0_bypass[69] & ( \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( (dmem_rtl_0_bypass[70] & (!\dmem~5_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[69] & ( !\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( (!dmem_rtl_0_bypass[70]) # (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout )) # (\dmem~5_combout )) ) ) ) # ( !dmem_rtl_0_bypass[69] & ( !\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (dmem_rtl_0_bypass[70] & 
// (!\dmem~5_combout  & \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!dmem_rtl_0_bypass[70]),
	.datac(!\dmem~5_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datae(!dmem_rtl_0_bypass[69]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~73 .extended_lut = "off";
defparam \wregval_ML~73 .lut_mask = 64'h0020CFEF1030DFFF;
defparam \wregval_ML~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N21
cyclonev_lcell_comb \wregval_ML~75 (
// Equation(s):
// \wregval_ML~75_combout  = ( \wregval_ML~73_combout  & ( (\MemWE~0_combout  & ((\wregval_ML~74_combout ) # (\wregval_ML~22_combout ))) ) ) # ( !\wregval_ML~73_combout  & ( (\MemWE~0_combout  & \wregval_ML~74_combout ) ) )

	.dataa(!\wregval_ML~22_combout ),
	.datab(!\MemWE~0_combout ),
	.datac(!\wregval_ML~74_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_ML~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~75 .extended_lut = "off";
defparam \wregval_ML~75 .lut_mask = 64'h0303030313131313;
defparam \wregval_ML~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N22
dffeas \wregval_ML[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[20]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[20] .is_wysiwyg = "true";
defparam \wregval_ML[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N20
dffeas \regs_rtl_0_bypass[49] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[49]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N18
cyclonev_lcell_comb \regs~67 (
// Equation(s):
// \regs~67_combout  = ( \regs_rtl_0|auto_generated|ram_block1a20  & ( ((regs_rtl_0_bypass[50] & !\regs~4_combout )) # (regs_rtl_0_bypass[49]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a20  & ( (regs_rtl_0_bypass[49] & ((!regs_rtl_0_bypass[50]) # 
// (\regs~4_combout ))) ) )

	.dataa(!regs_rtl_0_bypass[50]),
	.datab(gnd),
	.datac(!\regs~4_combout ),
	.datad(!regs_rtl_0_bypass[49]),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~67 .extended_lut = "off";
defparam \regs~67 .lut_mask = 64'h00AF00AF50FF50FF;
defparam \regs~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N33
cyclonev_lcell_comb \regval1_DL[20]_NEW213 (
// Equation(s):
// \regval1_DL[20]_OTERM214  = ( regval1_DL[20] & ( \always3~1_combout  & ( (!\isnop_D~0_combout  & !\regval1_DL[20]_NEW213_RTM0215~combout ) ) ) ) # ( !regval1_DL[20] & ( \always3~1_combout  & ( (!\isnop_D~0_combout  & (\regval2_DL~0_combout  & 
// (!\regval1_DL[20]_NEW213_RTM0215~combout  & \regs~67_combout ))) ) ) ) # ( regval1_DL[20] & ( !\always3~1_combout  & ( (!\isnop_D~0_combout  & (\regval2_DL~0_combout  & (!\regval1_DL[20]_NEW213_RTM0215~combout  & \regs~67_combout ))) ) ) ) # ( 
// !regval1_DL[20] & ( !\always3~1_combout  & ( (!\isnop_D~0_combout  & (\regval2_DL~0_combout  & (!\regval1_DL[20]_NEW213_RTM0215~combout  & \regs~67_combout ))) ) ) )

	.dataa(!\isnop_D~0_combout ),
	.datab(!\regval2_DL~0_combout ),
	.datac(!\regval1_DL[20]_NEW213_RTM0215~combout ),
	.datad(!\regs~67_combout ),
	.datae(!regval1_DL[20]),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[20]_OTERM214 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[20]_NEW213 .extended_lut = "off";
defparam \regval1_DL[20]_NEW213 .lut_mask = 64'h002000200020A0A0;
defparam \regval1_DL[20]_NEW213 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N34
dffeas \regval1_DL[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[20]_OTERM214 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[20] .is_wysiwyg = "true";
defparam \regval1_DL[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N9
cyclonev_lcell_comb \aluin2_A[20]~24 (
// Equation(s):
// \aluin2_A[20]~24_combout  = ( \aluimm_DL~DUPLICATE_q  & ( \sxtimm_DL[15]~DUPLICATE_q  ) ) # ( !\aluimm_DL~DUPLICATE_q  & ( regval2_DL[20] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_DL[20]),
	.datad(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluimm_DL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[20]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[20]~24 .extended_lut = "off";
defparam \aluin2_A[20]~24 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \aluin2_A[20]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N0
cyclonev_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = ( \Selector28~1_combout  & ( \aluin2_A[20]~24_combout  & ( !\alufunc_DL[3]~DUPLICATE_q  $ (regval1_DL[20]) ) ) ) # ( \Selector28~1_combout  & ( !\aluin2_A[20]~24_combout  & ( !\alufunc_DL[3]~DUPLICATE_q  $ (!regval1_DL[20]) ) ) )

	.dataa(gnd),
	.datab(!\alufunc_DL[3]~DUPLICATE_q ),
	.datac(!regval1_DL[20]),
	.datad(gnd),
	.datae(!\Selector28~1_combout ),
	.dataf(!\aluin2_A[20]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~0 .extended_lut = "off";
defparam \Selector26~0 .lut_mask = 64'h00003C3C0000C3C3;
defparam \Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N48
cyclonev_lcell_comb \ShiftLeft0~40 (
// Equation(s):
// \ShiftLeft0~40_combout  = ( \aluin2_A[3]~5_combout  & ( \ShiftLeft0~23_combout  & ( (!\aluin2_A[2]~7_combout  & ((\ShiftLeft0~3_combout ))) # (\aluin2_A[2]~7_combout  & (\ShiftLeft0~4_combout )) ) ) ) # ( !\aluin2_A[3]~5_combout  & ( 
// \ShiftLeft0~23_combout  & ( (\aluin2_A[2]~7_combout ) # (\ShiftLeft0~29_combout ) ) ) ) # ( \aluin2_A[3]~5_combout  & ( !\ShiftLeft0~23_combout  & ( (!\aluin2_A[2]~7_combout  & ((\ShiftLeft0~3_combout ))) # (\aluin2_A[2]~7_combout  & 
// (\ShiftLeft0~4_combout )) ) ) ) # ( !\aluin2_A[3]~5_combout  & ( !\ShiftLeft0~23_combout  & ( (\ShiftLeft0~29_combout  & !\aluin2_A[2]~7_combout ) ) ) )

	.dataa(!\ShiftLeft0~4_combout ),
	.datab(!\ShiftLeft0~29_combout ),
	.datac(!\aluin2_A[2]~7_combout ),
	.datad(!\ShiftLeft0~3_combout ),
	.datae(!\aluin2_A[3]~5_combout ),
	.dataf(!\ShiftLeft0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~40 .extended_lut = "off";
defparam \ShiftLeft0~40 .lut_mask = 64'h303005F53F3F05F5;
defparam \ShiftLeft0~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N33
cyclonev_lcell_comb \Selector26~1 (
// Equation(s):
// \Selector26~1_combout  = ( \ShiftLeft0~40_combout  & ( (\aluin2_A[4]~6_combout  & (!\ShiftLeft0~39_combout  & ((!\ShiftLeft0~5_combout ) # (\ShiftLeft0~1_combout )))) ) ) # ( !\ShiftLeft0~40_combout  & ( (!\aluin2_A[4]~6_combout ) # 
// ((!\ShiftLeft0~39_combout  & ((!\ShiftLeft0~5_combout ) # (\ShiftLeft0~1_combout )))) ) )

	.dataa(!\aluin2_A[4]~6_combout ),
	.datab(!\ShiftLeft0~1_combout ),
	.datac(!\ShiftLeft0~39_combout ),
	.datad(!\ShiftLeft0~5_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~1 .extended_lut = "off";
defparam \Selector26~1 .lut_mask = 64'hFABAFABA50105010;
defparam \Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N54
cyclonev_lcell_comb \ShiftRight0~47 (
// Equation(s):
// \ShiftRight0~47_combout  = ( \ShiftRight0~23_combout  & ( \ShiftRight0~24_combout  & ( (!\aluin2_A[3]~5_combout ) # ((!\aluin2_A[2]~7_combout  & ((\ShiftRight0~26_combout ))) # (\aluin2_A[2]~7_combout  & (\regval1_DL[31]~DUPLICATE_q ))) ) ) ) # ( 
// !\ShiftRight0~23_combout  & ( \ShiftRight0~24_combout  & ( (!\aluin2_A[2]~7_combout  & (((\ShiftRight0~26_combout  & \aluin2_A[3]~5_combout )))) # (\aluin2_A[2]~7_combout  & (((!\aluin2_A[3]~5_combout )) # (\regval1_DL[31]~DUPLICATE_q ))) ) ) ) # ( 
// \ShiftRight0~23_combout  & ( !\ShiftRight0~24_combout  & ( (!\aluin2_A[2]~7_combout  & (((!\aluin2_A[3]~5_combout ) # (\ShiftRight0~26_combout )))) # (\aluin2_A[2]~7_combout  & (\regval1_DL[31]~DUPLICATE_q  & ((\aluin2_A[3]~5_combout )))) ) ) ) # ( 
// !\ShiftRight0~23_combout  & ( !\ShiftRight0~24_combout  & ( (\aluin2_A[3]~5_combout  & ((!\aluin2_A[2]~7_combout  & ((\ShiftRight0~26_combout ))) # (\aluin2_A[2]~7_combout  & (\regval1_DL[31]~DUPLICATE_q )))) ) ) )

	.dataa(!\aluin2_A[2]~7_combout ),
	.datab(!\regval1_DL[31]~DUPLICATE_q ),
	.datac(!\ShiftRight0~26_combout ),
	.datad(!\aluin2_A[3]~5_combout ),
	.datae(!\ShiftRight0~23_combout ),
	.dataf(!\ShiftRight0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~47 .extended_lut = "off";
defparam \ShiftRight0~47 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \ShiftRight0~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N12
cyclonev_lcell_comb \Selector26~2 (
// Equation(s):
// \Selector26~2_combout  = ( \Selector46~2_combout  & ( (!\ShiftRight0~47_combout  & ((!\Selector46~21_combout ) # (\Selector26~1_combout ))) ) ) # ( !\Selector46~2_combout  & ( (!\Selector15~0_OTERM473  & ((!\Selector46~21_combout ) # 
// (\Selector26~1_combout ))) ) )

	.dataa(!\Selector26~1_combout ),
	.datab(!\Selector46~21_combout ),
	.datac(!\Selector15~0_OTERM473 ),
	.datad(!\ShiftRight0~47_combout ),
	.datae(!\Selector46~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~2 .extended_lut = "off";
defparam \Selector26~2 .lut_mask = 64'hD0D0DD00D0D0DD00;
defparam \Selector26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N54
cyclonev_lcell_comb \Selector26~4 (
// Equation(s):
// \Selector26~4_combout  = ( !\alufunc_DL[3]~DUPLICATE_q  & ( (!alufunc_DL[0] & ((!alufunc_DL[2] & (\Add1~49_sumout )) # (alufunc_DL[2] & (((regval1_DL[20] & \aluin2_A[20]~24_combout )))))) # (alufunc_DL[0] & (alufunc_DL[2] & (((\aluin2_A[20]~24_combout ) # 
// (regval1_DL[20]))))) ) ) # ( \alufunc_DL[3]~DUPLICATE_q  & ( (!alufunc_DL[0] & ((!alufunc_DL[2] & (\Add2~49_sumout )) # (alufunc_DL[2] & (((!regval1_DL[20]) # (!\aluin2_A[20]~24_combout )))))) # (alufunc_DL[0] & (alufunc_DL[2] & (((!regval1_DL[20] & 
// !\aluin2_A[20]~24_combout ))))) ) )

	.dataa(!alufunc_DL[0]),
	.datab(!alufunc_DL[2]),
	.datac(!\Add2~49_sumout ),
	.datad(!regval1_DL[20]),
	.datae(!\alufunc_DL[3]~DUPLICATE_q ),
	.dataf(!\aluin2_A[20]~24_combout ),
	.datag(!\Add1~49_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~4 .extended_lut = "on";
defparam \Selector26~4 .lut_mask = 64'h08193B2A193B2A08;
defparam \Selector26~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N42
cyclonev_lcell_comb \Selector26~3 (
// Equation(s):
// \Selector26~3_combout  = ( \Selector28~0_combout  & ( \Selector26~4_combout  & ( alufunc_DL[5] ) ) ) # ( !\Selector28~0_combout  & ( \Selector26~4_combout  & ( (alufunc_DL[5] & (((\Selector46~0_combout  & !\Selector26~2_combout )) # (\Selector26~0_combout 
// ))) ) ) ) # ( \Selector28~0_combout  & ( !\Selector26~4_combout  & ( (alufunc_DL[5] & (((\Selector46~0_combout  & !\Selector26~2_combout )) # (\Selector26~0_combout ))) ) ) ) # ( !\Selector28~0_combout  & ( !\Selector26~4_combout  & ( (alufunc_DL[5] & 
// (((\Selector46~0_combout  & !\Selector26~2_combout )) # (\Selector26~0_combout ))) ) ) )

	.dataa(!alufunc_DL[5]),
	.datab(!\Selector46~0_combout ),
	.datac(!\Selector26~0_combout ),
	.datad(!\Selector26~2_combout ),
	.datae(!\Selector28~0_combout ),
	.dataf(!\Selector26~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~3 .extended_lut = "off";
defparam \Selector26~3 .lut_mask = 64'h1505150515055555;
defparam \Selector26~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N43
dffeas \aluout_AL[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector26~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[20]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[20] .is_wysiwyg = "true";
defparam \aluout_AL[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N54
cyclonev_lcell_comb \ShiftLeft0~26 (
// Equation(s):
// \ShiftLeft0~26_combout  = ( \ShiftLeft0~9_combout  & ( \ShiftLeft0~8_combout  & ( (!\aluin2_A[2]~7_combout  & (((\aluin2_A[3]~5_combout ) # (\ShiftLeft0~25_combout )))) # (\aluin2_A[2]~7_combout  & (((!\aluin2_A[3]~5_combout )) # (\ShiftLeft0~0_combout 
// ))) ) ) ) # ( !\ShiftLeft0~9_combout  & ( \ShiftLeft0~8_combout  & ( (!\aluin2_A[2]~7_combout  & (((\ShiftLeft0~25_combout  & !\aluin2_A[3]~5_combout )))) # (\aluin2_A[2]~7_combout  & (((!\aluin2_A[3]~5_combout )) # (\ShiftLeft0~0_combout ))) ) ) ) # ( 
// \ShiftLeft0~9_combout  & ( !\ShiftLeft0~8_combout  & ( (!\aluin2_A[2]~7_combout  & (((\aluin2_A[3]~5_combout ) # (\ShiftLeft0~25_combout )))) # (\aluin2_A[2]~7_combout  & (\ShiftLeft0~0_combout  & ((\aluin2_A[3]~5_combout )))) ) ) ) # ( 
// !\ShiftLeft0~9_combout  & ( !\ShiftLeft0~8_combout  & ( (!\aluin2_A[2]~7_combout  & (((\ShiftLeft0~25_combout  & !\aluin2_A[3]~5_combout )))) # (\aluin2_A[2]~7_combout  & (\ShiftLeft0~0_combout  & ((\aluin2_A[3]~5_combout )))) ) ) )

	.dataa(!\ShiftLeft0~0_combout ),
	.datab(!\aluin2_A[2]~7_combout ),
	.datac(!\ShiftLeft0~25_combout ),
	.datad(!\aluin2_A[3]~5_combout ),
	.datae(!\ShiftLeft0~9_combout ),
	.dataf(!\ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~26 .extended_lut = "off";
defparam \ShiftLeft0~26 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N48
cyclonev_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = ( \ShiftLeft0~10_combout  & ( (!\aluin2_A[4]~6_combout  & ((\ShiftLeft0~26_combout ))) # (\aluin2_A[4]~6_combout  & (!\ShiftLeft0~1_combout )) ) ) # ( !\ShiftLeft0~10_combout  & ( (!\aluin2_A[4]~6_combout  & \ShiftLeft0~26_combout 
// ) ) )

	.dataa(!\aluin2_A[4]~6_combout ),
	.datab(!\ShiftLeft0~1_combout ),
	.datac(!\ShiftLeft0~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~0 .extended_lut = "off";
defparam \Selector29~0 .lut_mask = 64'h0A0A0A0A4E4E4E4E;
defparam \Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N42
cyclonev_lcell_comb \ShiftRight0~43 (
// Equation(s):
// \ShiftRight0~43_combout  = ( \ShiftRight0~12_combout  & ( \ShiftRight0~13_combout  & ( (!\aluin2_A[3]~5_combout  & (((\aluin2_A[2]~7_combout )) # (\ShiftRight0~19_combout ))) # (\aluin2_A[3]~5_combout  & (((!\aluin2_A[2]~7_combout ) # 
// (\ShiftRight0~14_combout )))) ) ) ) # ( !\ShiftRight0~12_combout  & ( \ShiftRight0~13_combout  & ( (!\aluin2_A[3]~5_combout  & (\ShiftRight0~19_combout  & (!\aluin2_A[2]~7_combout ))) # (\aluin2_A[3]~5_combout  & (((!\aluin2_A[2]~7_combout ) # 
// (\ShiftRight0~14_combout )))) ) ) ) # ( \ShiftRight0~12_combout  & ( !\ShiftRight0~13_combout  & ( (!\aluin2_A[3]~5_combout  & (((\aluin2_A[2]~7_combout )) # (\ShiftRight0~19_combout ))) # (\aluin2_A[3]~5_combout  & (((\aluin2_A[2]~7_combout  & 
// \ShiftRight0~14_combout )))) ) ) ) # ( !\ShiftRight0~12_combout  & ( !\ShiftRight0~13_combout  & ( (!\aluin2_A[3]~5_combout  & (\ShiftRight0~19_combout  & (!\aluin2_A[2]~7_combout ))) # (\aluin2_A[3]~5_combout  & (((\aluin2_A[2]~7_combout  & 
// \ShiftRight0~14_combout )))) ) ) )

	.dataa(!\ShiftRight0~19_combout ),
	.datab(!\aluin2_A[3]~5_combout ),
	.datac(!\aluin2_A[2]~7_combout ),
	.datad(!\ShiftRight0~14_combout ),
	.datae(!\ShiftRight0~12_combout ),
	.dataf(!\ShiftRight0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~43 .extended_lut = "off";
defparam \ShiftRight0~43 .lut_mask = 64'h40434C4F70737C7F;
defparam \ShiftRight0~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N18
cyclonev_lcell_comb \Selector29~1 (
// Equation(s):
// \Selector29~1_combout  = ( \Selector46~21_combout  & ( (!\Selector29~0_combout  & ((!\Selector46~2_combout  & ((!\Selector15~0_OTERM473 ))) # (\Selector46~2_combout  & (!\ShiftRight0~43_combout )))) ) ) # ( !\Selector46~21_combout  & ( 
// (!\Selector46~2_combout  & ((!\Selector15~0_OTERM473 ))) # (\Selector46~2_combout  & (!\ShiftRight0~43_combout )) ) )

	.dataa(!\Selector29~0_combout ),
	.datab(!\ShiftRight0~43_combout ),
	.datac(!\Selector15~0_OTERM473 ),
	.datad(!\Selector46~2_combout ),
	.datae(gnd),
	.dataf(!\Selector46~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~1 .extended_lut = "off";
defparam \Selector29~1 .lut_mask = 64'hF0CCF0CCA088A088;
defparam \Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N27
cyclonev_lcell_comb \aluin2_A[17]~26 (
// Equation(s):
// \aluin2_A[17]~26_combout  = ( \aluimm_DL~q  & ( \sxtimm_DL[15]~DUPLICATE_q  ) ) # ( !\aluimm_DL~q  & ( \regval2_DL[17]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_DL[17]~DUPLICATE_q ),
	.datad(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluimm_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[17]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[17]~26 .extended_lut = "off";
defparam \aluin2_A[17]~26 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \aluin2_A[17]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N21
cyclonev_lcell_comb \Selector29~2 (
// Equation(s):
// \Selector29~2_combout  = ( \aluin2_A[17]~26_combout  & ( regval1_DL[17] & ( (!\alufunc_DL[3]~DUPLICATE_q  & (\Selector24~0_combout )) # (\alufunc_DL[3]~DUPLICATE_q  & ((\Selector28~1_combout ))) ) ) ) # ( !\aluin2_A[17]~26_combout  & ( regval1_DL[17] & ( 
// (!\alufunc_DL[3]~DUPLICATE_q  & (((\Selector24~0_combout  & alufunc_DL[0])) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (\Selector24~0_combout  & ((!alufunc_DL[0])))) ) ) ) # ( \aluin2_A[17]~26_combout  & ( !regval1_DL[17] & ( 
// (!\alufunc_DL[3]~DUPLICATE_q  & (((\Selector24~0_combout  & alufunc_DL[0])) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (\Selector24~0_combout  & ((!alufunc_DL[0])))) ) ) ) # ( !\aluin2_A[17]~26_combout  & ( !regval1_DL[17] & ( 
// (\alufunc_DL[3]~DUPLICATE_q  & ((\Selector28~1_combout ) # (\Selector24~0_combout ))) ) ) )

	.dataa(!\Selector24~0_combout ),
	.datab(!\Selector28~1_combout ),
	.datac(!\alufunc_DL[3]~DUPLICATE_q ),
	.datad(!alufunc_DL[0]),
	.datae(!\aluin2_A[17]~26_combout ),
	.dataf(!regval1_DL[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~2 .extended_lut = "off";
defparam \Selector29~2 .lut_mask = 64'h0707357035705353;
defparam \Selector29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N30
cyclonev_lcell_comb \Selector29~3 (
// Equation(s):
// \Selector29~3_combout  = ( \Add1~29_sumout  & ( (\Selector28~0_combout  & (((\Selector37~1_combout  & \Add2~29_sumout )) # (\Selector37~0_combout ))) ) ) # ( !\Add1~29_sumout  & ( (\Selector28~0_combout  & (\Selector37~1_combout  & \Add2~29_sumout )) ) )

	.dataa(!\Selector37~0_combout ),
	.datab(!\Selector28~0_combout ),
	.datac(!\Selector37~1_combout ),
	.datad(!\Add2~29_sumout ),
	.datae(gnd),
	.dataf(!\Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~3 .extended_lut = "off";
defparam \Selector29~3 .lut_mask = 64'h0003000311131113;
defparam \Selector29~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N24
cyclonev_lcell_comb \Selector29~4 (
// Equation(s):
// \Selector29~4_combout  = ( \Selector29~3_combout  & ( alufunc_DL[5] ) ) # ( !\Selector29~3_combout  & ( (alufunc_DL[5] & (((!\Selector29~1_combout  & \Selector46~0_combout )) # (\Selector29~2_combout ))) ) )

	.dataa(!alufunc_DL[5]),
	.datab(!\Selector29~1_combout ),
	.datac(!\Selector29~2_combout ),
	.datad(!\Selector46~0_combout ),
	.datae(gnd),
	.dataf(!\Selector29~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~4 .extended_lut = "off";
defparam \Selector29~4 .lut_mask = 64'h0545054555555555;
defparam \Selector29~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N25
dffeas \aluout_AL[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector29~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_AL[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[17]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_AL[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N57
cyclonev_lcell_comb \WideNor0~1 (
// Equation(s):
// \WideNor0~1_combout  = ( !aluout_AL[21] & ( (!aluout_AL[20] & (!aluout_AL[16] & !\aluout_AL[17]~DUPLICATE_q )) ) )

	.dataa(!aluout_AL[20]),
	.datab(gnd),
	.datac(!aluout_AL[16]),
	.datad(!\aluout_AL[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!aluout_AL[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~1 .extended_lut = "off";
defparam \WideNor0~1 .lut_mask = 64'hA000A00000000000;
defparam \WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N48
cyclonev_lcell_comb \Selector17~4 (
// Equation(s):
// \Selector17~4_combout  = ( \Selector46~23_combout  & ( (!\aluin2_A[0]~0_combout  & (regval1_DL[29])) # (\aluin2_A[0]~0_combout  & ((regval1_DL[30]))) ) )

	.dataa(gnd),
	.datab(!regval1_DL[29]),
	.datac(!\aluin2_A[0]~0_combout ),
	.datad(!regval1_DL[30]),
	.datae(gnd),
	.dataf(!\Selector46~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~4 .extended_lut = "off";
defparam \Selector17~4 .lut_mask = 64'h00000000303F303F;
defparam \Selector17~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N30
cyclonev_lcell_comb \Selector17~3 (
// Equation(s):
// \Selector17~3_combout  = ( !\ShiftLeft0~1_combout  & ( (!alufunc_DL[0] & (!\aluin2_A[4]~6_combout  & !\aluin2_A[1]~1_combout )) ) )

	.dataa(gnd),
	.datab(!alufunc_DL[0]),
	.datac(!\aluin2_A[4]~6_combout ),
	.datad(!\aluin2_A[1]~1_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~3 .extended_lut = "off";
defparam \Selector17~3 .lut_mask = 64'hC000C00000000000;
defparam \Selector17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N33
cyclonev_lcell_comb \Selector17~5 (
// Equation(s):
// \Selector17~5_combout  = ( \ShiftRight0~11_combout  & ( \Selector15~2_combout  ) ) # ( !\ShiftRight0~11_combout  & ( (!\Selector17~3_combout  & ((\Selector15~2_combout ))) # (\Selector17~3_combout  & (\Selector17~4_combout )) ) )

	.dataa(!\Selector17~4_combout ),
	.datab(gnd),
	.datac(!\Selector17~3_combout ),
	.datad(!\Selector15~2_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~5 .extended_lut = "off";
defparam \Selector17~5 .lut_mask = 64'h05F505F500FF00FF;
defparam \Selector17~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N0
cyclonev_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = ( \Selector28~1_combout  & ( !\alufunc_DL[3]~DUPLICATE_q  $ (!\Equal0~8_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alufunc_DL[3]~DUPLICATE_q ),
	.datad(!\Equal0~8_combout ),
	.datae(gnd),
	.dataf(!\Selector28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~0 .extended_lut = "off";
defparam \Selector17~0 .lut_mask = 64'h000000000FF00FF0;
defparam \Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N36
cyclonev_lcell_comb \ShiftLeft0~32 (
// Equation(s):
// \ShiftLeft0~32_combout  = ( \aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( regval1_DL[22] ) ) ) # ( !\aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( regval1_DL[23] ) ) ) # ( \aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  & ( 
// regval1_DL[24] ) ) ) # ( !\aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  & ( \regval1_DL[25]~DUPLICATE_q  ) ) )

	.dataa(!regval1_DL[24]),
	.datab(!regval1_DL[22]),
	.datac(!\regval1_DL[25]~DUPLICATE_q ),
	.datad(!regval1_DL[23]),
	.datae(!\aluin2_A[0]~0_combout ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~32 .extended_lut = "off";
defparam \ShiftLeft0~32 .lut_mask = 64'h0F0F555500FF3333;
defparam \ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N30
cyclonev_lcell_comb \ShiftLeft0~56 (
// Equation(s):
// \ShiftLeft0~56_combout  = ( regval1_DL[26] & ( \aluin2_A[1]~1_combout  & ( (\regval1_DL[27]~DUPLICATE_q ) # (\aluin2_A[0]~0_combout ) ) ) ) # ( !regval1_DL[26] & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & \regval1_DL[27]~DUPLICATE_q ) ) ) ) 
// # ( regval1_DL[26] & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & (regval1_DL[29])) # (\aluin2_A[0]~0_combout  & ((regval1_DL[28]))) ) ) ) # ( !regval1_DL[26] & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & (regval1_DL[29])) # 
// (\aluin2_A[0]~0_combout  & ((regval1_DL[28]))) ) ) )

	.dataa(!\aluin2_A[0]~0_combout ),
	.datab(!regval1_DL[29]),
	.datac(!\regval1_DL[27]~DUPLICATE_q ),
	.datad(!regval1_DL[28]),
	.datae(!regval1_DL[26]),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~56 .extended_lut = "off";
defparam \ShiftLeft0~56 .lut_mask = 64'h227722770A0A5F5F;
defparam \ShiftLeft0~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N42
cyclonev_lcell_comb \ShiftLeft0~57 (
// Equation(s):
// \ShiftLeft0~57_combout  = ( \ShiftLeft0~56_combout  & ( \ShiftLeft0~25_combout  & ( (!\aluin2_A[2]~7_combout  & (((!\aluin2_A[3]~5_combout ) # (\ShiftLeft0~33_combout )))) # (\aluin2_A[2]~7_combout  & (((\aluin2_A[3]~5_combout )) # (\ShiftLeft0~32_combout 
// ))) ) ) ) # ( !\ShiftLeft0~56_combout  & ( \ShiftLeft0~25_combout  & ( (!\aluin2_A[2]~7_combout  & (((\ShiftLeft0~33_combout  & \aluin2_A[3]~5_combout )))) # (\aluin2_A[2]~7_combout  & (((\aluin2_A[3]~5_combout )) # (\ShiftLeft0~32_combout ))) ) ) ) # ( 
// \ShiftLeft0~56_combout  & ( !\ShiftLeft0~25_combout  & ( (!\aluin2_A[2]~7_combout  & (((!\aluin2_A[3]~5_combout ) # (\ShiftLeft0~33_combout )))) # (\aluin2_A[2]~7_combout  & (\ShiftLeft0~32_combout  & ((!\aluin2_A[3]~5_combout )))) ) ) ) # ( 
// !\ShiftLeft0~56_combout  & ( !\ShiftLeft0~25_combout  & ( (!\aluin2_A[2]~7_combout  & (((\ShiftLeft0~33_combout  & \aluin2_A[3]~5_combout )))) # (\aluin2_A[2]~7_combout  & (\ShiftLeft0~32_combout  & ((!\aluin2_A[3]~5_combout )))) ) ) )

	.dataa(!\aluin2_A[2]~7_combout ),
	.datab(!\ShiftLeft0~32_combout ),
	.datac(!\ShiftLeft0~33_combout ),
	.datad(!\aluin2_A[3]~5_combout ),
	.datae(!\ShiftLeft0~56_combout ),
	.dataf(!\ShiftLeft0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~57 .extended_lut = "off";
defparam \ShiftLeft0~57 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \ShiftLeft0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N54
cyclonev_lcell_comb \Selector17~2 (
// Equation(s):
// \Selector17~2_combout  = ( \ShiftLeft0~57_combout  & ( \Selector15~1_combout  & ( (!\aluin2_A[4]~6_combout ) # (\ShiftLeft0~11_combout ) ) ) ) # ( !\ShiftLeft0~57_combout  & ( \Selector15~1_combout  & ( (\ShiftLeft0~11_combout  & \aluin2_A[4]~6_combout ) 
// ) ) )

	.dataa(gnd),
	.datab(!\ShiftLeft0~11_combout ),
	.datac(!\aluin2_A[4]~6_combout ),
	.datad(gnd),
	.datae(!\ShiftLeft0~57_combout ),
	.dataf(!\Selector15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~2 .extended_lut = "off";
defparam \Selector17~2 .lut_mask = 64'h000000000303F3F3;
defparam \Selector17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N54
cyclonev_lcell_comb \Selector17~1 (
// Equation(s):
// \Selector17~1_combout  = ( \regval2_DL[29]~DUPLICATE_q  & ( alufunc_DL[0] & ( !\alufunc_DL[3]~DUPLICATE_q  $ (((!\sxtimm_DL[15]~DUPLICATE_q  & (!regval1_DL[29] & \aluimm_DL~DUPLICATE_q )))) ) ) ) # ( !\regval2_DL[29]~DUPLICATE_q  & ( alufunc_DL[0] & ( 
// !\alufunc_DL[3]~DUPLICATE_q  $ (((!regval1_DL[29] & ((!\sxtimm_DL[15]~DUPLICATE_q ) # (!\aluimm_DL~DUPLICATE_q ))))) ) ) ) # ( \regval2_DL[29]~DUPLICATE_q  & ( !alufunc_DL[0] & ( !\alufunc_DL[3]~DUPLICATE_q  $ (((!regval1_DL[29]) # 
// ((!\sxtimm_DL[15]~DUPLICATE_q  & \aluimm_DL~DUPLICATE_q )))) ) ) ) # ( !\regval2_DL[29]~DUPLICATE_q  & ( !alufunc_DL[0] & ( !\alufunc_DL[3]~DUPLICATE_q  $ (((!\sxtimm_DL[15]~DUPLICATE_q ) # ((!regval1_DL[29]) # (!\aluimm_DL~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_DL[3]~DUPLICATE_q ),
	.datab(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datac(!regval1_DL[29]),
	.datad(!\aluimm_DL~DUPLICATE_q ),
	.datae(!\regval2_DL[29]~DUPLICATE_q ),
	.dataf(!alufunc_DL[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~1 .extended_lut = "off";
defparam \Selector17~1 .lut_mask = 64'h55565A565A6AAA6A;
defparam \Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N18
cyclonev_lcell_comb \Selector17~7 (
// Equation(s):
// \Selector17~7_combout  = ( !\alufunc_DL[3]~DUPLICATE_q  & ( (!alufunc_DL[4] & ((!\alufunc_DL[2]~DUPLICATE_q  & (!alufunc_DL[0] & (\Add1~109_sumout ))) # (\alufunc_DL[2]~DUPLICATE_q  & (((\Selector17~1_combout )))))) ) ) # ( \alufunc_DL[3]~DUPLICATE_q  & ( 
// (!alufunc_DL[4] & ((!\alufunc_DL[2]~DUPLICATE_q  & (!alufunc_DL[0] & (\Add2~109_sumout ))) # (\alufunc_DL[2]~DUPLICATE_q  & (((\Selector17~1_combout )))))) ) )

	.dataa(!alufunc_DL[0]),
	.datab(!\alufunc_DL[2]~DUPLICATE_q ),
	.datac(!\Add2~109_sumout ),
	.datad(!alufunc_DL[4]),
	.datae(!\alufunc_DL[3]~DUPLICATE_q ),
	.dataf(!\Selector17~1_combout ),
	.datag(!\Add1~109_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~7 .extended_lut = "on";
defparam \Selector17~7 .lut_mask = 64'h080008003B003B00;
defparam \Selector17~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N6
cyclonev_lcell_comb \Selector17~6 (
// Equation(s):
// \Selector17~6_combout  = ( \Selector17~2_combout  & ( \Selector17~7_combout  & ( (alufunc_DL[5] & ((!alufunc_DL[1]) # (\Selector17~0_combout ))) ) ) ) # ( !\Selector17~2_combout  & ( \Selector17~7_combout  & ( (alufunc_DL[5] & ((!alufunc_DL[1]) # 
// (\Selector17~0_combout ))) ) ) ) # ( \Selector17~2_combout  & ( !\Selector17~7_combout  & ( (alufunc_DL[5] & ((!alufunc_DL[1]) # (\Selector17~0_combout ))) ) ) ) # ( !\Selector17~2_combout  & ( !\Selector17~7_combout  & ( (alufunc_DL[5] & 
// (((\Selector17~5_combout  & !alufunc_DL[1])) # (\Selector17~0_combout ))) ) ) )

	.dataa(!\Selector17~5_combout ),
	.datab(!alufunc_DL[1]),
	.datac(!alufunc_DL[5]),
	.datad(!\Selector17~0_combout ),
	.datae(!\Selector17~2_combout ),
	.dataf(!\Selector17~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~6 .extended_lut = "off";
defparam \Selector17~6 .lut_mask = 64'h040F0C0F0C0F0C0F;
defparam \Selector17~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N7
dffeas \aluout_AL[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector17~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[29]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[29] .is_wysiwyg = "true";
defparam \aluout_AL[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N0
cyclonev_lcell_comb \WideNor0~2 (
// Equation(s):
// \WideNor0~2_combout  = ( !aluout_AL[18] & ( (!aluout_AL[29] & (!aluout_AL[28] & !aluout_AL[19])) ) )

	.dataa(gnd),
	.datab(!aluout_AL[29]),
	.datac(!aluout_AL[28]),
	.datad(!aluout_AL[19]),
	.datae(gnd),
	.dataf(!aluout_AL[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~2 .extended_lut = "off";
defparam \WideNor0~2 .lut_mask = 64'hC000C00000000000;
defparam \WideNor0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N48
cyclonev_lcell_comb \WideNor0~0 (
// Equation(s):
// \WideNor0~0_combout  = ( !aluout_AL[22] & ( !aluout_AL[27] & ( (!aluout_AL[23] & !aluout_AL[26]) ) ) )

	.dataa(gnd),
	.datab(!aluout_AL[23]),
	.datac(!aluout_AL[26]),
	.datad(gnd),
	.datae(!aluout_AL[22]),
	.dataf(!aluout_AL[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~0 .extended_lut = "off";
defparam \WideNor0~0 .lut_mask = 64'hC0C0000000000000;
defparam \WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N33
cyclonev_lcell_comb \MemWE~1 (
// Equation(s):
// \MemWE~1_combout  = ( \WideNor0~2_combout  & ( \WideNor0~0_combout  & ( (\MemWE~0_combout  & (\wrmem_AL~q  & (\WideNor0~1_combout  & \WideNor0~3_combout ))) ) ) )

	.dataa(!\MemWE~0_combout ),
	.datab(!\wrmem_AL~q ),
	.datac(!\WideNor0~1_combout ),
	.datad(!\WideNor0~3_combout ),
	.datae(!\WideNor0~2_combout ),
	.dataf(!\WideNor0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemWE~1 .extended_lut = "off";
defparam \MemWE~1 .lut_mask = 64'h0000000000000001;
defparam \MemWE~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N24
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[1] (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node [1] = ( \MemWE~1_combout  & ( \aluout_AL[15]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_AL[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\MemWE~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .lut_mask = 64'h00000F0F00000F0F;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N15
cyclonev_lcell_comb \regval2_AL[17]~feeder (
// Equation(s):
// \regval2_AL[17]~feeder_combout  = ( \regval2_DL[17]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval2_DL[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_AL[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_AL[17]~feeder .extended_lut = "off";
defparam \regval2_AL[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_AL[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N17
dffeas \regval2_AL[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_AL[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[17] .is_wysiwyg = "true";
defparam \regval2_AL[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[17]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[64]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[64]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N37
dffeas \dmem_rtl_0_bypass[64] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[64]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N32
dffeas \dmem_rtl_0_bypass[63] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[63]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[17]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001012420882644208120000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N30
cyclonev_lcell_comb \wregval_ML~62 (
// Equation(s):
// \wregval_ML~62_combout  = ( dmem_rtl_0_bypass[63] & ( \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( ((!dmem_rtl_0_bypass[64]) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem~5_combout ))) # 
// (\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ) ) ) ) # ( !dmem_rtl_0_bypass[63] & ( \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (dmem_rtl_0_bypass[64] & (!\dmem~5_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[63] & ( !\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (!dmem_rtl_0_bypass[64]) # (((\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & 
// \dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~5_combout )) ) ) ) # ( !dmem_rtl_0_bypass[63] & ( !\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & (dmem_rtl_0_bypass[64] & 
// (\dmem_rtl_0|auto_generated|address_reg_b [0] & !\dmem~5_combout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datab(!dmem_rtl_0_bypass[64]),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~5_combout ),
	.datae(!dmem_rtl_0_bypass[63]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~62 .extended_lut = "off";
defparam \wregval_ML~62 .lut_mask = 64'h0100CDFF3100FDFF;
defparam \wregval_ML~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N26
dffeas \aluout_AL[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector29~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[17]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[17] .is_wysiwyg = "true";
defparam \aluout_AL[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N2
dffeas \pcplus_AL[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[17] .is_wysiwyg = "true";
defparam \pcplus_AL[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N0
cyclonev_lcell_comb \wregval_ML~63 (
// Equation(s):
// \wregval_ML~63_combout  = ( pcplus_AL[17] & ( (!\selaluout_AL~q  & ((!\selmemout_AL~q ))) # (\selaluout_AL~q  & (aluout_AL[17])) ) ) # ( !pcplus_AL[17] & ( (aluout_AL[17] & \selaluout_AL~q ) ) )

	.dataa(!aluout_AL[17]),
	.datab(!\selaluout_AL~q ),
	.datac(!\selmemout_AL~q ),
	.datad(gnd),
	.datae(!pcplus_AL[17]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~63 .extended_lut = "off";
defparam \wregval_ML~63 .lut_mask = 64'h1111D1D11111D1D1;
defparam \wregval_ML~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N18
cyclonev_lcell_comb \wregval_ML~64 (
// Equation(s):
// \wregval_ML~64_combout  = ( \wregval_ML~63_combout  & ( \MemWE~0_combout  ) ) # ( !\wregval_ML~63_combout  & ( (\wregval_ML~22_combout  & (\MemWE~0_combout  & \wregval_ML~62_combout )) ) )

	.dataa(!\wregval_ML~22_combout ),
	.datab(!\MemWE~0_combout ),
	.datac(!\wregval_ML~62_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_ML~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~64 .extended_lut = "off";
defparam \wregval_ML~64 .lut_mask = 64'h0101010133333333;
defparam \wregval_ML~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N19
dffeas \wregval_ML[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[17]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[17] .is_wysiwyg = "true";
defparam \wregval_ML[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N48
cyclonev_lcell_comb \regs_rtl_0_bypass[42]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[42]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[42]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N50
dffeas \regs_rtl_0_bypass[42] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N20
dffeas \regs_rtl_0_bypass[41] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N18
cyclonev_lcell_comb \regs~63 (
// Equation(s):
// \regs~63_combout  = ( \regs~4_combout  & ( regs_rtl_0_bypass[41] ) ) # ( !\regs~4_combout  & ( (!regs_rtl_0_bypass[42] & ((regs_rtl_0_bypass[41]))) # (regs_rtl_0_bypass[42] & (\regs_rtl_0|auto_generated|ram_block1a16 )) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a16 ),
	.datab(gnd),
	.datac(!regs_rtl_0_bypass[42]),
	.datad(!regs_rtl_0_bypass[41]),
	.datae(gnd),
	.dataf(!\regs~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~63 .extended_lut = "off";
defparam \regs~63 .lut_mask = 64'h05F505F500FF00FF;
defparam \regs~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N12
cyclonev_lcell_comb \regval1_DL[16]_NEW225 (
// Equation(s):
// \regval1_DL[16]_OTERM226  = ( regval1_DL[16] & ( \regs~63_combout  & ( (!\regval1_DL[16]_NEW225_RTM0227~combout  & (!\isnop_D~0_combout  & ((\regval2_DL~0_combout ) # (\always3~1_combout )))) ) ) ) # ( !regval1_DL[16] & ( \regs~63_combout  & ( 
// (!\regval1_DL[16]_NEW225_RTM0227~combout  & (!\isnop_D~0_combout  & \regval2_DL~0_combout )) ) ) ) # ( regval1_DL[16] & ( !\regs~63_combout  & ( (!\regval1_DL[16]_NEW225_RTM0227~combout  & (!\isnop_D~0_combout  & \always3~1_combout )) ) ) )

	.dataa(!\regval1_DL[16]_NEW225_RTM0227~combout ),
	.datab(!\isnop_D~0_combout ),
	.datac(!\always3~1_combout ),
	.datad(!\regval2_DL~0_combout ),
	.datae(!regval1_DL[16]),
	.dataf(!\regs~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[16]_OTERM226 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[16]_NEW225 .extended_lut = "off";
defparam \regval1_DL[16]_NEW225 .lut_mask = 64'h0000080800880888;
defparam \regval1_DL[16]_NEW225 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N13
dffeas \regval1_DL[16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[16]_OTERM226 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[16]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N42
cyclonev_lcell_comb \aluin2_A[16]~25 (
// Equation(s):
// \aluin2_A[16]~25_combout  = ( \aluimm_DL~q  & ( regval2_DL[16] & ( \sxtimm_DL[15]~DUPLICATE_q  ) ) ) # ( !\aluimm_DL~q  & ( regval2_DL[16] ) ) # ( \aluimm_DL~q  & ( !regval2_DL[16] & ( \sxtimm_DL[15]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\aluimm_DL~q ),
	.dataf(!regval2_DL[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[16]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[16]~25 .extended_lut = "off";
defparam \aluin2_A[16]~25 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \aluin2_A[16]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N45
cyclonev_lcell_comb \Selector30~2 (
// Equation(s):
// \Selector30~2_combout  = ( \regval1_DL[16]~DUPLICATE_q  & ( \aluin2_A[16]~25_combout  & ( (!\alufunc_DL[3]~DUPLICATE_q  & ((\Selector24~0_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (\Selector28~1_combout )) ) ) ) # ( !\regval1_DL[16]~DUPLICATE_q  & ( 
// \aluin2_A[16]~25_combout  & ( (!\alufunc_DL[3]~DUPLICATE_q  & (((alufunc_DL[0] & \Selector24~0_combout )) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (((!alufunc_DL[0] & \Selector24~0_combout )))) ) ) ) # ( \regval1_DL[16]~DUPLICATE_q  & 
// ( !\aluin2_A[16]~25_combout  & ( (!\alufunc_DL[3]~DUPLICATE_q  & (((alufunc_DL[0] & \Selector24~0_combout )) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (((!alufunc_DL[0] & \Selector24~0_combout )))) ) ) ) # ( 
// !\regval1_DL[16]~DUPLICATE_q  & ( !\aluin2_A[16]~25_combout  & ( (\alufunc_DL[3]~DUPLICATE_q  & ((\Selector24~0_combout ) # (\Selector28~1_combout ))) ) ) )

	.dataa(!\Selector28~1_combout ),
	.datab(!\alufunc_DL[3]~DUPLICATE_q ),
	.datac(!alufunc_DL[0]),
	.datad(!\Selector24~0_combout ),
	.datae(!\regval1_DL[16]~DUPLICATE_q ),
	.dataf(!\aluin2_A[16]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~2 .extended_lut = "off";
defparam \Selector30~2 .lut_mask = 64'h1133447C447C11DD;
defparam \Selector30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N15
cyclonev_lcell_comb \Selector30~3 (
// Equation(s):
// \Selector30~3_combout  = ( \Selector37~1_combout  & ( (\Selector28~0_combout  & (((\Selector37~0_combout  & \Add1~25_sumout )) # (\Add2~25_sumout ))) ) ) # ( !\Selector37~1_combout  & ( (\Selector37~0_combout  & (\Add1~25_sumout  & \Selector28~0_combout 
// )) ) )

	.dataa(!\Selector37~0_combout ),
	.datab(!\Add1~25_sumout ),
	.datac(!\Selector28~0_combout ),
	.datad(!\Add2~25_sumout ),
	.datae(gnd),
	.dataf(!\Selector37~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~3 .extended_lut = "off";
defparam \Selector30~3 .lut_mask = 64'h01010101010F010F;
defparam \Selector30~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N12
cyclonev_lcell_comb \ShiftRight0~38 (
// Equation(s):
// \ShiftRight0~38_combout  = ( \ShiftRight0~24_combout  & ( \ShiftRight0~26_combout  & ( ((!\aluin2_A[2]~7_combout  & (\ShiftRight0~22_combout )) # (\aluin2_A[2]~7_combout  & ((\ShiftRight0~23_combout )))) # (\aluin2_A[3]~5_combout ) ) ) ) # ( 
// !\ShiftRight0~24_combout  & ( \ShiftRight0~26_combout  & ( (!\aluin2_A[3]~5_combout  & ((!\aluin2_A[2]~7_combout  & (\ShiftRight0~22_combout )) # (\aluin2_A[2]~7_combout  & ((\ShiftRight0~23_combout ))))) # (\aluin2_A[3]~5_combout  & 
// (\aluin2_A[2]~7_combout )) ) ) ) # ( \ShiftRight0~24_combout  & ( !\ShiftRight0~26_combout  & ( (!\aluin2_A[3]~5_combout  & ((!\aluin2_A[2]~7_combout  & (\ShiftRight0~22_combout )) # (\aluin2_A[2]~7_combout  & ((\ShiftRight0~23_combout ))))) # 
// (\aluin2_A[3]~5_combout  & (!\aluin2_A[2]~7_combout )) ) ) ) # ( !\ShiftRight0~24_combout  & ( !\ShiftRight0~26_combout  & ( (!\aluin2_A[3]~5_combout  & ((!\aluin2_A[2]~7_combout  & (\ShiftRight0~22_combout )) # (\aluin2_A[2]~7_combout  & 
// ((\ShiftRight0~23_combout ))))) ) ) )

	.dataa(!\aluin2_A[3]~5_combout ),
	.datab(!\aluin2_A[2]~7_combout ),
	.datac(!\ShiftRight0~22_combout ),
	.datad(!\ShiftRight0~23_combout ),
	.datae(!\ShiftRight0~24_combout ),
	.dataf(!\ShiftRight0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~38 .extended_lut = "off";
defparam \ShiftRight0~38 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \ShiftRight0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N18
cyclonev_lcell_comb \ShiftLeft0~24 (
// Equation(s):
// \ShiftLeft0~24_combout  = ( \aluin2_A[3]~5_combout  & ( \ShiftLeft0~5_combout  & ( (\aluin2_A[2]~7_combout ) # (\ShiftLeft0~4_combout ) ) ) ) # ( !\aluin2_A[3]~5_combout  & ( \ShiftLeft0~5_combout  & ( (!\aluin2_A[2]~7_combout  & (\ShiftLeft0~23_combout 
// )) # (\aluin2_A[2]~7_combout  & ((\ShiftLeft0~3_combout ))) ) ) ) # ( \aluin2_A[3]~5_combout  & ( !\ShiftLeft0~5_combout  & ( (\ShiftLeft0~4_combout  & !\aluin2_A[2]~7_combout ) ) ) ) # ( !\aluin2_A[3]~5_combout  & ( !\ShiftLeft0~5_combout  & ( 
// (!\aluin2_A[2]~7_combout  & (\ShiftLeft0~23_combout )) # (\aluin2_A[2]~7_combout  & ((\ShiftLeft0~3_combout ))) ) ) )

	.dataa(!\ShiftLeft0~4_combout ),
	.datab(!\ShiftLeft0~23_combout ),
	.datac(!\aluin2_A[2]~7_combout ),
	.datad(!\ShiftLeft0~3_combout ),
	.datae(!\aluin2_A[3]~5_combout ),
	.dataf(!\ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~24 .extended_lut = "off";
defparam \ShiftLeft0~24 .lut_mask = 64'h303F5050303F5F5F;
defparam \ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N45
cyclonev_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = ( \ShiftLeft0~24_combout  & ( (!\aluin2_A[4]~6_combout ) # ((!\ShiftLeft0~1_combout  & \ShiftLeft0~6_combout )) ) ) # ( !\ShiftLeft0~24_combout  & ( (\aluin2_A[4]~6_combout  & (!\ShiftLeft0~1_combout  & \ShiftLeft0~6_combout )) ) 
// )

	.dataa(!\aluin2_A[4]~6_combout ),
	.datab(!\ShiftLeft0~1_combout ),
	.datac(!\ShiftLeft0~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~0 .extended_lut = "off";
defparam \Selector30~0 .lut_mask = 64'h04040404AEAEAEAE;
defparam \Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N3
cyclonev_lcell_comb \Selector30~1 (
// Equation(s):
// \Selector30~1_combout  = ( \Selector46~21_combout  & ( (!\Selector30~0_combout  & ((!\Selector46~2_combout  & (!\Selector15~0_OTERM473 )) # (\Selector46~2_combout  & ((!\ShiftRight0~38_combout ))))) ) ) # ( !\Selector46~21_combout  & ( 
// (!\Selector46~2_combout  & (!\Selector15~0_OTERM473 )) # (\Selector46~2_combout  & ((!\ShiftRight0~38_combout ))) ) )

	.dataa(!\Selector15~0_OTERM473 ),
	.datab(!\ShiftRight0~38_combout ),
	.datac(!\Selector46~2_combout ),
	.datad(!\Selector30~0_combout ),
	.datae(gnd),
	.dataf(!\Selector46~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~1 .extended_lut = "off";
defparam \Selector30~1 .lut_mask = 64'hACACACACAC00AC00;
defparam \Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N15
cyclonev_lcell_comb \Selector30~4 (
// Equation(s):
// \Selector30~4_combout  = ( \Selector30~3_combout  & ( \Selector30~1_combout  & ( alufunc_DL[5] ) ) ) # ( !\Selector30~3_combout  & ( \Selector30~1_combout  & ( (alufunc_DL[5] & \Selector30~2_combout ) ) ) ) # ( \Selector30~3_combout  & ( 
// !\Selector30~1_combout  & ( alufunc_DL[5] ) ) ) # ( !\Selector30~3_combout  & ( !\Selector30~1_combout  & ( (alufunc_DL[5] & ((\Selector30~2_combout ) # (\Selector46~0_combout ))) ) ) )

	.dataa(!alufunc_DL[5]),
	.datab(!\Selector46~0_combout ),
	.datac(!\Selector30~2_combout ),
	.datad(gnd),
	.datae(!\Selector30~3_combout ),
	.dataf(!\Selector30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~4 .extended_lut = "off";
defparam \Selector30~4 .lut_mask = 64'h1515555505055555;
defparam \Selector30~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N16
dffeas \aluout_AL[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector30~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[16]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[16] .is_wysiwyg = "true";
defparam \aluout_AL[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N26
dffeas \pcplus_AL[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[16] .is_wysiwyg = "true";
defparam \pcplus_AL[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N24
cyclonev_lcell_comb \wregval_ML~28 (
// Equation(s):
// \wregval_ML~28_combout  = ( pcplus_AL[16] & ( \wregval_ML~27_combout  & ( (aluout_AL[16] & \selaluout_AL~q ) ) ) ) # ( !pcplus_AL[16] & ( \wregval_ML~27_combout  & ( (aluout_AL[16] & \selaluout_AL~q ) ) ) ) # ( pcplus_AL[16] & ( !\wregval_ML~27_combout  & 
// ( (!\selaluout_AL~q ) # (aluout_AL[16]) ) ) ) # ( !pcplus_AL[16] & ( !\wregval_ML~27_combout  & ( (!\selaluout_AL~q  & (\selmemout_AL~q )) # (\selaluout_AL~q  & ((aluout_AL[16]))) ) ) )

	.dataa(!\selmemout_AL~q ),
	.datab(!aluout_AL[16]),
	.datac(gnd),
	.datad(!\selaluout_AL~q ),
	.datae(!pcplus_AL[16]),
	.dataf(!\wregval_ML~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~28 .extended_lut = "off";
defparam \wregval_ML~28 .lut_mask = 64'h5533FF3300330033;
defparam \wregval_ML~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[62]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[62]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N49
dffeas \dmem_rtl_0_bypass[62] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[62]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y12_N26
dffeas \regval2_AL[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_DL[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[16] .is_wysiwyg = "true";
defparam \regval2_AL[16] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[16]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000001010420000240008000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y11_N35
dffeas \dmem_rtl_0_bypass[61] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[61]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[16]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N33
cyclonev_lcell_comb \wregval_ML~25 (
// Equation(s):
// \wregval_ML~25_combout  = ( dmem_rtl_0_bypass[61] & ( \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( ((!dmem_rtl_0_bypass[62]) # ((\dmem~5_combout ) # (\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ))) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !dmem_rtl_0_bypass[61] & ( \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( (dmem_rtl_0_bypass[62] & (!\dmem~5_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[61] & ( !\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( (!dmem_rtl_0_bypass[62]) # (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout )) # (\dmem~5_combout )) ) ) ) # ( !dmem_rtl_0_bypass[61] & ( !\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (dmem_rtl_0_bypass[62] & 
// (\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & !\dmem~5_combout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!dmem_rtl_0_bypass[62]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datad(!\dmem~5_combout ),
	.datae(!dmem_rtl_0_bypass[61]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~25 .extended_lut = "off";
defparam \wregval_ML~25 .lut_mask = 64'h0200CEFF1300DFFF;
defparam \wregval_ML~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N33
cyclonev_lcell_comb \wregval_ML~29 (
// Equation(s):
// \wregval_ML~29_combout  = ( \wregval_ML~22_combout  & ( \wregval_ML~25_combout  & ( \MemWE~0_combout  ) ) ) # ( !\wregval_ML~22_combout  & ( \wregval_ML~25_combout  & ( (\MemWE~0_combout  & \wregval_ML~28_combout ) ) ) ) # ( !\wregval_ML~22_combout  & ( 
// !\wregval_ML~25_combout  & ( (\MemWE~0_combout  & \wregval_ML~28_combout ) ) ) )

	.dataa(gnd),
	.datab(!\MemWE~0_combout ),
	.datac(!\wregval_ML~28_combout ),
	.datad(gnd),
	.datae(!\wregval_ML~22_combout ),
	.dataf(!\wregval_ML~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~29 .extended_lut = "off";
defparam \wregval_ML~29 .lut_mask = 64'h0303000003033333;
defparam \wregval_ML~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N35
dffeas \wregval_ML[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[16]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[16] .is_wysiwyg = "true";
defparam \wregval_ML[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N21
cyclonev_lcell_comb \regs_rtl_0_bypass[34]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N23
dffeas \regs_rtl_0_bypass[34] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N38
dffeas \regs_rtl_0_bypass[33] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N36
cyclonev_lcell_comb \regs~59 (
// Equation(s):
// \regs~59_combout  = ( \regs~4_combout  & ( regs_rtl_0_bypass[33] ) ) # ( !\regs~4_combout  & ( (!regs_rtl_0_bypass[34] & ((regs_rtl_0_bypass[33]))) # (regs_rtl_0_bypass[34] & (\regs_rtl_0|auto_generated|ram_block1a12 )) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a12 ),
	.datab(gnd),
	.datac(!regs_rtl_0_bypass[34]),
	.datad(!regs_rtl_0_bypass[33]),
	.datae(gnd),
	.dataf(!\regs~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~59 .extended_lut = "off";
defparam \regs~59 .lut_mask = 64'h05F505F500FF00FF;
defparam \regs~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N49
dffeas \regval1_DL[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[12]_OTERM238 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[12] .is_wysiwyg = "true";
defparam \regval1_DL[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N48
cyclonev_lcell_comb \regval1_DL[12]_NEW237 (
// Equation(s):
// \regval1_DL[12]_OTERM238  = ( regval1_DL[12] & ( \always3~1_combout  & ( (!\regval1_DL[12]_NEW237_RTM0239~combout  & !\isnop_D~0_combout ) ) ) ) # ( !regval1_DL[12] & ( \always3~1_combout  & ( (\regval2_DL~0_combout  & 
// (!\regval1_DL[12]_NEW237_RTM0239~combout  & (!\isnop_D~0_combout  & \regs~59_combout ))) ) ) ) # ( regval1_DL[12] & ( !\always3~1_combout  & ( (\regval2_DL~0_combout  & (!\regval1_DL[12]_NEW237_RTM0239~combout  & (!\isnop_D~0_combout  & \regs~59_combout 
// ))) ) ) ) # ( !regval1_DL[12] & ( !\always3~1_combout  & ( (\regval2_DL~0_combout  & (!\regval1_DL[12]_NEW237_RTM0239~combout  & (!\isnop_D~0_combout  & \regs~59_combout ))) ) ) )

	.dataa(!\regval2_DL~0_combout ),
	.datab(!\regval1_DL[12]_NEW237_RTM0239~combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\regs~59_combout ),
	.datae(!regval1_DL[12]),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[12]_OTERM238 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[12]_NEW237 .extended_lut = "off";
defparam \regval1_DL[12]_NEW237 .lut_mask = 64'h004000400040C0C0;
defparam \regval1_DL[12]_NEW237 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N50
dffeas \regval1_DL[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[12]_OTERM238 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[12]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N27
cyclonev_lcell_comb \Add3~105 (
// Equation(s):
// \Add3~105_sumout  = SUM(( sxtimm_DL[9] ) + ( pcpred_DL[11] ) + ( \Add3~2  ))
// \Add3~106  = CARRY(( sxtimm_DL[9] ) + ( pcpred_DL[11] ) + ( \Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_DL[11]),
	.datad(!sxtimm_DL[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~105_sumout ),
	.cout(\Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \Add3~105 .extended_lut = "off";
defparam \Add3~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N30
cyclonev_lcell_comb \Add3~109 (
// Equation(s):
// \Add3~109_sumout  = SUM(( \sxtimm_DL[10]~DUPLICATE_q  ) + ( pcpred_DL[12] ) + ( \Add3~106  ))
// \Add3~110  = CARRY(( \sxtimm_DL[10]~DUPLICATE_q  ) + ( pcpred_DL[12] ) + ( \Add3~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_DL[12]),
	.datad(!\sxtimm_DL[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~109_sumout ),
	.cout(\Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \Add3~109 .extended_lut = "off";
defparam \Add3~109 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N36
cyclonev_lcell_comb \pcgood_B[12]~8 (
// Equation(s):
// \pcgood_B[12]~8_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((pcpred_DL[12])))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & (pcpred_DL[12])) # (\Selector46~19_combout  & ((\Add3~109_sumout ))))) # 
// (\Selector46~24_combout  & (((\Add3~109_sumout )))))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~109_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & (\Add4~109_sumout )) # (\Selector46~19_combout  & 
// ((\Add3~109_sumout ))))) # (\Selector46~24_combout  & (((\Add3~109_sumout )))))) ) )

	.dataa(!\isbranch_DL~q ),
	.datab(!\Selector46~24_combout ),
	.datac(!\Add4~109_sumout ),
	.datad(!\Add3~109_sumout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~19_combout ),
	.datag(!pcpred_DL[12]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[12]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[12]~8 .extended_lut = "on";
defparam \pcgood_B[12]~8 .lut_mask = 64'h0E1F0E1F0A5F0A5F;
defparam \pcgood_B[12]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N19
dffeas \PC[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[12]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N33
cyclonev_lcell_comb \PC~4 (
// Equation(s):
// \PC~4_combout  = ( \PC[12]~DUPLICATE_q  & ( \Add0~9_sumout  ) ) # ( !\PC[12]~DUPLICATE_q  & ( \Add0~9_sumout  & ( (\stall_F~0_combout  & (!\always3~4_combout  & ((!\WideOr15~1_combout ) # (!\Mux2~4_combout )))) ) ) ) # ( \PC[12]~DUPLICATE_q  & ( 
// !\Add0~9_sumout  & ( (!\stall_F~0_combout ) # (((\WideOr15~1_combout  & \Mux2~4_combout )) # (\always3~4_combout )) ) ) )

	.dataa(!\WideOr15~1_combout ),
	.datab(!\stall_F~0_combout ),
	.datac(!\Mux2~4_combout ),
	.datad(!\always3~4_combout ),
	.datae(!\PC[12]~DUPLICATE_q ),
	.dataf(!\Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~4 .extended_lut = "off";
defparam \PC~4 .lut_mask = 64'h0000CDFF3200FFFF;
defparam \PC~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N18
cyclonev_lcell_comb \PC~5 (
// Equation(s):
// \PC~5_combout  = ( \pcgood_B[12]~8_combout  & ( \PC~4_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\pcgood_B[12]~8_combout  & ( \PC~4_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~15_combout  & 
// \Equal1~6_combout )) # (\isnop_DL~q ))) ) ) ) # ( \pcgood_B[12]~8_combout  & ( !\PC~4_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\isnop_DL~q  & ((!\Equal1~15_combout ) # (!\Equal1~6_combout )))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\isnop_DL~q ),
	.datac(!\Equal1~15_combout ),
	.datad(!\Equal1~6_combout ),
	.datae(!\pcgood_B[12]~8_combout ),
	.dataf(!\PC~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~5 .extended_lut = "off";
defparam \PC~5 .lut_mask = 64'h0000444011155555;
defparam \PC~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N20
dffeas \PC[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[12] .is_wysiwyg = "true";
defparam \PC[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N31
dffeas \pcpred_FL[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[12] .is_wysiwyg = "true";
defparam \pcpred_FL[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N18
cyclonev_lcell_comb \pcplus_DL~19 (
// Equation(s):
// \pcplus_DL~19_combout  = ( \always3~1_combout  & ( pcpred_DL[12] ) ) # ( !\always3~1_combout  & ( pcpred_FL[12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_FL[12]),
	.datad(!pcpred_DL[12]),
	.datae(gnd),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~19 .extended_lut = "off";
defparam \pcplus_DL~19 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \pcplus_DL~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N19
dffeas \pcpred_DL[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[12] .is_wysiwyg = "true";
defparam \pcpred_DL[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N33
cyclonev_lcell_comb \Add3~89 (
// Equation(s):
// \Add3~89_sumout  = SUM(( \sxtimm_DL[11]~DUPLICATE_q  ) + ( pcpred_DL[13] ) + ( \Add3~110  ))
// \Add3~90  = CARRY(( \sxtimm_DL[11]~DUPLICATE_q  ) + ( pcpred_DL[13] ) + ( \Add3~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_DL[13]),
	.datad(!\sxtimm_DL[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~89_sumout ),
	.cout(\Add3~90 ),
	.shareout());
// synopsys translate_off
defparam \Add3~89 .extended_lut = "off";
defparam \Add3~89 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N36
cyclonev_lcell_comb \pcgood_B[13]~24 (
// Equation(s):
// \pcgood_B[13]~24_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & ((((pcpred_DL[13]))))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((pcpred_DL[13]))) # (\Selector46~19_combout  & (\Add3~89_sumout )))) # 
// (\Selector46~24_combout  & (\Add3~89_sumout )))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & ((((\Add4~89_sumout ))))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((\Add4~89_sumout ))) # (\Selector46~19_combout  & 
// (\Add3~89_sumout )))) # (\Selector46~24_combout  & (\Add3~89_sumout )))) ) )

	.dataa(!\Selector46~24_combout ),
	.datab(!\Add3~89_sumout ),
	.datac(!\Add4~89_sumout ),
	.datad(!\isbranch_DL~q ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~19_combout ),
	.datag(!pcpred_DL[13]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[13]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[13]~24 .extended_lut = "on";
defparam \pcgood_B[13]~24 .lut_mask = 64'h0F1B0F1B0F330F33;
defparam \pcgood_B[13]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N23
dffeas \PC[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[13] .is_wysiwyg = "true";
defparam \PC[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N51
cyclonev_lcell_comb \PC~6 (
// Equation(s):
// \PC~6_combout  = ( PC[13] & ( \Add0~13_sumout  ) ) # ( !PC[13] & ( \Add0~13_sumout  & ( (\stall_F~0_combout  & (!\always3~4_combout  & ((!\WideOr15~1_combout ) # (!\Mux2~4_combout )))) ) ) ) # ( PC[13] & ( !\Add0~13_sumout  & ( (!\stall_F~0_combout ) # 
// (((\WideOr15~1_combout  & \Mux2~4_combout )) # (\always3~4_combout )) ) ) )

	.dataa(!\WideOr15~1_combout ),
	.datab(!\stall_F~0_combout ),
	.datac(!\Mux2~4_combout ),
	.datad(!\always3~4_combout ),
	.datae(!PC[13]),
	.dataf(!\Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~6 .extended_lut = "off";
defparam \PC~6 .lut_mask = 64'h0000CDFF3200FFFF;
defparam \PC~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N21
cyclonev_lcell_comb \PC~7 (
// Equation(s):
// \PC~7_combout  = ( \pcgood_B[13]~24_combout  & ( \PC~6_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\pcgood_B[13]~24_combout  & ( \PC~6_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~6_combout  & 
// \Equal1~15_combout )) # (\isnop_DL~q ))) ) ) ) # ( \pcgood_B[13]~24_combout  & ( !\PC~6_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\isnop_DL~q  & ((!\Equal1~6_combout ) # (!\Equal1~15_combout )))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\isnop_DL~q ),
	.datac(!\Equal1~6_combout ),
	.datad(!\Equal1~15_combout ),
	.datae(!\pcgood_B[13]~24_combout ),
	.dataf(!\PC~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~7 .extended_lut = "off";
defparam \PC~7 .lut_mask = 64'h0000444011155555;
defparam \PC~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N22
dffeas \PC[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[13]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N35
dffeas \pcpred_FL[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[13] .is_wysiwyg = "true";
defparam \pcpred_FL[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N6
cyclonev_lcell_comb \pcplus_DL~18 (
// Equation(s):
// \pcplus_DL~18_combout  = ( pcpred_DL[13] & ( \always3~1_combout  ) ) # ( pcpred_DL[13] & ( !\always3~1_combout  & ( pcpred_FL[13] ) ) ) # ( !pcpred_DL[13] & ( !\always3~1_combout  & ( pcpred_FL[13] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_FL[13]),
	.datad(gnd),
	.datae(!pcpred_DL[13]),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~18 .extended_lut = "off";
defparam \pcplus_DL~18 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \pcplus_DL~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N7
dffeas \pcpred_DL[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[13] .is_wysiwyg = "true";
defparam \pcpred_DL[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N42
cyclonev_lcell_comb \pcgood_B[14]~1 (
// Equation(s):
// \pcgood_B[14]~1_combout  = ( \Add4~113_sumout  & ( (\isjump_DL~q ) # (pcpred_DL[14]) ) ) # ( !\Add4~113_sumout  & ( (pcpred_DL[14] & !\isjump_DL~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_DL[14]),
	.datad(!\isjump_DL~q ),
	.datae(gnd),
	.dataf(!\Add4~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[14]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[14]~1 .extended_lut = "off";
defparam \pcgood_B[14]~1 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \pcgood_B[14]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N15
cyclonev_lcell_comb \aluout_A~0 (
// Equation(s):
// \aluout_A~0_combout  = ( sxtimm_DL[0] & ( (!\regval2_DL[0]~DUPLICATE_q  & (!\aluimm_DL~q  & !regval1_DL[0])) ) ) # ( !sxtimm_DL[0] & ( (!regval1_DL[0] & ((!\regval2_DL[0]~DUPLICATE_q ) # (\aluimm_DL~q ))) ) )

	.dataa(!\regval2_DL[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\aluimm_DL~q ),
	.datad(!regval1_DL[0]),
	.datae(gnd),
	.dataf(!sxtimm_DL[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~0 .extended_lut = "off";
defparam \aluout_A~0 .lut_mask = 64'hAF00AF00A000A000;
defparam \aluout_A~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N12
cyclonev_lcell_comb \Selector46~1 (
// Equation(s):
// \Selector46~1_combout  = ( \Add1~21_sumout  & ( \aluout_A~0_combout  & ( (alufunc_DL[2] & ((!alufunc_DL[1] & (\alufunc_DL[3]~DUPLICATE_q  & alufunc_DL[0])) # (alufunc_DL[1] & (!\alufunc_DL[3]~DUPLICATE_q  & !alufunc_DL[0])))) ) ) ) # ( !\Add1~21_sumout  & 
// ( \aluout_A~0_combout  & ( (\alufunc_DL[3]~DUPLICATE_q  & (alufunc_DL[2] & (!alufunc_DL[1] $ (!alufunc_DL[0])))) ) ) ) # ( \Add1~21_sumout  & ( !\aluout_A~0_combout  & ( (!\alufunc_DL[3]~DUPLICATE_q  & (alufunc_DL[2] & (!alufunc_DL[1] $ 
// (!alufunc_DL[0])))) ) ) ) # ( !\Add1~21_sumout  & ( !\aluout_A~0_combout  & ( (alufunc_DL[2] & ((!alufunc_DL[1] & (!\alufunc_DL[3]~DUPLICATE_q  & alufunc_DL[0])) # (alufunc_DL[1] & (\alufunc_DL[3]~DUPLICATE_q  & !alufunc_DL[0])))) ) ) )

	.dataa(!alufunc_DL[1]),
	.datab(!\alufunc_DL[3]~DUPLICATE_q ),
	.datac(!alufunc_DL[2]),
	.datad(!alufunc_DL[0]),
	.datae(!\Add1~21_sumout ),
	.dataf(!\aluout_A~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~1 .extended_lut = "off";
defparam \Selector46~1 .lut_mask = 64'h0108040801020402;
defparam \Selector46~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N3
cyclonev_lcell_comb \ShiftLeft0~22 (
// Equation(s):
// \ShiftLeft0~22_combout  = ( sxtimm_DL[0] & ( (regval1_DL[0] & ((\aluimm_DL~q ) # (\regval2_DL[0]~DUPLICATE_q ))) ) ) # ( !sxtimm_DL[0] & ( (\regval2_DL[0]~DUPLICATE_q  & (!\aluimm_DL~q  & regval1_DL[0])) ) )

	.dataa(!\regval2_DL[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\aluimm_DL~q ),
	.datad(!regval1_DL[0]),
	.datae(gnd),
	.dataf(!sxtimm_DL[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~22 .extended_lut = "off";
defparam \ShiftLeft0~22 .lut_mask = 64'h00500050005F005F;
defparam \ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N42
cyclonev_lcell_comb \Selector46~26 (
// Equation(s):
// \Selector46~26_combout  = ( !\alufunc_DL[3]~DUPLICATE_q  & ( (!alufunc_DL[1] & (!alufunc_DL[0] & ((!alufunc_DL[2] & (\Add1~21_sumout )) # (alufunc_DL[2] & ((\ShiftLeft0~22_combout )))))) ) ) # ( \alufunc_DL[3]~DUPLICATE_q  & ( (!alufunc_DL[1] & 
// (!alufunc_DL[0] & ((!alufunc_DL[2] & (\Add2~21_sumout )) # (alufunc_DL[2] & ((!\ShiftLeft0~22_combout )))))) ) )

	.dataa(!alufunc_DL[2]),
	.datab(!alufunc_DL[1]),
	.datac(!\Add2~21_sumout ),
	.datad(!alufunc_DL[0]),
	.datae(!\alufunc_DL[3]~DUPLICATE_q ),
	.dataf(!\ShiftLeft0~22_combout ),
	.datag(!\Add1~21_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~26 .extended_lut = "on";
defparam \Selector46~26 .lut_mask = 64'h08004C004C000800;
defparam \Selector46~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N48
cyclonev_lcell_comb \ShiftRight0~39 (
// Equation(s):
// \ShiftRight0~39_combout  = ( \aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( \regval1_DL[3]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( \regval1_DL[1]~DUPLICATE_q  ) ) ) # ( \aluin2_A[1]~1_combout  & ( 
// !\aluin2_A[0]~0_combout  & ( \regval1_DL[2]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[1]~1_combout  & ( !\aluin2_A[0]~0_combout  & ( regval1_DL[0] ) ) )

	.dataa(!\regval1_DL[3]~DUPLICATE_q ),
	.datab(!\regval1_DL[2]~DUPLICATE_q ),
	.datac(!regval1_DL[0]),
	.datad(!\regval1_DL[1]~DUPLICATE_q ),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~39 .extended_lut = "off";
defparam \ShiftRight0~39 .lut_mask = 64'h0F0F333300FF5555;
defparam \ShiftRight0~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N42
cyclonev_lcell_comb \ShiftRight0~40 (
// Equation(s):
// \ShiftRight0~40_combout  = ( regval1_DL[6] & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout ) # (\regval1_DL[7]~DUPLICATE_q ) ) ) ) # ( !regval1_DL[6] & ( \aluin2_A[1]~1_combout  & ( (\aluin2_A[0]~0_combout  & \regval1_DL[7]~DUPLICATE_q ) ) ) ) # 
// ( regval1_DL[6] & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & ((\regval1_DL[4]~DUPLICATE_q ))) # (\aluin2_A[0]~0_combout  & (\regval1_DL[5]~DUPLICATE_q )) ) ) ) # ( !regval1_DL[6] & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & 
// ((\regval1_DL[4]~DUPLICATE_q ))) # (\aluin2_A[0]~0_combout  & (\regval1_DL[5]~DUPLICATE_q )) ) ) )

	.dataa(!\regval1_DL[5]~DUPLICATE_q ),
	.datab(!\regval1_DL[4]~DUPLICATE_q ),
	.datac(!\aluin2_A[0]~0_combout ),
	.datad(!\regval1_DL[7]~DUPLICATE_q ),
	.datae(!regval1_DL[6]),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~40 .extended_lut = "off";
defparam \ShiftRight0~40 .lut_mask = 64'h35353535000FF0FF;
defparam \ShiftRight0~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N30
cyclonev_lcell_comb \ShiftRight0~42 (
// Equation(s):
// \ShiftRight0~42_combout  = ( \ShiftRight0~41_combout  & ( \ShiftRight0~21_combout  & ( ((!\aluin2_A[2]~7_combout  & (\ShiftRight0~39_combout )) # (\aluin2_A[2]~7_combout  & ((\ShiftRight0~40_combout )))) # (\aluin2_A[3]~5_combout ) ) ) ) # ( 
// !\ShiftRight0~41_combout  & ( \ShiftRight0~21_combout  & ( (!\aluin2_A[2]~7_combout  & (\ShiftRight0~39_combout  & (!\aluin2_A[3]~5_combout ))) # (\aluin2_A[2]~7_combout  & (((\ShiftRight0~40_combout ) # (\aluin2_A[3]~5_combout )))) ) ) ) # ( 
// \ShiftRight0~41_combout  & ( !\ShiftRight0~21_combout  & ( (!\aluin2_A[2]~7_combout  & (((\aluin2_A[3]~5_combout )) # (\ShiftRight0~39_combout ))) # (\aluin2_A[2]~7_combout  & (((!\aluin2_A[3]~5_combout  & \ShiftRight0~40_combout )))) ) ) ) # ( 
// !\ShiftRight0~41_combout  & ( !\ShiftRight0~21_combout  & ( (!\aluin2_A[3]~5_combout  & ((!\aluin2_A[2]~7_combout  & (\ShiftRight0~39_combout )) # (\aluin2_A[2]~7_combout  & ((\ShiftRight0~40_combout ))))) ) ) )

	.dataa(!\aluin2_A[2]~7_combout ),
	.datab(!\ShiftRight0~39_combout ),
	.datac(!\aluin2_A[3]~5_combout ),
	.datad(!\ShiftRight0~40_combout ),
	.datae(!\ShiftRight0~41_combout ),
	.dataf(!\ShiftRight0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~42 .extended_lut = "off";
defparam \ShiftRight0~42 .lut_mask = 64'h20702A7A25752F7F;
defparam \ShiftRight0~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N24
cyclonev_lcell_comb \Selector46~3 (
// Equation(s):
// \Selector46~3_combout  = ( \ShiftRight0~6_combout  & ( (!\ShiftRight0~10_combout  & (((\Selector15~0_OTERM473 )))) # (\ShiftRight0~10_combout  & (\ShiftLeft0~6_combout  & ((\Selector45~0_combout )))) ) ) # ( !\ShiftRight0~6_combout  & ( 
// \Selector15~0_OTERM473  ) )

	.dataa(!\ShiftLeft0~6_combout ),
	.datab(!\Selector15~0_OTERM473 ),
	.datac(!\ShiftRight0~10_combout ),
	.datad(!\Selector45~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~3 .extended_lut = "off";
defparam \Selector46~3 .lut_mask = 64'h3333333330353035;
defparam \Selector46~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N6
cyclonev_lcell_comb \Selector46~4 (
// Equation(s):
// \Selector46~4_combout  = ( \ShiftRight0~6_combout  & ( (!alufunc_DL[0] & (\aluin2_A[4]~6_combout  & \ShiftRight0~10_combout )) ) )

	.dataa(gnd),
	.datab(!alufunc_DL[0]),
	.datac(!\aluin2_A[4]~6_combout ),
	.datad(!\ShiftRight0~10_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~4 .extended_lut = "off";
defparam \Selector46~4 .lut_mask = 64'h00000000000C000C;
defparam \Selector46~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N36
cyclonev_lcell_comb \Selector46~5 (
// Equation(s):
// \Selector46~5_combout  = ( \Selector46~2_combout  & ( \Selector46~4_combout  & ( (\Selector46~0_combout  & (((\ShiftRight0~38_combout ) # (\Selector46~3_combout )) # (\ShiftRight0~42_combout ))) ) ) ) # ( !\Selector46~2_combout  & ( \Selector46~4_combout  
// & ( (\Selector46~0_combout  & ((\ShiftRight0~38_combout ) # (\Selector46~3_combout ))) ) ) ) # ( \Selector46~2_combout  & ( !\Selector46~4_combout  & ( (\Selector46~0_combout  & ((\Selector46~3_combout ) # (\ShiftRight0~42_combout ))) ) ) ) # ( 
// !\Selector46~2_combout  & ( !\Selector46~4_combout  & ( (\Selector46~0_combout  & \Selector46~3_combout ) ) ) )

	.dataa(!\Selector46~0_combout ),
	.datab(!\ShiftRight0~42_combout ),
	.datac(!\Selector46~3_combout ),
	.datad(!\ShiftRight0~38_combout ),
	.datae(!\Selector46~2_combout ),
	.dataf(!\Selector46~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~5 .extended_lut = "off";
defparam \Selector46~5 .lut_mask = 64'h0505151505551555;
defparam \Selector46~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N45
cyclonev_lcell_comb \Selector46~25 (
// Equation(s):
// \Selector46~25_combout  = ( !\Selector46~5_combout  & ( ((!\Selector46~1_combout  & !\Selector46~26_combout )) # (alufunc_DL[4]) ) )

	.dataa(!alufunc_DL[4]),
	.datab(gnd),
	.datac(!\Selector46~1_combout ),
	.datad(!\Selector46~26_combout ),
	.datae(gnd),
	.dataf(!\Selector46~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~25 .extended_lut = "off";
defparam \Selector46~25 .lut_mask = 64'hF555F55500000000;
defparam \Selector46~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N18
cyclonev_lcell_comb \pcgood_B[14]~3 (
// Equation(s):
// \pcgood_B[14]~3_combout  = ( \Selector46~25_combout  & ( \Selector46~19_combout  & ( (!\isbranch_DL~q  & ((\pcgood_B[14]~1_combout ))) # (\isbranch_DL~q  & (\Add3~113_sumout )) ) ) ) # ( !\Selector46~25_combout  & ( \Selector46~19_combout  & ( 
// (!\isbranch_DL~q  & ((\pcgood_B[14]~1_combout ))) # (\isbranch_DL~q  & (\Add3~113_sumout )) ) ) ) # ( \Selector46~25_combout  & ( !\Selector46~19_combout  & ( \pcgood_B[14]~1_combout  ) ) ) # ( !\Selector46~25_combout  & ( !\Selector46~19_combout  & ( 
// (!\isbranch_DL~q  & (((\pcgood_B[14]~1_combout )))) # (\isbranch_DL~q  & ((!alufunc_DL[5] & ((\pcgood_B[14]~1_combout ))) # (alufunc_DL[5] & (\Add3~113_sumout )))) ) ) )

	.dataa(!\isbranch_DL~q ),
	.datab(!\Add3~113_sumout ),
	.datac(!alufunc_DL[5]),
	.datad(!\pcgood_B[14]~1_combout ),
	.datae(!\Selector46~25_combout ),
	.dataf(!\Selector46~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[14]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[14]~3 .extended_lut = "off";
defparam \pcgood_B[14]~3 .lut_mask = 64'h01FB00FF11BB11BB;
defparam \pcgood_B[14]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N47
dffeas \PC[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[14] .is_wysiwyg = "true";
defparam \PC[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N48
cyclonev_lcell_comb \PC~8 (
// Equation(s):
// \PC~8_combout  = ( PC[14] & ( \Add0~17_sumout  ) ) # ( !PC[14] & ( \Add0~17_sumout  & ( (\stall_F~0_combout  & (!\always3~4_combout  & ((!\WideOr15~1_combout ) # (!\Mux2~4_combout )))) ) ) ) # ( PC[14] & ( !\Add0~17_sumout  & ( (!\stall_F~0_combout ) # 
// (((\WideOr15~1_combout  & \Mux2~4_combout )) # (\always3~4_combout )) ) ) )

	.dataa(!\WideOr15~1_combout ),
	.datab(!\stall_F~0_combout ),
	.datac(!\always3~4_combout ),
	.datad(!\Mux2~4_combout ),
	.datae(!PC[14]),
	.dataf(!\Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~8 .extended_lut = "off";
defparam \PC~8 .lut_mask = 64'h0000CFDF3020FFFF;
defparam \PC~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N45
cyclonev_lcell_comb \PC~9 (
// Equation(s):
// \PC~9_combout  = ( \pcgood_B[14]~3_combout  & ( \PC~8_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\pcgood_B[14]~3_combout  & ( \PC~8_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~6_combout  & 
// \Equal1~15_combout )) # (\isnop_DL~q ))) ) ) ) # ( \pcgood_B[14]~3_combout  & ( !\PC~8_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\isnop_DL~q  & ((!\Equal1~6_combout ) # (!\Equal1~15_combout )))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\isnop_DL~q ),
	.datac(!\Equal1~6_combout ),
	.datad(!\Equal1~15_combout ),
	.datae(!\pcgood_B[14]~3_combout ),
	.dataf(!\PC~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~9 .extended_lut = "off";
defparam \PC~9 .lut_mask = 64'h0000444011155555;
defparam \PC~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N46
dffeas \PC[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[14]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N37
dffeas \pcpred_FL[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[14] .is_wysiwyg = "true";
defparam \pcpred_FL[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N12
cyclonev_lcell_comb \pcpred_DL~10 (
// Equation(s):
// \pcpred_DL~10_combout  = ( pcpred_DL[14] & ( \always3~1_combout  ) ) # ( pcpred_DL[14] & ( !\always3~1_combout  & ( pcpred_FL[14] ) ) ) # ( !pcpred_DL[14] & ( !\always3~1_combout  & ( pcpred_FL[14] ) ) )

	.dataa(gnd),
	.datab(!pcpred_FL[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(!pcpred_DL[14]),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_DL~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_DL~10 .extended_lut = "off";
defparam \pcpred_DL~10 .lut_mask = 64'h333333330000FFFF;
defparam \pcpred_DL~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N13
dffeas \pcpred_DL[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_DL~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[14] .is_wysiwyg = "true";
defparam \pcpred_DL[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y16_N20
dffeas \pcplus_AL[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[14] .is_wysiwyg = "true";
defparam \pcplus_AL[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N18
cyclonev_lcell_comb \wregval_ML~69 (
// Equation(s):
// \wregval_ML~69_combout  = ( aluout_AL[14] & ( ((!\selmemout_AL~q  & pcplus_AL[14])) # (\selaluout_AL~q ) ) ) # ( !aluout_AL[14] & ( (!\selaluout_AL~q  & (!\selmemout_AL~q  & pcplus_AL[14])) ) )

	.dataa(!\selaluout_AL~q ),
	.datab(gnd),
	.datac(!\selmemout_AL~q ),
	.datad(!pcplus_AL[14]),
	.datae(gnd),
	.dataf(!aluout_AL[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~69 .extended_lut = "off";
defparam \wregval_ML~69 .lut_mask = 64'h00A000A055F555F5;
defparam \wregval_ML~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[58]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[58]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N23
dffeas \dmem_rtl_0_bypass[58] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[58]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N23
dffeas \regval2_AL[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[14]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[14] .is_wysiwyg = "true";
defparam \regval2_AL[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[14]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000014104A020026101800FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[57]~5 (
// Equation(s):
// \dmem_rtl_0_bypass[57]~5_combout  = ( !regval2_AL[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[57]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57]~5 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[57]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[57]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N19
dffeas \dmem_rtl_0_bypass[57] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[57]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[57]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[14]}),
	.portaaddr({\aluout_AL[14]~DUPLICATE_q ,\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N36
cyclonev_lcell_comb \wregval_ML~68 (
// Equation(s):
// \wregval_ML~68_combout  = ( \dmem~5_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( !dmem_rtl_0_bypass[57] ) ) ) # ( !\dmem~5_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( (!dmem_rtl_0_bypass[58] & 
// (((!dmem_rtl_0_bypass[57])))) # (dmem_rtl_0_bypass[58] & (((\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~5_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  
// & ( !dmem_rtl_0_bypass[57] ) ) ) # ( !\dmem~5_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( (!dmem_rtl_0_bypass[58] & (((!dmem_rtl_0_bypass[57])))) # (dmem_rtl_0_bypass[58] & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[58]),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datad(!dmem_rtl_0_bypass[57]),
	.datae(!\dmem~5_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~68 .extended_lut = "off";
defparam \wregval_ML~68 .lut_mask = 64'hAE04FF00BF15FF00;
defparam \wregval_ML~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N30
cyclonev_lcell_comb \wregval_ML~70 (
// Equation(s):
// \wregval_ML~70_combout  = ( \wregval_ML~68_combout  & ( (\MemWE~0_combout  & (((\wregval_ML~69_combout ) # (\wregval_ML~31_combout )) # (\wregval_ML~22_combout ))) ) ) # ( !\wregval_ML~68_combout  & ( (\MemWE~0_combout  & ((\wregval_ML~69_combout ) # 
// (\wregval_ML~31_combout ))) ) )

	.dataa(!\wregval_ML~22_combout ),
	.datab(!\wregval_ML~31_combout ),
	.datac(!\wregval_ML~69_combout ),
	.datad(!\MemWE~0_combout ),
	.datae(gnd),
	.dataf(!\wregval_ML~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~70 .extended_lut = "off";
defparam \wregval_ML~70 .lut_mask = 64'h003F003F007F007F;
defparam \wregval_ML~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y16_N32
dffeas \wregval_ML[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[14]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[14] .is_wysiwyg = "true";
defparam \wregval_ML[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N51
cyclonev_lcell_comb \regs_rtl_1_bypass[10]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[10]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N52
dffeas \regs_rtl_1_bypass[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[10] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N14
dffeas \regs_rtl_1_bypass[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[9] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N12
cyclonev_lcell_comb \regs~2 (
// Equation(s):
// \regs~2_combout  = (!\regs~1_combout  & ((!regs_rtl_1_bypass[10] & ((regs_rtl_1_bypass[9]))) # (regs_rtl_1_bypass[10] & (\regs_rtl_1|auto_generated|ram_block1a0~portbdataout )))) # (\regs~1_combout  & (((regs_rtl_1_bypass[9]))))

	.dataa(!\regs_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\regs~1_combout ),
	.datac(!regs_rtl_1_bypass[10]),
	.datad(!regs_rtl_1_bypass[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2 .extended_lut = "off";
defparam \regs~2 .lut_mask = 64'h04F704F704F704F7;
defparam \regs~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N48
cyclonev_lcell_comb \regval2_DL[0]_NEW402 (
// Equation(s):
// \regval2_DL[0]_OTERM403  = ( regval2_DL[0] & ( \regs~2_combout  & ( (!\isnop_D~0_combout  & (!\regval2_DL[0]_NEW402_RTM0404~combout  & ((\always3~1_combout ) # (\regval2_DL~0_combout )))) ) ) ) # ( !regval2_DL[0] & ( \regs~2_combout  & ( 
// (!\isnop_D~0_combout  & (!\regval2_DL[0]_NEW402_RTM0404~combout  & \regval2_DL~0_combout )) ) ) ) # ( regval2_DL[0] & ( !\regs~2_combout  & ( (!\isnop_D~0_combout  & (!\regval2_DL[0]_NEW402_RTM0404~combout  & \always3~1_combout )) ) ) )

	.dataa(!\isnop_D~0_combout ),
	.datab(!\regval2_DL[0]_NEW402_RTM0404~combout ),
	.datac(!\regval2_DL~0_combout ),
	.datad(!\always3~1_combout ),
	.datae(!regval2_DL[0]),
	.dataf(!\regs~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[0]_OTERM403 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[0]_NEW402 .extended_lut = "off";
defparam \regval2_DL[0]_NEW402 .lut_mask = 64'h0000008808080888;
defparam \regval2_DL[0]_NEW402 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N50
dffeas \regval2_DL[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[0]_OTERM403 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[0] .is_wysiwyg = "true";
defparam \regval2_DL[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N33
cyclonev_lcell_comb \aluin2_A[0]~0 (
// Equation(s):
// \aluin2_A[0]~0_combout  = ( \aluimm_DL~DUPLICATE_q  & ( sxtimm_DL[0] ) ) # ( !\aluimm_DL~DUPLICATE_q  & ( regval2_DL[0] ) )

	.dataa(!regval2_DL[0]),
	.datab(gnd),
	.datac(!sxtimm_DL[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluimm_DL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[0]~0 .extended_lut = "off";
defparam \aluin2_A[0]~0 .lut_mask = 64'h555555550F0F0F0F;
defparam \aluin2_A[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N6
cyclonev_lcell_comb \Selector33~1 (
// Equation(s):
// \Selector33~1_combout  = ( regval1_DL[30] & ( (!alufunc_DL[0] & (\aluin2_A[4]~6_combout  & ((regval1_DL[29]) # (\aluin2_A[0]~0_combout )))) ) ) # ( !regval1_DL[30] & ( (!\aluin2_A[0]~0_combout  & (!alufunc_DL[0] & (regval1_DL[29] & \aluin2_A[4]~6_combout 
// ))) ) )

	.dataa(!\aluin2_A[0]~0_combout ),
	.datab(!alufunc_DL[0]),
	.datac(!regval1_DL[29]),
	.datad(!\aluin2_A[4]~6_combout ),
	.datae(gnd),
	.dataf(!regval1_DL[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~1 .extended_lut = "off";
defparam \Selector33~1 .lut_mask = 64'h00080008004C004C;
defparam \Selector33~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N0
cyclonev_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = ( \aluin2_A[1]~1_combout  & ( \ShiftLeft0~1_combout  & ( (!alufunc_DL[0] & \aluin2_A[4]~6_combout ) ) ) ) # ( !\aluin2_A[1]~1_combout  & ( \ShiftLeft0~1_combout  & ( (!alufunc_DL[0] & \aluin2_A[4]~6_combout ) ) ) ) # ( 
// \aluin2_A[1]~1_combout  & ( !\ShiftLeft0~1_combout  & ( (!alufunc_DL[0] & \aluin2_A[4]~6_combout ) ) ) )

	.dataa(!alufunc_DL[0]),
	.datab(gnd),
	.datac(!\aluin2_A[4]~6_combout ),
	.datad(gnd),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!\ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~0 .extended_lut = "off";
defparam \Selector33~0 .lut_mask = 64'h00000A0A0A0A0A0A;
defparam \Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N24
cyclonev_lcell_comb \Selector33~2 (
// Equation(s):
// \Selector33~2_combout  = ( \ShiftRight0~10_combout  & ( \ShiftRight0~6_combout  & ( (!\Selector33~0_combout  & (\Selector33~1_combout )) # (\Selector33~0_combout  & ((\Selector15~0_OTERM473 ))) ) ) ) # ( !\ShiftRight0~10_combout  & ( 
// \ShiftRight0~6_combout  & ( \Selector15~0_OTERM473  ) ) ) # ( \ShiftRight0~10_combout  & ( !\ShiftRight0~6_combout  & ( \Selector15~0_OTERM473  ) ) ) # ( !\ShiftRight0~10_combout  & ( !\ShiftRight0~6_combout  & ( \Selector15~0_OTERM473  ) ) )

	.dataa(gnd),
	.datab(!\Selector33~1_combout ),
	.datac(!\Selector33~0_combout ),
	.datad(!\Selector15~0_OTERM473 ),
	.datae(!\ShiftRight0~10_combout ),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~2 .extended_lut = "off";
defparam \Selector33~2 .lut_mask = 64'h00FF00FF00FF303F;
defparam \Selector33~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N12
cyclonev_lcell_comb \Selector33~6 (
// Equation(s):
// \Selector33~6_combout  = ( \Selector33~3_combout  & ( (alufunc_DL[5] & ((!\Selector33~5_combout ) # (\Selector46~0_combout ))) ) ) # ( !\Selector33~3_combout  & ( (alufunc_DL[5] & ((!\Selector33~5_combout ) # ((\Selector33~2_combout  & 
// \Selector46~0_combout )))) ) )

	.dataa(!alufunc_DL[5]),
	.datab(!\Selector33~2_combout ),
	.datac(!\Selector46~0_combout ),
	.datad(!\Selector33~5_combout ),
	.datae(gnd),
	.dataf(!\Selector33~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~6 .extended_lut = "off";
defparam \Selector33~6 .lut_mask = 64'h5501550155055505;
defparam \Selector33~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N40
dffeas \aluout_AL[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector33~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_AL[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[13]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_AL[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N56
dffeas \pcplus_AL[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[13] .is_wysiwyg = "true";
defparam \pcplus_AL[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N54
cyclonev_lcell_comb \wregval_ML~87 (
// Equation(s):
// \wregval_ML~87_combout  = ( pcplus_AL[13] & ( \selmemout_AL~q  & ( (\selaluout_AL~q  & \aluout_AL[13]~DUPLICATE_q ) ) ) ) # ( !pcplus_AL[13] & ( \selmemout_AL~q  & ( (\selaluout_AL~q  & \aluout_AL[13]~DUPLICATE_q ) ) ) ) # ( pcplus_AL[13] & ( 
// !\selmemout_AL~q  & ( (!\selaluout_AL~q ) # (\aluout_AL[13]~DUPLICATE_q ) ) ) ) # ( !pcplus_AL[13] & ( !\selmemout_AL~q  & ( (\selaluout_AL~q  & \aluout_AL[13]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\selaluout_AL~q ),
	.datac(!\aluout_AL[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!pcplus_AL[13]),
	.dataf(!\selmemout_AL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~87 .extended_lut = "off";
defparam \wregval_ML~87 .lut_mask = 64'h0303CFCF03030303;
defparam \wregval_ML~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[56]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[56]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N2
dffeas \dmem_rtl_0_bypass[56] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[56]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N26
dffeas \regval2_AL[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[13]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[13] .is_wysiwyg = "true";
defparam \regval2_AL[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[13]}),
	.portaaddr({\aluout_AL[14]~DUPLICATE_q ,\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016104E0380F61098040000000000000000";
// synopsys translate_on

// Location: FF_X36_Y11_N8
dffeas \dmem_rtl_0_bypass[55] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[55]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[13]}),
	.portaaddr({\aluout_AL[14]~DUPLICATE_q ,\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N6
cyclonev_lcell_comb \wregval_ML~86 (
// Equation(s):
// \wregval_ML~86_combout  = ( dmem_rtl_0_bypass[55] & ( \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (!dmem_rtl_0_bypass[56]) # (((\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) # 
// (\dmem~5_combout )) ) ) ) # ( !dmem_rtl_0_bypass[55] & ( \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (dmem_rtl_0_bypass[56] & (!\dmem~5_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[55] & ( !\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (!dmem_rtl_0_bypass[56]) # (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout )) # (\dmem~5_combout )) ) ) ) # ( !dmem_rtl_0_bypass[55] & ( !\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (dmem_rtl_0_bypass[56] & (!\dmem~5_combout  & 
// (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[56]),
	.datab(!\dmem~5_combout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datae(!dmem_rtl_0_bypass[55]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~86 .extended_lut = "off";
defparam \wregval_ML~86 .lut_mask = 64'h0040BBFB0444BFFF;
defparam \wregval_ML~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N3
cyclonev_lcell_comb \wregval_ML~88 (
// Equation(s):
// \wregval_ML~88_combout  = ( \wregval_ML~86_combout  & ( (\MemWE~0_combout  & ((\wregval_ML~87_combout ) # (\wregval_ML~22_combout ))) ) ) # ( !\wregval_ML~86_combout  & ( (\MemWE~0_combout  & \wregval_ML~87_combout ) ) )

	.dataa(gnd),
	.datab(!\MemWE~0_combout ),
	.datac(!\wregval_ML~22_combout ),
	.datad(!\wregval_ML~87_combout ),
	.datae(gnd),
	.dataf(!\wregval_ML~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~88 .extended_lut = "off";
defparam \wregval_ML~88 .lut_mask = 64'h0033003303330333;
defparam \wregval_ML~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N4
dffeas \wregval_ML[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[13]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[13] .is_wysiwyg = "true";
defparam \wregval_ML[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N6
cyclonev_lcell_comb \regs_rtl_0_bypass[38]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N8
dffeas \regs_rtl_0_bypass[38] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N11
dffeas \regs_rtl_0_bypass[37] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N9
cyclonev_lcell_comb \regs~61 (
// Equation(s):
// \regs~61_combout  = ( \regs~4_combout  & ( regs_rtl_0_bypass[37] ) ) # ( !\regs~4_combout  & ( (!regs_rtl_0_bypass[38] & ((regs_rtl_0_bypass[37]))) # (regs_rtl_0_bypass[38] & (\regs_rtl_0|auto_generated|ram_block1a14 )) ) )

	.dataa(gnd),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a14 ),
	.datac(!regs_rtl_0_bypass[38]),
	.datad(!regs_rtl_0_bypass[37]),
	.datae(gnd),
	.dataf(!\regs~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~61 .extended_lut = "off";
defparam \regs~61 .lut_mask = 64'h03F303F300FF00FF;
defparam \regs~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N57
cyclonev_lcell_comb \regval1_DL[14]_NEW231_RTM0233 (
// Equation(s):
// \regval1_DL[14]_NEW231_RTM0233~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[14]_NEW231_RTM0233~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[14]_NEW231_RTM0233 .extended_lut = "off";
defparam \regval1_DL[14]_NEW231_RTM0233 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \regval1_DL[14]_NEW231_RTM0233 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N33
cyclonev_lcell_comb \regval1_DL[14]_NEW231 (
// Equation(s):
// \regval1_DL[14]_OTERM232  = ( regval1_DL[14] & ( !\isnop_D~0_combout  & ( (!\regval1_DL[14]_NEW231_RTM0233~combout  & (((\regs~61_combout  & \regval2_DL~0_combout )) # (\always3~1_combout ))) ) ) ) # ( !regval1_DL[14] & ( !\isnop_D~0_combout  & ( 
// (\regs~61_combout  & (!\regval1_DL[14]_NEW231_RTM0233~combout  & \regval2_DL~0_combout )) ) ) )

	.dataa(!\regs~61_combout ),
	.datab(!\regval1_DL[14]_NEW231_RTM0233~combout ),
	.datac(!\regval2_DL~0_combout ),
	.datad(!\always3~1_combout ),
	.datae(!regval1_DL[14]),
	.dataf(!\isnop_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[14]_OTERM232 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[14]_NEW231 .extended_lut = "off";
defparam \regval1_DL[14]_NEW231 .lut_mask = 64'h040404CC00000000;
defparam \regval1_DL[14]_NEW231 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N34
dffeas \regval1_DL[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[14]_OTERM232 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[14]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N27
cyclonev_lcell_comb \aluin2_A[14]~10 (
// Equation(s):
// \aluin2_A[14]~10_combout  = ( \aluimm_DL~DUPLICATE_q  & ( \sxtimm_DL[14]~DUPLICATE_q  ) ) # ( !\aluimm_DL~DUPLICATE_q  & ( \regval2_DL[14]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_DL[14]~DUPLICATE_q ),
	.datad(!\sxtimm_DL[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluimm_DL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[14]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[14]~10 .extended_lut = "off";
defparam \aluin2_A[14]~10 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \aluin2_A[14]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N12
cyclonev_lcell_comb \Selector32~4 (
// Equation(s):
// \Selector32~4_combout  = ( \alufunc_DL[3]~DUPLICATE_q  & ( \aluin2_A[14]~10_combout  & ( (!\regval1_DL[14]~DUPLICATE_q  & (((!alufunc_DL[0] & \Selector24~0_combout )))) # (\regval1_DL[14]~DUPLICATE_q  & (\Selector28~1_combout )) ) ) ) # ( 
// !\alufunc_DL[3]~DUPLICATE_q  & ( \aluin2_A[14]~10_combout  & ( (!\regval1_DL[14]~DUPLICATE_q  & (((alufunc_DL[0] & \Selector24~0_combout )) # (\Selector28~1_combout ))) # (\regval1_DL[14]~DUPLICATE_q  & (((\Selector24~0_combout )))) ) ) ) # ( 
// \alufunc_DL[3]~DUPLICATE_q  & ( !\aluin2_A[14]~10_combout  & ( (!\Selector24~0_combout  & (\Selector28~1_combout  & ((!\regval1_DL[14]~DUPLICATE_q )))) # (\Selector24~0_combout  & (((!alufunc_DL[0]) # (!\regval1_DL[14]~DUPLICATE_q )))) ) ) ) # ( 
// !\alufunc_DL[3]~DUPLICATE_q  & ( !\aluin2_A[14]~10_combout  & ( (\regval1_DL[14]~DUPLICATE_q  & (((alufunc_DL[0] & \Selector24~0_combout )) # (\Selector28~1_combout ))) ) ) )

	.dataa(!\Selector28~1_combout ),
	.datab(!alufunc_DL[0]),
	.datac(!\Selector24~0_combout ),
	.datad(!\regval1_DL[14]~DUPLICATE_q ),
	.datae(!\alufunc_DL[3]~DUPLICATE_q ),
	.dataf(!\aluin2_A[14]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~4 .extended_lut = "off";
defparam \Selector32~4 .lut_mask = 64'h00575F0C570F0C55;
defparam \Selector32~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N36
cyclonev_lcell_comb \Selector32~5 (
// Equation(s):
// \Selector32~5_combout  = ( \Add1~13_sumout  & ( \Add2~13_sumout  & ( (!\Selector32~4_combout  & ((!\Selector28~0_combout ) # ((!\Selector37~1_combout  & !\Selector37~0_combout )))) ) ) ) # ( !\Add1~13_sumout  & ( \Add2~13_sumout  & ( 
// (!\Selector32~4_combout  & ((!\Selector28~0_combout ) # (!\Selector37~1_combout ))) ) ) ) # ( \Add1~13_sumout  & ( !\Add2~13_sumout  & ( (!\Selector32~4_combout  & ((!\Selector28~0_combout ) # (!\Selector37~0_combout ))) ) ) ) # ( !\Add1~13_sumout  & ( 
// !\Add2~13_sumout  & ( !\Selector32~4_combout  ) ) )

	.dataa(!\Selector28~0_combout ),
	.datab(!\Selector37~1_combout ),
	.datac(!\Selector37~0_combout ),
	.datad(!\Selector32~4_combout ),
	.datae(!\Add1~13_sumout ),
	.dataf(!\Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~5 .extended_lut = "off";
defparam \Selector32~5 .lut_mask = 64'hFF00FA00EE00EA00;
defparam \Selector32~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N36
cyclonev_lcell_comb \Selector32~6 (
// Equation(s):
// \Selector32~6_combout  = ( \Selector32~1_combout  & ( \Selector32~3_combout  & ( (alufunc_DL[5] & ((!\Selector32~5_combout ) # (\Selector46~0_combout ))) ) ) ) # ( !\Selector32~1_combout  & ( \Selector32~3_combout  & ( (alufunc_DL[5] & 
// ((!\Selector32~5_combout ) # (\Selector46~0_combout ))) ) ) ) # ( \Selector32~1_combout  & ( !\Selector32~3_combout  & ( (alufunc_DL[5] & ((!\Selector32~5_combout ) # (\Selector46~0_combout ))) ) ) ) # ( !\Selector32~1_combout  & ( !\Selector32~3_combout  
// & ( (alufunc_DL[5] & !\Selector32~5_combout ) ) ) )

	.dataa(!\Selector46~0_combout ),
	.datab(!alufunc_DL[5]),
	.datac(gnd),
	.datad(!\Selector32~5_combout ),
	.datae(!\Selector32~1_combout ),
	.dataf(!\Selector32~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~6 .extended_lut = "off";
defparam \Selector32~6 .lut_mask = 64'h3300331133113311;
defparam \Selector32~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N56
dffeas \aluout_AL[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector32~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_AL[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[14]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_AL[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N24
cyclonev_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = ( !aluout_AL[0] & ( \aluout_AL[12]~DUPLICATE_q  & ( (\aluout_AL[14]~DUPLICATE_q  & (\aluout_AL[13]~DUPLICATE_q  & \aluout_AL[15]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\aluout_AL[14]~DUPLICATE_q ),
	.datac(!\aluout_AL[13]~DUPLICATE_q ),
	.datad(!\aluout_AL[15]~DUPLICATE_q ),
	.datae(!aluout_AL[0]),
	.dataf(!\aluout_AL[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~0 .extended_lut = "off";
defparam \Equal4~0 .lut_mask = 64'h0000000000030000;
defparam \Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N42
cyclonev_lcell_comb \Equal4~8 (
// Equation(s):
// \Equal4~8_combout  = ( aluout_AL[7] & ( (\Equal4~0_combout  & !aluout_AL[5]) ) )

	.dataa(gnd),
	.datab(!\Equal4~0_combout ),
	.datac(!aluout_AL[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_AL[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~8 .extended_lut = "off";
defparam \Equal4~8 .lut_mask = 64'h0000000030303030;
defparam \Equal4~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N3
cyclonev_lcell_comb \wregval_ML~31 (
// Equation(s):
// \wregval_ML~31_combout  = ( \Equal4~7_combout  & ( (\wregval_ML~6_combout  & (\WideNor0~combout  & !\Equal4~8_combout )) ) ) # ( !\Equal4~7_combout  & ( (\wregval_ML~6_combout  & \WideNor0~combout ) ) )

	.dataa(!\wregval_ML~6_combout ),
	.datab(!\WideNor0~combout ),
	.datac(!\Equal4~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal4~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~31 .extended_lut = "off";
defparam \wregval_ML~31 .lut_mask = 64'h1111111110101010;
defparam \wregval_ML~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y16_N11
dffeas \pcplus_AL[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[12] .is_wysiwyg = "true";
defparam \pcplus_AL[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N9
cyclonev_lcell_comb \wregval_ML~90 (
// Equation(s):
// \wregval_ML~90_combout  = ( pcplus_AL[12] & ( \aluout_AL[12]~DUPLICATE_q  & ( (!\selmemout_AL~q ) # (\selaluout_AL~q ) ) ) ) # ( !pcplus_AL[12] & ( \aluout_AL[12]~DUPLICATE_q  & ( \selaluout_AL~q  ) ) ) # ( pcplus_AL[12] & ( !\aluout_AL[12]~DUPLICATE_q  & 
// ( (!\selmemout_AL~q  & !\selaluout_AL~q ) ) ) )

	.dataa(!\selmemout_AL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\selaluout_AL~q ),
	.datae(!pcplus_AL[12]),
	.dataf(!\aluout_AL[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~90 .extended_lut = "off";
defparam \wregval_ML~90 .lut_mask = 64'h0000AA0000FFAAFF;
defparam \wregval_ML~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N53
dffeas \regval2_AL[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[12]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[12] .is_wysiwyg = "true";
defparam \regval2_AL[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[53]~7 (
// Equation(s):
// \dmem_rtl_0_bypass[53]~7_combout  = ( !regval2_AL[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[53]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53]~7 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[53]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[53]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N52
dffeas \dmem_rtl_0_bypass[53] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[53]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[53]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[54]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[54]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N50
dffeas \dmem_rtl_0_bypass[54] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[54]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[12]}),
	.portaaddr({\aluout_AL[14]~DUPLICATE_q ,\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1400000151848200024180840FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X46_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[12]}),
	.portaaddr({\aluout_AL[14]~DUPLICATE_q ,\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N42
cyclonev_lcell_comb \wregval_ML~89 (
// Equation(s):
// \wregval_ML~89_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (!dmem_rtl_0_bypass[53]) # ((dmem_rtl_0_bypass[54] & !\dmem~5_combout )) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (!dmem_rtl_0_bypass[54] & (((!dmem_rtl_0_bypass[53])))) # (dmem_rtl_0_bypass[54] & ((!\dmem~5_combout  & 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~5_combout  & ((!dmem_rtl_0_bypass[53]))))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (!dmem_rtl_0_bypass[54] & 
// (((!dmem_rtl_0_bypass[53])))) # (dmem_rtl_0_bypass[54] & ((!\dmem~5_combout  & (!\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~5_combout  & ((!dmem_rtl_0_bypass[53]))))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (!dmem_rtl_0_bypass[53] & ((!dmem_rtl_0_bypass[54]) # (\dmem~5_combout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!dmem_rtl_0_bypass[53]),
	.datac(!dmem_rtl_0_bypass[54]),
	.datad(!\dmem~5_combout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~89 .extended_lut = "off";
defparam \wregval_ML~89 .lut_mask = 64'hC0CCCACCC5CCCFCC;
defparam \wregval_ML~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N33
cyclonev_lcell_comb \wregval_ML~91 (
// Equation(s):
// \wregval_ML~91_combout  = ( \wregval_ML~89_combout  & ( (\MemWE~0_combout  & (((\wregval_ML~90_combout ) # (\wregval_ML~31_combout )) # (\wregval_ML~22_combout ))) ) ) # ( !\wregval_ML~89_combout  & ( (\MemWE~0_combout  & ((\wregval_ML~90_combout ) # 
// (\wregval_ML~31_combout ))) ) )

	.dataa(!\wregval_ML~22_combout ),
	.datab(!\wregval_ML~31_combout ),
	.datac(!\wregval_ML~90_combout ),
	.datad(!\MemWE~0_combout ),
	.datae(gnd),
	.dataf(!\wregval_ML~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~91 .extended_lut = "off";
defparam \wregval_ML~91 .lut_mask = 64'h003F003F007F007F;
defparam \wregval_ML~91 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y16_N34
dffeas \wregval_ML[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[12]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[12] .is_wysiwyg = "true";
defparam \wregval_ML[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N54
cyclonev_lcell_comb \regs~57 (
// Equation(s):
// \regs~57_combout  = ( \regs_rtl_0|auto_generated|ram_block1a10  & ( ((regs_rtl_0_bypass[30] & !\regs~4_combout )) # (regs_rtl_0_bypass[29]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a10  & ( (regs_rtl_0_bypass[29] & ((!regs_rtl_0_bypass[30]) # 
// (\regs~4_combout ))) ) )

	.dataa(gnd),
	.datab(!regs_rtl_0_bypass[30]),
	.datac(!\regs~4_combout ),
	.datad(!regs_rtl_0_bypass[29]),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~57 .extended_lut = "off";
defparam \regs~57 .lut_mask = 64'h00CF00CF30FF30FF;
defparam \regs~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N15
cyclonev_lcell_comb \regval1_DL[10]_NEW243 (
// Equation(s):
// \regval1_DL[10]_OTERM244  = ( regval1_DL[10] & ( \regs~57_combout  & ( (!\regval1_DL[10]_NEW243_RTM0245~combout  & (!\isnop_D~0_combout  & ((\regval2_DL~0_combout ) # (\always3~1_combout )))) ) ) ) # ( !regval1_DL[10] & ( \regs~57_combout  & ( 
// (!\regval1_DL[10]_NEW243_RTM0245~combout  & (!\isnop_D~0_combout  & \regval2_DL~0_combout )) ) ) ) # ( regval1_DL[10] & ( !\regs~57_combout  & ( (!\regval1_DL[10]_NEW243_RTM0245~combout  & (!\isnop_D~0_combout  & \always3~1_combout )) ) ) )

	.dataa(!\regval1_DL[10]_NEW243_RTM0245~combout ),
	.datab(!\isnop_D~0_combout ),
	.datac(!\always3~1_combout ),
	.datad(!\regval2_DL~0_combout ),
	.datae(!regval1_DL[10]),
	.dataf(!\regs~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[10]_OTERM244 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[10]_NEW243 .extended_lut = "off";
defparam \regval1_DL[10]_NEW243 .lut_mask = 64'h0000080800880888;
defparam \regval1_DL[10]_NEW243 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N16
dffeas \regval1_DL[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[10]_OTERM244 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[10]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N19
dffeas \pcpred_FL[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[8] .is_wysiwyg = "true";
defparam \pcpred_FL[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N24
cyclonev_lcell_comb \pcpred_DL~7 (
// Equation(s):
// \pcpred_DL~7_combout  = ( pcpred_DL[8] & ( \always3~1_combout  ) ) # ( pcpred_DL[8] & ( !\always3~1_combout  & ( pcpred_FL[8] ) ) ) # ( !pcpred_DL[8] & ( !\always3~1_combout  & ( pcpred_FL[8] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_FL[8]),
	.datad(gnd),
	.datae(!pcpred_DL[8]),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_DL~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_DL~7 .extended_lut = "off";
defparam \pcpred_DL~7 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \pcpred_DL~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N25
dffeas \pcpred_DL[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_DL~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[8] .is_wysiwyg = "true";
defparam \pcpred_DL[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N14
dffeas \pcpred_FL[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[6] .is_wysiwyg = "true";
defparam \pcpred_FL[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N35
dffeas \pcpred_DL[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_DL~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[6] .is_wysiwyg = "true";
defparam \pcpred_DL[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N33
cyclonev_lcell_comb \pcpred_DL~5 (
// Equation(s):
// \pcpred_DL~5_combout  = ( \always3~1_combout  & ( pcpred_DL[6] ) ) # ( !\always3~1_combout  & ( pcpred_FL[6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_FL[6]),
	.datad(!pcpred_DL[6]),
	.datae(gnd),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_DL~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_DL~5 .extended_lut = "off";
defparam \pcpred_DL~5 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \pcpred_DL~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N34
dffeas \pcpred_DL[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_DL~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcpred_DL[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[6]~DUPLICATE .is_wysiwyg = "true";
defparam \pcpred_DL[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N6
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( PC[4] ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( PC[4] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(!PC[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N7
dffeas \pcpred_FL[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[4] .is_wysiwyg = "true";
defparam \pcpred_FL[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N0
cyclonev_lcell_comb \pcpred_DL~4 (
// Equation(s):
// \pcpred_DL~4_combout  = ( pcpred_DL[4] & ( \always3~1_combout  ) ) # ( pcpred_DL[4] & ( !\always3~1_combout  & ( pcpred_FL[4] ) ) ) # ( !pcpred_DL[4] & ( !\always3~1_combout  & ( pcpred_FL[4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_FL[4]),
	.datad(gnd),
	.datae(!pcpred_DL[4]),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_DL~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_DL~4 .extended_lut = "off";
defparam \pcpred_DL~4 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \pcpred_DL~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N1
dffeas \pcpred_DL[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_DL~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[4] .is_wysiwyg = "true";
defparam \pcpred_DL[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N3
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( PC[3] ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( PC[3] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N4
dffeas \pcpred_FL[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[3] .is_wysiwyg = "true";
defparam \pcpred_FL[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N57
cyclonev_lcell_comb \pcpred_DL~3 (
// Equation(s):
// \pcpred_DL~3_combout  = ( \always3~1_combout  & ( pcpred_DL[3] ) ) # ( !\always3~1_combout  & ( pcpred_FL[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_FL[3]),
	.datad(!pcpred_DL[3]),
	.datae(gnd),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_DL~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_DL~3 .extended_lut = "off";
defparam \pcpred_DL~3 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \pcpred_DL~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N59
dffeas \pcpred_DL[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_DL~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[3] .is_wysiwyg = "true";
defparam \pcpred_DL[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N3
cyclonev_lcell_comb \Add3~69 (
// Equation(s):
// \Add3~69_sumout  = SUM(( pcpred_DL[3] ) + ( \sxtimm_DL[1]~DUPLICATE_q  ) + ( \Add3~66  ))
// \Add3~70  = CARRY(( pcpred_DL[3] ) + ( \sxtimm_DL[1]~DUPLICATE_q  ) + ( \Add3~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sxtimm_DL[1]~DUPLICATE_q ),
	.datad(!pcpred_DL[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~69_sumout ),
	.cout(\Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \Add3~69 .extended_lut = "off";
defparam \Add3~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N6
cyclonev_lcell_comb \Add3~73 (
// Equation(s):
// \Add3~73_sumout  = SUM(( \sxtimm_DL[2]~DUPLICATE_q  ) + ( pcpred_DL[4] ) + ( \Add3~70  ))
// \Add3~74  = CARRY(( \sxtimm_DL[2]~DUPLICATE_q  ) + ( pcpred_DL[4] ) + ( \Add3~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_DL[4]),
	.datad(!\sxtimm_DL[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~73_sumout ),
	.cout(\Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \Add3~73 .extended_lut = "off";
defparam \Add3~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N9
cyclonev_lcell_comb \Add3~77 (
// Equation(s):
// \Add3~77_sumout  = SUM(( \pcpred_DL[5]~DUPLICATE_q  ) + ( sxtimm_DL[3] ) + ( \Add3~74  ))
// \Add3~78  = CARRY(( \pcpred_DL[5]~DUPLICATE_q  ) + ( sxtimm_DL[3] ) + ( \Add3~74  ))

	.dataa(!\pcpred_DL[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!sxtimm_DL[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~77_sumout ),
	.cout(\Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \Add3~77 .extended_lut = "off";
defparam \Add3~77 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N12
cyclonev_lcell_comb \Add3~81 (
// Equation(s):
// \Add3~81_sumout  = SUM(( sxtimm_DL[4] ) + ( \pcpred_DL[6]~DUPLICATE_q  ) + ( \Add3~78  ))
// \Add3~82  = CARRY(( sxtimm_DL[4] ) + ( \pcpred_DL[6]~DUPLICATE_q  ) + ( \Add3~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcpred_DL[6]~DUPLICATE_q ),
	.datad(!sxtimm_DL[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~81_sumout ),
	.cout(\Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \Add3~81 .extended_lut = "off";
defparam \Add3~81 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N15
cyclonev_lcell_comb \Add3~85 (
// Equation(s):
// \Add3~85_sumout  = SUM(( \sxtimm_DL[5]~DUPLICATE_q  ) + ( pcpred_DL[7] ) + ( \Add3~82  ))
// \Add3~86  = CARRY(( \sxtimm_DL[5]~DUPLICATE_q  ) + ( pcpred_DL[7] ) + ( \Add3~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_DL[7]),
	.datad(!\sxtimm_DL[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~85_sumout ),
	.cout(\Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \Add3~85 .extended_lut = "off";
defparam \Add3~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N18
cyclonev_lcell_comb \Add3~97 (
// Equation(s):
// \Add3~97_sumout  = SUM(( pcpred_DL[8] ) + ( \sxtimm_DL[6]~DUPLICATE_q  ) + ( \Add3~86  ))
// \Add3~98  = CARRY(( pcpred_DL[8] ) + ( \sxtimm_DL[6]~DUPLICATE_q  ) + ( \Add3~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sxtimm_DL[6]~DUPLICATE_q ),
	.datad(!pcpred_DL[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~97_sumout ),
	.cout(\Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \Add3~97 .extended_lut = "off";
defparam \Add3~97 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N21
cyclonev_lcell_comb \Add3~101 (
// Equation(s):
// \Add3~101_sumout  = SUM(( pcpred_DL[9] ) + ( \sxtimm_DL[7]~DUPLICATE_q  ) + ( \Add3~98  ))
// \Add3~102  = CARRY(( pcpred_DL[9] ) + ( \sxtimm_DL[7]~DUPLICATE_q  ) + ( \Add3~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sxtimm_DL[7]~DUPLICATE_q ),
	.datad(!pcpred_DL[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~101_sumout ),
	.cout(\Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \Add3~101 .extended_lut = "off";
defparam \Add3~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N24
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( sxtimm_DL[8] ) + ( pcpred_DL[10] ) + ( \Add3~102  ))
// \Add3~2  = CARRY(( sxtimm_DL[8] ) + ( pcpred_DL[10] ) + ( \Add3~102  ))

	.dataa(!pcpred_DL[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(!sxtimm_DL[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N54
cyclonev_lcell_comb \pcgood_B[10]~112 (
// Equation(s):
// \pcgood_B[10]~112_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((pcpred_DL[10])))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & (pcpred_DL[10])) # (\Selector46~19_combout  & ((\Add3~1_sumout ))))) # 
// (\Selector46~24_combout  & (((\Add3~1_sumout )))))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~1_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & (\Add4~1_sumout )) # (\Selector46~19_combout  & 
// ((\Add3~1_sumout ))))) # (\Selector46~24_combout  & (((\Add3~1_sumout )))))) ) )

	.dataa(!\isbranch_DL~q ),
	.datab(!\Selector46~24_combout ),
	.datac(!\Add4~1_sumout ),
	.datad(!\Add3~1_sumout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~19_combout ),
	.datag(!pcpred_DL[10]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[10]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[10]~112 .extended_lut = "on";
defparam \pcgood_B[10]~112 .lut_mask = 64'h0E1F0E1F0A5F0A5F;
defparam \pcgood_B[10]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N30
cyclonev_lcell_comb \PC~0 (
// Equation(s):
// \PC~0_combout  = ( PC[10] & ( \Add0~1_sumout  ) ) # ( !PC[10] & ( \Add0~1_sumout  & ( (\stall_F~0_combout  & (!\always3~4_combout  & ((!\WideOr15~1_combout ) # (!\Mux2~4_combout )))) ) ) ) # ( PC[10] & ( !\Add0~1_sumout  & ( (!\stall_F~0_combout ) # 
// (((\WideOr15~1_combout  & \Mux2~4_combout )) # (\always3~4_combout )) ) ) )

	.dataa(!\WideOr15~1_combout ),
	.datab(!\stall_F~0_combout ),
	.datac(!\always3~4_combout ),
	.datad(!\Mux2~4_combout ),
	.datae(!PC[10]),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~0 .extended_lut = "off";
defparam \PC~0 .lut_mask = 64'h0000CFDF3020FFFF;
defparam \PC~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N24
cyclonev_lcell_comb \PC~1 (
// Equation(s):
// \PC~1_combout  = ( \pcgood_B[10]~112_combout  & ( \PC~0_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\pcgood_B[10]~112_combout  & ( \PC~0_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~15_combout  & 
// \Equal1~6_combout )) # (\isnop_DL~q ))) ) ) ) # ( \pcgood_B[10]~112_combout  & ( !\PC~0_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\isnop_DL~q  & ((!\Equal1~15_combout ) # (!\Equal1~6_combout )))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\isnop_DL~q ),
	.datac(!\Equal1~15_combout ),
	.datad(!\Equal1~6_combout ),
	.datae(!\pcgood_B[10]~112_combout ),
	.dataf(!\PC~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~1 .extended_lut = "off";
defparam \PC~1 .lut_mask = 64'h0000444011155555;
defparam \PC~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N26
dffeas \PC[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10] .is_wysiwyg = "true";
defparam \PC[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N25
dffeas \pcpred_FL[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[10] .is_wysiwyg = "true";
defparam \pcpred_FL[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N36
cyclonev_lcell_comb \pcplus_DL~0 (
// Equation(s):
// \pcplus_DL~0_combout  = ( \always3~1_combout  & ( pcpred_DL[10] ) ) # ( !\always3~1_combout  & ( pcpred_FL[10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_FL[10]),
	.datad(!pcpred_DL[10]),
	.datae(gnd),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~0 .extended_lut = "off";
defparam \pcplus_DL~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \pcplus_DL~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N37
dffeas \pcpred_DL[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[10] .is_wysiwyg = "true";
defparam \pcpred_DL[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N9
cyclonev_lcell_comb \pcgood_B[11]~0 (
// Equation(s):
// \pcgood_B[11]~0_combout  = ( \Add4~105_sumout  & ( (pcpred_DL[11]) # (\isjump_DL~q ) ) ) # ( !\Add4~105_sumout  & ( (!\isjump_DL~q  & pcpred_DL[11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\isjump_DL~q ),
	.datad(!pcpred_DL[11]),
	.datae(gnd),
	.dataf(!\Add4~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[11]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[11]~0 .extended_lut = "off";
defparam \pcgood_B[11]~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \pcgood_B[11]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N0
cyclonev_lcell_comb \pcgood_B[11]~2 (
// Equation(s):
// \pcgood_B[11]~2_combout  = ( \Selector46~19_combout  & ( (!\isbranch_DL~q  & ((\pcgood_B[11]~0_combout ))) # (\isbranch_DL~q  & (\Add3~105_sumout )) ) ) # ( !\Selector46~19_combout  & ( (!\Selector46~24_combout  & (((\pcgood_B[11]~0_combout )))) # 
// (\Selector46~24_combout  & ((!\isbranch_DL~q  & ((\pcgood_B[11]~0_combout ))) # (\isbranch_DL~q  & (\Add3~105_sumout )))) ) )

	.dataa(!\Add3~105_sumout ),
	.datab(!\Selector46~24_combout ),
	.datac(!\isbranch_DL~q ),
	.datad(!\pcgood_B[11]~0_combout ),
	.datae(gnd),
	.dataf(!\Selector46~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[11]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[11]~2 .extended_lut = "off";
defparam \pcgood_B[11]~2 .lut_mask = 64'h01FD01FD05F505F5;
defparam \pcgood_B[11]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N15
cyclonev_lcell_comb \PC~2 (
// Equation(s):
// \PC~2_combout  = ( PC[11] & ( \Add0~5_sumout  ) ) # ( !PC[11] & ( \Add0~5_sumout  & ( (\stall_F~0_combout  & (!\always3~4_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~1_combout )))) ) ) ) # ( PC[11] & ( !\Add0~5_sumout  & ( (!\stall_F~0_combout ) # 
// (((\Mux2~4_combout  & \WideOr15~1_combout )) # (\always3~4_combout )) ) ) )

	.dataa(!\stall_F~0_combout ),
	.datab(!\always3~4_combout ),
	.datac(!\Mux2~4_combout ),
	.datad(!\WideOr15~1_combout ),
	.datae(!PC[11]),
	.dataf(!\Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~2 .extended_lut = "off";
defparam \PC~2 .lut_mask = 64'h0000BBBF4440FFFF;
defparam \PC~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N27
cyclonev_lcell_comb \PC~3 (
// Equation(s):
// \PC~3_combout  = ( \pcgood_B[11]~2_combout  & ( \PC~2_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\pcgood_B[11]~2_combout  & ( \PC~2_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~6_combout  & 
// \Equal1~15_combout )) # (\isnop_DL~q ))) ) ) ) # ( \pcgood_B[11]~2_combout  & ( !\PC~2_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\isnop_DL~q  & ((!\Equal1~6_combout ) # (!\Equal1~15_combout )))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\isnop_DL~q ),
	.datac(!\Equal1~6_combout ),
	.datad(!\Equal1~15_combout ),
	.datae(!\pcgood_B[11]~2_combout ),
	.dataf(!\PC~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~3 .extended_lut = "off";
defparam \PC~3 .lut_mask = 64'h0000444011155555;
defparam \PC~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N28
dffeas \PC[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[11] .is_wysiwyg = "true";
defparam \PC[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N29
dffeas \pcpred_FL[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[11] .is_wysiwyg = "true";
defparam \pcpred_FL[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N15
cyclonev_lcell_comb \pcpred_DL~9 (
// Equation(s):
// \pcpred_DL~9_combout  = ( pcpred_DL[11] & ( \always3~1_combout  ) ) # ( pcpred_DL[11] & ( !\always3~1_combout  & ( pcpred_FL[11] ) ) ) # ( !pcpred_DL[11] & ( !\always3~1_combout  & ( pcpred_FL[11] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_FL[11]),
	.datad(gnd),
	.datae(!pcpred_DL[11]),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_DL~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_DL~9 .extended_lut = "off";
defparam \pcpred_DL~9 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \pcpred_DL~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N16
dffeas \pcpred_DL[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_DL~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[11] .is_wysiwyg = "true";
defparam \pcpred_DL[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y15_N38
dffeas \pcplus_AL[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[11] .is_wysiwyg = "true";
defparam \pcplus_AL[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y15_N36
cyclonev_lcell_comb \wregval_ML~93 (
// Equation(s):
// \wregval_ML~93_combout  = ( pcplus_AL[11] & ( aluout_AL[11] & ( (!\selmemout_AL~q ) # (\selaluout_AL~q ) ) ) ) # ( !pcplus_AL[11] & ( aluout_AL[11] & ( \selaluout_AL~q  ) ) ) # ( pcplus_AL[11] & ( !aluout_AL[11] & ( (!\selmemout_AL~q  & !\selaluout_AL~q ) 
// ) ) )

	.dataa(gnd),
	.datab(!\selmemout_AL~q ),
	.datac(!\selaluout_AL~q ),
	.datad(gnd),
	.datae(!pcplus_AL[11]),
	.dataf(!aluout_AL[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~93 .extended_lut = "off";
defparam \wregval_ML~93 .lut_mask = 64'h0000C0C00F0FCFCF;
defparam \wregval_ML~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N47
dffeas \regval2_AL[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_DL[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[11] .is_wysiwyg = "true";
defparam \regval2_AL[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[11]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00020804512000A8246523812FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[51]~8 (
// Equation(s):
// \dmem_rtl_0_bypass[51]~8_combout  = ( !regval2_AL[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[51]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51]~8 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[51]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[51]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N2
dffeas \dmem_rtl_0_bypass[51] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[51]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[51]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[52]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[52]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[52]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N29
dffeas \dmem_rtl_0_bypass[52] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[52]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[11]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N42
cyclonev_lcell_comb \wregval_ML~92 (
// Equation(s):
// \wregval_ML~92_combout  = ( dmem_rtl_0_bypass[52] & ( \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( (!\dmem~5_combout  & (((\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) # 
// (\dmem~5_combout  & (((!dmem_rtl_0_bypass[51])))) ) ) ) # ( !dmem_rtl_0_bypass[52] & ( \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( !dmem_rtl_0_bypass[51] ) ) ) # ( dmem_rtl_0_bypass[52] & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( (!\dmem~5_combout  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ))) # (\dmem~5_combout  & (((!dmem_rtl_0_bypass[51])))) ) ) ) # ( 
// !dmem_rtl_0_bypass[52] & ( !\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( !dmem_rtl_0_bypass[51] ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datac(!dmem_rtl_0_bypass[51]),
	.datad(!\dmem~5_combout ),
	.datae(!dmem_rtl_0_bypass[52]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~92 .extended_lut = "off";
defparam \wregval_ML~92 .lut_mask = 64'hF0F022F0F0F077F0;
defparam \wregval_ML~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N24
cyclonev_lcell_comb \wregval_ML~94 (
// Equation(s):
// \wregval_ML~94_combout  = ( \wregval_ML~92_combout  & ( (\MemWE~0_combout  & (((\wregval_ML~31_combout ) # (\wregval_ML~93_combout )) # (\wregval_ML~22_combout ))) ) ) # ( !\wregval_ML~92_combout  & ( (\MemWE~0_combout  & ((\wregval_ML~31_combout ) # 
// (\wregval_ML~93_combout ))) ) )

	.dataa(!\wregval_ML~22_combout ),
	.datab(!\MemWE~0_combout ),
	.datac(!\wregval_ML~93_combout ),
	.datad(!\wregval_ML~31_combout ),
	.datae(gnd),
	.dataf(!\wregval_ML~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~94 .extended_lut = "off";
defparam \wregval_ML~94 .lut_mask = 64'h0333033313331333;
defparam \wregval_ML~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N25
dffeas \wregval_ML[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[11]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[11] .is_wysiwyg = "true";
defparam \wregval_ML[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N42
cyclonev_lcell_comb \regs~54 (
// Equation(s):
// \regs~54_combout  = (!\regs~4_combout  & ((!regs_rtl_0_bypass[24] & (regs_rtl_0_bypass[23])) # (regs_rtl_0_bypass[24] & ((\regs_rtl_0|auto_generated|ram_block1a7 ))))) # (\regs~4_combout  & (regs_rtl_0_bypass[23]))

	.dataa(!\regs~4_combout ),
	.datab(!regs_rtl_0_bypass[23]),
	.datac(!regs_rtl_0_bypass[24]),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a7 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~54 .extended_lut = "off";
defparam \regs~54 .lut_mask = 64'h313B313B313B313B;
defparam \regs~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N54
cyclonev_lcell_comb \regval1_DL[7]_NEW252 (
// Equation(s):
// \regval1_DL[7]_OTERM253  = ( regval1_DL[7] & ( \regval2_DL~0_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[7]_NEW252_RTM0254~combout  & ((\regs~54_combout ) # (\always3~1_combout )))) ) ) ) # ( !regval1_DL[7] & ( \regval2_DL~0_combout  & ( 
// (!\isnop_D~0_combout  & (!\regval1_DL[7]_NEW252_RTM0254~combout  & \regs~54_combout )) ) ) ) # ( regval1_DL[7] & ( !\regval2_DL~0_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[7]_NEW252_RTM0254~combout  & \always3~1_combout )) ) ) )

	.dataa(!\isnop_D~0_combout ),
	.datab(!\regval1_DL[7]_NEW252_RTM0254~combout ),
	.datac(!\always3~1_combout ),
	.datad(!\regs~54_combout ),
	.datae(!regval1_DL[7]),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[7]_OTERM253 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[7]_NEW252 .extended_lut = "off";
defparam \regval1_DL[7]_NEW252 .lut_mask = 64'h0000080800880888;
defparam \regval1_DL[7]_NEW252 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N55
dffeas \regval1_DL[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[7]_OTERM253 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[7] .is_wysiwyg = "true";
defparam \regval1_DL[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N6
cyclonev_lcell_comb \ShiftLeft0~13 (
// Equation(s):
// \ShiftLeft0~13_combout  = ( \regval1_DL[10]~DUPLICATE_q  & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & ((regval1_DL[8]))) # (\aluin2_A[0]~0_combout  & (regval1_DL[7])) ) ) ) # ( !\regval1_DL[10]~DUPLICATE_q  & ( \aluin2_A[1]~1_combout  & ( 
// (!\aluin2_A[0]~0_combout  & ((regval1_DL[8]))) # (\aluin2_A[0]~0_combout  & (regval1_DL[7])) ) ) ) # ( \regval1_DL[10]~DUPLICATE_q  & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout ) # (regval1_DL[9]) ) ) ) # ( !\regval1_DL[10]~DUPLICATE_q  & ( 
// !\aluin2_A[1]~1_combout  & ( (regval1_DL[9] & \aluin2_A[0]~0_combout ) ) ) )

	.dataa(!regval1_DL[7]),
	.datab(!regval1_DL[8]),
	.datac(!regval1_DL[9]),
	.datad(!\aluin2_A[0]~0_combout ),
	.datae(!\regval1_DL[10]~DUPLICATE_q ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~13 .extended_lut = "off";
defparam \ShiftLeft0~13 .lut_mask = 64'h000FFF0F33553355;
defparam \ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N30
cyclonev_lcell_comb \ShiftLeft0~48 (
// Equation(s):
// \ShiftLeft0~48_combout  = ( \ShiftLeft0~15_combout  & ( (!\aluin2_A[3]~5_combout  & ((!\aluin2_A[2]~7_combout  & (\ShiftLeft0~13_combout )) # (\aluin2_A[2]~7_combout  & ((\ShiftLeft0~14_combout ))))) # (\aluin2_A[3]~5_combout  & (((!\aluin2_A[2]~7_combout 
// )))) ) ) # ( !\ShiftLeft0~15_combout  & ( (!\aluin2_A[3]~5_combout  & ((!\aluin2_A[2]~7_combout  & (\ShiftLeft0~13_combout )) # (\aluin2_A[2]~7_combout  & ((\ShiftLeft0~14_combout ))))) ) )

	.dataa(!\ShiftLeft0~13_combout ),
	.datab(!\aluin2_A[3]~5_combout ),
	.datac(!\aluin2_A[2]~7_combout ),
	.datad(!\ShiftLeft0~14_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~48 .extended_lut = "off";
defparam \ShiftLeft0~48 .lut_mask = 64'h404C404C707C707C;
defparam \ShiftLeft0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N33
cyclonev_lcell_comb \Selector36~1 (
// Equation(s):
// \Selector36~1_combout  = ( !\ShiftRight0~11_combout  & ( (\ShiftLeft0~48_combout  & \Selector32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftLeft0~48_combout ),
	.datad(!\Selector32~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~1 .extended_lut = "off";
defparam \Selector36~1 .lut_mask = 64'h000F000F00000000;
defparam \Selector36~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N57
cyclonev_lcell_comb \Selector36~5 (
// Equation(s):
// \Selector36~5_combout  = ( \Selector36~4_combout  & ( (\Selector46~0_combout  & (alufunc_DL[5] & ((\Selector36~2_combout ) # (\Selector36~1_combout )))) ) ) # ( !\Selector36~4_combout  & ( alufunc_DL[5] ) )

	.dataa(!\Selector46~0_combout ),
	.datab(!alufunc_DL[5]),
	.datac(!\Selector36~1_combout ),
	.datad(!\Selector36~2_combout ),
	.datae(gnd),
	.dataf(!\Selector36~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~5 .extended_lut = "off";
defparam \Selector36~5 .lut_mask = 64'h3333333301110111;
defparam \Selector36~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N40
dffeas \aluout_AL[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector36~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[10]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[10] .is_wysiwyg = "true";
defparam \aluout_AL[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y15_N8
dffeas \pcplus_AL[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[10] .is_wysiwyg = "true";
defparam \pcplus_AL[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y15_N6
cyclonev_lcell_comb \wregval_ML~96 (
// Equation(s):
// \wregval_ML~96_combout  = ( pcplus_AL[10] & ( \selmemout_AL~q  & ( (aluout_AL[10] & \selaluout_AL~q ) ) ) ) # ( !pcplus_AL[10] & ( \selmemout_AL~q  & ( (aluout_AL[10] & \selaluout_AL~q ) ) ) ) # ( pcplus_AL[10] & ( !\selmemout_AL~q  & ( (!\selaluout_AL~q 
// ) # (aluout_AL[10]) ) ) ) # ( !pcplus_AL[10] & ( !\selmemout_AL~q  & ( (aluout_AL[10] & \selaluout_AL~q ) ) ) )

	.dataa(gnd),
	.datab(!aluout_AL[10]),
	.datac(!\selaluout_AL~q ),
	.datad(gnd),
	.datae(!pcplus_AL[10]),
	.dataf(!\selmemout_AL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~96 .extended_lut = "off";
defparam \wregval_ML~96 .lut_mask = 64'h0303F3F303030303;
defparam \wregval_ML~96 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N32
dffeas \regval2_AL[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_DL[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[10] .is_wysiwyg = "true";
defparam \regval2_AL[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[49]~9 (
// Equation(s):
// \dmem_rtl_0_bypass[49]~9_combout  = ( !regval2_AL[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[49]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49]~9 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[49]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[49]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y15_N41
dffeas \dmem_rtl_0_bypass[49] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[49]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[49]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[50]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[50]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y15_N38
dffeas \dmem_rtl_0_bypass[50] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[50]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[10]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X22_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[10]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E0C6635D52708802054A2E30FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N30
cyclonev_lcell_comb \wregval_ML~95 (
// Equation(s):
// \wregval_ML~95_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (!dmem_rtl_0_bypass[49]) # ((!\dmem~5_combout  & dmem_rtl_0_bypass[50])) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (!\dmem~5_combout  & ((!dmem_rtl_0_bypass[50] & (!dmem_rtl_0_bypass[49])) # (dmem_rtl_0_bypass[50] & 
// ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))))) # (\dmem~5_combout  & (!dmem_rtl_0_bypass[49])) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (!\dmem~5_combout  & 
// ((!dmem_rtl_0_bypass[50] & (!dmem_rtl_0_bypass[49])) # (dmem_rtl_0_bypass[50] & ((\dmem_rtl_0|auto_generated|address_reg_b [0]))))) # (\dmem~5_combout  & (!dmem_rtl_0_bypass[49])) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (!dmem_rtl_0_bypass[49] & ((!dmem_rtl_0_bypass[50]) # (\dmem~5_combout ))) ) ) )

	.dataa(!\dmem~5_combout ),
	.datab(!dmem_rtl_0_bypass[49]),
	.datac(!dmem_rtl_0_bypass[50]),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~95 .extended_lut = "off";
defparam \wregval_ML~95 .lut_mask = 64'hC4C4C4CECEC4CECE;
defparam \wregval_ML~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N57
cyclonev_lcell_comb \wregval_ML~97 (
// Equation(s):
// \wregval_ML~97_combout  = ( \wregval_ML~31_combout  & ( \wregval_ML~95_combout  & ( \MemWE~0_combout  ) ) ) # ( !\wregval_ML~31_combout  & ( \wregval_ML~95_combout  & ( (\MemWE~0_combout  & ((\wregval_ML~96_combout ) # (\wregval_ML~22_combout ))) ) ) ) # 
// ( \wregval_ML~31_combout  & ( !\wregval_ML~95_combout  & ( \MemWE~0_combout  ) ) ) # ( !\wregval_ML~31_combout  & ( !\wregval_ML~95_combout  & ( (\wregval_ML~96_combout  & \MemWE~0_combout ) ) ) )

	.dataa(!\wregval_ML~22_combout ),
	.datab(!\wregval_ML~96_combout ),
	.datac(!\MemWE~0_combout ),
	.datad(gnd),
	.datae(!\wregval_ML~31_combout ),
	.dataf(!\wregval_ML~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~97 .extended_lut = "off";
defparam \wregval_ML~97 .lut_mask = 64'h03030F0F07070F0F;
defparam \wregval_ML~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N58
dffeas \wregval_ML[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[10]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[10] .is_wysiwyg = "true";
defparam \wregval_ML[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N27
cyclonev_lcell_comb \regs_rtl_0_bypass[54]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[54]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[54]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N29
dffeas \regs_rtl_0_bypass[54] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[54]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N26
dffeas \regs_rtl_0_bypass[53] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[53]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N24
cyclonev_lcell_comb \regs~44 (
// Equation(s):
// \regs~44_combout  = ( \regs~4_combout  & ( regs_rtl_0_bypass[53] ) ) # ( !\regs~4_combout  & ( (!regs_rtl_0_bypass[54] & ((regs_rtl_0_bypass[53]))) # (regs_rtl_0_bypass[54] & (\regs_rtl_0|auto_generated|ram_block1a22 )) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a22 ),
	.datab(gnd),
	.datac(!regs_rtl_0_bypass[54]),
	.datad(!regs_rtl_0_bypass[53]),
	.datae(gnd),
	.dataf(!\regs~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~44 .extended_lut = "off";
defparam \regs~44 .lut_mask = 64'h05F505F500FF00FF;
defparam \regs~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N39
cyclonev_lcell_comb \regval1_DL[22]_NEW282 (
// Equation(s):
// \regval1_DL[22]_OTERM283  = ( regval1_DL[22] & ( \regs~44_combout  & ( (!\regval1_DL[22]_NEW282_RTM0284~combout  & (!\isnop_D~0_combout  & ((\always3~1_combout ) # (\regval2_DL~0_combout )))) ) ) ) # ( !regval1_DL[22] & ( \regs~44_combout  & ( 
// (!\regval1_DL[22]_NEW282_RTM0284~combout  & (\regval2_DL~0_combout  & !\isnop_D~0_combout )) ) ) ) # ( regval1_DL[22] & ( !\regs~44_combout  & ( (!\regval1_DL[22]_NEW282_RTM0284~combout  & (\always3~1_combout  & !\isnop_D~0_combout )) ) ) )

	.dataa(!\regval1_DL[22]_NEW282_RTM0284~combout ),
	.datab(!\regval2_DL~0_combout ),
	.datac(!\always3~1_combout ),
	.datad(!\isnop_D~0_combout ),
	.datae(!regval1_DL[22]),
	.dataf(!\regs~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[22]_OTERM283 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[22]_NEW282 .extended_lut = "off";
defparam \regval1_DL[22]_NEW282 .lut_mask = 64'h00000A0022002A00;
defparam \regval1_DL[22]_NEW282 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N40
dffeas \regval1_DL[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[22]_OTERM283 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[22] .is_wysiwyg = "true";
defparam \regval1_DL[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N0
cyclonev_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( pcpred_DL[22] ) + ( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \Add3~54  ))
// \Add3~42  = CARRY(( pcpred_DL[22] ) + ( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \Add3~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datad(!pcpred_DL[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N0
cyclonev_lcell_comb \pcgood_B[22]~72 (
// Equation(s):
// \pcgood_B[22]~72_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((pcpred_DL[22])))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & (pcpred_DL[22])) # (\Selector46~19_combout  & ((\Add3~41_sumout ))))) # 
// (\Selector46~24_combout  & (((\Add3~41_sumout )))))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~41_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & (\Add4~41_sumout )) # (\Selector46~19_combout  & 
// ((\Add3~41_sumout ))))) # (\Selector46~24_combout  & (((\Add3~41_sumout )))))) ) )

	.dataa(!\Selector46~24_combout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Add4~41_sumout ),
	.datad(!\Add3~41_sumout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~19_combout ),
	.datag(!pcpred_DL[22]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[22]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[22]~72 .extended_lut = "on";
defparam \pcgood_B[22]~72 .lut_mask = 64'h0E1F0E1F0C3F0C3F;
defparam \pcgood_B[22]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N15
cyclonev_lcell_comb \PC~49 (
// Equation(s):
// \PC~49_combout  = ( PC[22] & ( \Add0~93_sumout  ) ) # ( !PC[22] & ( \Add0~93_sumout  & ( (!\always3~4_combout  & (\stall_F~0_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~1_combout )))) ) ) ) # ( PC[22] & ( !\Add0~93_sumout  & ( ((!\stall_F~0_combout ) # 
// ((\Mux2~4_combout  & \WideOr15~1_combout ))) # (\always3~4_combout ) ) ) )

	.dataa(!\Mux2~4_combout ),
	.datab(!\always3~4_combout ),
	.datac(!\WideOr15~1_combout ),
	.datad(!\stall_F~0_combout ),
	.datae(!PC[22]),
	.dataf(!\Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~49 .extended_lut = "off";
defparam \PC~49 .lut_mask = 64'h0000FF3700C8FFFF;
defparam \PC~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N18
cyclonev_lcell_comb \PC~50 (
// Equation(s):
// \PC~50_combout  = ( \pcgood_B[22]~72_combout  & ( \PC~49_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\pcgood_B[22]~72_combout  & ( \PC~49_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~6_combout  & 
// \Equal1~15_combout )) # (\isnop_DL~q ))) ) ) ) # ( \pcgood_B[22]~72_combout  & ( !\PC~49_combout  & ( (!\isnop_DL~q  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout ) # (!\Equal1~15_combout )))) ) ) )

	.dataa(!\isnop_DL~q ),
	.datab(!\Equal1~6_combout ),
	.datac(!\Equal1~15_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\pcgood_B[22]~72_combout ),
	.dataf(!\PC~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~50 .extended_lut = "off";
defparam \PC~50 .lut_mask = 64'h000000A8005700FF;
defparam \PC~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N20
dffeas \PC[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[22] .is_wysiwyg = "true";
defparam \PC[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N31
dffeas \pcpred_FL[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[22] .is_wysiwyg = "true";
defparam \pcpred_FL[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N9
cyclonev_lcell_comb \pcplus_DL~10 (
// Equation(s):
// \pcplus_DL~10_combout  = ( pcpred_FL[22] & ( (!\always3~1_combout ) # (pcpred_DL[22]) ) ) # ( !pcpred_FL[22] & ( (\always3~1_combout  & pcpred_DL[22]) ) )

	.dataa(!\always3~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!pcpred_DL[22]),
	.datae(gnd),
	.dataf(!pcpred_FL[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~10 .extended_lut = "off";
defparam \pcplus_DL~10 .lut_mask = 64'h00550055AAFFAAFF;
defparam \pcplus_DL~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N11
dffeas \pcpred_DL[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[22] .is_wysiwyg = "true";
defparam \pcpred_DL[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N3
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( pcpred_DL[23] ) + ( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \Add3~42  ))
// \Add3~30  = CARRY(( pcpred_DL[23] ) + ( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \Add3~42  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!pcpred_DL[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N6
cyclonev_lcell_comb \pcgood_B[23]~84 (
// Equation(s):
// \pcgood_B[23]~84_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((pcpred_DL[23])))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((pcpred_DL[23]))) # (\Selector46~19_combout  & (\Add3~29_sumout )))) # 
// (\Selector46~24_combout  & (\Add3~29_sumout )))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~29_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((\Add4~29_sumout ))) # (\Selector46~19_combout  & 
// (\Add3~29_sumout )))) # (\Selector46~24_combout  & (\Add3~29_sumout )))) ) )

	.dataa(!\isbranch_DL~q ),
	.datab(!\Add3~29_sumout ),
	.datac(!\Add4~29_sumout ),
	.datad(!\Selector46~24_combout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~19_combout ),
	.datag(!pcpred_DL[23]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[23]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[23]~84 .extended_lut = "on";
defparam \pcgood_B[23]~84 .lut_mask = 64'h0F1B0F1B1B1B1B1B;
defparam \pcgood_B[23]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N12
cyclonev_lcell_comb \PC~43 (
// Equation(s):
// \PC~43_combout  = ( PC[23] & ( \Add0~81_sumout  ) ) # ( !PC[23] & ( \Add0~81_sumout  & ( (!\always3~4_combout  & (\stall_F~0_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~1_combout )))) ) ) ) # ( PC[23] & ( !\Add0~81_sumout  & ( ((!\stall_F~0_combout ) # 
// ((\Mux2~4_combout  & \WideOr15~1_combout ))) # (\always3~4_combout ) ) ) )

	.dataa(!\Mux2~4_combout ),
	.datab(!\always3~4_combout ),
	.datac(!\stall_F~0_combout ),
	.datad(!\WideOr15~1_combout ),
	.datae(!PC[23]),
	.dataf(!\Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~43 .extended_lut = "off";
defparam \PC~43 .lut_mask = 64'h0000F3F70C08FFFF;
defparam \PC~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N54
cyclonev_lcell_comb \PC~44 (
// Equation(s):
// \PC~44_combout  = ( \pcgood_B[23]~84_combout  & ( \PC~43_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\pcgood_B[23]~84_combout  & ( \PC~43_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~6_combout  & 
// \Equal1~15_combout )) # (\isnop_DL~q ))) ) ) ) # ( \pcgood_B[23]~84_combout  & ( !\PC~43_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\isnop_DL~q  & ((!\Equal1~6_combout ) # (!\Equal1~15_combout )))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\isnop_DL~q ),
	.datac(!\Equal1~6_combout ),
	.datad(!\Equal1~15_combout ),
	.datae(!\pcgood_B[23]~84_combout ),
	.dataf(!\PC~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~44 .extended_lut = "off";
defparam \PC~44 .lut_mask = 64'h0000444011155555;
defparam \PC~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N56
dffeas \PC[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[23] .is_wysiwyg = "true";
defparam \PC[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N34
dffeas \pcpred_FL[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[23] .is_wysiwyg = "true";
defparam \pcpred_FL[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N57
cyclonev_lcell_comb \pcplus_DL~7 (
// Equation(s):
// \pcplus_DL~7_combout  = ( pcpred_DL[23] & ( \always3~1_combout  ) ) # ( pcpred_DL[23] & ( !\always3~1_combout  & ( pcpred_FL[23] ) ) ) # ( !pcpred_DL[23] & ( !\always3~1_combout  & ( pcpred_FL[23] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_FL[23]),
	.datad(gnd),
	.datae(!pcpred_DL[23]),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~7 .extended_lut = "off";
defparam \pcplus_DL~7 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \pcplus_DL~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N59
dffeas \pcpred_DL[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[23] .is_wysiwyg = "true";
defparam \pcpred_DL[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N54
cyclonev_lcell_comb \pcgood_B[24]~80 (
// Equation(s):
// \pcgood_B[24]~80_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((\pcpred_DL[24]~DUPLICATE_q )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((\pcpred_DL[24]~DUPLICATE_q ))) # (\Selector46~19_combout  & 
// (\Add3~33_sumout )))) # (\Selector46~24_combout  & (\Add3~33_sumout )))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~33_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((\Add4~33_sumout ))) # 
// (\Selector46~19_combout  & (\Add3~33_sumout )))) # (\Selector46~24_combout  & (\Add3~33_sumout )))) ) )

	.dataa(!\isbranch_DL~q ),
	.datab(!\Add3~33_sumout ),
	.datac(!\Add4~33_sumout ),
	.datad(!\Selector46~24_combout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~19_combout ),
	.datag(!\pcpred_DL[24]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[24]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[24]~80 .extended_lut = "on";
defparam \pcgood_B[24]~80 .lut_mask = 64'h0F1B0F1B1B1B1B1B;
defparam \pcgood_B[24]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N18
cyclonev_lcell_comb \PC~45 (
// Equation(s):
// \PC~45_combout  = ( PC[24] & ( \Add0~85_sumout  ) ) # ( !PC[24] & ( \Add0~85_sumout  & ( (\stall_F~0_combout  & (!\always3~4_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~1_combout )))) ) ) ) # ( PC[24] & ( !\Add0~85_sumout  & ( (!\stall_F~0_combout ) # 
// (((\Mux2~4_combout  & \WideOr15~1_combout )) # (\always3~4_combout )) ) ) )

	.dataa(!\stall_F~0_combout ),
	.datab(!\always3~4_combout ),
	.datac(!\Mux2~4_combout ),
	.datad(!\WideOr15~1_combout ),
	.datae(!PC[24]),
	.dataf(!\Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~45 .extended_lut = "off";
defparam \PC~45 .lut_mask = 64'h0000BBBF4440FFFF;
defparam \PC~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N12
cyclonev_lcell_comb \PC~46 (
// Equation(s):
// \PC~46_combout  = ( \pcgood_B[24]~80_combout  & ( \PC~45_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\pcgood_B[24]~80_combout  & ( \PC~45_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~6_combout  & 
// \Equal1~15_combout )) # (\isnop_DL~q ))) ) ) ) # ( \pcgood_B[24]~80_combout  & ( !\PC~45_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\isnop_DL~q  & ((!\Equal1~6_combout ) # (!\Equal1~15_combout )))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\isnop_DL~q ),
	.datac(!\Equal1~6_combout ),
	.datad(!\Equal1~15_combout ),
	.datae(!\pcgood_B[24]~80_combout ),
	.dataf(!\PC~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~46 .extended_lut = "off";
defparam \PC~46 .lut_mask = 64'h0000444011155555;
defparam \PC~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N13
dffeas \PC[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[24] .is_wysiwyg = "true";
defparam \PC[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N38
dffeas \pcpred_FL[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[24] .is_wysiwyg = "true";
defparam \pcpred_FL[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N35
dffeas \pcpred_DL[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[24] .is_wysiwyg = "true";
defparam \pcpred_DL[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N33
cyclonev_lcell_comb \pcplus_DL~8 (
// Equation(s):
// \pcplus_DL~8_combout  = ( \always3~1_combout  & ( pcpred_DL[24] ) ) # ( !\always3~1_combout  & ( pcpred_FL[24] ) )

	.dataa(!pcpred_FL[24]),
	.datab(gnd),
	.datac(gnd),
	.datad(!pcpred_DL[24]),
	.datae(gnd),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~8 .extended_lut = "off";
defparam \pcplus_DL~8 .lut_mask = 64'h5555555500FF00FF;
defparam \pcplus_DL~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N34
dffeas \pcpred_DL[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcpred_DL[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[24]~DUPLICATE .is_wysiwyg = "true";
defparam \pcpred_DL[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y15_N17
dffeas \pcplus_AL[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcpred_DL[24]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[24] .is_wysiwyg = "true";
defparam \pcplus_AL[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y15_N15
cyclonev_lcell_comb \wregval_ML~51 (
// Equation(s):
// \wregval_ML~51_combout  = ( pcplus_AL[24] & ( aluout_AL[24] & ( (!\selmemout_AL~q ) # (\selaluout_AL~q ) ) ) ) # ( !pcplus_AL[24] & ( aluout_AL[24] & ( \selaluout_AL~q  ) ) ) # ( pcplus_AL[24] & ( !aluout_AL[24] & ( (!\selaluout_AL~q  & !\selmemout_AL~q ) 
// ) ) )

	.dataa(!\selaluout_AL~q ),
	.datab(gnd),
	.datac(!\selmemout_AL~q ),
	.datad(gnd),
	.datae(!pcplus_AL[24]),
	.dataf(!aluout_AL[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~51 .extended_lut = "off";
defparam \wregval_ML~51 .lut_mask = 64'h0000A0A05555F5F5;
defparam \wregval_ML~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N14
dffeas \regval2_AL[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[24]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[24] .is_wysiwyg = "true";
defparam \regval2_AL[24] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[24]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[24]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X37_Y15_N20
dffeas \dmem_rtl_0_bypass[77] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[77]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[78]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[78]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[78]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y15_N50
dffeas \dmem_rtl_0_bypass[78] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[78]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N18
cyclonev_lcell_comb \wregval_ML~50 (
// Equation(s):
// \wregval_ML~50_combout  = ( dmem_rtl_0_bypass[77] & ( dmem_rtl_0_bypass[78] & ( ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ))) # (\dmem~5_combout ) ) ) ) # ( !dmem_rtl_0_bypass[77] & ( dmem_rtl_0_bypass[78] & ( (!\dmem~5_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[77] & ( !dmem_rtl_0_bypass[78] ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~5_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datae(!dmem_rtl_0_bypass[77]),
	.dataf(!dmem_rtl_0_bypass[78]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~50 .extended_lut = "off";
defparam \wregval_ML~50 .lut_mask = 64'h0000FFFF10D01FDF;
defparam \wregval_ML~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N39
cyclonev_lcell_comb \wregval_ML~52 (
// Equation(s):
// \wregval_ML~52_combout  = ( \wregval_ML~50_combout  & ( (\MemWE~0_combout  & ((\wregval_ML~51_combout ) # (\wregval_ML~22_combout ))) ) ) # ( !\wregval_ML~50_combout  & ( (\MemWE~0_combout  & \wregval_ML~51_combout ) ) )

	.dataa(!\wregval_ML~22_combout ),
	.datab(!\MemWE~0_combout ),
	.datac(!\wregval_ML~51_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_ML~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~52 .extended_lut = "off";
defparam \wregval_ML~52 .lut_mask = 64'h0303030313131313;
defparam \wregval_ML~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N40
dffeas \wregval_ML[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[24]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[24] .is_wysiwyg = "true";
defparam \wregval_ML[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N47
dffeas \regs_rtl_1_bypass[57] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[57]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[57] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N45
cyclonev_lcell_comb \regs~18 (
// Equation(s):
// \regs~18_combout  = ( \regs_rtl_1|auto_generated|ram_block1a24  & ( ((regs_rtl_1_bypass[58] & !\regs~1_combout )) # (regs_rtl_1_bypass[57]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a24  & ( (regs_rtl_1_bypass[57] & ((!regs_rtl_1_bypass[58]) # 
// (\regs~1_combout ))) ) )

	.dataa(gnd),
	.datab(!regs_rtl_1_bypass[58]),
	.datac(!\regs~1_combout ),
	.datad(!regs_rtl_1_bypass[57]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a24 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~18 .extended_lut = "off";
defparam \regs~18 .lut_mask = 64'h00CF00CF30FF30FF;
defparam \regs~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N51
cyclonev_lcell_comb \regval2_DL[24]_NEW360_RTM0362 (
// Equation(s):
// \regval2_DL[24]_NEW360_RTM0362~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[24]_NEW360_RTM0362~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[24]_NEW360_RTM0362 .extended_lut = "off";
defparam \regval2_DL[24]_NEW360_RTM0362 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \regval2_DL[24]_NEW360_RTM0362 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N24
cyclonev_lcell_comb \regval2_DL[24]_NEW360 (
// Equation(s):
// \regval2_DL[24]_OTERM361  = ( regval2_DL[24] & ( \regval2_DL~0_combout  & ( (!\isnop_D~0_combout  & (!\regval2_DL[24]_NEW360_RTM0362~combout  & ((\always3~1_combout ) # (\regs~18_combout )))) ) ) ) # ( !regval2_DL[24] & ( \regval2_DL~0_combout  & ( 
// (!\isnop_D~0_combout  & (\regs~18_combout  & !\regval2_DL[24]_NEW360_RTM0362~combout )) ) ) ) # ( regval2_DL[24] & ( !\regval2_DL~0_combout  & ( (!\isnop_D~0_combout  & (!\regval2_DL[24]_NEW360_RTM0362~combout  & \always3~1_combout )) ) ) )

	.dataa(!\isnop_D~0_combout ),
	.datab(!\regs~18_combout ),
	.datac(!\regval2_DL[24]_NEW360_RTM0362~combout ),
	.datad(!\always3~1_combout ),
	.datae(!regval2_DL[24]),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[24]_OTERM361 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[24]_NEW360 .extended_lut = "off";
defparam \regval2_DL[24]_NEW360 .lut_mask = 64'h000000A0202020A0;
defparam \regval2_DL[24]_NEW360 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N26
dffeas \regval2_DL[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[24]_OTERM361 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[24] .is_wysiwyg = "true";
defparam \regval2_DL[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N6
cyclonev_lcell_comb \ShiftRight0~2 (
// Equation(s):
// \ShiftRight0~2_combout  = ( \regval2_DL[23]~DUPLICATE_q  & ( (!\sxtimm_DL[15]~DUPLICATE_q  & \aluimm_DL~q ) ) ) # ( !\regval2_DL[23]~DUPLICATE_q  & ( (!\aluimm_DL~q  & (((!regval2_DL[24] & !regval2_DL[22])))) # (\aluimm_DL~q  & 
// (!\sxtimm_DL[15]~DUPLICATE_q )) ) )

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(!regval2_DL[24]),
	.datad(!regval2_DL[22]),
	.datae(gnd),
	.dataf(!\regval2_DL[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~2 .extended_lut = "off";
defparam \ShiftRight0~2 .lut_mask = 64'hE222E22222222222;
defparam \ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N45
cyclonev_lcell_comb \ShiftRight0~4 (
// Equation(s):
// \ShiftRight0~4_combout  = ( \aluimm_DL~q  & ( (!\sxtimm_DL[14]~DUPLICATE_q  & !\sxtimm_DL[15]~DUPLICATE_q ) ) ) # ( !\aluimm_DL~q  & ( (!regval2_DL[14] & !regval2_DL[15]) ) )

	.dataa(!regval2_DL[14]),
	.datab(!regval2_DL[15]),
	.datac(!\sxtimm_DL[14]~DUPLICATE_q ),
	.datad(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluimm_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~4 .extended_lut = "off";
defparam \ShiftRight0~4 .lut_mask = 64'h88888888F000F000;
defparam \ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N9
cyclonev_lcell_comb \ShiftRight0~5 (
// Equation(s):
// \ShiftRight0~5_combout  = ( regval2_DL[19] & ( (!\sxtimm_DL[15]~DUPLICATE_q  & \aluimm_DL~q ) ) ) # ( !regval2_DL[19] & ( (!\aluimm_DL~q  & (((!\regval2_DL[21]~DUPLICATE_q  & !\regval2_DL[20]~DUPLICATE_q )))) # (\aluimm_DL~q  & 
// (!\sxtimm_DL[15]~DUPLICATE_q )) ) )

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(!\regval2_DL[21]~DUPLICATE_q ),
	.datad(!\regval2_DL[20]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_DL[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~5 .extended_lut = "off";
defparam \ShiftRight0~5 .lut_mask = 64'hE222E22222222222;
defparam \ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N13
dffeas \regval2_DL[31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[31]_OTERM382 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[31]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N48
cyclonev_lcell_comb \ShiftRight0~0 (
// Equation(s):
// \ShiftRight0~0_combout  = ( !\sxtimm_DL[15]~DUPLICATE_q  & ( \aluimm_DL~q  ) ) # ( \sxtimm_DL[15]~DUPLICATE_q  & ( !\aluimm_DL~q  & ( (!regval2_DL[16] & (!\regval2_DL[27]~DUPLICATE_q  & (!\regval2_DL[31]~DUPLICATE_q  & !regval2_DL[28]))) ) ) ) # ( 
// !\sxtimm_DL[15]~DUPLICATE_q  & ( !\aluimm_DL~q  & ( (!regval2_DL[16] & (!\regval2_DL[27]~DUPLICATE_q  & (!\regval2_DL[31]~DUPLICATE_q  & !regval2_DL[28]))) ) ) )

	.dataa(!regval2_DL[16]),
	.datab(!\regval2_DL[27]~DUPLICATE_q ),
	.datac(!\regval2_DL[31]~DUPLICATE_q ),
	.datad(!regval2_DL[28]),
	.datae(!\sxtimm_DL[15]~DUPLICATE_q ),
	.dataf(!\aluimm_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~0 .extended_lut = "off";
defparam \ShiftRight0~0 .lut_mask = 64'h80008000FFFF0000;
defparam \ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N36
cyclonev_lcell_comb \ShiftRight0~3 (
// Equation(s):
// \ShiftRight0~3_combout  = ( \regval2_DL[17]~DUPLICATE_q  & ( (\aluimm_DL~q  & !\sxtimm_DL[15]~DUPLICATE_q ) ) ) # ( !\regval2_DL[17]~DUPLICATE_q  & ( (!\aluimm_DL~q  & (!regval2_DL[18])) # (\aluimm_DL~q  & ((!\sxtimm_DL[15]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!regval2_DL[18]),
	.datad(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval2_DL[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~3 .extended_lut = "off";
defparam \ShiftRight0~3 .lut_mask = 64'hF3C0F3C033003300;
defparam \ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N0
cyclonev_lcell_comb \ShiftRight0~1 (
// Equation(s):
// \ShiftRight0~1_combout  = ( \aluimm_DL~DUPLICATE_q  & ( regval2_DL[30] & ( !sxtimm_DL[15] ) ) ) # ( \aluimm_DL~DUPLICATE_q  & ( !regval2_DL[30] & ( !sxtimm_DL[15] ) ) ) # ( !\aluimm_DL~DUPLICATE_q  & ( !regval2_DL[30] & ( (!regval2_DL[29] & 
// (!regval2_DL[26] & !\regval2_DL[25]~DUPLICATE_q )) ) ) )

	.dataa(!regval2_DL[29]),
	.datab(!regval2_DL[26]),
	.datac(!sxtimm_DL[15]),
	.datad(!\regval2_DL[25]~DUPLICATE_q ),
	.datae(!\aluimm_DL~DUPLICATE_q ),
	.dataf(!regval2_DL[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~1 .extended_lut = "off";
defparam \ShiftRight0~1 .lut_mask = 64'h8800F0F00000F0F0;
defparam \ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N3
cyclonev_lcell_comb \ShiftRight0~6 (
// Equation(s):
// \ShiftRight0~6_combout  = ( \ShiftRight0~3_combout  & ( \ShiftRight0~1_combout  & ( (\ShiftRight0~2_combout  & (\ShiftRight0~4_combout  & (\ShiftRight0~5_combout  & \ShiftRight0~0_combout ))) ) ) )

	.dataa(!\ShiftRight0~2_combout ),
	.datab(!\ShiftRight0~4_combout ),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!\ShiftRight0~0_combout ),
	.datae(!\ShiftRight0~3_combout ),
	.dataf(!\ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~6 .extended_lut = "off";
defparam \ShiftRight0~6 .lut_mask = 64'h0000000000000001;
defparam \ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N18
cyclonev_lcell_comb \Selector46~22 (
// Equation(s):
// \Selector46~22_combout  = ( \ShiftRight0~6_combout  & ( (\ShiftRight0~10_combout  & !\aluin2_A[4]~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftRight0~10_combout ),
	.datad(!\aluin2_A[4]~6_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~22 .extended_lut = "off";
defparam \Selector46~22 .lut_mask = 64'h000000000F000F00;
defparam \Selector46~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N42
cyclonev_lcell_comb \ShiftRight0~65 (
// Equation(s):
// \ShiftRight0~65_combout  = ( \ShiftRight0~33_combout  & ( \ShiftRight0~53_combout  & ( (!\aluin2_A[2]~7_combout  & (((\ShiftRight0~61_combout ) # (\aluin2_A[3]~5_combout )))) # (\aluin2_A[2]~7_combout  & (((!\aluin2_A[3]~5_combout )) # 
// (\ShiftRight0~34_combout ))) ) ) ) # ( !\ShiftRight0~33_combout  & ( \ShiftRight0~53_combout  & ( (!\aluin2_A[2]~7_combout  & (((!\aluin2_A[3]~5_combout  & \ShiftRight0~61_combout )))) # (\aluin2_A[2]~7_combout  & (((!\aluin2_A[3]~5_combout )) # 
// (\ShiftRight0~34_combout ))) ) ) ) # ( \ShiftRight0~33_combout  & ( !\ShiftRight0~53_combout  & ( (!\aluin2_A[2]~7_combout  & (((\ShiftRight0~61_combout ) # (\aluin2_A[3]~5_combout )))) # (\aluin2_A[2]~7_combout  & (\ShiftRight0~34_combout  & 
// (\aluin2_A[3]~5_combout ))) ) ) ) # ( !\ShiftRight0~33_combout  & ( !\ShiftRight0~53_combout  & ( (!\aluin2_A[2]~7_combout  & (((!\aluin2_A[3]~5_combout  & \ShiftRight0~61_combout )))) # (\aluin2_A[2]~7_combout  & (\ShiftRight0~34_combout  & 
// (\aluin2_A[3]~5_combout ))) ) ) )

	.dataa(!\aluin2_A[2]~7_combout ),
	.datab(!\ShiftRight0~34_combout ),
	.datac(!\aluin2_A[3]~5_combout ),
	.datad(!\ShiftRight0~61_combout ),
	.datae(!\ShiftRight0~33_combout ),
	.dataf(!\ShiftRight0~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~65 .extended_lut = "off";
defparam \ShiftRight0~65 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \ShiftRight0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N12
cyclonev_lcell_comb \Selector39~4 (
// Equation(s):
// \Selector39~4_combout  = ( \Selector39~2_combout  & ( \ShiftRight0~65_combout  & ( (!alufunc_DL[0] & ((\Selector39~1_combout ) # (\Selector46~22_combout ))) ) ) ) # ( !\Selector39~2_combout  & ( \ShiftRight0~65_combout  & ( (!alufunc_DL[0] & 
// ((\Selector46~22_combout ) # (regval1_DL[31]))) ) ) ) # ( \Selector39~2_combout  & ( !\ShiftRight0~65_combout  & ( (!alufunc_DL[0] & (!\Selector46~22_combout  & \Selector39~1_combout )) ) ) ) # ( !\Selector39~2_combout  & ( !\ShiftRight0~65_combout  & ( 
// (!alufunc_DL[0] & (regval1_DL[31] & !\Selector46~22_combout )) ) ) )

	.dataa(!alufunc_DL[0]),
	.datab(!regval1_DL[31]),
	.datac(!\Selector46~22_combout ),
	.datad(!\Selector39~1_combout ),
	.datae(!\Selector39~2_combout ),
	.dataf(!\ShiftRight0~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~4 .extended_lut = "off";
defparam \Selector39~4 .lut_mask = 64'h202000A02A2A0AAA;
defparam \Selector39~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N33
cyclonev_lcell_comb \Selector39~7 (
// Equation(s):
// \Selector39~7_combout  = ( \Selector39~6_combout  & ( (\Selector46~0_combout  & (alufunc_DL[5] & ((\Selector39~3_combout ) # (\Selector39~4_combout )))) ) ) # ( !\Selector39~6_combout  & ( alufunc_DL[5] ) )

	.dataa(!\Selector46~0_combout ),
	.datab(!alufunc_DL[5]),
	.datac(!\Selector39~4_combout ),
	.datad(!\Selector39~3_combout ),
	.datae(gnd),
	.dataf(!\Selector39~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~7 .extended_lut = "off";
defparam \Selector39~7 .lut_mask = 64'h3333333301110111;
defparam \Selector39~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N14
dffeas \aluout_AL[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector39~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[7]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[7] .is_wysiwyg = "true";
defparam \aluout_AL[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N24
cyclonev_lcell_comb \wregval_ML~84 (
// Equation(s):
// \wregval_ML~84_combout  = ( aluout_AL[7] & ( (\MemWE~0_combout  & (((pcplus_AL[7]) # (\selaluout_AL~q )) # (\selmemout_AL~q ))) ) ) # ( !aluout_AL[7] & ( (\MemWE~0_combout  & (!\selaluout_AL~q  & ((pcplus_AL[7]) # (\selmemout_AL~q )))) ) )

	.dataa(!\selmemout_AL~q ),
	.datab(!\MemWE~0_combout ),
	.datac(!\selaluout_AL~q ),
	.datad(!pcplus_AL[7]),
	.datae(gnd),
	.dataf(!aluout_AL[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~84 .extended_lut = "off";
defparam \wregval_ML~84 .lut_mask = 64'h1030103013331333;
defparam \wregval_ML~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N26
dffeas \wregval_ML[7]_NEW_REG196 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[7]_OTERM197 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[7]_NEW_REG196 .is_wysiwyg = "true";
defparam \wregval_ML[7]_NEW_REG196 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N17
dffeas \wregval_ML[1]_NEW_REG12 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[1]_OTERM13 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[1]_NEW_REG12 .is_wysiwyg = "true";
defparam \wregval_ML[1]_NEW_REG12 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N45
cyclonev_lcell_comb \wregval_ML[7]_OTERM199~feeder (
// Equation(s):
// \wregval_ML[7]_OTERM199~feeder_combout  = ( \SW[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML[7]_OTERM199~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML[7]_OTERM199~feeder .extended_lut = "off";
defparam \wregval_ML[7]_OTERM199~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wregval_ML[7]_OTERM199~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N47
dffeas \wregval_ML[7]_NEW_REG198 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML[7]_OTERM199~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[7]_OTERM199 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[7]_NEW_REG198 .is_wysiwyg = "true";
defparam \wregval_ML[7]_NEW_REG198 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N51
cyclonev_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = ( aluout_AL[7] & ( (aluout_AL[4] & !aluout_AL[5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluout_AL[4]),
	.datad(!aluout_AL[5]),
	.datae(gnd),
	.dataf(!aluout_AL[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~0 .extended_lut = "off";
defparam \Equal5~0 .lut_mask = 64'h000000000F000F00;
defparam \Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N36
cyclonev_lcell_comb \Equal5~1 (
// Equation(s):
// \Equal5~1_combout  = ( \Equal5~0_combout  & ( \Equal4~9_combout  ) )

	.dataa(gnd),
	.datab(!\Equal4~9_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~1 .extended_lut = "off";
defparam \Equal5~1 .lut_mask = 64'h0000000033333333;
defparam \Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N38
dffeas \wregval_ML[9]_NEW_REG186 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[9]_OTERM187 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[9]_NEW_REG186 .is_wysiwyg = "true";
defparam \wregval_ML[9]_NEW_REG186 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N41
dffeas \regval2_AL[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_DL[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[7] .is_wysiwyg = "true";
defparam \regval2_AL[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[7]}),
	.portaaddr({\aluout_AL[14]~DUPLICATE_q ,\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[44]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[44]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N43
dffeas \dmem_rtl_0_bypass[44] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[43]~6 (
// Equation(s):
// \dmem_rtl_0_bypass[43]~6_combout  = !regval2_AL[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_AL[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[43]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43]~6 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[43]~6 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dmem_rtl_0_bypass[43]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N16
dffeas \dmem_rtl_0_bypass[43] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[43]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[7]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2000800200080000024000280FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N6
cyclonev_lcell_comb \wregval_M[7]~2 (
// Equation(s):
// \wregval_M[7]~2_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!\WideNor0~combout  & ((!\dmem~5_combout  & ((!dmem_rtl_0_bypass[44] & ((!dmem_rtl_0_bypass[43]))) # (dmem_rtl_0_bypass[44] & 
// (\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout )))) # (\dmem~5_combout  & (((!dmem_rtl_0_bypass[43])))))) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!\WideNor0~combout  & ((!\dmem~5_combout  & ((!dmem_rtl_0_bypass[44] & 
// ((!dmem_rtl_0_bypass[43]))) # (dmem_rtl_0_bypass[44] & (\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout )))) # (\dmem~5_combout  & (((!dmem_rtl_0_bypass[43])))))) ) )

	.dataa(!\dmem~5_combout ),
	.datab(!\WideNor0~combout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datad(!dmem_rtl_0_bypass[44]),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!dmem_rtl_0_bypass[43]),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[7]~2 .extended_lut = "on";
defparam \wregval_M[7]~2 .lut_mask = 64'hCC4CCC4C00080008;
defparam \wregval_M[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N8
dffeas \wregval_ML[7]_NEW_REG194 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[7]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[7]_OTERM195 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[7]_NEW_REG194 .is_wysiwyg = "true";
defparam \wregval_ML[7]_NEW_REG194 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N12
cyclonev_lcell_comb \wregval_ML~85 (
// Equation(s):
// \wregval_ML~85_combout  = ( \wregval_ML[9]_OTERM187  & ( \wregval_ML[7]_OTERM195  & ( \wregval_ML[7]_OTERM197  ) ) ) # ( !\wregval_ML[9]_OTERM187  & ( \wregval_ML[7]_OTERM195  & ( \wregval_ML[7]_OTERM197  ) ) ) # ( \wregval_ML[9]_OTERM187  & ( 
// !\wregval_ML[7]_OTERM195  & ( (\wregval_ML[7]_OTERM197  & ((!\wregval_ML[1]_OTERM13 ) # ((\wregval_ML[9]_OTERM189  & \wregval_ML[7]_OTERM199 )))) ) ) ) # ( !\wregval_ML[9]_OTERM187  & ( !\wregval_ML[7]_OTERM195  & ( (\wregval_ML[7]_OTERM197  & 
// ((!\wregval_ML[1]_OTERM13 ) # (\wregval_ML[9]_OTERM189 ))) ) ) )

	.dataa(!\wregval_ML[7]_OTERM197 ),
	.datab(!\wregval_ML[1]_OTERM13 ),
	.datac(!\wregval_ML[9]_OTERM189 ),
	.datad(!\wregval_ML[7]_OTERM199 ),
	.datae(!\wregval_ML[9]_OTERM187 ),
	.dataf(!\wregval_ML[7]_OTERM195 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~85 .extended_lut = "off";
defparam \wregval_ML~85 .lut_mask = 64'h4545444555555555;
defparam \wregval_ML~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N9
cyclonev_lcell_comb \regs_rtl_1_bypass[14]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[14]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N11
dffeas \regs_rtl_1_bypass[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N53
dffeas \regs_rtl_1_bypass[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N36
cyclonev_lcell_comb \regs~38 (
// Equation(s):
// \regs~38_combout  = (!regs_rtl_1_bypass[14] & (((regs_rtl_1_bypass[13])))) # (regs_rtl_1_bypass[14] & ((!\regs~1_combout  & (\regs_rtl_1|auto_generated|ram_block1a2 )) # (\regs~1_combout  & ((regs_rtl_1_bypass[13])))))

	.dataa(!\regs_rtl_1|auto_generated|ram_block1a2 ),
	.datab(!regs_rtl_1_bypass[14]),
	.datac(!regs_rtl_1_bypass[13]),
	.datad(!\regs~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~38 .extended_lut = "off";
defparam \regs~38 .lut_mask = 64'h1D0F1D0F1D0F1D0F;
defparam \regs~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N6
cyclonev_lcell_comb \regval2_DL[2]_NEW300 (
// Equation(s):
// \regval2_DL[2]_OTERM301  = ( regval2_DL[2] & ( \regval2_DL~0_combout  & ( (!\regval2_DL[2]_NEW300_RTM0302~combout  & (!\isnop_D~0_combout  & ((\regs~38_combout ) # (\always3~1_combout )))) ) ) ) # ( !regval2_DL[2] & ( \regval2_DL~0_combout  & ( 
// (!\regval2_DL[2]_NEW300_RTM0302~combout  & (\regs~38_combout  & !\isnop_D~0_combout )) ) ) ) # ( regval2_DL[2] & ( !\regval2_DL~0_combout  & ( (\always3~1_combout  & (!\regval2_DL[2]_NEW300_RTM0302~combout  & !\isnop_D~0_combout )) ) ) )

	.dataa(!\always3~1_combout ),
	.datab(!\regval2_DL[2]_NEW300_RTM0302~combout ),
	.datac(!\regs~38_combout ),
	.datad(!\isnop_D~0_combout ),
	.datae(!regval2_DL[2]),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[2]_OTERM301 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[2]_NEW300 .extended_lut = "off";
defparam \regval2_DL[2]_NEW300 .lut_mask = 64'h000044000C004C00;
defparam \regval2_DL[2]_NEW300 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N8
dffeas \regval2_DL[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[2]_OTERM301 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[2]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N42
cyclonev_lcell_comb \aluin2_A[2]~7 (
// Equation(s):
// \aluin2_A[2]~7_combout  = ( \aluimm_DL~q  & ( sxtimm_DL[2] ) ) # ( !\aluimm_DL~q  & ( \regval2_DL[2]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\regval2_DL[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!sxtimm_DL[2]),
	.datae(gnd),
	.dataf(!\aluimm_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[2]~7 .extended_lut = "off";
defparam \aluin2_A[2]~7 .lut_mask = 64'h3333333300FF00FF;
defparam \aluin2_A[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N18
cyclonev_lcell_comb \ShiftLeft0~21 (
// Equation(s):
// \ShiftLeft0~21_combout  = ( \ShiftLeft0~20_combout  & ( \ShiftLeft0~17_combout  & ( (!\aluin2_A[2]~7_combout  & (((!\aluin2_A[3]~5_combout ) # (\ShiftLeft0~19_combout )))) # (\aluin2_A[2]~7_combout  & (((\aluin2_A[3]~5_combout )) # (\ShiftLeft0~18_combout 
// ))) ) ) ) # ( !\ShiftLeft0~20_combout  & ( \ShiftLeft0~17_combout  & ( (!\aluin2_A[2]~7_combout  & (((!\aluin2_A[3]~5_combout ) # (\ShiftLeft0~19_combout )))) # (\aluin2_A[2]~7_combout  & (\ShiftLeft0~18_combout  & ((!\aluin2_A[3]~5_combout )))) ) ) ) # ( 
// \ShiftLeft0~20_combout  & ( !\ShiftLeft0~17_combout  & ( (!\aluin2_A[2]~7_combout  & (((\ShiftLeft0~19_combout  & \aluin2_A[3]~5_combout )))) # (\aluin2_A[2]~7_combout  & (((\aluin2_A[3]~5_combout )) # (\ShiftLeft0~18_combout ))) ) ) ) # ( 
// !\ShiftLeft0~20_combout  & ( !\ShiftLeft0~17_combout  & ( (!\aluin2_A[2]~7_combout  & (((\ShiftLeft0~19_combout  & \aluin2_A[3]~5_combout )))) # (\aluin2_A[2]~7_combout  & (\ShiftLeft0~18_combout  & ((!\aluin2_A[3]~5_combout )))) ) ) )

	.dataa(!\aluin2_A[2]~7_combout ),
	.datab(!\ShiftLeft0~18_combout ),
	.datac(!\ShiftLeft0~19_combout ),
	.datad(!\aluin2_A[3]~5_combout ),
	.datae(!\ShiftLeft0~20_combout ),
	.dataf(!\ShiftLeft0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~21 .extended_lut = "off";
defparam \ShiftLeft0~21 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N30
cyclonev_lcell_comb \ShiftRight0~37 (
// Equation(s):
// \ShiftRight0~37_combout  = ( \ShiftRight0~34_combout  & ( \ShiftRight0~36_combout  & ( ((!\aluin2_A[3]~5_combout  & (\ShiftRight0~33_combout )) # (\aluin2_A[3]~5_combout  & ((\ShiftRight0~35_combout )))) # (\aluin2_A[2]~7_combout ) ) ) ) # ( 
// !\ShiftRight0~34_combout  & ( \ShiftRight0~36_combout  & ( (!\aluin2_A[2]~7_combout  & ((!\aluin2_A[3]~5_combout  & (\ShiftRight0~33_combout )) # (\aluin2_A[3]~5_combout  & ((\ShiftRight0~35_combout ))))) # (\aluin2_A[2]~7_combout  & 
// (((\aluin2_A[3]~5_combout )))) ) ) ) # ( \ShiftRight0~34_combout  & ( !\ShiftRight0~36_combout  & ( (!\aluin2_A[2]~7_combout  & ((!\aluin2_A[3]~5_combout  & (\ShiftRight0~33_combout )) # (\aluin2_A[3]~5_combout  & ((\ShiftRight0~35_combout ))))) # 
// (\aluin2_A[2]~7_combout  & (((!\aluin2_A[3]~5_combout )))) ) ) ) # ( !\ShiftRight0~34_combout  & ( !\ShiftRight0~36_combout  & ( (!\aluin2_A[2]~7_combout  & ((!\aluin2_A[3]~5_combout  & (\ShiftRight0~33_combout )) # (\aluin2_A[3]~5_combout  & 
// ((\ShiftRight0~35_combout ))))) ) ) )

	.dataa(!\aluin2_A[2]~7_combout ),
	.datab(!\ShiftRight0~33_combout ),
	.datac(!\ShiftRight0~35_combout ),
	.datad(!\aluin2_A[3]~5_combout ),
	.datae(!\ShiftRight0~34_combout ),
	.dataf(!\ShiftRight0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~37 .extended_lut = "off";
defparam \ShiftRight0~37 .lut_mask = 64'h220A770A225F775F;
defparam \ShiftRight0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N48
cyclonev_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = ( !alufunc_DL[0] & ( \ShiftRight0~11_combout  & ( \regval1_DL[31]~DUPLICATE_q  ) ) ) # ( alufunc_DL[0] & ( !\ShiftRight0~11_combout  & ( (!\aluin2_A[4]~6_combout  & \ShiftLeft0~21_combout ) ) ) ) # ( !alufunc_DL[0] & ( 
// !\ShiftRight0~11_combout  & ( (!\aluin2_A[4]~6_combout  & ((\ShiftRight0~37_combout ))) # (\aluin2_A[4]~6_combout  & (\regval1_DL[31]~DUPLICATE_q )) ) ) )

	.dataa(!\regval1_DL[31]~DUPLICATE_q ),
	.datab(!\aluin2_A[4]~6_combout ),
	.datac(!\ShiftLeft0~21_combout ),
	.datad(!\ShiftRight0~37_combout ),
	.datae(!alufunc_DL[0]),
	.dataf(!\ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~0 .extended_lut = "off";
defparam \Selector31~0 .lut_mask = 64'h11DD0C0C55550000;
defparam \Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N18
cyclonev_lcell_comb \aluin2_A[15]~11 (
// Equation(s):
// \aluin2_A[15]~11_combout  = ( \sxtimm_DL[15]~DUPLICATE_q  & ( (regval2_DL[15]) # (\aluimm_DL~q ) ) ) # ( !\sxtimm_DL[15]~DUPLICATE_q  & ( (!\aluimm_DL~q  & regval2_DL[15]) ) )

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(gnd),
	.datad(!regval2_DL[15]),
	.datae(gnd),
	.dataf(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[15]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[15]~11 .extended_lut = "off";
defparam \aluin2_A[15]~11 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \aluin2_A[15]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N3
cyclonev_lcell_comb \Selector31~1 (
// Equation(s):
// \Selector31~1_combout  = ( \aluin2_A[15]~11_combout  & ( regval1_DL[15] & ( (!\alufunc_DL[3]~DUPLICATE_q  & (\Selector24~0_combout )) # (\alufunc_DL[3]~DUPLICATE_q  & ((\Selector28~1_combout ))) ) ) ) # ( !\aluin2_A[15]~11_combout  & ( regval1_DL[15] & ( 
// (!\alufunc_DL[3]~DUPLICATE_q  & (((\Selector24~0_combout  & alufunc_DL[0])) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (\Selector24~0_combout  & (!alufunc_DL[0]))) ) ) ) # ( \aluin2_A[15]~11_combout  & ( !regval1_DL[15] & ( 
// (!\alufunc_DL[3]~DUPLICATE_q  & (((\Selector24~0_combout  & alufunc_DL[0])) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (\Selector24~0_combout  & (!alufunc_DL[0]))) ) ) ) # ( !\aluin2_A[15]~11_combout  & ( !regval1_DL[15] & ( 
// (\alufunc_DL[3]~DUPLICATE_q  & ((\Selector28~1_combout ) # (\Selector24~0_combout ))) ) ) )

	.dataa(!\alufunc_DL[3]~DUPLICATE_q ),
	.datab(!\Selector24~0_combout ),
	.datac(!alufunc_DL[0]),
	.datad(!\Selector28~1_combout ),
	.datae(!\aluin2_A[15]~11_combout ),
	.dataf(!regval1_DL[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~1 .extended_lut = "off";
defparam \Selector31~1 .lut_mask = 64'h115512BA12BA2277;
defparam \Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N48
cyclonev_lcell_comb \Selector31~3 (
// Equation(s):
// \Selector31~3_combout  = ( \Selector31~1_combout  & ( \Selector31~2_combout  & ( alufunc_DL[5] ) ) ) # ( !\Selector31~1_combout  & ( \Selector31~2_combout  & ( alufunc_DL[5] ) ) ) # ( \Selector31~1_combout  & ( !\Selector31~2_combout  & ( alufunc_DL[5] ) 
// ) ) # ( !\Selector31~1_combout  & ( !\Selector31~2_combout  & ( (alufunc_DL[5] & (\Selector46~0_combout  & \Selector31~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!alufunc_DL[5]),
	.datac(!\Selector46~0_combout ),
	.datad(!\Selector31~0_combout ),
	.datae(!\Selector31~1_combout ),
	.dataf(!\Selector31~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~3 .extended_lut = "off";
defparam \Selector31~3 .lut_mask = 64'h0003333333333333;
defparam \Selector31~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N50
dffeas \dmem_rtl_0_bypass[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector31~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N37
dffeas \dmem_rtl_0_bypass[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector32~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N52
dffeas \aluout_AL[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector31~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[15]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[15] .is_wysiwyg = "true";
defparam \aluout_AL[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N23
dffeas \dmem_rtl_0_bypass[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_AL[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N41
dffeas \aluout_AL[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector33~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[13]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[13] .is_wysiwyg = "true";
defparam \aluout_AL[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N44
dffeas \dmem_rtl_0_bypass[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_AL[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N20
dffeas \dmem_rtl_0_bypass[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_AL[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N14
dffeas \dmem_rtl_0_bypass[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector33~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N18
cyclonev_lcell_comb \dmem~2 (
// Equation(s):
// \dmem~2_combout  = ( dmem_rtl_0_bypass[25] & ( dmem_rtl_0_bypass[24] & ( (dmem_rtl_0_bypass[26] & (dmem_rtl_0_bypass[23] & (!dmem_rtl_0_bypass[28] $ (dmem_rtl_0_bypass[27])))) ) ) ) # ( !dmem_rtl_0_bypass[25] & ( dmem_rtl_0_bypass[24] & ( 
// (!dmem_rtl_0_bypass[26] & (dmem_rtl_0_bypass[23] & (!dmem_rtl_0_bypass[28] $ (dmem_rtl_0_bypass[27])))) ) ) ) # ( dmem_rtl_0_bypass[25] & ( !dmem_rtl_0_bypass[24] & ( (dmem_rtl_0_bypass[26] & (!dmem_rtl_0_bypass[23] & (!dmem_rtl_0_bypass[28] $ 
// (dmem_rtl_0_bypass[27])))) ) ) ) # ( !dmem_rtl_0_bypass[25] & ( !dmem_rtl_0_bypass[24] & ( (!dmem_rtl_0_bypass[26] & (!dmem_rtl_0_bypass[23] & (!dmem_rtl_0_bypass[28] $ (dmem_rtl_0_bypass[27])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[28]),
	.datab(!dmem_rtl_0_bypass[26]),
	.datac(!dmem_rtl_0_bypass[27]),
	.datad(!dmem_rtl_0_bypass[23]),
	.datae(!dmem_rtl_0_bypass[25]),
	.dataf(!dmem_rtl_0_bypass[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~2 .extended_lut = "off";
defparam \dmem~2 .lut_mask = 64'h8400210000840021;
defparam \dmem~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N1
dffeas \dmem_rtl_0_bypass[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector38~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y14_N23
dffeas \aluout_AL[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector37~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[9]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[9] .is_wysiwyg = "true";
defparam \aluout_AL[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y14_N47
dffeas \dmem_rtl_0_bypass[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_AL[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y14_N34
dffeas \dmem_rtl_0_bypass[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector39~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y14_N32
dffeas \dmem_rtl_0_bypass[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector37~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y14_N20
dffeas \dmem_rtl_0_bypass[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_AL[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y14_N17
dffeas \dmem_rtl_0_bypass[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_AL[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N18
cyclonev_lcell_comb \dmem~3 (
// Equation(s):
// \dmem~3_combout  = ( dmem_rtl_0_bypass[13] & ( dmem_rtl_0_bypass[11] & ( (dmem_rtl_0_bypass[14] & (dmem_rtl_0_bypass[12] & (!dmem_rtl_0_bypass[15] $ (dmem_rtl_0_bypass[16])))) ) ) ) # ( !dmem_rtl_0_bypass[13] & ( dmem_rtl_0_bypass[11] & ( 
// (!dmem_rtl_0_bypass[14] & (dmem_rtl_0_bypass[12] & (!dmem_rtl_0_bypass[15] $ (dmem_rtl_0_bypass[16])))) ) ) ) # ( dmem_rtl_0_bypass[13] & ( !dmem_rtl_0_bypass[11] & ( (dmem_rtl_0_bypass[14] & (!dmem_rtl_0_bypass[12] & (!dmem_rtl_0_bypass[15] $ 
// (dmem_rtl_0_bypass[16])))) ) ) ) # ( !dmem_rtl_0_bypass[13] & ( !dmem_rtl_0_bypass[11] & ( (!dmem_rtl_0_bypass[14] & (!dmem_rtl_0_bypass[12] & (!dmem_rtl_0_bypass[15] $ (dmem_rtl_0_bypass[16])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[14]),
	.datab(!dmem_rtl_0_bypass[15]),
	.datac(!dmem_rtl_0_bypass[12]),
	.datad(!dmem_rtl_0_bypass[16]),
	.datae(!dmem_rtl_0_bypass[13]),
	.dataf(!dmem_rtl_0_bypass[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~3 .extended_lut = "off";
defparam \dmem~3 .lut_mask = 64'h8020401008020401;
defparam \dmem~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N58
dffeas \dmem_rtl_0_bypass[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector36~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N23
dffeas \aluout_AL[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector34~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[12]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[12] .is_wysiwyg = "true";
defparam \aluout_AL[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N47
dffeas \dmem_rtl_0_bypass[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_AL[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N35
dffeas \dmem_rtl_0_bypass[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_AL[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N8
dffeas \dmem_rtl_0_bypass[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector34~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N38
dffeas \dmem_rtl_0_bypass[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_AL[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N1
dffeas \dmem_rtl_0_bypass[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector35~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N36
cyclonev_lcell_comb \dmem~4 (
// Equation(s):
// \dmem~4_combout  = ( dmem_rtl_0_bypass[19] & ( dmem_rtl_0_bypass[20] & ( (!dmem_rtl_0_bypass[18] & (!dmem_rtl_0_bypass[17] & (!dmem_rtl_0_bypass[21] $ (dmem_rtl_0_bypass[22])))) # (dmem_rtl_0_bypass[18] & (dmem_rtl_0_bypass[17] & (!dmem_rtl_0_bypass[21] $ 
// (dmem_rtl_0_bypass[22])))) ) ) ) # ( !dmem_rtl_0_bypass[19] & ( !dmem_rtl_0_bypass[20] & ( (!dmem_rtl_0_bypass[18] & (!dmem_rtl_0_bypass[17] & (!dmem_rtl_0_bypass[21] $ (dmem_rtl_0_bypass[22])))) # (dmem_rtl_0_bypass[18] & (dmem_rtl_0_bypass[17] & 
// (!dmem_rtl_0_bypass[21] $ (dmem_rtl_0_bypass[22])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[18]),
	.datab(!dmem_rtl_0_bypass[21]),
	.datac(!dmem_rtl_0_bypass[17]),
	.datad(!dmem_rtl_0_bypass[22]),
	.datae(!dmem_rtl_0_bypass[19]),
	.dataf(!dmem_rtl_0_bypass[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~4 .extended_lut = "off";
defparam \dmem~4 .lut_mask = 64'h8421000000008421;
defparam \dmem~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N55
dffeas \dmem_rtl_0_bypass[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector40~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N17
dffeas \dmem_rtl_0_bypass[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_AL[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N10
dffeas \dmem_rtl_0_bypass[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_AL[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N28
dffeas \dmem_rtl_0_bypass[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector41~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N14
dffeas \dmem_rtl_0_bypass[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_AL[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N25
dffeas \dmem_rtl_0_bypass[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector42~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N12
cyclonev_lcell_comb \dmem~1 (
// Equation(s):
// \dmem~1_combout  = ( dmem_rtl_0_bypass[9] & ( dmem_rtl_0_bypass[6] & ( (dmem_rtl_0_bypass[10] & (dmem_rtl_0_bypass[5] & (!dmem_rtl_0_bypass[7] $ (dmem_rtl_0_bypass[8])))) ) ) ) # ( !dmem_rtl_0_bypass[9] & ( dmem_rtl_0_bypass[6] & ( (!dmem_rtl_0_bypass[10] 
// & (dmem_rtl_0_bypass[5] & (!dmem_rtl_0_bypass[7] $ (dmem_rtl_0_bypass[8])))) ) ) ) # ( dmem_rtl_0_bypass[9] & ( !dmem_rtl_0_bypass[6] & ( (dmem_rtl_0_bypass[10] & (!dmem_rtl_0_bypass[5] & (!dmem_rtl_0_bypass[7] $ (dmem_rtl_0_bypass[8])))) ) ) ) # ( 
// !dmem_rtl_0_bypass[9] & ( !dmem_rtl_0_bypass[6] & ( (!dmem_rtl_0_bypass[10] & (!dmem_rtl_0_bypass[5] & (!dmem_rtl_0_bypass[7] $ (dmem_rtl_0_bypass[8])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[10]),
	.datab(!dmem_rtl_0_bypass[7]),
	.datac(!dmem_rtl_0_bypass[5]),
	.datad(!dmem_rtl_0_bypass[8]),
	.datae(!dmem_rtl_0_bypass[9]),
	.dataf(!dmem_rtl_0_bypass[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~1 .extended_lut = "off";
defparam \dmem~1 .lut_mask = 64'h8020401008020401;
defparam \dmem~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N10
dffeas \dmem_rtl_0_bypass[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector44~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N11
dffeas \aluout_AL[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector43~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[3]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[3] .is_wysiwyg = "true";
defparam \aluout_AL[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N55
dffeas \dmem_rtl_0_bypass[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_AL[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N28
dffeas \dmem_rtl_0_bypass[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemWE~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N16
dffeas \dmem_rtl_0_bypass[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector43~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N8
dffeas \dmem_rtl_0_bypass[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_AL[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N6
cyclonev_lcell_comb \dmem~0 (
// Equation(s):
// \dmem~0_combout  = ( dmem_rtl_0_bypass[1] & ( (dmem_rtl_0_bypass[2] & (dmem_rtl_0_bypass[0] & (!dmem_rtl_0_bypass[3] $ (dmem_rtl_0_bypass[4])))) ) ) # ( !dmem_rtl_0_bypass[1] & ( (!dmem_rtl_0_bypass[2] & (dmem_rtl_0_bypass[0] & (!dmem_rtl_0_bypass[3] $ 
// (dmem_rtl_0_bypass[4])))) ) )

	.dataa(!dmem_rtl_0_bypass[2]),
	.datab(!dmem_rtl_0_bypass[3]),
	.datac(!dmem_rtl_0_bypass[0]),
	.datad(!dmem_rtl_0_bypass[4]),
	.datae(!dmem_rtl_0_bypass[1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~0 .extended_lut = "off";
defparam \dmem~0 .lut_mask = 64'h0802040108020401;
defparam \dmem~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N54
cyclonev_lcell_comb \dmem~5 (
// Equation(s):
// \dmem~5_combout  = ( \dmem~1_combout  & ( \dmem~0_combout  & ( (\dmem~2_combout  & (\dmem~3_combout  & \dmem~4_combout )) ) ) )

	.dataa(gnd),
	.datab(!\dmem~2_combout ),
	.datac(!\dmem~3_combout ),
	.datad(!\dmem~4_combout ),
	.datae(!\dmem~1_combout ),
	.dataf(!\dmem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~5 .extended_lut = "off";
defparam \dmem~5 .lut_mask = 64'h0000000000000003;
defparam \dmem~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N35
dffeas \regval2_AL[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[6]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[6] .is_wysiwyg = "true";
defparam \regval2_AL[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N55
dffeas \dmem_rtl_0_bypass[41] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[42]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[42]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N37
dffeas \dmem_rtl_0_bypass[42] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[6]}),
	.portaaddr({\aluout_AL[14]~DUPLICATE_q ,\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002BFE828200080800000000D200000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[6]}),
	.portaaddr({\aluout_AL[14]~DUPLICATE_q ,\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N57
cyclonev_lcell_comb \wregval_ML~100 (
// Equation(s):
// \wregval_ML~100_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( ((!\dmem~5_combout  & dmem_rtl_0_bypass[42])) # (dmem_rtl_0_bypass[41]) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( (!\dmem~5_combout  & ((!dmem_rtl_0_bypass[42] & (dmem_rtl_0_bypass[41])) # (dmem_rtl_0_bypass[42] & 
// ((\dmem_rtl_0|auto_generated|address_reg_b [0]))))) # (\dmem~5_combout  & (dmem_rtl_0_bypass[41])) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( (!\dmem~5_combout  & 
// ((!dmem_rtl_0_bypass[42] & (dmem_rtl_0_bypass[41])) # (dmem_rtl_0_bypass[42] & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))))) # (\dmem~5_combout  & (dmem_rtl_0_bypass[41])) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( (dmem_rtl_0_bypass[41] & ((!dmem_rtl_0_bypass[42]) # (\dmem~5_combout ))) ) ) )

	.dataa(!\dmem~5_combout ),
	.datab(!dmem_rtl_0_bypass[41]),
	.datac(!dmem_rtl_0_bypass[42]),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~100 .extended_lut = "off";
defparam \wregval_ML~100 .lut_mask = 64'h31313B31313B3B3B;
defparam \wregval_ML~100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N59
dffeas \wregval_ML[6]_NEW_REG30 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[6]_OTERM31 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[6]_NEW_REG30 .is_wysiwyg = "true";
defparam \wregval_ML[6]_NEW_REG30 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N22
dffeas \pcplus_AL[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcpred_DL[6]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[6] .is_wysiwyg = "true";
defparam \pcplus_AL[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N30
cyclonev_lcell_comb \wregval_ML~103 (
// Equation(s):
// \wregval_ML~103_combout  = (!\selaluout_AL~q  & ((!pcplus_AL[6]) # (\selmemout_AL~q )))

	.dataa(gnd),
	.datab(!\selaluout_AL~q ),
	.datac(!pcplus_AL[6]),
	.datad(!\selmemout_AL~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~103 .extended_lut = "off";
defparam \wregval_ML~103 .lut_mask = 64'hC0CCC0CCC0CCC0CC;
defparam \wregval_ML~103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N32
dffeas \wregval_ML[6]_NEW_REG36 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[6]_OTERM37 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[6]_NEW_REG36 .is_wysiwyg = "true";
defparam \wregval_ML[6]_NEW_REG36 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N33
cyclonev_lcell_comb \wregval_ML~101 (
// Equation(s):
// \wregval_ML~101_combout  = (\selaluout_AL~q  & !aluout_AL[6])

	.dataa(gnd),
	.datab(!\selaluout_AL~q ),
	.datac(!aluout_AL[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~101 .extended_lut = "off";
defparam \wregval_ML~101 .lut_mask = 64'h3030303030303030;
defparam \wregval_ML~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N35
dffeas \wregval_ML[6]_NEW_REG32 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[6]_OTERM33 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[6]_NEW_REG32 .is_wysiwyg = "true";
defparam \wregval_ML[6]_NEW_REG32 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N53
dffeas \wregval_ML[1]_NEW_REG16 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[1]_OTERM17 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[1]_NEW_REG16 .is_wysiwyg = "true";
defparam \wregval_ML[1]_NEW_REG16 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N53
dffeas \wregval_ML[6]_OTERM35_NEW_REG452 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[6]_OTERM35_OTERM453 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[6]_OTERM35_NEW_REG452 .is_wysiwyg = "true";
defparam \wregval_ML[6]_OTERM35_NEW_REG452 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N11
dffeas \dmem_rtl_0_bypass[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_AL[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0_bypass[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[5]~DUPLICATE .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N0
cyclonev_lcell_comb \ShiftRight0~55 (
// Equation(s):
// \ShiftRight0~55_combout  = ( \regval1_DL[1]~DUPLICATE_q  & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & (\regval1_DL[3]~DUPLICATE_q )) # (\aluin2_A[0]~0_combout  & ((regval1_DL[4]))) ) ) ) # ( !\regval1_DL[1]~DUPLICATE_q  & ( 
// \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & (\regval1_DL[3]~DUPLICATE_q )) # (\aluin2_A[0]~0_combout  & ((regval1_DL[4]))) ) ) ) # ( \regval1_DL[1]~DUPLICATE_q  & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout ) # 
// (\regval1_DL[2]~DUPLICATE_q ) ) ) ) # ( !\regval1_DL[1]~DUPLICATE_q  & ( !\aluin2_A[1]~1_combout  & ( (\aluin2_A[0]~0_combout  & \regval1_DL[2]~DUPLICATE_q ) ) ) )

	.dataa(!\regval1_DL[3]~DUPLICATE_q ),
	.datab(!regval1_DL[4]),
	.datac(!\aluin2_A[0]~0_combout ),
	.datad(!\regval1_DL[2]~DUPLICATE_q ),
	.datae(!\regval1_DL[1]~DUPLICATE_q ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~55 .extended_lut = "off";
defparam \ShiftRight0~55 .lut_mask = 64'h000FF0FF53535353;
defparam \ShiftRight0~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N6
cyclonev_lcell_comb \ShiftRight0~56 (
// Equation(s):
// \ShiftRight0~56_combout  = ( \ShiftRight0~55_combout  & ( \aluin2_A[2]~7_combout  & ( (!\aluin2_A[3]~5_combout  & ((\ShiftRight0~16_combout ))) # (\aluin2_A[3]~5_combout  & (\ShiftRight0~18_combout )) ) ) ) # ( !\ShiftRight0~55_combout  & ( 
// \aluin2_A[2]~7_combout  & ( (!\aluin2_A[3]~5_combout  & ((\ShiftRight0~16_combout ))) # (\aluin2_A[3]~5_combout  & (\ShiftRight0~18_combout )) ) ) ) # ( \ShiftRight0~55_combout  & ( !\aluin2_A[2]~7_combout  & ( (!\aluin2_A[3]~5_combout ) # 
// (\ShiftRight0~17_combout ) ) ) ) # ( !\ShiftRight0~55_combout  & ( !\aluin2_A[2]~7_combout  & ( (\aluin2_A[3]~5_combout  & \ShiftRight0~17_combout ) ) ) )

	.dataa(!\ShiftRight0~18_combout ),
	.datab(!\aluin2_A[3]~5_combout ),
	.datac(!\ShiftRight0~16_combout ),
	.datad(!\ShiftRight0~17_combout ),
	.datae(!\ShiftRight0~55_combout ),
	.dataf(!\aluin2_A[2]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~56 .extended_lut = "off";
defparam \ShiftRight0~56 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \ShiftRight0~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N36
cyclonev_lcell_comb \Selector45~2 (
// Equation(s):
// \Selector45~2_combout  = ( \ShiftRight0~56_combout  & ( (!alufunc_DL[0] & (!\ShiftRight0~11_combout  & ((!\aluin2_A[4]~6_combout ) # (\ShiftRight0~43_combout )))) ) ) # ( !\ShiftRight0~56_combout  & ( (\aluin2_A[4]~6_combout  & (\ShiftRight0~43_combout  & 
// (!alufunc_DL[0] & !\ShiftRight0~11_combout ))) ) )

	.dataa(!\aluin2_A[4]~6_combout ),
	.datab(!\ShiftRight0~43_combout ),
	.datac(!alufunc_DL[0]),
	.datad(!\ShiftRight0~11_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~2 .extended_lut = "off";
defparam \Selector45~2 .lut_mask = 64'h10001000B000B000;
defparam \Selector45~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N18
cyclonev_lcell_comb \Selector45~3 (
// Equation(s):
// \Selector45~3_combout  = ( regval1_DL[1] & ( \aluin2_A[1]~1_combout  & ( (!\alufunc_DL[3]~DUPLICATE_q  & (\Selector24~0_combout )) # (\alufunc_DL[3]~DUPLICATE_q  & ((\Selector28~1_combout ))) ) ) ) # ( !regval1_DL[1] & ( \aluin2_A[1]~1_combout  & ( 
// (!\alufunc_DL[3]~DUPLICATE_q  & (((\Selector24~0_combout  & alufunc_DL[0])) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (\Selector24~0_combout  & ((!alufunc_DL[0])))) ) ) ) # ( regval1_DL[1] & ( !\aluin2_A[1]~1_combout  & ( 
// (!\alufunc_DL[3]~DUPLICATE_q  & (((\Selector24~0_combout  & alufunc_DL[0])) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (\Selector24~0_combout  & ((!alufunc_DL[0])))) ) ) ) # ( !regval1_DL[1] & ( !\aluin2_A[1]~1_combout  & ( 
// (\alufunc_DL[3]~DUPLICATE_q  & ((\Selector28~1_combout ) # (\Selector24~0_combout ))) ) ) )

	.dataa(!\Selector24~0_combout ),
	.datab(!\Selector28~1_combout ),
	.datac(!alufunc_DL[0]),
	.datad(!\alufunc_DL[3]~DUPLICATE_q ),
	.datae(!regval1_DL[1]),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~3 .extended_lut = "off";
defparam \Selector45~3 .lut_mask = 64'h0077375037505533;
defparam \Selector45~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N54
cyclonev_lcell_comb \Selector45~4 (
// Equation(s):
// \Selector45~4_combout  = ( \Add2~89_sumout  & ( \Add1~89_sumout  & ( (!\Selector45~3_combout  & !\Selector39~0_combout ) ) ) ) # ( !\Add2~89_sumout  & ( \Add1~89_sumout  & ( (!\Selector45~3_combout  & ((!\Selector39~0_combout ) # 
// (\alufunc_DL[3]~DUPLICATE_q ))) ) ) ) # ( \Add2~89_sumout  & ( !\Add1~89_sumout  & ( (!\Selector45~3_combout  & ((!\Selector39~0_combout ) # (!\alufunc_DL[3]~DUPLICATE_q ))) ) ) ) # ( !\Add2~89_sumout  & ( !\Add1~89_sumout  & ( !\Selector45~3_combout  ) ) 
// )

	.dataa(!\Selector45~3_combout ),
	.datab(gnd),
	.datac(!\Selector39~0_combout ),
	.datad(!\alufunc_DL[3]~DUPLICATE_q ),
	.datae(!\Add2~89_sumout ),
	.dataf(!\Add1~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~4 .extended_lut = "off";
defparam \Selector45~4 .lut_mask = 64'hAAAAAAA0A0AAA0A0;
defparam \Selector45~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N30
cyclonev_lcell_comb \Selector45~1 (
// Equation(s):
// \Selector45~1_combout  = ( \Selector45~0_combout  & ( \ShiftLeft0~10_combout  & ( (!\ShiftRight0~11_combout ) # (\Selector15~0_OTERM473 ) ) ) ) # ( !\Selector45~0_combout  & ( \ShiftLeft0~10_combout  & ( (\Selector15~0_OTERM473  & \ShiftRight0~11_combout 
// ) ) ) ) # ( \Selector45~0_combout  & ( !\ShiftLeft0~10_combout  & ( (\Selector15~0_OTERM473  & \ShiftRight0~11_combout ) ) ) ) # ( !\Selector45~0_combout  & ( !\ShiftLeft0~10_combout  & ( (\Selector15~0_OTERM473  & \ShiftRight0~11_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector15~0_OTERM473 ),
	.datad(!\ShiftRight0~11_combout ),
	.datae(!\Selector45~0_combout ),
	.dataf(!\ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~1 .extended_lut = "off";
defparam \Selector45~1 .lut_mask = 64'h000F000F000FFF0F;
defparam \Selector45~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N6
cyclonev_lcell_comb \Selector45~5 (
// Equation(s):
// \Selector45~5_combout  = ( \Selector45~4_combout  & ( \Selector45~1_combout  & ( (\Selector46~0_combout  & alufunc_DL[5]) ) ) ) # ( !\Selector45~4_combout  & ( \Selector45~1_combout  & ( alufunc_DL[5] ) ) ) # ( \Selector45~4_combout  & ( 
// !\Selector45~1_combout  & ( (\Selector45~2_combout  & (\Selector46~0_combout  & alufunc_DL[5])) ) ) ) # ( !\Selector45~4_combout  & ( !\Selector45~1_combout  & ( alufunc_DL[5] ) ) )

	.dataa(!\Selector45~2_combout ),
	.datab(!\Selector46~0_combout ),
	.datac(!alufunc_DL[5]),
	.datad(gnd),
	.datae(!\Selector45~4_combout ),
	.dataf(!\Selector45~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~5 .extended_lut = "off";
defparam \Selector45~5 .lut_mask = 64'h0F0F01010F0F0303;
defparam \Selector45~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N7
dffeas \aluout_AL[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector45~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[1]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[1] .is_wysiwyg = "true";
defparam \aluout_AL[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N42
cyclonev_lcell_comb \Equal4~4 (
// Equation(s):
// \Equal4~4_combout  = ( aluout_AL[28] & ( (aluout_AL[31] & (aluout_AL[29] & aluout_AL[30])) ) )

	.dataa(gnd),
	.datab(!aluout_AL[31]),
	.datac(!aluout_AL[29]),
	.datad(!aluout_AL[30]),
	.datae(gnd),
	.dataf(!aluout_AL[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~4 .extended_lut = "off";
defparam \Equal4~4 .lut_mask = 64'h0000000000030003;
defparam \Equal4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N9
cyclonev_lcell_comb \Equal4~5 (
// Equation(s):
// \Equal4~5_combout  = ( !aluout_AL[6] & ( \Equal4~4_combout  & ( (!aluout_AL[1] & (!aluout_AL[2] & !\aluout_AL[3]~DUPLICATE_q )) ) ) )

	.dataa(!aluout_AL[1]),
	.datab(gnd),
	.datac(!aluout_AL[2]),
	.datad(!\aluout_AL[3]~DUPLICATE_q ),
	.datae(!aluout_AL[6]),
	.dataf(!\Equal4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~5 .extended_lut = "off";
defparam \Equal4~5 .lut_mask = 64'h00000000A0000000;
defparam \Equal4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N36
cyclonev_lcell_comb \Equal4~6 (
// Equation(s):
// \Equal4~6_combout  = ( \Equal4~5_combout  & ( (!aluout_AL[11] & (!\aluout_AL[9]~DUPLICATE_q  & (!aluout_AL[8] & !aluout_AL[10]))) ) )

	.dataa(!aluout_AL[11]),
	.datab(!\aluout_AL[9]~DUPLICATE_q ),
	.datac(!aluout_AL[8]),
	.datad(!aluout_AL[10]),
	.datae(gnd),
	.dataf(!\Equal4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~6 .extended_lut = "off";
defparam \Equal4~6 .lut_mask = 64'h0000000080008000;
defparam \Equal4~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N37
dffeas \wregval_ML[6]_OTERM35_NEW_REG450 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal4~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[6]_OTERM35_OTERM451 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[6]_OTERM35_NEW_REG450 .is_wysiwyg = "true";
defparam \wregval_ML[6]_OTERM35_NEW_REG450 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N16
dffeas \wregval_ML[6]_OTERM35_NEW_REG448 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[6]_OTERM35_OTERM449 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[6]_OTERM35_NEW_REG448 .is_wysiwyg = "true";
defparam \wregval_ML[6]_OTERM35_NEW_REG448 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y12_N56
dffeas \wregval_ML[6]_OTERM35_NEW_REG454 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[6]_OTERM35_OTERM455 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[6]_OTERM35_NEW_REG454 .is_wysiwyg = "true";
defparam \wregval_ML[6]_OTERM35_NEW_REG454 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N14
dffeas \wregval_ML[4]_OTERM51_NEW_REG428 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Equal4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[4]_OTERM51_OTERM429 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[4]_OTERM51_NEW_REG428 .is_wysiwyg = "true";
defparam \wregval_ML[4]_OTERM51_NEW_REG428 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N54
cyclonev_lcell_comb \wregval_ML~102 (
// Equation(s):
// \wregval_ML~102_combout  = ( \wregval_ML[6]_OTERM35_OTERM455  & ( \wregval_ML[4]_OTERM51_OTERM429  & ( (\wregval_ML[6]_OTERM35_OTERM453  & (\dmem_rtl_0_bypass[5]~DUPLICATE_q  & (\wregval_ML[6]_OTERM35_OTERM451  & \wregval_ML[6]_OTERM35_OTERM449 ))) ) ) )

	.dataa(!\wregval_ML[6]_OTERM35_OTERM453 ),
	.datab(!\dmem_rtl_0_bypass[5]~DUPLICATE_q ),
	.datac(!\wregval_ML[6]_OTERM35_OTERM451 ),
	.datad(!\wregval_ML[6]_OTERM35_OTERM449 ),
	.datae(!\wregval_ML[6]_OTERM35_OTERM455 ),
	.dataf(!\wregval_ML[4]_OTERM51_OTERM429 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~102 .extended_lut = "off";
defparam \wregval_ML~102 .lut_mask = 64'h0000000000000001;
defparam \wregval_ML~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N51
cyclonev_lcell_comb \wregval_ML~104 (
// Equation(s):
// \wregval_ML~104_combout  = ( \wregval_ML[1]_OTERM17  & ( \wregval_ML~102_combout  & ( (\wregval_ML[6]_OTERM31  & \wregval_ML[3]_OTERM3 ) ) ) ) # ( !\wregval_ML[1]_OTERM17  & ( \wregval_ML~102_combout  & ( (\wregval_ML[3]_OTERM3  & !\wregval_ML[6]_OTERM33 
// ) ) ) ) # ( \wregval_ML[1]_OTERM17  & ( !\wregval_ML~102_combout  & ( (\wregval_ML[6]_OTERM31  & \wregval_ML[3]_OTERM3 ) ) ) ) # ( !\wregval_ML[1]_OTERM17  & ( !\wregval_ML~102_combout  & ( (!\wregval_ML[6]_OTERM37  & (\wregval_ML[3]_OTERM3  & 
// !\wregval_ML[6]_OTERM33 )) ) ) )

	.dataa(!\wregval_ML[6]_OTERM31 ),
	.datab(!\wregval_ML[6]_OTERM37 ),
	.datac(!\wregval_ML[3]_OTERM3 ),
	.datad(!\wregval_ML[6]_OTERM33 ),
	.datae(!\wregval_ML[1]_OTERM17 ),
	.dataf(!\wregval_ML~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~104 .extended_lut = "off";
defparam \wregval_ML~104 .lut_mask = 64'h0C0005050F000505;
defparam \wregval_ML~104 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N48
cyclonev_lcell_comb \regs~55 (
// Equation(s):
// \regs~55_combout  = ( \regs_rtl_0|auto_generated|ram_block1a8  & ( ((!\regs~4_combout  & regs_rtl_0_bypass[26])) # (regs_rtl_0_bypass[25]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a8  & ( (regs_rtl_0_bypass[25] & ((!regs_rtl_0_bypass[26]) # 
// (\regs~4_combout ))) ) )

	.dataa(!\regs~4_combout ),
	.datab(!regs_rtl_0_bypass[26]),
	.datac(gnd),
	.datad(!regs_rtl_0_bypass[25]),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~55 .extended_lut = "off";
defparam \regs~55 .lut_mask = 64'h00DD00DD22FF22FF;
defparam \regs~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N30
cyclonev_lcell_comb \regval1_DL[8]_NEW249 (
// Equation(s):
// \regval1_DL[8]_OTERM250  = ( regval1_DL[8] & ( \always3~1_combout  & ( (!\regval1_DL[8]_NEW249_RTM0251~combout  & !\isnop_D~0_combout ) ) ) ) # ( !regval1_DL[8] & ( \always3~1_combout  & ( (!\regval1_DL[8]_NEW249_RTM0251~combout  & (!\isnop_D~0_combout  & 
// (\regval2_DL~0_combout  & \regs~55_combout ))) ) ) ) # ( regval1_DL[8] & ( !\always3~1_combout  & ( (!\regval1_DL[8]_NEW249_RTM0251~combout  & (!\isnop_D~0_combout  & (\regval2_DL~0_combout  & \regs~55_combout ))) ) ) ) # ( !regval1_DL[8] & ( 
// !\always3~1_combout  & ( (!\regval1_DL[8]_NEW249_RTM0251~combout  & (!\isnop_D~0_combout  & (\regval2_DL~0_combout  & \regs~55_combout ))) ) ) )

	.dataa(!\regval1_DL[8]_NEW249_RTM0251~combout ),
	.datab(!\isnop_D~0_combout ),
	.datac(!\regval2_DL~0_combout ),
	.datad(!\regs~55_combout ),
	.datae(!regval1_DL[8]),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[8]_OTERM250 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[8]_NEW249 .extended_lut = "off";
defparam \regval1_DL[8]_NEW249 .lut_mask = 64'h0008000800088888;
defparam \regval1_DL[8]_NEW249 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N31
dffeas \regval1_DL[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[8]_OTERM250 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[8] .is_wysiwyg = "true";
defparam \regval1_DL[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N6
cyclonev_lcell_comb \Selector38~3 (
// Equation(s):
// \Selector38~3_combout  = ( \aluin2_A[8]~2_combout  & ( \Selector28~1_combout  & ( (!regval1_DL[8] & ((!\alufunc_DL[3]~DUPLICATE_q ) # ((!alufunc_DL[0] & \Selector24~0_combout )))) # (regval1_DL[8] & (((\Selector24~0_combout ) # (\alufunc_DL[3]~DUPLICATE_q 
// )))) ) ) ) # ( !\aluin2_A[8]~2_combout  & ( \Selector28~1_combout  & ( (!regval1_DL[8] & (((\alufunc_DL[3]~DUPLICATE_q )))) # (regval1_DL[8] & ((!\alufunc_DL[3]~DUPLICATE_q ) # ((!alufunc_DL[0] & \Selector24~0_combout )))) ) ) ) # ( \aluin2_A[8]~2_combout 
//  & ( !\Selector28~1_combout  & ( (\Selector24~0_combout  & (!\alufunc_DL[3]~DUPLICATE_q  $ (((!regval1_DL[8] & !alufunc_DL[0]))))) ) ) ) # ( !\aluin2_A[8]~2_combout  & ( !\Selector28~1_combout  & ( (\Selector24~0_combout  & (!\alufunc_DL[3]~DUPLICATE_q  $ 
// (((!regval1_DL[8]) # (!alufunc_DL[0]))))) ) ) )

	.dataa(!regval1_DL[8]),
	.datab(!alufunc_DL[0]),
	.datac(!\alufunc_DL[3]~DUPLICATE_q ),
	.datad(!\Selector24~0_combout ),
	.datae(!\aluin2_A[8]~2_combout ),
	.dataf(!\Selector28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~3 .extended_lut = "off";
defparam \Selector38~3 .lut_mask = 64'h001E00785A5EA5FD;
defparam \Selector38~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N54
cyclonev_lcell_comb \Selector38~4 (
// Equation(s):
// \Selector38~4_combout  = ( !\Selector38~3_combout  & ( \Add1~73_sumout  & ( (!\Selector28~0_combout ) # ((!\Selector37~0_combout  & ((!\Selector37~1_combout ) # (!\Add2~73_sumout )))) ) ) ) # ( !\Selector38~3_combout  & ( !\Add1~73_sumout  & ( 
// (!\Selector28~0_combout ) # ((!\Selector37~1_combout ) # (!\Add2~73_sumout )) ) ) )

	.dataa(!\Selector37~0_combout ),
	.datab(!\Selector28~0_combout ),
	.datac(!\Selector37~1_combout ),
	.datad(!\Add2~73_sumout ),
	.datae(!\Selector38~3_combout ),
	.dataf(!\Add1~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~4 .extended_lut = "off";
defparam \Selector38~4 .lut_mask = 64'hFFFC0000EEEC0000;
defparam \Selector38~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N0
cyclonev_lcell_comb \Selector38~5 (
// Equation(s):
// \Selector38~5_combout  = ( \Selector38~2_combout  & ( (alufunc_DL[5] & ((!\Selector38~4_combout ) # (\Selector46~0_combout ))) ) ) # ( !\Selector38~2_combout  & ( (alufunc_DL[5] & ((!\Selector38~4_combout ) # ((\Selector46~0_combout  & 
// \Selector38~1_combout )))) ) )

	.dataa(!\Selector46~0_combout ),
	.datab(!alufunc_DL[5]),
	.datac(!\Selector38~4_combout ),
	.datad(!\Selector38~1_combout ),
	.datae(gnd),
	.dataf(!\Selector38~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~5 .extended_lut = "off";
defparam \Selector38~5 .lut_mask = 64'h3031303131313131;
defparam \Selector38~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N40
dffeas \aluout_AL[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector38~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[8]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[8] .is_wysiwyg = "true";
defparam \aluout_AL[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N51
cyclonev_lcell_comb \wregval_ML~82 (
// Equation(s):
// \wregval_ML~82_combout  = ( !aluout_AL[8] & ( \selaluout_AL~q  ) )

	.dataa(gnd),
	.datab(!\selaluout_AL~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_AL[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~82 .extended_lut = "off";
defparam \wregval_ML~82 .lut_mask = 64'h3333333300000000;
defparam \wregval_ML~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N53
dffeas \wregval_ML[8]_NEW_REG46 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[8]_OTERM47 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[8]_NEW_REG46 .is_wysiwyg = "true";
defparam \wregval_ML[8]_NEW_REG46 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N59
dffeas \pcplus_AL[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[8] .is_wysiwyg = "true";
defparam \pcplus_AL[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N15
cyclonev_lcell_comb \wregval_ML~81 (
// Equation(s):
// \wregval_ML~81_combout  = ( !\selaluout_AL~q  & ( (!pcplus_AL[8]) # (\selmemout_AL~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_AL[8]),
	.datad(!\selmemout_AL~q ),
	.datae(gnd),
	.dataf(!\selaluout_AL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~81 .extended_lut = "off";
defparam \wregval_ML~81 .lut_mask = 64'hF0FFF0FF00000000;
defparam \wregval_ML~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N17
dffeas \wregval_ML[8]_NEW_REG44 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[8]_OTERM45 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[8]_NEW_REG44 .is_wysiwyg = "true";
defparam \wregval_ML[8]_NEW_REG44 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N18
cyclonev_lcell_comb \wregval_ML~1 (
// Equation(s):
// \wregval_ML~1_combout  = ( !\WideNor0~combout  & ( \selmemout_AL~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\WideNor0~combout ),
	.dataf(!\selmemout_AL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~1 .extended_lut = "off";
defparam \wregval_ML~1 .lut_mask = 64'h00000000FFFF0000;
defparam \wregval_ML~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N56
dffeas \wregval_ML[8]_NEW_REG38 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[8]_OTERM39 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[8]_NEW_REG38 .is_wysiwyg = "true";
defparam \wregval_ML[8]_NEW_REG38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[46]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[46]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N25
dffeas \dmem_rtl_0_bypass[46] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[46]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N35
dffeas \regval2_AL[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[8]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[8] .is_wysiwyg = "true";
defparam \regval2_AL[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N32
dffeas \dmem_rtl_0_bypass[45] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[45]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[8]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[8]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000140A0A01D0C502204040022400000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N27
cyclonev_lcell_comb \wregval_ML~79 (
// Equation(s):
// \wregval_ML~79_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!dmem_rtl_0_bypass[46] & (dmem_rtl_0_bypass[45])) # (dmem_rtl_0_bypass[46] & ((!\dmem~5_combout  & 
// ((\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ))) # (\dmem~5_combout  & (dmem_rtl_0_bypass[45])))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!dmem_rtl_0_bypass[46] & 
// (dmem_rtl_0_bypass[45])) # (dmem_rtl_0_bypass[46] & ((!\dmem~5_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ))) # (\dmem~5_combout  & (dmem_rtl_0_bypass[45])))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( ((dmem_rtl_0_bypass[46] & !\dmem~5_combout )) # (dmem_rtl_0_bypass[45]) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( 
// (dmem_rtl_0_bypass[45] & ((!dmem_rtl_0_bypass[46]) # (\dmem~5_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[46]),
	.datab(!dmem_rtl_0_bypass[45]),
	.datac(!\dmem~5_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~79 .extended_lut = "off";
defparam \wregval_ML~79 .lut_mask = 64'h2323737323732373;
defparam \wregval_ML~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N29
dffeas \wregval_ML[8]_NEW_REG40 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[8]_OTERM41 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[8]_NEW_REG40 .is_wysiwyg = "true";
defparam \wregval_ML[8]_NEW_REG40 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N5
dffeas \wregval_ML[3]_OTERM9_NEW_REG420 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\selmemout_AL~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[3]_OTERM9_OTERM421 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[3]_OTERM9_NEW_REG420 .is_wysiwyg = "true";
defparam \wregval_ML[3]_OTERM9_NEW_REG420 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N16
dffeas \wregval_ML[4]_OTERM51_NEW_REG430 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Equal4~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[4]_OTERM51_OTERM431 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[4]_OTERM51_NEW_REG430 .is_wysiwyg = "true";
defparam \wregval_ML[4]_OTERM51_NEW_REG430 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N37
dffeas \wregval_ML[3]_OTERM9_NEW_REG422 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\WideNor0~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[3]_OTERM9_OTERM423 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[3]_OTERM9_NEW_REG422 .is_wysiwyg = "true";
defparam \wregval_ML[3]_OTERM9_NEW_REG422 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y12_N35
dffeas \wregval_ML[8]_OTERM43_NEW_REG436 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[8]_OTERM43_OTERM437 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[8]_OTERM43_NEW_REG436 .is_wysiwyg = "true";
defparam \wregval_ML[8]_OTERM43_NEW_REG436 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N53
dffeas \wregval_ML[4]_OTERM51_NEW_REG432 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[4]_OTERM51_OTERM433 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[4]_OTERM51_NEW_REG432 .is_wysiwyg = "true";
defparam \wregval_ML[4]_OTERM51_NEW_REG432 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N33
cyclonev_lcell_comb \wregval_ML~80 (
// Equation(s):
// \wregval_ML~80_combout  = ( \wregval_ML[8]_OTERM43_OTERM437  & ( \wregval_ML[4]_OTERM51_OTERM433  & ( (\wregval_ML[3]_OTERM9_OTERM421  & (\wregval_ML[4]_OTERM51_OTERM431  & (\wregval_ML[4]_OTERM51_OTERM429  & \wregval_ML[3]_OTERM9_OTERM423 ))) ) ) )

	.dataa(!\wregval_ML[3]_OTERM9_OTERM421 ),
	.datab(!\wregval_ML[4]_OTERM51_OTERM431 ),
	.datac(!\wregval_ML[4]_OTERM51_OTERM429 ),
	.datad(!\wregval_ML[3]_OTERM9_OTERM423 ),
	.datae(!\wregval_ML[8]_OTERM43_OTERM437 ),
	.dataf(!\wregval_ML[4]_OTERM51_OTERM433 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~80 .extended_lut = "off";
defparam \wregval_ML~80 .lut_mask = 64'h0000000000000001;
defparam \wregval_ML~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N33
cyclonev_lcell_comb \wregval_ML~83 (
// Equation(s):
// \wregval_ML~83_combout  = ( \wregval_ML[8]_OTERM41  & ( \wregval_ML~80_combout  & ( (!\wregval_ML[8]_OTERM47  & \wregval_ML[3]_OTERM3 ) ) ) ) # ( !\wregval_ML[8]_OTERM41  & ( \wregval_ML~80_combout  & ( (!\wregval_ML[8]_OTERM47  & \wregval_ML[3]_OTERM3 ) 
// ) ) ) # ( \wregval_ML[8]_OTERM41  & ( !\wregval_ML~80_combout  & ( (!\wregval_ML[8]_OTERM47  & (\wregval_ML[3]_OTERM3  & ((!\wregval_ML[8]_OTERM45 ) # (\wregval_ML[8]_OTERM39 )))) ) ) ) # ( !\wregval_ML[8]_OTERM41  & ( !\wregval_ML~80_combout  & ( 
// (!\wregval_ML[8]_OTERM47  & (\wregval_ML[3]_OTERM3  & !\wregval_ML[8]_OTERM45 )) ) ) )

	.dataa(!\wregval_ML[8]_OTERM47 ),
	.datab(!\wregval_ML[3]_OTERM3 ),
	.datac(!\wregval_ML[8]_OTERM45 ),
	.datad(!\wregval_ML[8]_OTERM39 ),
	.datae(!\wregval_ML[8]_OTERM41 ),
	.dataf(!\wregval_ML~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~83 .extended_lut = "off";
defparam \wregval_ML~83 .lut_mask = 64'h2020202222222222;
defparam \wregval_ML~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N32
dffeas \regs_rtl_1_bypass[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~83_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N15
cyclonev_lcell_comb \regs~28 (
// Equation(s):
// \regs~28_combout  = ( \regs_rtl_1|auto_generated|ram_block1a8  & ( ((regs_rtl_1_bypass[26] & !\regs~1_combout )) # (regs_rtl_1_bypass[25]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a8  & ( (regs_rtl_1_bypass[25] & ((!regs_rtl_1_bypass[26]) # 
// (\regs~1_combout ))) ) )

	.dataa(!regs_rtl_1_bypass[26]),
	.datab(gnd),
	.datac(!regs_rtl_1_bypass[25]),
	.datad(!\regs~1_combout ),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~28 .extended_lut = "off";
defparam \regs~28 .lut_mask = 64'h0A0F0A0F5F0F5F0F;
defparam \regs~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N42
cyclonev_lcell_comb \regval2_DL[8]_NEW330 (
// Equation(s):
// \regval2_DL[8]_OTERM331  = ( regval2_DL[8] & ( \regs~28_combout  & ( (!\regval2_DL[8]_NEW330_RTM0332~combout  & (!\isnop_D~0_combout  & ((\regval2_DL~0_combout ) # (\always3~1_combout )))) ) ) ) # ( !regval2_DL[8] & ( \regs~28_combout  & ( 
// (!\regval2_DL[8]_NEW330_RTM0332~combout  & (!\isnop_D~0_combout  & \regval2_DL~0_combout )) ) ) ) # ( regval2_DL[8] & ( !\regs~28_combout  & ( (!\regval2_DL[8]_NEW330_RTM0332~combout  & (!\isnop_D~0_combout  & \always3~1_combout )) ) ) )

	.dataa(!\regval2_DL[8]_NEW330_RTM0332~combout ),
	.datab(!\isnop_D~0_combout ),
	.datac(!\always3~1_combout ),
	.datad(!\regval2_DL~0_combout ),
	.datae(!regval2_DL[8]),
	.dataf(!\regs~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[8]_OTERM331 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[8]_NEW330 .extended_lut = "off";
defparam \regval2_DL[8]_NEW330 .lut_mask = 64'h0000080800880888;
defparam \regval2_DL[8]_NEW330 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N44
dffeas \regval2_DL[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[8]_OTERM331 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[8] .is_wysiwyg = "true";
defparam \regval2_DL[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N18
cyclonev_lcell_comb \aluin2_A[8]~2 (
// Equation(s):
// \aluin2_A[8]~2_combout  = ( \aluimm_DL~DUPLICATE_q  & ( sxtimm_DL[8] ) ) # ( !\aluimm_DL~DUPLICATE_q  & ( regval2_DL[8] ) )

	.dataa(gnd),
	.datab(!regval2_DL[8]),
	.datac(gnd),
	.datad(!sxtimm_DL[8]),
	.datae(gnd),
	.dataf(!\aluimm_DL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[8]~2 .extended_lut = "off";
defparam \aluin2_A[8]~2 .lut_mask = 64'h3333333300FF00FF;
defparam \aluin2_A[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N36
cyclonev_lcell_comb \ShiftRight0~7 (
// Equation(s):
// \ShiftRight0~7_combout  = ( \aluimm_DL~DUPLICATE_q  & ( (!\sxtimm_DL[13]~DUPLICATE_q  & !\sxtimm_DL[12]~DUPLICATE_q ) ) ) # ( !\aluimm_DL~DUPLICATE_q  & ( (!regval2_DL[12] & !regval2_DL[13]) ) )

	.dataa(!\sxtimm_DL[13]~DUPLICATE_q ),
	.datab(!regval2_DL[12]),
	.datac(!\sxtimm_DL[12]~DUPLICATE_q ),
	.datad(!regval2_DL[13]),
	.datae(gnd),
	.dataf(!\aluimm_DL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~7 .extended_lut = "off";
defparam \ShiftRight0~7 .lut_mask = 64'hCC00CC00A0A0A0A0;
defparam \ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N0
cyclonev_lcell_comb \ShiftRight0~8 (
// Equation(s):
// \ShiftRight0~8_combout  = ( sxtimm_DL[11] & ( sxtimm_DL[10] & ( (!\aluimm_DL~q  & (!\regval2_DL[11]~DUPLICATE_q  & !regval2_DL[10])) ) ) ) # ( !sxtimm_DL[11] & ( sxtimm_DL[10] & ( (!\aluimm_DL~q  & (!\regval2_DL[11]~DUPLICATE_q  & !regval2_DL[10])) ) ) ) 
// # ( sxtimm_DL[11] & ( !sxtimm_DL[10] & ( (!\aluimm_DL~q  & (!\regval2_DL[11]~DUPLICATE_q  & !regval2_DL[10])) ) ) ) # ( !sxtimm_DL[11] & ( !sxtimm_DL[10] & ( ((!\regval2_DL[11]~DUPLICATE_q  & !regval2_DL[10])) # (\aluimm_DL~q ) ) ) )

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!\regval2_DL[11]~DUPLICATE_q ),
	.datad(!regval2_DL[10]),
	.datae(!sxtimm_DL[11]),
	.dataf(!sxtimm_DL[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~8 .extended_lut = "off";
defparam \ShiftRight0~8 .lut_mask = 64'hF333C000C000C000;
defparam \ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N6
cyclonev_lcell_comb \ShiftRight0~9 (
// Equation(s):
// \ShiftRight0~9_combout  = ( !\sxtimm_DL[6]~DUPLICATE_q  & ( \aluimm_DL~DUPLICATE_q  & ( !sxtimm_DL[9] ) ) ) # ( \sxtimm_DL[6]~DUPLICATE_q  & ( !\aluimm_DL~DUPLICATE_q  & ( (!\regval2_DL[6]~DUPLICATE_q  & !\regval2_DL[9]~DUPLICATE_q ) ) ) ) # ( 
// !\sxtimm_DL[6]~DUPLICATE_q  & ( !\aluimm_DL~DUPLICATE_q  & ( (!\regval2_DL[6]~DUPLICATE_q  & !\regval2_DL[9]~DUPLICATE_q ) ) ) )

	.dataa(!\regval2_DL[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regval2_DL[9]~DUPLICATE_q ),
	.datad(!sxtimm_DL[9]),
	.datae(!\sxtimm_DL[6]~DUPLICATE_q ),
	.dataf(!\aluimm_DL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~9 .extended_lut = "off";
defparam \ShiftRight0~9 .lut_mask = 64'hA0A0A0A0FF000000;
defparam \ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N48
cyclonev_lcell_comb \ShiftRight0~10 (
// Equation(s):
// \ShiftRight0~10_combout  = ( !\aluin2_A[7]~3_combout  & ( \ShiftRight0~9_combout  & ( (!\aluin2_A[8]~2_combout  & (!\aluin2_A[5]~4_combout  & (\ShiftRight0~7_combout  & \ShiftRight0~8_combout ))) ) ) )

	.dataa(!\aluin2_A[8]~2_combout ),
	.datab(!\aluin2_A[5]~4_combout ),
	.datac(!\ShiftRight0~7_combout ),
	.datad(!\ShiftRight0~8_combout ),
	.datae(!\aluin2_A[7]~3_combout ),
	.dataf(!\ShiftRight0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~10 .extended_lut = "off";
defparam \ShiftRight0~10 .lut_mask = 64'h0000000000080000;
defparam \ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N6
cyclonev_lcell_comb \ShiftRight0~11 (
// Equation(s):
// \ShiftRight0~11_combout  = ( \ShiftRight0~6_combout  & ( !\ShiftRight0~10_combout  ) ) # ( !\ShiftRight0~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftRight0~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~11 .extended_lut = "off";
defparam \ShiftRight0~11 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N36
cyclonev_lcell_comb \ShiftRight0~64 (
// Equation(s):
// \ShiftRight0~64_combout  = ( \ShiftRight0~41_combout  & ( \ShiftRight0~21_combout  & ( (!\aluin2_A[2]~7_combout  & (((\aluin2_A[3]~5_combout )) # (\ShiftRight0~40_combout ))) # (\aluin2_A[2]~7_combout  & (((!\aluin2_A[3]~5_combout ) # 
// (\ShiftRight0~22_combout )))) ) ) ) # ( !\ShiftRight0~41_combout  & ( \ShiftRight0~21_combout  & ( (!\aluin2_A[2]~7_combout  & (((\aluin2_A[3]~5_combout )) # (\ShiftRight0~40_combout ))) # (\aluin2_A[2]~7_combout  & (((\aluin2_A[3]~5_combout  & 
// \ShiftRight0~22_combout )))) ) ) ) # ( \ShiftRight0~41_combout  & ( !\ShiftRight0~21_combout  & ( (!\aluin2_A[2]~7_combout  & (\ShiftRight0~40_combout  & (!\aluin2_A[3]~5_combout ))) # (\aluin2_A[2]~7_combout  & (((!\aluin2_A[3]~5_combout ) # 
// (\ShiftRight0~22_combout )))) ) ) ) # ( !\ShiftRight0~41_combout  & ( !\ShiftRight0~21_combout  & ( (!\aluin2_A[2]~7_combout  & (\ShiftRight0~40_combout  & (!\aluin2_A[3]~5_combout ))) # (\aluin2_A[2]~7_combout  & (((\aluin2_A[3]~5_combout  & 
// \ShiftRight0~22_combout )))) ) ) )

	.dataa(!\aluin2_A[2]~7_combout ),
	.datab(!\ShiftRight0~40_combout ),
	.datac(!\aluin2_A[3]~5_combout ),
	.datad(!\ShiftRight0~22_combout ),
	.datae(!\ShiftRight0~41_combout ),
	.dataf(!\ShiftRight0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~64 .extended_lut = "off";
defparam \ShiftRight0~64 .lut_mask = 64'h202570752A2F7A7F;
defparam \ShiftRight0~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N57
cyclonev_lcell_comb \Selector42~1 (
// Equation(s):
// \Selector42~1_combout  = ( \ShiftRight0~47_combout  & ( \ShiftRight0~64_combout  & ( (!alufunc_DL[0] & ((!\ShiftRight0~11_combout ) # (\regval1_DL[31]~DUPLICATE_q ))) ) ) ) # ( !\ShiftRight0~47_combout  & ( \ShiftRight0~64_combout  & ( (!alufunc_DL[0] & 
// ((!\ShiftRight0~11_combout  & (!\aluin2_A[4]~6_combout )) # (\ShiftRight0~11_combout  & ((\regval1_DL[31]~DUPLICATE_q ))))) ) ) ) # ( \ShiftRight0~47_combout  & ( !\ShiftRight0~64_combout  & ( (!alufunc_DL[0] & ((!\ShiftRight0~11_combout  & 
// (\aluin2_A[4]~6_combout )) # (\ShiftRight0~11_combout  & ((\regval1_DL[31]~DUPLICATE_q ))))) ) ) ) # ( !\ShiftRight0~47_combout  & ( !\ShiftRight0~64_combout  & ( (\regval1_DL[31]~DUPLICATE_q  & (\ShiftRight0~11_combout  & !alufunc_DL[0])) ) ) )

	.dataa(!\aluin2_A[4]~6_combout ),
	.datab(!\regval1_DL[31]~DUPLICATE_q ),
	.datac(!\ShiftRight0~11_combout ),
	.datad(!alufunc_DL[0]),
	.datae(!\ShiftRight0~47_combout ),
	.dataf(!\ShiftRight0~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~1 .extended_lut = "off";
defparam \Selector42~1 .lut_mask = 64'h03005300A300F300;
defparam \Selector42~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N24
cyclonev_lcell_comb \Selector42~4 (
// Equation(s):
// \Selector42~4_combout  = ( \Selector42~3_combout  & ( (\Selector46~0_combout  & (alufunc_DL[5] & ((\Selector42~0_combout ) # (\Selector42~1_combout )))) ) ) # ( !\Selector42~3_combout  & ( alufunc_DL[5] ) )

	.dataa(!\Selector46~0_combout ),
	.datab(!alufunc_DL[5]),
	.datac(!\Selector42~1_combout ),
	.datad(!\Selector42~0_combout ),
	.datae(gnd),
	.dataf(!\Selector42~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~4 .extended_lut = "off";
defparam \Selector42~4 .lut_mask = 64'h3333333301110111;
defparam \Selector42~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N50
dffeas \aluout_AL[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector42~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[4]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[4] .is_wysiwyg = "true";
defparam \aluout_AL[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N45
cyclonev_lcell_comb \memout_M[16]~0 (
// Equation(s):
// \memout_M[16]~0_combout  = ( \wregval_ML~2_combout  & ( (aluout_AL[4] & \WideNor0~combout ) ) ) # ( !\wregval_ML~2_combout  & ( \WideNor0~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluout_AL[4]),
	.datad(!\WideNor0~combout ),
	.datae(gnd),
	.dataf(!\wregval_ML~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[16]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[16]~0 .extended_lut = "off";
defparam \memout_M[16]~0 .lut_mask = 64'h00FF00FF000F000F;
defparam \memout_M[16]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N47
dffeas \wregval_ML[9]_NEW_REG188 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[16]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[9]_OTERM189 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[9]_NEW_REG188 .is_wysiwyg = "true";
defparam \wregval_ML[9]_NEW_REG188 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N31
dffeas \pcpred_DL[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[5] .is_wysiwyg = "true";
defparam \pcpred_DL[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N37
dffeas \pcplus_AL[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[5] .is_wysiwyg = "true";
defparam \pcplus_AL[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N21
cyclonev_lcell_comb \wregval_ML~7 (
// Equation(s):
// \wregval_ML~7_combout  = ( pcplus_AL[5] & ( (\MemWE~0_combout  & ((!\selaluout_AL~q ) # (aluout_AL[5]))) ) ) # ( !pcplus_AL[5] & ( (\MemWE~0_combout  & ((!\selaluout_AL~q  & (\selmemout_AL~q )) # (\selaluout_AL~q  & ((aluout_AL[5]))))) ) )

	.dataa(!\selaluout_AL~q ),
	.datab(!\selmemout_AL~q ),
	.datac(!\MemWE~0_combout ),
	.datad(!aluout_AL[5]),
	.datae(gnd),
	.dataf(!pcplus_AL[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~7 .extended_lut = "off";
defparam \wregval_ML~7 .lut_mask = 64'h020702070A0F0A0F;
defparam \wregval_ML~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N23
dffeas \wregval_ML[5]_NEW_REG202 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[5]_OTERM203 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[5]_NEW_REG202 .is_wysiwyg = "true";
defparam \wregval_ML[5]_NEW_REG202 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y12_N41
dffeas \wregval_ML[5]_NEW_REG204 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[5]_OTERM205 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[5]_NEW_REG204 .is_wysiwyg = "true";
defparam \wregval_ML[5]_NEW_REG204 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N29
dffeas \regval2_AL[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[5]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[5] .is_wysiwyg = "true";
defparam \regval2_AL[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[39]~1 (
// Equation(s):
// \dmem_rtl_0_bypass[39]~1_combout  = !regval2_AL[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_AL[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[39]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39]~1 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[39]~1 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dmem_rtl_0_bypass[39]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N26
dffeas \dmem_rtl_0_bypass[39] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[39]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[5]}),
	.portaaddr({\aluout_AL[14]~DUPLICATE_q ,\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[40]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N28
dffeas \dmem_rtl_0_bypass[40] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[5]}),
	.portaaddr({\aluout_AL[14]~DUPLICATE_q ,\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF22A8876384090103800840020FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N42
cyclonev_lcell_comb \wregval_ML~125 (
// Equation(s):
// \wregval_ML~125_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\wregval_ML~1_combout  & ((!\dmem~5_combout  & ((!dmem_rtl_0_bypass[40] & (!dmem_rtl_0_bypass[39])) # (dmem_rtl_0_bypass[40] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ))))) # (\dmem~5_combout  & (!dmem_rtl_0_bypass[39])))) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\wregval_ML~1_combout  & ((!\dmem~5_combout  & ((!dmem_rtl_0_bypass[40] & 
// (!dmem_rtl_0_bypass[39])) # (dmem_rtl_0_bypass[40] & ((\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ))))) # (\dmem~5_combout  & (!dmem_rtl_0_bypass[39])))) ) )

	.dataa(!dmem_rtl_0_bypass[39]),
	.datab(!\dmem~5_combout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datad(!dmem_rtl_0_bypass[40]),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\wregval_ML~1_combout ),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~125 .extended_lut = "on";
defparam \wregval_ML~125 .lut_mask = 64'h00000000AA2EAA2E;
defparam \wregval_ML~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N43
dffeas \wregval_ML[5]_NEW_REG200 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[5]_OTERM201 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[5]_NEW_REG200 .is_wysiwyg = "true";
defparam \wregval_ML[5]_NEW_REG200 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N36
cyclonev_lcell_comb \wregval_ML~8 (
// Equation(s):
// \wregval_ML~8_combout  = ( \wregval_ML[9]_OTERM187  & ( \wregval_ML[5]_OTERM201  & ( \wregval_ML[5]_OTERM203  ) ) ) # ( !\wregval_ML[9]_OTERM187  & ( \wregval_ML[5]_OTERM201  & ( \wregval_ML[5]_OTERM203  ) ) ) # ( \wregval_ML[9]_OTERM187  & ( 
// !\wregval_ML[5]_OTERM201  & ( (\wregval_ML[5]_OTERM203  & ((!\wregval_ML[1]_OTERM13 ) # ((\wregval_ML[9]_OTERM189  & \wregval_ML[5]_OTERM205 )))) ) ) ) # ( !\wregval_ML[9]_OTERM187  & ( !\wregval_ML[5]_OTERM201  & ( (\wregval_ML[5]_OTERM203  & 
// ((!\wregval_ML[1]_OTERM13 ) # (\wregval_ML[9]_OTERM189 ))) ) ) )

	.dataa(!\wregval_ML[9]_OTERM189 ),
	.datab(!\wregval_ML[1]_OTERM13 ),
	.datac(!\wregval_ML[5]_OTERM203 ),
	.datad(!\wregval_ML[5]_OTERM205 ),
	.datae(!\wregval_ML[9]_OTERM187 ),
	.dataf(!\wregval_ML[5]_OTERM201 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~8 .extended_lut = "off";
defparam \wregval_ML~8 .lut_mask = 64'h0D0D0C0D0F0F0F0F;
defparam \wregval_ML~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N3
cyclonev_lcell_comb \regs~41 (
// Equation(s):
// \regs~41_combout  = ( \regs_rtl_1|auto_generated|ram_block1a4  & ( ((!\regs~1_combout  & regs_rtl_1_bypass[18])) # (regs_rtl_1_bypass[17]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a4  & ( (regs_rtl_1_bypass[17] & ((!regs_rtl_1_bypass[18]) # 
// (\regs~1_combout ))) ) )

	.dataa(!\regs~1_combout ),
	.datab(gnd),
	.datac(!regs_rtl_1_bypass[18]),
	.datad(!regs_rtl_1_bypass[17]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~41 .extended_lut = "off";
defparam \regs~41 .lut_mask = 64'h00F500F50AFF0AFF;
defparam \regs~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N54
cyclonev_lcell_comb \regval2_DL[4]_NEW291 (
// Equation(s):
// \regval2_DL[4]_OTERM292  = ( regval2_DL[4] & ( \regval2_DL~0_combout  & ( (!\regval2_DL[4]_NEW291_RTM0293~combout  & (!\isnop_D~0_combout  & ((\regs~41_combout ) # (\always3~1_combout )))) ) ) ) # ( !regval2_DL[4] & ( \regval2_DL~0_combout  & ( 
// (!\regval2_DL[4]_NEW291_RTM0293~combout  & (!\isnop_D~0_combout  & \regs~41_combout )) ) ) ) # ( regval2_DL[4] & ( !\regval2_DL~0_combout  & ( (\always3~1_combout  & (!\regval2_DL[4]_NEW291_RTM0293~combout  & !\isnop_D~0_combout )) ) ) )

	.dataa(!\always3~1_combout ),
	.datab(!\regval2_DL[4]_NEW291_RTM0293~combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\regs~41_combout ),
	.datae(!regval2_DL[4]),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[4]_OTERM292 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[4]_NEW291 .extended_lut = "off";
defparam \regval2_DL[4]_NEW291 .lut_mask = 64'h0000404000C040C0;
defparam \regval2_DL[4]_NEW291 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N56
dffeas \regval2_DL[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[4]_OTERM292 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[4]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N59
dffeas \regval2_AL[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[4]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[4] .is_wysiwyg = "true";
defparam \regval2_AL[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[37]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[37]~feeder_combout  = ( regval2_AL[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[37]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[37]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[37]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[37]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N38
dffeas \dmem_rtl_0_bypass[37] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[38]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N41
dffeas \dmem_rtl_0_bypass[38] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[4]}),
	.portaaddr({\aluout_AL[14]~DUPLICATE_q ,\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002917B5FE874F0C00000000D000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[4]}),
	.portaaddr({\aluout_AL[14]~DUPLICATE_q ,\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N6
cyclonev_lcell_comb \wregval_ML~9 (
// Equation(s):
// \wregval_ML~9_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( ((dmem_rtl_0_bypass[38] & !\dmem~5_combout )) # (dmem_rtl_0_bypass[37]) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (!dmem_rtl_0_bypass[38] & (dmem_rtl_0_bypass[37])) # (dmem_rtl_0_bypass[38] & ((!\dmem~5_combout  & 
// ((\dmem_rtl_0|auto_generated|address_reg_b [0]))) # (\dmem~5_combout  & (dmem_rtl_0_bypass[37])))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (!dmem_rtl_0_bypass[38] & 
// (dmem_rtl_0_bypass[37])) # (dmem_rtl_0_bypass[38] & ((!\dmem~5_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))) # (\dmem~5_combout  & (dmem_rtl_0_bypass[37])))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (dmem_rtl_0_bypass[37] & ((!dmem_rtl_0_bypass[38]) # (\dmem~5_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[37]),
	.datab(!dmem_rtl_0_bypass[38]),
	.datac(!\dmem~5_combout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~9 .extended_lut = "off";
defparam \wregval_ML~9 .lut_mask = 64'h4545754545757575;
defparam \wregval_ML~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N7
dffeas \wregval_ML[4]_NEW_REG48 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[4]_OTERM49 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[4]_NEW_REG48 .is_wysiwyg = "true";
defparam \wregval_ML[4]_NEW_REG48 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y12_N32
dffeas \wregval_ML[4]_OTERM51_NEW_REG434 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[4]_OTERM51_OTERM435 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[4]_OTERM51_NEW_REG434 .is_wysiwyg = "true";
defparam \wregval_ML[4]_OTERM51_NEW_REG434 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N30
cyclonev_lcell_comb \wregval_ML~10 (
// Equation(s):
// \wregval_ML~10_combout  = ( \wregval_ML[4]_OTERM51_OTERM435  & ( \wregval_ML[4]_OTERM51_OTERM433  & ( (\wregval_ML[3]_OTERM9_OTERM421  & (\wregval_ML[4]_OTERM51_OTERM431  & (\wregval_ML[3]_OTERM9_OTERM423  & \wregval_ML[4]_OTERM51_OTERM429 ))) ) ) )

	.dataa(!\wregval_ML[3]_OTERM9_OTERM421 ),
	.datab(!\wregval_ML[4]_OTERM51_OTERM431 ),
	.datac(!\wregval_ML[3]_OTERM9_OTERM423 ),
	.datad(!\wregval_ML[4]_OTERM51_OTERM429 ),
	.datae(!\wregval_ML[4]_OTERM51_OTERM435 ),
	.dataf(!\wregval_ML[4]_OTERM51_OTERM433 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~10 .extended_lut = "off";
defparam \wregval_ML~10 .lut_mask = 64'h0000000000000001;
defparam \wregval_ML~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N9
cyclonev_lcell_comb \wregval_ML~12 (
// Equation(s):
// \wregval_ML~12_combout  = (!aluout_AL[4] & \selaluout_AL~q )

	.dataa(!aluout_AL[4]),
	.datab(gnd),
	.datac(!\selaluout_AL~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~12 .extended_lut = "off";
defparam \wregval_ML~12 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \wregval_ML~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N11
dffeas \wregval_ML[4]_NEW_REG54 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[4]_OTERM55 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[4]_NEW_REG54 .is_wysiwyg = "true";
defparam \wregval_ML[4]_NEW_REG54 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N28
dffeas \pcplus_AL[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[4] .is_wysiwyg = "true";
defparam \pcplus_AL[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N48
cyclonev_lcell_comb \wregval_ML~11 (
// Equation(s):
// \wregval_ML~11_combout  = ( pcplus_AL[4] & ( (!\selaluout_AL~q  & \selmemout_AL~q ) ) ) # ( !pcplus_AL[4] & ( !\selaluout_AL~q  ) )

	.dataa(gnd),
	.datab(!\selaluout_AL~q ),
	.datac(gnd),
	.datad(!\selmemout_AL~q ),
	.datae(gnd),
	.dataf(!pcplus_AL[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~11 .extended_lut = "off";
defparam \wregval_ML~11 .lut_mask = 64'hCCCCCCCC00CC00CC;
defparam \wregval_ML~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N50
dffeas \wregval_ML[4]_NEW_REG52 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[4]_OTERM53 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[4]_NEW_REG52 .is_wysiwyg = "true";
defparam \wregval_ML[4]_NEW_REG52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N54
cyclonev_lcell_comb \wregval_ML~13 (
// Equation(s):
// \wregval_ML~13_combout  = ( \wregval_ML[8]_OTERM39  & ( \wregval_ML[4]_OTERM53  & ( (\wregval_ML[3]_OTERM3  & (!\wregval_ML[4]_OTERM55  & ((\wregval_ML~10_combout ) # (\wregval_ML[4]_OTERM49 )))) ) ) ) # ( !\wregval_ML[8]_OTERM39  & ( 
// \wregval_ML[4]_OTERM53  & ( (\wregval_ML[3]_OTERM3  & (\wregval_ML~10_combout  & !\wregval_ML[4]_OTERM55 )) ) ) ) # ( \wregval_ML[8]_OTERM39  & ( !\wregval_ML[4]_OTERM53  & ( (\wregval_ML[3]_OTERM3  & !\wregval_ML[4]_OTERM55 ) ) ) ) # ( 
// !\wregval_ML[8]_OTERM39  & ( !\wregval_ML[4]_OTERM53  & ( (\wregval_ML[3]_OTERM3  & !\wregval_ML[4]_OTERM55 ) ) ) )

	.dataa(!\wregval_ML[4]_OTERM49 ),
	.datab(!\wregval_ML[3]_OTERM3 ),
	.datac(!\wregval_ML~10_combout ),
	.datad(!\wregval_ML[4]_OTERM55 ),
	.datae(!\wregval_ML[8]_OTERM39 ),
	.dataf(!\wregval_ML[4]_OTERM53 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~13 .extended_lut = "off";
defparam \wregval_ML~13 .lut_mask = 64'h3300330003001300;
defparam \wregval_ML~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N17
dffeas \regs_rtl_0_bypass[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N51
cyclonev_lcell_comb \regs_rtl_0_bypass[16]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[16]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N53
dffeas \regs_rtl_0_bypass[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N15
cyclonev_lcell_comb \regs~7 (
// Equation(s):
// \regs~7_combout  = ( regs_rtl_0_bypass[16] & ( (!\regs~4_combout  & (\regs_rtl_0|auto_generated|ram_block1a3 )) # (\regs~4_combout  & ((regs_rtl_0_bypass[15]))) ) ) # ( !regs_rtl_0_bypass[16] & ( regs_rtl_0_bypass[15] ) )

	.dataa(!\regs~4_combout ),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!regs_rtl_0_bypass[15]),
	.datae(gnd),
	.dataf(!regs_rtl_0_bypass[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~7 .extended_lut = "off";
defparam \regs~7 .lut_mask = 64'h00FF00FF0A5F0A5F;
defparam \regs~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N36
cyclonev_lcell_comb \regval1_DL[3]_NEW393 (
// Equation(s):
// \regval1_DL[3]_OTERM394  = ( regval1_DL[3] & ( \regs~7_combout  & ( (!\regval1_DL[3]_NEW393_RTM0395~combout  & (!\isnop_D~0_combout  & ((\always3~1_combout ) # (\regval2_DL~0_combout )))) ) ) ) # ( !regval1_DL[3] & ( \regs~7_combout  & ( 
// (\regval2_DL~0_combout  & (!\regval1_DL[3]_NEW393_RTM0395~combout  & !\isnop_D~0_combout )) ) ) ) # ( regval1_DL[3] & ( !\regs~7_combout  & ( (!\regval1_DL[3]_NEW393_RTM0395~combout  & (\always3~1_combout  & !\isnop_D~0_combout )) ) ) )

	.dataa(!\regval2_DL~0_combout ),
	.datab(!\regval1_DL[3]_NEW393_RTM0395~combout ),
	.datac(!\always3~1_combout ),
	.datad(!\isnop_D~0_combout ),
	.datae(!regval1_DL[3]),
	.dataf(!\regs~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[3]_OTERM394 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[3]_NEW393 .extended_lut = "off";
defparam \regval1_DL[3]_NEW393 .lut_mask = 64'h00000C0044004C00;
defparam \regval1_DL[3]_NEW393 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N37
dffeas \regval1_DL[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[3]_OTERM394 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[3]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N45
cyclonev_lcell_comb \Selector43~2 (
// Equation(s):
// \Selector43~2_combout  = ( \regval1_DL[3]~DUPLICATE_q  & ( \aluin2_A[3]~5_combout  & ( (!\alufunc_DL[3]~DUPLICATE_q  & (\Selector24~0_combout )) # (\alufunc_DL[3]~DUPLICATE_q  & ((\Selector28~1_combout ))) ) ) ) # ( !\regval1_DL[3]~DUPLICATE_q  & ( 
// \aluin2_A[3]~5_combout  & ( (!\alufunc_DL[3]~DUPLICATE_q  & (((\Selector24~0_combout  & alufunc_DL[0])) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (\Selector24~0_combout  & ((!alufunc_DL[0])))) ) ) ) # ( \regval1_DL[3]~DUPLICATE_q  & ( 
// !\aluin2_A[3]~5_combout  & ( (!\alufunc_DL[3]~DUPLICATE_q  & (((\Selector24~0_combout  & alufunc_DL[0])) # (\Selector28~1_combout ))) # (\alufunc_DL[3]~DUPLICATE_q  & (\Selector24~0_combout  & ((!alufunc_DL[0])))) ) ) ) # ( !\regval1_DL[3]~DUPLICATE_q  & 
// ( !\aluin2_A[3]~5_combout  & ( (\alufunc_DL[3]~DUPLICATE_q  & ((\Selector28~1_combout ) # (\Selector24~0_combout ))) ) ) )

	.dataa(!\alufunc_DL[3]~DUPLICATE_q ),
	.datab(!\Selector24~0_combout ),
	.datac(!\Selector28~1_combout ),
	.datad(!alufunc_DL[0]),
	.datae(!\regval1_DL[3]~DUPLICATE_q ),
	.dataf(!\aluin2_A[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~2 .extended_lut = "off";
defparam \Selector43~2 .lut_mask = 64'h15151B2A1B2A2727;
defparam \Selector43~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N24
cyclonev_lcell_comb \Selector43~3 (
// Equation(s):
// \Selector43~3_combout  = ( \Add1~97_sumout  & ( \Add2~97_sumout  & ( (!\Selector43~2_combout  & ((!\Selector28~0_combout ) # ((!\Selector37~0_combout  & !\Selector37~1_combout )))) ) ) ) # ( !\Add1~97_sumout  & ( \Add2~97_sumout  & ( 
// (!\Selector43~2_combout  & ((!\Selector28~0_combout ) # (!\Selector37~1_combout ))) ) ) ) # ( \Add1~97_sumout  & ( !\Add2~97_sumout  & ( (!\Selector43~2_combout  & ((!\Selector37~0_combout ) # (!\Selector28~0_combout ))) ) ) ) # ( !\Add1~97_sumout  & ( 
// !\Add2~97_sumout  & ( !\Selector43~2_combout  ) ) )

	.dataa(!\Selector37~0_combout ),
	.datab(!\Selector28~0_combout ),
	.datac(!\Selector37~1_combout ),
	.datad(!\Selector43~2_combout ),
	.datae(!\Add1~97_sumout ),
	.dataf(!\Add2~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~3 .extended_lut = "off";
defparam \Selector43~3 .lut_mask = 64'hFF00EE00FC00EC00;
defparam \Selector43~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N15
cyclonev_lcell_comb \Selector43~4 (
// Equation(s):
// \Selector43~4_combout  = ( \Selector43~1_combout  & ( (alufunc_DL[5] & ((!\Selector43~3_combout ) # (\Selector46~0_combout ))) ) ) # ( !\Selector43~1_combout  & ( (alufunc_DL[5] & ((!\Selector43~3_combout ) # ((\Selector43~0_combout  & 
// \Selector46~0_combout )))) ) )

	.dataa(!\Selector43~3_combout ),
	.datab(!\Selector43~0_combout ),
	.datac(!\Selector46~0_combout ),
	.datad(!alufunc_DL[5]),
	.datae(gnd),
	.dataf(!\Selector43~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~4 .extended_lut = "off";
defparam \Selector43~4 .lut_mask = 64'h00AB00AB00AF00AF;
defparam \Selector43~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y15_N10
dffeas \aluout_AL[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector43~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_AL[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[3]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_AL[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N54
cyclonev_lcell_comb \wregval_ML~14 (
// Equation(s):
// \wregval_ML~14_combout  = ( \selaluout_AL~q  & ( \aluout_AL[3]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\selaluout_AL~q ),
	.dataf(!\aluout_AL[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~14 .extended_lut = "off";
defparam \wregval_ML~14 .lut_mask = 64'h000000000000FFFF;
defparam \wregval_ML~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N56
dffeas \wregval_ML[3]_NEW_REG6 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[3]_OTERM7 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[3]_NEW_REG6 .is_wysiwyg = "true";
defparam \wregval_ML[3]_NEW_REG6 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y12_N32
dffeas \regval2_AL[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[3] .is_wysiwyg = "true";
defparam \regval2_AL[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[35]~2 (
// Equation(s):
// \dmem_rtl_0_bypass[35]~2_combout  = !regval2_AL[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_AL[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[35]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35]~2 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[35]~2 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dmem_rtl_0_bypass[35]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N20
dffeas \dmem_rtl_0_bypass[35] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[35]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[3]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[36]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N22
dffeas \dmem_rtl_0_bypass[36] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[3]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3400C8024008802001F18F342FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N36
cyclonev_lcell_comb \wregval_ML~121 (
// Equation(s):
// \wregval_ML~121_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\wregval_ML~1_combout  & ((!\dmem~5_combout  & ((!dmem_rtl_0_bypass[36] & (dmem_rtl_0_bypass[35])) # (dmem_rtl_0_bypass[36] & 
// ((!\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ))))) # (\dmem~5_combout  & (dmem_rtl_0_bypass[35])))) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\wregval_ML~1_combout  & ((!\dmem~5_combout  & ((!dmem_rtl_0_bypass[36] & 
// (dmem_rtl_0_bypass[35])) # (dmem_rtl_0_bypass[36] & ((!\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ))))) # (\dmem~5_combout  & (dmem_rtl_0_bypass[35])))) ) )

	.dataa(!dmem_rtl_0_bypass[35]),
	.datab(!\dmem~5_combout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datad(!dmem_rtl_0_bypass[36]),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\wregval_ML~1_combout ),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~121 .extended_lut = "on";
defparam \wregval_ML~121 .lut_mask = 64'h0000000055D155D1;
defparam \wregval_ML~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N38
dffeas \wregval_ML[3]_NEW_REG0 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[3]_OTERM1 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[3]_NEW_REG0 .is_wysiwyg = "true";
defparam \wregval_ML[3]_NEW_REG0 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N58
dffeas \pcplus_AL[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[3] .is_wysiwyg = "true";
defparam \pcplus_AL[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N57
cyclonev_lcell_comb \wregval_ML~16 (
// Equation(s):
// \wregval_ML~16_combout  = ( \selmemout_AL~q  & ( !\selaluout_AL~q  ) ) # ( !\selmemout_AL~q  & ( (pcplus_AL[3] & !\selaluout_AL~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_AL[3]),
	.datad(!\selaluout_AL~q ),
	.datae(gnd),
	.dataf(!\selmemout_AL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~16 .extended_lut = "off";
defparam \wregval_ML~16 .lut_mask = 64'h0F000F00FF00FF00;
defparam \wregval_ML~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y16_N58
dffeas \wregval_ML[3]_NEW_REG10 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[3]_OTERM11 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[3]_NEW_REG10 .is_wysiwyg = "true";
defparam \wregval_ML[3]_NEW_REG10 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y12_N23
dffeas \wregval_ML[3]_OTERM9_NEW_REG426 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[3]_OTERM9_OTERM427 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[3]_OTERM9_NEW_REG426 .is_wysiwyg = "true";
defparam \wregval_ML[3]_OTERM9_NEW_REG426 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y12_N31
dffeas \wregval_ML[3]_OTERM9_NEW_REG424 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\KEY[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[3]_OTERM9_OTERM425 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[3]_OTERM9_NEW_REG424 .is_wysiwyg = "true";
defparam \wregval_ML[3]_OTERM9_NEW_REG424 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N21
cyclonev_lcell_comb \wregval_ML~15 (
// Equation(s):
// \wregval_ML~15_combout  = ( \wregval_ML[3]_OTERM9_OTERM425  & ( (\wregval_ML[3]_OTERM9_OTERM421  & (\wregval_ML[3]_OTERM9_OTERM423  & ((!\dmem_rtl_0_bypass[5]~DUPLICATE_q ) # (!\wregval_ML[3]_OTERM9_OTERM427 )))) ) ) # ( !\wregval_ML[3]_OTERM9_OTERM425  & 
// ( (\wregval_ML[3]_OTERM9_OTERM421  & (\dmem_rtl_0_bypass[5]~DUPLICATE_q  & (\wregval_ML[3]_OTERM9_OTERM423  & !\wregval_ML[3]_OTERM9_OTERM427 ))) ) )

	.dataa(!\wregval_ML[3]_OTERM9_OTERM421 ),
	.datab(!\dmem_rtl_0_bypass[5]~DUPLICATE_q ),
	.datac(!\wregval_ML[3]_OTERM9_OTERM423 ),
	.datad(!\wregval_ML[3]_OTERM9_OTERM427 ),
	.datae(gnd),
	.dataf(!\wregval_ML[3]_OTERM9_OTERM425 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~15 .extended_lut = "off";
defparam \wregval_ML~15 .lut_mask = 64'h0100010005040504;
defparam \wregval_ML~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N12
cyclonev_lcell_comb \wregval_ML~17 (
// Equation(s):
// \wregval_ML~17_combout  = ( \wregval_ML[3]_OTERM11  & ( \wregval_ML~15_combout  & ( (\wregval_ML[3]_OTERM3  & (((!\wregval_ML[3]_OTERM1  & !\wregval_ML[3]_OTERM5 )) # (\wregval_ML[3]_OTERM7 ))) ) ) ) # ( !\wregval_ML[3]_OTERM11  & ( \wregval_ML~15_combout 
//  & ( (\wregval_ML[3]_OTERM7  & \wregval_ML[3]_OTERM3 ) ) ) ) # ( \wregval_ML[3]_OTERM11  & ( !\wregval_ML~15_combout  & ( (\wregval_ML[3]_OTERM3  & ((!\wregval_ML[3]_OTERM1 ) # (\wregval_ML[3]_OTERM7 ))) ) ) ) # ( !\wregval_ML[3]_OTERM11  & ( 
// !\wregval_ML~15_combout  & ( (\wregval_ML[3]_OTERM7  & \wregval_ML[3]_OTERM3 ) ) ) )

	.dataa(!\wregval_ML[3]_OTERM7 ),
	.datab(!\wregval_ML[3]_OTERM1 ),
	.datac(!\wregval_ML[3]_OTERM3 ),
	.datad(!\wregval_ML[3]_OTERM5 ),
	.datae(!\wregval_ML[3]_OTERM11 ),
	.dataf(!\wregval_ML~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~17 .extended_lut = "off";
defparam \wregval_ML~17 .lut_mask = 64'h05050D0D05050D05;
defparam \wregval_ML~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N26
dffeas \regs_rtl_0_bypass[57] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[57]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N24
cyclonev_lcell_comb \regs~46 (
// Equation(s):
// \regs~46_combout  = (!\regs~4_combout  & ((!regs_rtl_0_bypass[58] & ((regs_rtl_0_bypass[57]))) # (regs_rtl_0_bypass[58] & (\regs_rtl_0|auto_generated|ram_block1a24 )))) # (\regs~4_combout  & (((regs_rtl_0_bypass[57]))))

	.dataa(!\regs~4_combout ),
	.datab(!regs_rtl_0_bypass[58]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a24 ),
	.datad(!regs_rtl_0_bypass[57]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~46 .extended_lut = "off";
defparam \regs~46 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \regs~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N54
cyclonev_lcell_comb \regval1_DL[24]_NEW276 (
// Equation(s):
// \regval1_DL[24]_OTERM277  = ( regval1_DL[24] & ( \regs~46_combout  & ( (!\regval1_DL[24]_NEW276_RTM0278~combout  & (!\isnop_D~0_combout  & ((\regval2_DL~0_combout ) # (\always3~1_combout )))) ) ) ) # ( !regval1_DL[24] & ( \regs~46_combout  & ( 
// (!\regval1_DL[24]_NEW276_RTM0278~combout  & (!\isnop_D~0_combout  & \regval2_DL~0_combout )) ) ) ) # ( regval1_DL[24] & ( !\regs~46_combout  & ( (!\regval1_DL[24]_NEW276_RTM0278~combout  & (!\isnop_D~0_combout  & \always3~1_combout )) ) ) )

	.dataa(!\regval1_DL[24]_NEW276_RTM0278~combout ),
	.datab(!\isnop_D~0_combout ),
	.datac(!\always3~1_combout ),
	.datad(!\regval2_DL~0_combout ),
	.datae(!regval1_DL[24]),
	.dataf(!\regs~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[24]_OTERM277 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[24]_NEW276 .extended_lut = "off";
defparam \regval1_DL[24]_NEW276 .lut_mask = 64'h0000080800880888;
defparam \regval1_DL[24]_NEW276 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N55
dffeas \regval1_DL[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[24]_OTERM277 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[24] .is_wysiwyg = "true";
defparam \regval1_DL[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N18
cyclonev_lcell_comb \aluin2_A[24]~16 (
// Equation(s):
// \aluin2_A[24]~16_combout  = ( \aluimm_DL~DUPLICATE_q  & ( \sxtimm_DL[15]~DUPLICATE_q  ) ) # ( !\aluimm_DL~DUPLICATE_q  & ( \regval2_DL[24]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\regval2_DL[24]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluimm_DL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[24]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[24]~16 .extended_lut = "off";
defparam \aluin2_A[24]~16 .lut_mask = 64'h3333333300FF00FF;
defparam \aluin2_A[24]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N9
cyclonev_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = ( \aluin2_A[24]~16_combout  & ( (\alufunc_DL[2]~DUPLICATE_q  & (!\alufunc_DL[3]~DUPLICATE_q  $ (((!regval1_DL[24] & !alufunc_DL[0]))))) ) ) # ( !\aluin2_A[24]~16_combout  & ( (\alufunc_DL[2]~DUPLICATE_q  & 
// (!\alufunc_DL[3]~DUPLICATE_q  $ (((!regval1_DL[24]) # (!alufunc_DL[0]))))) ) )

	.dataa(!regval1_DL[24]),
	.datab(!\alufunc_DL[3]~DUPLICATE_q ),
	.datac(!\alufunc_DL[2]~DUPLICATE_q ),
	.datad(!alufunc_DL[0]),
	.datae(gnd),
	.dataf(!\aluin2_A[24]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~0 .extended_lut = "off";
defparam \Selector22~0 .lut_mask = 64'h03060306060C060C;
defparam \Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N48
cyclonev_lcell_comb \Selector22~1 (
// Equation(s):
// \Selector22~1_combout  = ( \Add1~33_sumout  & ( ((\Selector37~1_combout  & \Add2~33_sumout )) # (\Selector37~0_combout ) ) ) # ( !\Add1~33_sumout  & ( (\Selector37~1_combout  & \Add2~33_sumout ) ) )

	.dataa(gnd),
	.datab(!\Selector37~1_combout ),
	.datac(!\Selector37~0_combout ),
	.datad(!\Add2~33_sumout ),
	.datae(gnd),
	.dataf(!\Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~1 .extended_lut = "off";
defparam \Selector22~1 .lut_mask = 64'h003300330F3F0F3F;
defparam \Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N6
cyclonev_lcell_comb \Selector22~2 (
// Equation(s):
// \Selector22~2_combout  = ( \aluin2_A[24]~16_combout  & ( (\Selector28~1_combout  & (!\alufunc_DL[3]~DUPLICATE_q  $ (regval1_DL[24]))) ) ) # ( !\aluin2_A[24]~16_combout  & ( (\Selector28~1_combout  & (!\alufunc_DL[3]~DUPLICATE_q  $ (!regval1_DL[24]))) ) )

	.dataa(gnd),
	.datab(!\alufunc_DL[3]~DUPLICATE_q ),
	.datac(!regval1_DL[24]),
	.datad(!\Selector28~1_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[24]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~2 .extended_lut = "off";
defparam \Selector22~2 .lut_mask = 64'h003C003C00C300C3;
defparam \Selector22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N6
cyclonev_lcell_comb \ShiftLeft0~30 (
// Equation(s):
// \ShiftLeft0~30_combout  = ( \aluin2_A[3]~5_combout  & ( \ShiftLeft0~23_combout  & ( (!\aluin2_A[2]~7_combout ) # (\ShiftLeft0~3_combout ) ) ) ) # ( !\aluin2_A[3]~5_combout  & ( \ShiftLeft0~23_combout  & ( (!\aluin2_A[2]~7_combout  & 
// (\ShiftLeft0~28_combout )) # (\aluin2_A[2]~7_combout  & ((\ShiftLeft0~29_combout ))) ) ) ) # ( \aluin2_A[3]~5_combout  & ( !\ShiftLeft0~23_combout  & ( (\aluin2_A[2]~7_combout  & \ShiftLeft0~3_combout ) ) ) ) # ( !\aluin2_A[3]~5_combout  & ( 
// !\ShiftLeft0~23_combout  & ( (!\aluin2_A[2]~7_combout  & (\ShiftLeft0~28_combout )) # (\aluin2_A[2]~7_combout  & ((\ShiftLeft0~29_combout ))) ) ) )

	.dataa(!\ShiftLeft0~28_combout ),
	.datab(!\ShiftLeft0~29_combout ),
	.datac(!\aluin2_A[2]~7_combout ),
	.datad(!\ShiftLeft0~3_combout ),
	.datae(!\aluin2_A[3]~5_combout ),
	.dataf(!\ShiftLeft0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~30 .extended_lut = "off";
defparam \ShiftLeft0~30 .lut_mask = 64'h5353000F5353F0FF;
defparam \ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N15
cyclonev_lcell_comb \Selector22~3 (
// Equation(s):
// \Selector22~3_combout  = ( \ShiftLeft0~30_combout  & ( (\Selector46~21_combout  & ((!\aluin2_A[4]~6_combout ) # (\ShiftLeft0~27_combout ))) ) ) # ( !\ShiftLeft0~30_combout  & ( (\Selector46~21_combout  & (\aluin2_A[4]~6_combout  & \ShiftLeft0~27_combout 
// )) ) )

	.dataa(gnd),
	.datab(!\Selector46~21_combout ),
	.datac(!\aluin2_A[4]~6_combout ),
	.datad(!\ShiftLeft0~27_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~3 .extended_lut = "off";
defparam \Selector22~3 .lut_mask = 64'h0003000330333033;
defparam \Selector22~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N48
cyclonev_lcell_comb \Selector22~5 (
// Equation(s):
// \Selector22~5_combout  = ( !\Selector23~0_combout  & ( ((\Selector46~0_combout  & (((!alufunc_DL[0] & \regval1_DL[31]~DUPLICATE_q )) # (\Selector22~3_combout )))) # (\Selector22~2_combout ) ) ) # ( \Selector23~0_combout  & ( ((\Selector46~0_combout  & 
// (((!alufunc_DL[0] & \Selector38~0_combout )) # (\Selector22~3_combout )))) # (\Selector22~2_combout ) ) )

	.dataa(!alufunc_DL[0]),
	.datab(!\Selector46~0_combout ),
	.datac(!\Selector38~0_combout ),
	.datad(!\Selector22~2_combout ),
	.datae(!\Selector23~0_combout ),
	.dataf(!\Selector22~3_combout ),
	.datag(!\regval1_DL[31]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~5 .extended_lut = "on";
defparam \Selector22~5 .lut_mask = 64'h02FF02FF33FF33FF;
defparam \Selector22~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N39
cyclonev_lcell_comb \Selector22~4 (
// Equation(s):
// \Selector22~4_combout  = ( \Selector22~1_combout  & ( \Selector22~5_combout  & ( alufunc_DL[5] ) ) ) # ( !\Selector22~1_combout  & ( \Selector22~5_combout  & ( alufunc_DL[5] ) ) ) # ( \Selector22~1_combout  & ( !\Selector22~5_combout  & ( (alufunc_DL[5] & 
// \Selector28~0_combout ) ) ) ) # ( !\Selector22~1_combout  & ( !\Selector22~5_combout  & ( (alufunc_DL[5] & (\Selector28~0_combout  & \Selector22~0_combout )) ) ) )

	.dataa(!alufunc_DL[5]),
	.datab(!\Selector28~0_combout ),
	.datac(!\Selector22~0_combout ),
	.datad(gnd),
	.datae(!\Selector22~1_combout ),
	.dataf(!\Selector22~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~4 .extended_lut = "off";
defparam \Selector22~4 .lut_mask = 64'h0101111155555555;
defparam \Selector22~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N40
dffeas \aluout_AL[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector22~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[24]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[24] .is_wysiwyg = "true";
defparam \aluout_AL[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N18
cyclonev_lcell_comb \Equal4~2 (
// Equation(s):
// \Equal4~2_combout  = ( aluout_AL[22] & ( aluout_AL[27] & ( (aluout_AL[23] & aluout_AL[26]) ) ) )

	.dataa(gnd),
	.datab(!aluout_AL[23]),
	.datac(!aluout_AL[26]),
	.datad(gnd),
	.datae(!aluout_AL[22]),
	.dataf(!aluout_AL[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~2 .extended_lut = "off";
defparam \Equal4~2 .lut_mask = 64'h0000000000000303;
defparam \Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N24
cyclonev_lcell_comb \Equal4~1 (
// Equation(s):
// \Equal4~1_combout  = ( aluout_AL[18] & ( (aluout_AL[19] & (aluout_AL[20] & aluout_AL[21])) ) )

	.dataa(!aluout_AL[19]),
	.datab(gnd),
	.datac(!aluout_AL[20]),
	.datad(!aluout_AL[21]),
	.datae(gnd),
	.dataf(!aluout_AL[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~1 .extended_lut = "off";
defparam \Equal4~1 .lut_mask = 64'h0000000000050005;
defparam \Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N15
cyclonev_lcell_comb \Equal4~3 (
// Equation(s):
// \Equal4~3_combout  = ( \aluout_AL[17]~DUPLICATE_q  & ( \Equal4~1_combout  & ( (aluout_AL[24] & (aluout_AL[25] & (aluout_AL[16] & \Equal4~2_combout ))) ) ) )

	.dataa(!aluout_AL[24]),
	.datab(!aluout_AL[25]),
	.datac(!aluout_AL[16]),
	.datad(!\Equal4~2_combout ),
	.datae(!\aluout_AL[17]~DUPLICATE_q ),
	.dataf(!\Equal4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~3 .extended_lut = "off";
defparam \Equal4~3 .lut_mask = 64'h0000000000000001;
defparam \Equal4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N39
cyclonev_lcell_comb \Equal4~7 (
// Equation(s):
// \Equal4~7_combout  = (\Equal4~3_combout  & \Equal4~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal4~3_combout ),
	.datad(!\Equal4~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~7 .extended_lut = "off";
defparam \Equal4~7 .lut_mask = 64'h000F000F000F000F;
defparam \Equal4~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N39
cyclonev_lcell_comb \wregval_ML~2 (
// Equation(s):
// \wregval_ML~2_combout  = ( \Equal4~8_combout  & ( \Equal4~7_combout  ) )

	.dataa(!\Equal4~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal4~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~2 .extended_lut = "off";
defparam \wregval_ML~2 .lut_mask = 64'h0000000055555555;
defparam \wregval_ML~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N41
dffeas \wregval_ML[3]_NEW_REG4 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[3]_OTERM5 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[3]_NEW_REG4 .is_wysiwyg = "true";
defparam \wregval_ML[3]_NEW_REG4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N18
cyclonev_lcell_comb \wregval_ML~18 (
// Equation(s):
// \wregval_ML~18_combout  = (\selaluout_AL~q  & aluout_AL[2])

	.dataa(gnd),
	.datab(!\selaluout_AL~q ),
	.datac(!aluout_AL[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~18 .extended_lut = "off";
defparam \wregval_ML~18 .lut_mask = 64'h0303030303030303;
defparam \wregval_ML~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N19
dffeas \wregval_ML[2]_NEW_REG24 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[2]_OTERM25 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[2]_NEW_REG24 .is_wysiwyg = "true";
defparam \wregval_ML[2]_NEW_REG24 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N12
cyclonev_lcell_comb \regval2_AL[2]~feeder (
// Equation(s):
// \regval2_AL[2]~feeder_combout  = ( regval2_DL[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_DL[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_AL[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_AL[2]~feeder .extended_lut = "off";
defparam \regval2_AL[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_AL[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N14
dffeas \regval2_AL[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_AL[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[2] .is_wysiwyg = "true";
defparam \regval2_AL[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[33]~3 (
// Equation(s):
// \dmem_rtl_0_bypass[33]~3_combout  = !regval2_AL[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_AL[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[33]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33]~3 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[33]~3 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dmem_rtl_0_bypass[33]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N14
dffeas \dmem_rtl_0_bypass[33] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[33]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[2]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[34]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N16
dffeas \dmem_rtl_0_bypass[34] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[2]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0B2513C83E00741ECC3181C3AFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N54
cyclonev_lcell_comb \wregval_ML~117 (
// Equation(s):
// \wregval_ML~117_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\wregval_ML~1_combout  & ((!dmem_rtl_0_bypass[34] & (dmem_rtl_0_bypass[33])) # (dmem_rtl_0_bypass[34] & ((!\dmem~5_combout  & 
// ((!\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\dmem~5_combout  & (dmem_rtl_0_bypass[33])))))) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\wregval_ML~1_combout  & ((!dmem_rtl_0_bypass[34] & (dmem_rtl_0_bypass[33])) # 
// (dmem_rtl_0_bypass[34] & ((!\dmem~5_combout  & ((!\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ))) # (\dmem~5_combout  & (dmem_rtl_0_bypass[33])))))) ) )

	.dataa(!\wregval_ML~1_combout ),
	.datab(!dmem_rtl_0_bypass[33]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datad(!dmem_rtl_0_bypass[34]),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dmem~5_combout ),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~117 .extended_lut = "on";
defparam \wregval_ML~117 .lut_mask = 64'h1150115011111111;
defparam \wregval_ML~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N56
dffeas \wregval_ML[2]_NEW_REG22 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[2]_OTERM23 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[2]_NEW_REG22 .is_wysiwyg = "true";
defparam \wregval_ML[2]_NEW_REG22 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y12_N1
dffeas \wregval_ML[2]_OTERM27_NEW_REG440 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[2]_OTERM27_OTERM441 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[2]_OTERM27_NEW_REG440 .is_wysiwyg = "true";
defparam \wregval_ML[2]_OTERM27_NEW_REG440 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y12_N50
dffeas \wregval_ML[2]_OTERM27_NEW_REG438 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\KEY[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[2]_OTERM27_OTERM439 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[2]_OTERM27_NEW_REG438 .is_wysiwyg = "true";
defparam \wregval_ML[2]_OTERM27_NEW_REG438 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N48
cyclonev_lcell_comb \wregval_ML~19 (
// Equation(s):
// \wregval_ML~19_combout  = ( \dmem_rtl_0_bypass[5]~DUPLICATE_q  & ( (\wregval_ML[3]_OTERM9_OTERM421  & (\wregval_ML[3]_OTERM9_OTERM423  & !\wregval_ML[2]_OTERM27_OTERM441 )) ) ) # ( !\dmem_rtl_0_bypass[5]~DUPLICATE_q  & ( (\wregval_ML[3]_OTERM9_OTERM421  & 
// (\wregval_ML[3]_OTERM9_OTERM423  & \wregval_ML[2]_OTERM27_OTERM439 )) ) )

	.dataa(!\wregval_ML[3]_OTERM9_OTERM421 ),
	.datab(!\wregval_ML[3]_OTERM9_OTERM423 ),
	.datac(!\wregval_ML[2]_OTERM27_OTERM441 ),
	.datad(!\wregval_ML[2]_OTERM27_OTERM439 ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0_bypass[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~19 .extended_lut = "off";
defparam \wregval_ML~19 .lut_mask = 64'h0011001110101010;
defparam \wregval_ML~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N24
cyclonev_lcell_comb \wregval_ML~21 (
// Equation(s):
// \wregval_ML~21_combout  = ( \wregval_ML[2]_OTERM23  & ( \wregval_ML~19_combout  & ( (\wregval_ML[3]_OTERM3  & \wregval_ML[2]_OTERM25 ) ) ) ) # ( !\wregval_ML[2]_OTERM23  & ( \wregval_ML~19_combout  & ( (\wregval_ML[3]_OTERM3  & (((\wregval_ML[2]_OTERM29  
// & !\wregval_ML[3]_OTERM5 )) # (\wregval_ML[2]_OTERM25 ))) ) ) ) # ( \wregval_ML[2]_OTERM23  & ( !\wregval_ML~19_combout  & ( (\wregval_ML[3]_OTERM3  & \wregval_ML[2]_OTERM25 ) ) ) ) # ( !\wregval_ML[2]_OTERM23  & ( !\wregval_ML~19_combout  & ( 
// (\wregval_ML[3]_OTERM3  & ((\wregval_ML[2]_OTERM25 ) # (\wregval_ML[2]_OTERM29 ))) ) ) )

	.dataa(!\wregval_ML[2]_OTERM29 ),
	.datab(!\wregval_ML[3]_OTERM5 ),
	.datac(!\wregval_ML[3]_OTERM3 ),
	.datad(!\wregval_ML[2]_OTERM25 ),
	.datae(!\wregval_ML[2]_OTERM23 ),
	.dataf(!\wregval_ML~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~21 .extended_lut = "off";
defparam \wregval_ML~21 .lut_mask = 64'h050F000F040F000F;
defparam \wregval_ML~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N12
cyclonev_lcell_comb \regs~11 (
// Equation(s):
// \regs~11_combout  = ( \regs_rtl_1|auto_generated|ram_block1a31  & ( ((!\regs~1_combout  & regs_rtl_1_bypass[72])) # (regs_rtl_1_bypass[71]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a31  & ( (regs_rtl_1_bypass[71] & ((!regs_rtl_1_bypass[72]) # 
// (\regs~1_combout ))) ) )

	.dataa(!\regs~1_combout ),
	.datab(gnd),
	.datac(!regs_rtl_1_bypass[72]),
	.datad(!regs_rtl_1_bypass[71]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~11 .extended_lut = "off";
defparam \regs~11 .lut_mask = 64'h00F500F50AFF0AFF;
defparam \regs~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N12
cyclonev_lcell_comb \regval2_DL[31]_NEW381 (
// Equation(s):
// \regval2_DL[31]_OTERM382  = ( regval2_DL[31] & ( \always3~1_combout  & ( (!\isnop_D~0_combout  & !\regval2_DL[31]_NEW381_RTM0383~combout ) ) ) ) # ( !regval2_DL[31] & ( \always3~1_combout  & ( (!\isnop_D~0_combout  & 
// (!\regval2_DL[31]_NEW381_RTM0383~combout  & (\regval2_DL~0_combout  & \regs~11_combout ))) ) ) ) # ( regval2_DL[31] & ( !\always3~1_combout  & ( (!\isnop_D~0_combout  & (!\regval2_DL[31]_NEW381_RTM0383~combout  & (\regval2_DL~0_combout  & \regs~11_combout 
// ))) ) ) ) # ( !regval2_DL[31] & ( !\always3~1_combout  & ( (!\isnop_D~0_combout  & (!\regval2_DL[31]_NEW381_RTM0383~combout  & (\regval2_DL~0_combout  & \regs~11_combout ))) ) ) )

	.dataa(!\isnop_D~0_combout ),
	.datab(!\regval2_DL[31]_NEW381_RTM0383~combout ),
	.datac(!\regval2_DL~0_combout ),
	.datad(!\regs~11_combout ),
	.datae(!regval2_DL[31]),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[31]_OTERM382 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[31]_NEW381 .extended_lut = "off";
defparam \regval2_DL[31]_NEW381 .lut_mask = 64'h0008000800088888;
defparam \regval2_DL[31]_NEW381 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N14
dffeas \regval2_DL[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[31]_OTERM382 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[31] .is_wysiwyg = "true";
defparam \regval2_DL[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N9
cyclonev_lcell_comb \aluin2_A[31]~21 (
// Equation(s):
// \aluin2_A[31]~21_combout  = ( \aluimm_DL~DUPLICATE_q  & ( \sxtimm_DL[15]~DUPLICATE_q  ) ) # ( !\aluimm_DL~DUPLICATE_q  & ( regval2_DL[31] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_DL[31]),
	.datad(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluimm_DL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[31]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[31]~21 .extended_lut = "off";
defparam \aluin2_A[31]~21 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \aluin2_A[31]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N6
cyclonev_lcell_comb \Selector15~3 (
// Equation(s):
// \Selector15~3_combout  = ( \alufunc_DL[3]~DUPLICATE_q  & ( \Selector28~1_combout  & ( !\aluin2_A[31]~21_combout  $ (\regval1_DL[31]~DUPLICATE_q ) ) ) ) # ( !\alufunc_DL[3]~DUPLICATE_q  & ( \Selector28~1_combout  & ( !\aluin2_A[31]~21_combout  $ 
// (!\regval1_DL[31]~DUPLICATE_q ) ) ) )

	.dataa(!\aluin2_A[31]~21_combout ),
	.datab(!\regval1_DL[31]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alufunc_DL[3]~DUPLICATE_q ),
	.dataf(!\Selector28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~3 .extended_lut = "off";
defparam \Selector15~3 .lut_mask = 64'h0000000066669999;
defparam \Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N54
cyclonev_lcell_comb \ShiftLeft0~60 (
// Equation(s):
// \ShiftLeft0~60_combout  = ( regval1_DL[29] & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout ) # (regval1_DL[28]) ) ) ) # ( !regval1_DL[29] & ( \aluin2_A[1]~1_combout  & ( (regval1_DL[28] & \aluin2_A[0]~0_combout ) ) ) ) # ( regval1_DL[29] & ( 
// !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & (\regval1_DL[31]~DUPLICATE_q )) # (\aluin2_A[0]~0_combout  & ((regval1_DL[30]))) ) ) ) # ( !regval1_DL[29] & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & (\regval1_DL[31]~DUPLICATE_q 
// )) # (\aluin2_A[0]~0_combout  & ((regval1_DL[30]))) ) ) )

	.dataa(!regval1_DL[28]),
	.datab(!\regval1_DL[31]~DUPLICATE_q ),
	.datac(!regval1_DL[30]),
	.datad(!\aluin2_A[0]~0_combout ),
	.datae(!regval1_DL[29]),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~60 .extended_lut = "off";
defparam \ShiftLeft0~60 .lut_mask = 64'h330F330F0055FF55;
defparam \ShiftLeft0~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N54
cyclonev_lcell_comb \ShiftLeft0~61 (
// Equation(s):
// \ShiftLeft0~61_combout  = ( \ShiftLeft0~52_combout  & ( \ShiftLeft0~37_combout  & ( ((!\aluin2_A[3]~5_combout  & (\ShiftLeft0~60_combout )) # (\aluin2_A[3]~5_combout  & ((\ShiftLeft0~46_combout )))) # (\aluin2_A[2]~7_combout ) ) ) ) # ( 
// !\ShiftLeft0~52_combout  & ( \ShiftLeft0~37_combout  & ( (!\aluin2_A[2]~7_combout  & ((!\aluin2_A[3]~5_combout  & (\ShiftLeft0~60_combout )) # (\aluin2_A[3]~5_combout  & ((\ShiftLeft0~46_combout ))))) # (\aluin2_A[2]~7_combout  & (((\aluin2_A[3]~5_combout 
// )))) ) ) ) # ( \ShiftLeft0~52_combout  & ( !\ShiftLeft0~37_combout  & ( (!\aluin2_A[2]~7_combout  & ((!\aluin2_A[3]~5_combout  & (\ShiftLeft0~60_combout )) # (\aluin2_A[3]~5_combout  & ((\ShiftLeft0~46_combout ))))) # (\aluin2_A[2]~7_combout  & 
// (((!\aluin2_A[3]~5_combout )))) ) ) ) # ( !\ShiftLeft0~52_combout  & ( !\ShiftLeft0~37_combout  & ( (!\aluin2_A[2]~7_combout  & ((!\aluin2_A[3]~5_combout  & (\ShiftLeft0~60_combout )) # (\aluin2_A[3]~5_combout  & ((\ShiftLeft0~46_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~60_combout ),
	.datab(!\ShiftLeft0~46_combout ),
	.datac(!\aluin2_A[2]~7_combout ),
	.datad(!\aluin2_A[3]~5_combout ),
	.datae(!\ShiftLeft0~52_combout ),
	.dataf(!\ShiftLeft0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~61 .extended_lut = "off";
defparam \ShiftLeft0~61 .lut_mask = 64'h50305F30503F5F3F;
defparam \ShiftLeft0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N54
cyclonev_lcell_comb \Selector15~5 (
// Equation(s):
// \Selector15~5_combout  = ( \Selector15~1_combout  & ( \ShiftLeft0~61_combout  & ( (!\aluin2_A[4]~6_combout ) # (\ShiftLeft0~21_combout ) ) ) ) # ( \Selector15~1_combout  & ( !\ShiftLeft0~61_combout  & ( (\aluin2_A[4]~6_combout  & \ShiftLeft0~21_combout ) 
// ) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[4]~6_combout ),
	.datac(!\ShiftLeft0~21_combout ),
	.datad(gnd),
	.datae(!\Selector15~1_combout ),
	.dataf(!\ShiftLeft0~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~5 .extended_lut = "off";
defparam \Selector15~5 .lut_mask = 64'h000003030000CFCF;
defparam \Selector15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N33
cyclonev_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_sumout  = SUM(( \regval1_DL[31]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((regval2_DL[31]))) # (\aluimm_DL~q  & (\sxtimm_DL[15]~DUPLICATE_q )) ) + ( \Add1~114  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(!regval2_DL[31]),
	.datad(!\regval1_DL[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~117 .extended_lut = "off";
defparam \Add1~117 .lut_mask = 64'h0000E2E2000000FF;
defparam \Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N54
cyclonev_lcell_comb \Add2~117 (
// Equation(s):
// \Add2~117_sumout  = SUM(( \regval1_DL[31]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & (!regval2_DL[31])) # (\aluimm_DL~q  & ((!\sxtimm_DL[15]~DUPLICATE_q ))) ) + ( \Add2~114  ))

	.dataa(!regval2_DL[31]),
	.datab(!\aluimm_DL~q ),
	.datac(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datad(!\regval1_DL[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~117 .extended_lut = "off";
defparam \Add2~117 .lut_mask = 64'h00004747000000FF;
defparam \Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N36
cyclonev_lcell_comb \Selector15~4 (
// Equation(s):
// \Selector15~4_combout  = ( \Add1~117_sumout  & ( \Add2~117_sumout  ) ) # ( !\Add1~117_sumout  & ( \Add2~117_sumout  & ( \alufunc_DL[3]~DUPLICATE_q  ) ) ) # ( \Add1~117_sumout  & ( !\Add2~117_sumout  & ( !\alufunc_DL[3]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\alufunc_DL[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add1~117_sumout ),
	.dataf(!\Add2~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~4 .extended_lut = "off";
defparam \Selector15~4 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \Selector15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N24
cyclonev_lcell_comb \Selector15~7 (
// Equation(s):
// \Selector15~7_combout  = ( !\alufunc_DL[2]~DUPLICATE_q  & ( (!alufunc_DL[4] & (((\Selector15~4_combout  & ((!alufunc_DL[0])))))) ) ) # ( \alufunc_DL[2]~DUPLICATE_q  & ( (!alufunc_DL[4] & (!\alufunc_DL[3]~DUPLICATE_q  $ (((!\aluin2_A[31]~21_combout  & 
// ((!\regval1_DL[31]~DUPLICATE_q ) # (!alufunc_DL[0]))) # (\aluin2_A[31]~21_combout  & (!\regval1_DL[31]~DUPLICATE_q  & !alufunc_DL[0])))))) ) )

	.dataa(!alufunc_DL[4]),
	.datab(!\alufunc_DL[3]~DUPLICATE_q ),
	.datac(!\aluin2_A[31]~21_combout ),
	.datad(!\regval1_DL[31]~DUPLICATE_q ),
	.datae(!\alufunc_DL[2]~DUPLICATE_q ),
	.dataf(!alufunc_DL[0]),
	.datag(!\Selector15~4_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~7 .extended_lut = "on";
defparam \Selector15~7 .lut_mask = 64'h0A0A222800002888;
defparam \Selector15~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N48
cyclonev_lcell_comb \Selector15~6 (
// Equation(s):
// \Selector15~6_combout  = ( \Selector15~5_combout  & ( \Selector15~7_combout  & ( (alufunc_DL[5] & ((!\alufunc_DL[1]~DUPLICATE_q ) # (\Selector15~3_combout ))) ) ) ) # ( !\Selector15~5_combout  & ( \Selector15~7_combout  & ( (alufunc_DL[5] & 
// ((!\alufunc_DL[1]~DUPLICATE_q ) # (\Selector15~3_combout ))) ) ) ) # ( \Selector15~5_combout  & ( !\Selector15~7_combout  & ( (alufunc_DL[5] & ((!\alufunc_DL[1]~DUPLICATE_q ) # (\Selector15~3_combout ))) ) ) ) # ( !\Selector15~5_combout  & ( 
// !\Selector15~7_combout  & ( (alufunc_DL[5] & (((\Selector15~2_combout  & !\alufunc_DL[1]~DUPLICATE_q )) # (\Selector15~3_combout ))) ) ) )

	.dataa(!\Selector15~2_combout ),
	.datab(!\alufunc_DL[1]~DUPLICATE_q ),
	.datac(!alufunc_DL[5]),
	.datad(!\Selector15~3_combout ),
	.datae(!\Selector15~5_combout ),
	.dataf(!\Selector15~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~6 .extended_lut = "off";
defparam \Selector15~6 .lut_mask = 64'h040F0C0F0C0F0C0F;
defparam \Selector15~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N49
dffeas \aluout_AL[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector15~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[31]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[31] .is_wysiwyg = "true";
defparam \aluout_AL[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N27
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( pcpred_DL[31] ) + ( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \Add3~10  ))

	.dataa(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!pcpred_DL[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N27
cyclonev_lcell_comb \Add4~13 (
// Equation(s):
// \Add4~13_sumout  = SUM(( \sxtimm_DL[15]~DUPLICATE_q  ) + ( \regval1_DL[31]~DUPLICATE_q  ) + ( \Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_DL[31]~DUPLICATE_q ),
	.datad(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add4~13 .extended_lut = "off";
defparam \Add4~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N36
cyclonev_lcell_comb \pcgood_B[31]~100 (
// Equation(s):
// \pcgood_B[31]~100_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((pcpred_DL[31])))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((pcpred_DL[31]))) # (\Selector46~19_combout  & (\Add3~13_sumout )))) # 
// (\Selector46~24_combout  & (\Add3~13_sumout )))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~13_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((\Add4~13_sumout ))) # (\Selector46~19_combout  & 
// (\Add3~13_sumout )))) # (\Selector46~24_combout  & (\Add3~13_sumout )))) ) )

	.dataa(!\Add3~13_sumout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Add4~13_sumout ),
	.datad(!\Selector46~24_combout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~19_combout ),
	.datag(!pcpred_DL[31]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[31]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[31]~100 .extended_lut = "on";
defparam \pcgood_B[31]~100 .lut_mask = 64'h0F1D0F1D1D1D1D1D;
defparam \pcgood_B[31]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N6
cyclonev_lcell_comb \PC~35 (
// Equation(s):
// \PC~35_combout  = ( PC[31] & ( \Add0~65_sumout  ) ) # ( !PC[31] & ( \Add0~65_sumout  & ( (!\always3~4_combout  & (\stall_F~0_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~1_combout )))) ) ) ) # ( PC[31] & ( !\Add0~65_sumout  & ( ((!\stall_F~0_combout ) # 
// ((\Mux2~4_combout  & \WideOr15~1_combout ))) # (\always3~4_combout ) ) ) )

	.dataa(!\Mux2~4_combout ),
	.datab(!\always3~4_combout ),
	.datac(!\stall_F~0_combout ),
	.datad(!\WideOr15~1_combout ),
	.datae(!PC[31]),
	.dataf(!\Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~35 .extended_lut = "off";
defparam \PC~35 .lut_mask = 64'h0000F3F70C08FFFF;
defparam \PC~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N57
cyclonev_lcell_comb \PC~36 (
// Equation(s):
// \PC~36_combout  = ( \pcgood_B[31]~100_combout  & ( \PC~35_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\pcgood_B[31]~100_combout  & ( \PC~35_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~15_combout  & 
// \Equal1~6_combout )) # (\isnop_DL~q ))) ) ) ) # ( \pcgood_B[31]~100_combout  & ( !\PC~35_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\isnop_DL~q  & ((!\Equal1~15_combout ) # (!\Equal1~6_combout )))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\isnop_DL~q ),
	.datac(!\Equal1~15_combout ),
	.datad(!\Equal1~6_combout ),
	.datae(!\pcgood_B[31]~100_combout ),
	.dataf(!\PC~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~36 .extended_lut = "off";
defparam \PC~36 .lut_mask = 64'h0000444011155555;
defparam \PC~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N58
dffeas \PC[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[31] .is_wysiwyg = "true";
defparam \PC[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N57
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( PC[31] ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N59
dffeas \pcpred_FL[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[31] .is_wysiwyg = "true";
defparam \pcpred_FL[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N0
cyclonev_lcell_comb \pcplus_DL~3 (
// Equation(s):
// \pcplus_DL~3_combout  = ( pcpred_DL[31] & ( \always3~1_combout  ) ) # ( pcpred_DL[31] & ( !\always3~1_combout  & ( pcpred_FL[31] ) ) ) # ( !pcpred_DL[31] & ( !\always3~1_combout  & ( pcpred_FL[31] ) ) )

	.dataa(gnd),
	.datab(!pcpred_FL[31]),
	.datac(gnd),
	.datad(gnd),
	.datae(!pcpred_DL[31]),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~3 .extended_lut = "off";
defparam \pcplus_DL~3 .lut_mask = 64'h333333330000FFFF;
defparam \pcplus_DL~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N1
dffeas \pcpred_DL[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[31] .is_wysiwyg = "true";
defparam \pcpred_DL[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y14_N53
dffeas \pcplus_AL[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[31] .is_wysiwyg = "true";
defparam \pcplus_AL[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N21
cyclonev_lcell_comb \wregval_ML~32 (
// Equation(s):
// \wregval_ML~32_combout  = ( pcplus_AL[31] & ( (!\selaluout_AL~q  & (!\selmemout_AL~q )) # (\selaluout_AL~q  & ((aluout_AL[31]))) ) ) # ( !pcplus_AL[31] & ( (\selaluout_AL~q  & aluout_AL[31]) ) )

	.dataa(gnd),
	.datab(!\selmemout_AL~q ),
	.datac(!\selaluout_AL~q ),
	.datad(!aluout_AL[31]),
	.datae(gnd),
	.dataf(!pcplus_AL[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~32 .extended_lut = "off";
defparam \wregval_ML~32 .lut_mask = 64'h000F000FC0CFC0CF;
defparam \wregval_ML~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[92]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[92]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[92]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[92]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N20
dffeas \dmem_rtl_0_bypass[92] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[92]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[92] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y14_N41
dffeas \regval2_AL[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[31]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[31] .is_wysiwyg = "true";
defparam \regval2_AL[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[31]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A052410919322485442126480000000000000000";
// synopsys translate_on

// Location: FF_X40_Y14_N50
dffeas \dmem_rtl_0_bypass[91] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[91]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[91] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[91] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[31]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N48
cyclonev_lcell_comb \wregval_ML~30 (
// Equation(s):
// \wregval_ML~30_combout  = ( dmem_rtl_0_bypass[91] & ( \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (!dmem_rtl_0_bypass[92]) # (((\dmem~5_combout ) # (\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout )) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !dmem_rtl_0_bypass[91] & ( \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (dmem_rtl_0_bypass[92] & (!\dmem~5_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[91] & ( !\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (!dmem_rtl_0_bypass[92]) # (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout )) # (\dmem~5_combout )) ) ) ) # ( !dmem_rtl_0_bypass[91] & ( !\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (dmem_rtl_0_bypass[92] & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  & !\dmem~5_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[92]),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datad(!\dmem~5_combout ),
	.datae(!dmem_rtl_0_bypass[91]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~30 .extended_lut = "off";
defparam \wregval_ML~30 .lut_mask = 64'h0400AEFF1500BFFF;
defparam \wregval_ML~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N45
cyclonev_lcell_comb \wregval_ML~33 (
// Equation(s):
// \wregval_ML~33_combout  = ( \wregval_ML~31_combout  & ( \wregval_ML~30_combout  & ( \MemWE~0_combout  ) ) ) # ( !\wregval_ML~31_combout  & ( \wregval_ML~30_combout  & ( (\MemWE~0_combout  & ((\wregval_ML~22_combout ) # (\wregval_ML~32_combout ))) ) ) ) # 
// ( \wregval_ML~31_combout  & ( !\wregval_ML~30_combout  & ( \MemWE~0_combout  ) ) ) # ( !\wregval_ML~31_combout  & ( !\wregval_ML~30_combout  & ( (\wregval_ML~32_combout  & \MemWE~0_combout ) ) ) )

	.dataa(!\wregval_ML~32_combout ),
	.datab(!\MemWE~0_combout ),
	.datac(!\wregval_ML~22_combout ),
	.datad(gnd),
	.datae(!\wregval_ML~31_combout ),
	.dataf(!\wregval_ML~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~33 .extended_lut = "off";
defparam \wregval_ML~33 .lut_mask = 64'h1111333313133333;
defparam \wregval_ML~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N46
dffeas \wregval_ML[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[31]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[31] .is_wysiwyg = "true";
defparam \wregval_ML[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N56
dffeas \regs_rtl_0_bypass[71] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[71]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N54
cyclonev_lcell_comb \regs~42 (
// Equation(s):
// \regs~42_combout  = ( \regs_rtl_0|auto_generated|ram_block1a31  & ( ((!\regs~4_combout  & regs_rtl_0_bypass[72])) # (regs_rtl_0_bypass[71]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a31  & ( (regs_rtl_0_bypass[71] & ((!regs_rtl_0_bypass[72]) # 
// (\regs~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\regs~4_combout ),
	.datac(!regs_rtl_0_bypass[72]),
	.datad(!regs_rtl_0_bypass[71]),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~42 .extended_lut = "off";
defparam \regs~42 .lut_mask = 64'h00F300F30CFF0CFF;
defparam \regs~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N18
cyclonev_lcell_comb \regval1_DL[31]_NEW288 (
// Equation(s):
// \regval1_DL[31]_OTERM289  = ( \regs~42_combout  & ( \regval2_DL~0_combout  & ( (!\regval1_DL[31]_NEW288_RTM0290~combout  & !\isnop_D~0_combout ) ) ) ) # ( !\regs~42_combout  & ( \regval2_DL~0_combout  & ( (!\regval1_DL[31]_NEW288_RTM0290~combout  & 
// (\regval1_DL[31]~DUPLICATE_q  & (!\isnop_D~0_combout  & \always3~1_combout ))) ) ) ) # ( \regs~42_combout  & ( !\regval2_DL~0_combout  & ( (!\regval1_DL[31]_NEW288_RTM0290~combout  & (\regval1_DL[31]~DUPLICATE_q  & (!\isnop_D~0_combout  & 
// \always3~1_combout ))) ) ) ) # ( !\regs~42_combout  & ( !\regval2_DL~0_combout  & ( (!\regval1_DL[31]_NEW288_RTM0290~combout  & (\regval1_DL[31]~DUPLICATE_q  & (!\isnop_D~0_combout  & \always3~1_combout ))) ) ) )

	.dataa(!\regval1_DL[31]_NEW288_RTM0290~combout ),
	.datab(!\regval1_DL[31]~DUPLICATE_q ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\always3~1_combout ),
	.datae(!\regs~42_combout ),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[31]_OTERM289 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[31]_NEW288 .extended_lut = "off";
defparam \regval1_DL[31]_NEW288 .lut_mask = 64'h002000200020A0A0;
defparam \regval1_DL[31]_NEW288 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N16
dffeas \regval1_DL[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[31]_OTERM289 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[31] .is_wysiwyg = "true";
defparam \regval1_DL[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N57
cyclonev_lcell_comb \Selector37~2 (
// Equation(s):
// \Selector37~2_combout  = ( \ShiftRight0~13_combout  & ( (!\aluin2_A[2]~7_combout ) # (\ShiftRight0~14_combout ) ) ) # ( !\ShiftRight0~13_combout  & ( (\aluin2_A[2]~7_combout  & \ShiftRight0~14_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[2]~7_combout ),
	.datad(!\ShiftRight0~14_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~2 .extended_lut = "off";
defparam \Selector37~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Selector37~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N48
cyclonev_lcell_comb \ShiftRight0~50 (
// Equation(s):
// \ShiftRight0~50_combout  = ( \ShiftRight0~12_combout  & ( \aluin2_A[2]~7_combout  & ( (\aluin2_A[3]~5_combout ) # (\ShiftRight0~18_combout ) ) ) ) # ( !\ShiftRight0~12_combout  & ( \aluin2_A[2]~7_combout  & ( (\ShiftRight0~18_combout  & 
// !\aluin2_A[3]~5_combout ) ) ) ) # ( \ShiftRight0~12_combout  & ( !\aluin2_A[2]~7_combout  & ( (!\aluin2_A[3]~5_combout  & (\ShiftRight0~17_combout )) # (\aluin2_A[3]~5_combout  & ((\ShiftRight0~19_combout ))) ) ) ) # ( !\ShiftRight0~12_combout  & ( 
// !\aluin2_A[2]~7_combout  & ( (!\aluin2_A[3]~5_combout  & (\ShiftRight0~17_combout )) # (\aluin2_A[3]~5_combout  & ((\ShiftRight0~19_combout ))) ) ) )

	.dataa(!\ShiftRight0~18_combout ),
	.datab(!\ShiftRight0~17_combout ),
	.datac(!\ShiftRight0~19_combout ),
	.datad(!\aluin2_A[3]~5_combout ),
	.datae(!\ShiftRight0~12_combout ),
	.dataf(!\aluin2_A[2]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~50 .extended_lut = "off";
defparam \ShiftRight0~50 .lut_mask = 64'h330F330F550055FF;
defparam \ShiftRight0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N6
cyclonev_lcell_comb \Selector37~4 (
// Equation(s):
// \Selector37~4_combout  = ( \Selector37~2_combout  & ( \ShiftRight0~50_combout  & ( (!alufunc_DL[0] & ((\Selector39~2_combout ) # (regval1_DL[31]))) ) ) ) # ( !\Selector37~2_combout  & ( \ShiftRight0~50_combout  & ( (!alufunc_DL[0] & 
// ((!\Selector39~2_combout  & (regval1_DL[31])) # (\Selector39~2_combout  & ((!\aluin2_A[4]~6_combout ))))) ) ) ) # ( \Selector37~2_combout  & ( !\ShiftRight0~50_combout  & ( (!alufunc_DL[0] & ((!\Selector39~2_combout  & (regval1_DL[31])) # 
// (\Selector39~2_combout  & ((\aluin2_A[4]~6_combout ))))) ) ) ) # ( !\Selector37~2_combout  & ( !\ShiftRight0~50_combout  & ( (!alufunc_DL[0] & (regval1_DL[31] & !\Selector39~2_combout )) ) ) )

	.dataa(!alufunc_DL[0]),
	.datab(!regval1_DL[31]),
	.datac(!\aluin2_A[4]~6_combout ),
	.datad(!\Selector39~2_combout ),
	.datae(!\Selector37~2_combout ),
	.dataf(!\ShiftRight0~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~4 .extended_lut = "off";
defparam \Selector37~4 .lut_mask = 64'h2200220A22A022AA;
defparam \Selector37~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N30
cyclonev_lcell_comb \Selector37~7 (
// Equation(s):
// \Selector37~7_combout  = ( \Selector37~6_combout  & ( (\Selector46~0_combout  & (alufunc_DL[5] & ((\Selector37~3_combout ) # (\Selector37~4_combout )))) ) ) # ( !\Selector37~6_combout  & ( alufunc_DL[5] ) )

	.dataa(!\Selector46~0_combout ),
	.datab(!alufunc_DL[5]),
	.datac(!\Selector37~4_combout ),
	.datad(!\Selector37~3_combout ),
	.datae(gnd),
	.dataf(!\Selector37~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~7 .extended_lut = "off";
defparam \Selector37~7 .lut_mask = 64'h3333333301110111;
defparam \Selector37~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N22
dffeas \aluout_AL[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector37~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_AL[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[9]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_AL[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N33
cyclonev_lcell_comb \wregval_ML~98 (
// Equation(s):
// \wregval_ML~98_combout  = ( \aluout_AL[9]~DUPLICATE_q  & ( (\MemWE~0_combout  & (((pcplus_AL[9]) # (\selmemout_AL~q )) # (\selaluout_AL~q ))) ) ) # ( !\aluout_AL[9]~DUPLICATE_q  & ( (!\selaluout_AL~q  & (\MemWE~0_combout  & ((pcplus_AL[9]) # 
// (\selmemout_AL~q )))) ) )

	.dataa(!\selaluout_AL~q ),
	.datab(!\selmemout_AL~q ),
	.datac(!\MemWE~0_combout ),
	.datad(!pcplus_AL[9]),
	.datae(gnd),
	.dataf(!\aluout_AL[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~98 .extended_lut = "off";
defparam \wregval_ML~98 .lut_mask = 64'h020A020A070F070F;
defparam \wregval_ML~98 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N35
dffeas \wregval_ML[9]_NEW_REG190 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[9]_OTERM191 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[9]_NEW_REG190 .is_wysiwyg = "true";
defparam \wregval_ML[9]_NEW_REG190 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N8
dffeas \regval2_AL[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[9]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[9] .is_wysiwyg = "true";
defparam \regval2_AL[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[47]~10 (
// Equation(s):
// \dmem_rtl_0_bypass[47]~10_combout  = ( !regval2_AL[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[47]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47]~10 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[47]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[47]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N8
dffeas \dmem_rtl_0_bypass[47] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[47]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[47]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[9]}),
	.portaaddr({\aluout_AL[14]~DUPLICATE_q ,\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[48]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[48]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N10
dffeas \dmem_rtl_0_bypass[48] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[48]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[9]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF044A40A1D00501098678432A0FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N48
cyclonev_lcell_comb \wregval_ML~105 (
// Equation(s):
// \wregval_ML~105_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\wregval_ML~1_combout  & ((!\dmem~5_combout  & ((!dmem_rtl_0_bypass[48] & (!dmem_rtl_0_bypass[47])) # (dmem_rtl_0_bypass[48] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ))))) # (\dmem~5_combout  & (!dmem_rtl_0_bypass[47])))) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\wregval_ML~1_combout  & ((!\dmem~5_combout  & ((!dmem_rtl_0_bypass[48] & 
// (!dmem_rtl_0_bypass[47])) # (dmem_rtl_0_bypass[48] & ((\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ))))) # (\dmem~5_combout  & (!dmem_rtl_0_bypass[47])))) ) )

	.dataa(!\wregval_ML~1_combout ),
	.datab(!dmem_rtl_0_bypass[47]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datad(!\dmem~5_combout ),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!dmem_rtl_0_bypass[48]),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~105 .extended_lut = "on";
defparam \wregval_ML~105 .lut_mask = 64'h4444444405440544;
defparam \wregval_ML~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N49
dffeas \wregval_ML[9]_NEW_REG184 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[9]_OTERM185 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[9]_NEW_REG184 .is_wysiwyg = "true";
defparam \wregval_ML[9]_NEW_REG184 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N12
cyclonev_lcell_comb \wregval_ML[9]_OTERM193~feeder (
// Equation(s):
// \wregval_ML[9]_OTERM193~feeder_combout  = ( \SW[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML[9]_OTERM193~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML[9]_OTERM193~feeder .extended_lut = "off";
defparam \wregval_ML[9]_OTERM193~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wregval_ML[9]_OTERM193~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N13
dffeas \wregval_ML[9]_NEW_REG192 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML[9]_OTERM193~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[9]_OTERM193 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[9]_NEW_REG192 .is_wysiwyg = "true";
defparam \wregval_ML[9]_NEW_REG192 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N54
cyclonev_lcell_comb \wregval_ML~99 (
// Equation(s):
// \wregval_ML~99_combout  = ( \wregval_ML[9]_OTERM187  & ( \wregval_ML[9]_OTERM189  & ( (\wregval_ML[9]_OTERM191  & (((!\wregval_ML[1]_OTERM13 ) # (\wregval_ML[9]_OTERM193 )) # (\wregval_ML[9]_OTERM185 ))) ) ) ) # ( !\wregval_ML[9]_OTERM187  & ( 
// \wregval_ML[9]_OTERM189  & ( \wregval_ML[9]_OTERM191  ) ) ) # ( \wregval_ML[9]_OTERM187  & ( !\wregval_ML[9]_OTERM189  & ( (\wregval_ML[9]_OTERM191  & ((!\wregval_ML[1]_OTERM13 ) # (\wregval_ML[9]_OTERM185 ))) ) ) ) # ( !\wregval_ML[9]_OTERM187  & ( 
// !\wregval_ML[9]_OTERM189  & ( (\wregval_ML[9]_OTERM191  & ((!\wregval_ML[1]_OTERM13 ) # (\wregval_ML[9]_OTERM185 ))) ) ) )

	.dataa(!\wregval_ML[9]_OTERM191 ),
	.datab(!\wregval_ML[9]_OTERM185 ),
	.datac(!\wregval_ML[9]_OTERM193 ),
	.datad(!\wregval_ML[1]_OTERM13 ),
	.datae(!\wregval_ML[9]_OTERM187 ),
	.dataf(!\wregval_ML[9]_OTERM189 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~99 .extended_lut = "off";
defparam \wregval_ML~99 .lut_mask = 64'h5511551155555515;
defparam \wregval_ML~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N29
dffeas \regs_rtl_0_bypass[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N27
cyclonev_lcell_comb \regs~56 (
// Equation(s):
// \regs~56_combout  = ( \regs_rtl_0|auto_generated|ram_block1a9  & ( ((!\regs~4_combout  & regs_rtl_0_bypass[28])) # (regs_rtl_0_bypass[27]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a9  & ( (regs_rtl_0_bypass[27] & ((!regs_rtl_0_bypass[28]) # 
// (\regs~4_combout ))) ) )

	.dataa(!\regs~4_combout ),
	.datab(gnd),
	.datac(!regs_rtl_0_bypass[28]),
	.datad(!regs_rtl_0_bypass[27]),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~56 .extended_lut = "off";
defparam \regs~56 .lut_mask = 64'h00F500F50AFF0AFF;
defparam \regs~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N30
cyclonev_lcell_comb \regval1_DL[9]_NEW246 (
// Equation(s):
// \regval1_DL[9]_OTERM247  = ( regval1_DL[9] & ( !\isnop_D~0_combout  & ( (!\regval1_DL[9]_NEW246_RTM0248~combout  & (((\regval2_DL~0_combout  & \regs~56_combout )) # (\always3~1_combout ))) ) ) ) # ( !regval1_DL[9] & ( !\isnop_D~0_combout  & ( 
// (!\regval1_DL[9]_NEW246_RTM0248~combout  & (\regval2_DL~0_combout  & \regs~56_combout )) ) ) )

	.dataa(!\always3~1_combout ),
	.datab(!\regval1_DL[9]_NEW246_RTM0248~combout ),
	.datac(!\regval2_DL~0_combout ),
	.datad(!\regs~56_combout ),
	.datae(!regval1_DL[9]),
	.dataf(!\isnop_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[9]_OTERM247 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[9]_NEW246 .extended_lut = "off";
defparam \regval1_DL[9]_NEW246 .lut_mask = 64'h000C444C00000000;
defparam \regval1_DL[9]_NEW246 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N31
dffeas \regval1_DL[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[9]_OTERM247 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[9] .is_wysiwyg = "true";
defparam \regval1_DL[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N24
cyclonev_lcell_comb \ShiftLeft0~9 (
// Equation(s):
// \ShiftLeft0~9_combout  = ( regval1_DL[6] & ( \aluin2_A[0]~0_combout  & ( (\regval1_DL[8]~DUPLICATE_q ) # (\aluin2_A[1]~1_combout ) ) ) ) # ( !regval1_DL[6] & ( \aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & \regval1_DL[8]~DUPLICATE_q ) ) ) ) # ( 
// regval1_DL[6] & ( !\aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & (regval1_DL[9])) # (\aluin2_A[1]~1_combout  & ((\regval1_DL[7]~DUPLICATE_q ))) ) ) ) # ( !regval1_DL[6] & ( !\aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & 
// (regval1_DL[9])) # (\aluin2_A[1]~1_combout  & ((\regval1_DL[7]~DUPLICATE_q ))) ) ) )

	.dataa(!regval1_DL[9]),
	.datab(!\aluin2_A[1]~1_combout ),
	.datac(!\regval1_DL[7]~DUPLICATE_q ),
	.datad(!\regval1_DL[8]~DUPLICATE_q ),
	.datae(!regval1_DL[6]),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~9 .extended_lut = "off";
defparam \ShiftLeft0~9 .lut_mask = 64'h4747474700CC33FF;
defparam \ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N51
cyclonev_lcell_comb \ShiftLeft0~31 (
// Equation(s):
// \ShiftLeft0~31_combout  = ( \ShiftLeft0~0_combout  & ( (!\aluin2_A[2]~7_combout  & ((!\aluin2_A[3]~5_combout  & (\ShiftLeft0~9_combout )) # (\aluin2_A[3]~5_combout  & ((\ShiftLeft0~10_combout ))))) # (\aluin2_A[2]~7_combout  & (((!\aluin2_A[3]~5_combout 
// )))) ) ) # ( !\ShiftLeft0~0_combout  & ( (!\aluin2_A[2]~7_combout  & ((!\aluin2_A[3]~5_combout  & (\ShiftLeft0~9_combout )) # (\aluin2_A[3]~5_combout  & ((\ShiftLeft0~10_combout ))))) ) )

	.dataa(!\ShiftLeft0~9_combout ),
	.datab(!\aluin2_A[2]~7_combout ),
	.datac(!\ShiftLeft0~10_combout ),
	.datad(!\aluin2_A[3]~5_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~31 .extended_lut = "off";
defparam \ShiftLeft0~31 .lut_mask = 64'h440C440C770C770C;
defparam \ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N6
cyclonev_lcell_comb \ShiftLeft0~34 (
// Equation(s):
// \ShiftLeft0~34_combout  = ( \ShiftLeft0~32_combout  & ( \ShiftLeft0~25_combout  & ( (!\aluin2_A[2]~7_combout ) # ((!\aluin2_A[3]~5_combout  & ((\ShiftLeft0~33_combout ))) # (\aluin2_A[3]~5_combout  & (\ShiftLeft0~8_combout ))) ) ) ) # ( 
// !\ShiftLeft0~32_combout  & ( \ShiftLeft0~25_combout  & ( (!\aluin2_A[3]~5_combout  & (((\ShiftLeft0~33_combout  & \aluin2_A[2]~7_combout )))) # (\aluin2_A[3]~5_combout  & (((!\aluin2_A[2]~7_combout )) # (\ShiftLeft0~8_combout ))) ) ) ) # ( 
// \ShiftLeft0~32_combout  & ( !\ShiftLeft0~25_combout  & ( (!\aluin2_A[3]~5_combout  & (((!\aluin2_A[2]~7_combout ) # (\ShiftLeft0~33_combout )))) # (\aluin2_A[3]~5_combout  & (\ShiftLeft0~8_combout  & ((\aluin2_A[2]~7_combout )))) ) ) ) # ( 
// !\ShiftLeft0~32_combout  & ( !\ShiftLeft0~25_combout  & ( (\aluin2_A[2]~7_combout  & ((!\aluin2_A[3]~5_combout  & ((\ShiftLeft0~33_combout ))) # (\aluin2_A[3]~5_combout  & (\ShiftLeft0~8_combout )))) ) ) )

	.dataa(!\ShiftLeft0~8_combout ),
	.datab(!\aluin2_A[3]~5_combout ),
	.datac(!\ShiftLeft0~33_combout ),
	.datad(!\aluin2_A[2]~7_combout ),
	.datae(!\ShiftLeft0~32_combout ),
	.dataf(!\ShiftLeft0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~34 .extended_lut = "off";
defparam \ShiftLeft0~34 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \ShiftLeft0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N24
cyclonev_lcell_comb \Selector21~4 (
// Equation(s):
// \Selector21~4_combout  = ( \Selector23~0_combout  & ( (!alufunc_DL[0] & \Selector37~2_combout ) ) ) # ( !\Selector23~0_combout  & ( (!alufunc_DL[0] & \regval1_DL[31]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!alufunc_DL[0]),
	.datac(!\regval1_DL[31]~DUPLICATE_q ),
	.datad(!\Selector37~2_combout ),
	.datae(gnd),
	.dataf(!\Selector23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~4 .extended_lut = "off";
defparam \Selector21~4 .lut_mask = 64'h0C0C0C0C00CC00CC;
defparam \Selector21~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N18
cyclonev_lcell_comb \Selector21~5 (
// Equation(s):
// \Selector21~5_combout  = ( \Selector46~21_combout  & ( !\Selector21~4_combout  & ( (!\aluin2_A[4]~6_combout  & ((!\ShiftLeft0~34_combout ))) # (\aluin2_A[4]~6_combout  & (!\ShiftLeft0~31_combout )) ) ) ) # ( !\Selector46~21_combout  & ( 
// !\Selector21~4_combout  ) )

	.dataa(!\ShiftLeft0~31_combout ),
	.datab(!\aluin2_A[4]~6_combout ),
	.datac(!\ShiftLeft0~34_combout ),
	.datad(gnd),
	.datae(!\Selector46~21_combout ),
	.dataf(!\Selector21~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~5 .extended_lut = "off";
defparam \Selector21~5 .lut_mask = 64'hFFFFE2E200000000;
defparam \Selector21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N18
cyclonev_lcell_comb \aluin2_A[25]~27 (
// Equation(s):
// \aluin2_A[25]~27_combout  = ( \aluimm_DL~q  & ( \sxtimm_DL[15]~DUPLICATE_q  ) ) # ( !\aluimm_DL~q  & ( \regval2_DL[25]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datac(!\regval2_DL[25]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluimm_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[25]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[25]~27 .extended_lut = "off";
defparam \aluin2_A[25]~27 .lut_mask = 64'h0F0F0F0F33333333;
defparam \aluin2_A[25]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N21
cyclonev_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = ( \aluin2_A[25]~27_combout  & ( (\Selector28~1_combout  & (!\regval1_DL[25]~DUPLICATE_q  $ (\alufunc_DL[3]~DUPLICATE_q ))) ) ) # ( !\aluin2_A[25]~27_combout  & ( (\Selector28~1_combout  & (!\regval1_DL[25]~DUPLICATE_q  $ 
// (!\alufunc_DL[3]~DUPLICATE_q ))) ) )

	.dataa(!\Selector28~1_combout ),
	.datab(gnd),
	.datac(!\regval1_DL[25]~DUPLICATE_q ),
	.datad(!\alufunc_DL[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluin2_A[25]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~0 .extended_lut = "off";
defparam \Selector21~0 .lut_mask = 64'h0550055050055005;
defparam \Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N0
cyclonev_lcell_comb \Selector21~1 (
// Equation(s):
// \Selector21~1_combout  = ( \aluin2_A[25]~27_combout  & ( !\alufunc_DL[3]~DUPLICATE_q  $ (((!alufunc_DL[0] & !\regval1_DL[25]~DUPLICATE_q ))) ) ) # ( !\aluin2_A[25]~27_combout  & ( !\alufunc_DL[3]~DUPLICATE_q  $ (((!alufunc_DL[0]) # 
// (!\regval1_DL[25]~DUPLICATE_q ))) ) )

	.dataa(!alufunc_DL[0]),
	.datab(gnd),
	.datac(!\alufunc_DL[3]~DUPLICATE_q ),
	.datad(!\regval1_DL[25]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluin2_A[25]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~1 .extended_lut = "off";
defparam \Selector21~1 .lut_mask = 64'h0F5A0F5A5AF05AF0;
defparam \Selector21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N6
cyclonev_lcell_comb \Selector21~2 (
// Equation(s):
// \Selector21~2_combout  = ( \Add1~37_sumout  & ( \Add2~37_sumout  & ( (\Selector37~0_combout ) # (\Selector37~1_combout ) ) ) ) # ( !\Add1~37_sumout  & ( \Add2~37_sumout  & ( \Selector37~1_combout  ) ) ) # ( \Add1~37_sumout  & ( !\Add2~37_sumout  & ( 
// \Selector37~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\Selector37~1_combout ),
	.datac(!\Selector37~0_combout ),
	.datad(gnd),
	.datae(!\Add1~37_sumout ),
	.dataf(!\Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~2 .extended_lut = "off";
defparam \Selector21~2 .lut_mask = 64'h00000F0F33333F3F;
defparam \Selector21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N51
cyclonev_lcell_comb \Selector21~3 (
// Equation(s):
// \Selector21~3_combout  = ( \Selector21~2_combout  & ( !alufunc_DL[4] ) ) # ( !\Selector21~2_combout  & ( (!alufunc_DL[4] & (alufunc_DL[2] & \Selector21~1_combout )) ) )

	.dataa(!alufunc_DL[4]),
	.datab(gnd),
	.datac(!alufunc_DL[2]),
	.datad(!\Selector21~1_combout ),
	.datae(gnd),
	.dataf(!\Selector21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~3 .extended_lut = "off";
defparam \Selector21~3 .lut_mask = 64'h000A000AAAAAAAAA;
defparam \Selector21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N0
cyclonev_lcell_comb \Selector21~6 (
// Equation(s):
// \Selector21~6_combout  = ( \Selector21~0_combout  & ( \Selector21~3_combout  & ( alufunc_DL[5] ) ) ) # ( !\Selector21~0_combout  & ( \Selector21~3_combout  & ( (!alufunc_DL[1] & alufunc_DL[5]) ) ) ) # ( \Selector21~0_combout  & ( !\Selector21~3_combout  & 
// ( alufunc_DL[5] ) ) ) # ( !\Selector21~0_combout  & ( !\Selector21~3_combout  & ( (\Selector46~23_combout  & (!alufunc_DL[1] & (alufunc_DL[5] & !\Selector21~5_combout ))) ) ) )

	.dataa(!\Selector46~23_combout ),
	.datab(!alufunc_DL[1]),
	.datac(!alufunc_DL[5]),
	.datad(!\Selector21~5_combout ),
	.datae(!\Selector21~0_combout ),
	.dataf(!\Selector21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~6 .extended_lut = "off";
defparam \Selector21~6 .lut_mask = 64'h04000F0F0C0C0F0F;
defparam \Selector21~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N1
dffeas \aluout_AL[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector21~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[25]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[25] .is_wysiwyg = "true";
defparam \aluout_AL[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N54
cyclonev_lcell_comb \WideNor0~3 (
// Equation(s):
// \WideNor0~3_combout  = ( !aluout_AL[31] & ( (!aluout_AL[25] & (!aluout_AL[24] & !aluout_AL[30])) ) )

	.dataa(gnd),
	.datab(!aluout_AL[25]),
	.datac(!aluout_AL[24]),
	.datad(!aluout_AL[30]),
	.datae(gnd),
	.dataf(!aluout_AL[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~3 .extended_lut = "off";
defparam \WideNor0~3 .lut_mask = 64'hC000C00000000000;
defparam \WideNor0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N3
cyclonev_lcell_comb WideNor0(
// Equation(s):
// \WideNor0~combout  = ( \WideNor0~0_combout  & ( (!\WideNor0~3_combout ) # ((!\WideNor0~1_combout ) # (!\WideNor0~2_combout )) ) ) # ( !\WideNor0~0_combout  )

	.dataa(!\WideNor0~3_combout ),
	.datab(gnd),
	.datac(!\WideNor0~1_combout ),
	.datad(!\WideNor0~2_combout ),
	.datae(gnd),
	.dataf(!\WideNor0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideNor0.extended_lut = "off";
defparam WideNor0.lut_mask = 64'hFFFFFFFFFFFAFFFA;
defparam WideNor0.shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N17
dffeas \pcplus_AL[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[15] .is_wysiwyg = "true";
defparam \pcplus_AL[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N15
cyclonev_lcell_comb \wregval_ML~66 (
// Equation(s):
// \wregval_ML~66_combout  = ( pcplus_AL[15] & ( \wregval_ML~27_combout  & ( (\aluout_AL[15]~DUPLICATE_q  & \selaluout_AL~q ) ) ) ) # ( !pcplus_AL[15] & ( \wregval_ML~27_combout  & ( (\aluout_AL[15]~DUPLICATE_q  & \selaluout_AL~q ) ) ) ) # ( pcplus_AL[15] & 
// ( !\wregval_ML~27_combout  & ( (!\selaluout_AL~q ) # (\aluout_AL[15]~DUPLICATE_q ) ) ) ) # ( !pcplus_AL[15] & ( !\wregval_ML~27_combout  & ( (!\selaluout_AL~q  & (\selmemout_AL~q )) # (\selaluout_AL~q  & ((\aluout_AL[15]~DUPLICATE_q ))) ) ) )

	.dataa(!\selmemout_AL~q ),
	.datab(!\aluout_AL[15]~DUPLICATE_q ),
	.datac(!\selaluout_AL~q ),
	.datad(gnd),
	.datae(!pcplus_AL[15]),
	.dataf(!\wregval_ML~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~66 .extended_lut = "off";
defparam \wregval_ML~66 .lut_mask = 64'h5353F3F303030303;
defparam \wregval_ML~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N53
dffeas \regval2_AL[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_DL[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[15] .is_wysiwyg = "true";
defparam \regval2_AL[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[59]~4 (
// Equation(s):
// \dmem_rtl_0_bypass[59]~4_combout  = ( !regval2_AL[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[59]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59]~4 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[59]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[59]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N34
dffeas \dmem_rtl_0_bypass[59] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[59]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[59]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[60]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[60]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N14
dffeas \dmem_rtl_0_bypass[60] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[60]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[15]}),
	.portaaddr({\aluout_AL[14]~DUPLICATE_q ,\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X30_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[15]}),
	.portaaddr({\aluout_AL[14]~DUPLICATE_q ,\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF14004801012420882654A0812FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N54
cyclonev_lcell_comb \wregval_ML~65 (
// Equation(s):
// \wregval_ML~65_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!dmem_rtl_0_bypass[59]) # ((dmem_rtl_0_bypass[60] & !\dmem~5_combout )) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!dmem_rtl_0_bypass[60] & (!dmem_rtl_0_bypass[59])) # (dmem_rtl_0_bypass[60] & ((!\dmem~5_combout  & 
// ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))) # (\dmem~5_combout  & (!dmem_rtl_0_bypass[59])))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!dmem_rtl_0_bypass[60] & 
// (!dmem_rtl_0_bypass[59])) # (dmem_rtl_0_bypass[60] & ((!\dmem~5_combout  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]))) # (\dmem~5_combout  & (!dmem_rtl_0_bypass[59])))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!dmem_rtl_0_bypass[59] & ((!dmem_rtl_0_bypass[60]) # (\dmem~5_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[59]),
	.datab(!dmem_rtl_0_bypass[60]),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~5_combout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~65 .extended_lut = "off";
defparam \wregval_ML~65 .lut_mask = 64'h88AA8BAAB8AABBAA;
defparam \wregval_ML~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N15
cyclonev_lcell_comb \wregval_ML~67 (
// Equation(s):
// \wregval_ML~67_combout  = ( \wregval_ML~65_combout  & ( (\MemWE~0_combout  & (((\wregval_ML~6_combout  & !\WideNor0~combout )) # (\wregval_ML~66_combout ))) ) ) # ( !\wregval_ML~65_combout  & ( (\MemWE~0_combout  & (\wregval_ML~66_combout  & 
// ((!\wregval_ML~6_combout ) # (\WideNor0~combout )))) ) )

	.dataa(!\wregval_ML~6_combout ),
	.datab(!\WideNor0~combout ),
	.datac(!\MemWE~0_combout ),
	.datad(!\wregval_ML~66_combout ),
	.datae(gnd),
	.dataf(!\wregval_ML~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~67 .extended_lut = "off";
defparam \wregval_ML~67 .lut_mask = 64'h000B000B040F040F;
defparam \wregval_ML~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N17
dffeas \wregval_ML[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[15]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[15] .is_wysiwyg = "true";
defparam \wregval_ML[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N35
dffeas \regs_rtl_0_bypass[39] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N12
cyclonev_lcell_comb \regs_rtl_0_bypass[40]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \regs_rtl_0_bypass[40] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N51
cyclonev_lcell_comb \regs~62 (
// Equation(s):
// \regs~62_combout  = ( \regs_rtl_0|auto_generated|ram_block1a15  & ( \regs~4_combout  & ( regs_rtl_0_bypass[39] ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a15  & ( \regs~4_combout  & ( regs_rtl_0_bypass[39] ) ) ) # ( 
// \regs_rtl_0|auto_generated|ram_block1a15  & ( !\regs~4_combout  & ( (regs_rtl_0_bypass[40]) # (regs_rtl_0_bypass[39]) ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a15  & ( !\regs~4_combout  & ( (regs_rtl_0_bypass[39] & !regs_rtl_0_bypass[40]) ) ) )

	.dataa(!regs_rtl_0_bypass[39]),
	.datab(gnd),
	.datac(gnd),
	.datad(!regs_rtl_0_bypass[40]),
	.datae(!\regs_rtl_0|auto_generated|ram_block1a15 ),
	.dataf(!\regs~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~62 .extended_lut = "off";
defparam \regs~62 .lut_mask = 64'h550055FF55555555;
defparam \regs~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N30
cyclonev_lcell_comb \regval1_DL[15]_NEW228 (
// Equation(s):
// \regval1_DL[15]_OTERM229  = ( regval1_DL[15] & ( \regval2_DL~0_combout  & ( (!\regval1_DL[15]_NEW228_RTM0230~combout  & (!\isnop_D~0_combout  & ((\regs~62_combout ) # (\always3~1_combout )))) ) ) ) # ( !regval1_DL[15] & ( \regval2_DL~0_combout  & ( 
// (!\regval1_DL[15]_NEW228_RTM0230~combout  & (\regs~62_combout  & !\isnop_D~0_combout )) ) ) ) # ( regval1_DL[15] & ( !\regval2_DL~0_combout  & ( (\always3~1_combout  & (!\regval1_DL[15]_NEW228_RTM0230~combout  & !\isnop_D~0_combout )) ) ) )

	.dataa(!\always3~1_combout ),
	.datab(!\regval1_DL[15]_NEW228_RTM0230~combout ),
	.datac(!\regs~62_combout ),
	.datad(!\isnop_D~0_combout ),
	.datae(!regval1_DL[15]),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[15]_OTERM229 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[15]_NEW228 .extended_lut = "off";
defparam \regval1_DL[15]_NEW228 .lut_mask = 64'h000044000C004C00;
defparam \regval1_DL[15]_NEW228 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N32
dffeas \regval1_DL[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[15]_OTERM229 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[15] .is_wysiwyg = "true";
defparam \regval1_DL[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N3
cyclonev_lcell_comb \Selector31~2 (
// Equation(s):
// \Selector31~2_combout  = ( \Add1~17_sumout  & ( (\Selector28~0_combout  & (((\Selector37~1_combout  & \Add2~17_sumout )) # (\Selector37~0_combout ))) ) ) # ( !\Add1~17_sumout  & ( (\Selector37~1_combout  & (\Add2~17_sumout  & \Selector28~0_combout )) ) )

	.dataa(!\Selector37~0_combout ),
	.datab(!\Selector37~1_combout ),
	.datac(!\Add2~17_sumout ),
	.datad(!\Selector28~0_combout ),
	.datae(gnd),
	.dataf(!\Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~2 .extended_lut = "off";
defparam \Selector31~2 .lut_mask = 64'h0003000300570057;
defparam \Selector31~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N30
cyclonev_lcell_comb \aluout_AL~0 (
// Equation(s):
// \aluout_AL~0_combout  = ( \Selector31~1_combout  & ( \Selector31~0_combout  & ( (!\always6~0_combout  & alufunc_DL[5]) ) ) ) # ( !\Selector31~1_combout  & ( \Selector31~0_combout  & ( (!\always6~0_combout  & (alufunc_DL[5] & ((\Selector31~2_combout ) # 
// (\Selector46~0_combout )))) ) ) ) # ( \Selector31~1_combout  & ( !\Selector31~0_combout  & ( (!\always6~0_combout  & alufunc_DL[5]) ) ) ) # ( !\Selector31~1_combout  & ( !\Selector31~0_combout  & ( (!\always6~0_combout  & (alufunc_DL[5] & 
// \Selector31~2_combout )) ) ) )

	.dataa(!\always6~0_combout ),
	.datab(!alufunc_DL[5]),
	.datac(!\Selector46~0_combout ),
	.datad(!\Selector31~2_combout ),
	.datae(!\Selector31~1_combout ),
	.dataf(!\Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_AL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_AL~0 .extended_lut = "off";
defparam \aluout_AL~0 .lut_mask = 64'h0022222202222222;
defparam \aluout_AL~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N6
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \dmem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout  = ( \aluout_AL~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_AL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~feeder .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N7
dffeas \dmem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[32]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N50
dffeas \dmem_rtl_0_bypass[32] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[1]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[1]}),
	.portaaddr({\aluout_AL[14]~DUPLICATE_q ,\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036DECEF6CEDDEAB82035A18120000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N42
cyclonev_lcell_comb \wregval_M[1]~0 (
// Equation(s):
// \wregval_M[1]~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( ((dmem_rtl_0_bypass[32] & !\dmem~5_combout )) # (dmem_rtl_0_bypass[31]) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!dmem_rtl_0_bypass[32] & (dmem_rtl_0_bypass[31])) # (dmem_rtl_0_bypass[32] & ((!\dmem~5_combout  & 
// ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))) # (\dmem~5_combout  & (dmem_rtl_0_bypass[31])))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!dmem_rtl_0_bypass[32] & 
// (dmem_rtl_0_bypass[31])) # (dmem_rtl_0_bypass[32] & ((!\dmem~5_combout  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]))) # (\dmem~5_combout  & (dmem_rtl_0_bypass[31])))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (dmem_rtl_0_bypass[31] & ((!dmem_rtl_0_bypass[32]) # (\dmem~5_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[31]),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!dmem_rtl_0_bypass[32]),
	.datad(!\dmem~5_combout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[1]~0 .extended_lut = "off";
defparam \wregval_M[1]~0 .lut_mask = 64'h505553555C555F55;
defparam \wregval_M[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N43
dffeas \wregval_ML[1]_NEW_REG14 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[1]_OTERM15 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[1]_NEW_REG14 .is_wysiwyg = "true";
defparam \wregval_ML[1]_NEW_REG14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N39
cyclonev_lcell_comb \PC~29 (
// Equation(s):
// \PC~29_combout  = ( \Equal1~15_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((!\isnop_DL~q  & !\Equal1~6_combout )) ) ) # ( !\Equal1~15_combout  & ( (!\isnop_DL~q ) # (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(!\isnop_DL~q ),
	.datab(gnd),
	.datac(!\Equal1~6_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\Equal1~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~29 .extended_lut = "off";
defparam \PC~29 .lut_mask = 64'hFFAAFFAAFFA0FFA0;
defparam \PC~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N40
dffeas \PC[1]_NEW_REG412 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[1]_OTERM413 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1]_NEW_REG412 .is_wysiwyg = "true";
defparam \PC[1]_NEW_REG412 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N27
cyclonev_lcell_comb dobranch_A(
// Equation(s):
// \dobranch_A~combout  = ( \Selector46~19_combout  & ( \isbranch_DL~q  ) ) # ( !\Selector46~19_combout  & ( (\Selector46~24_combout  & \isbranch_DL~q ) ) )

	.dataa(!\Selector46~24_combout ),
	.datab(!\isbranch_DL~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector46~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dobranch_A~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam dobranch_A.extended_lut = "off";
defparam dobranch_A.lut_mask = 64'h1111111133333333;
defparam dobranch_A.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N51
cyclonev_lcell_comb \PC~30 (
// Equation(s):
// \PC~30_combout  = ( \dobranch_A~combout  & ( (pcpred_DL[1] & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) # ( !\dobranch_A~combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\isjump_DL~q  & ((pcpred_DL[1]))) # (\isjump_DL~q  & 
// (\regval1_DL[1]~DUPLICATE_q )))) ) )

	.dataa(!\regval1_DL[1]~DUPLICATE_q ),
	.datab(!pcpred_DL[1]),
	.datac(!\isjump_DL~q ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\dobranch_A~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~30 .extended_lut = "off";
defparam \PC~30 .lut_mask = 64'h0035003500330033;
defparam \PC~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N53
dffeas \PC[1]_NEW_REG414 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[1]_OTERM415 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1]_NEW_REG414 .is_wysiwyg = "true";
defparam \PC[1]_NEW_REG414 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N44
dffeas \PC[1]_NEW_REG410 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC[1]_OTERM207 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[1]_OTERM411 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1]_NEW_REG410 .is_wysiwyg = "true";
defparam \PC[1]_NEW_REG410 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N42
cyclonev_lcell_comb \PC[1]_NEW206 (
// Equation(s):
// \PC[1]_OTERM207  = (!\PC[1]_OTERM413  & ((\PC[1]_OTERM411 ))) # (\PC[1]_OTERM413  & (\PC[1]_OTERM415 ))

	.dataa(!\PC[1]_OTERM413 ),
	.datab(gnd),
	.datac(!\PC[1]_OTERM415 ),
	.datad(!\PC[1]_OTERM411 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[1]_OTERM207 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[1]_NEW206 .extended_lut = "off";
defparam \PC[1]_NEW206 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \PC[1]_NEW206 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N0
cyclonev_lcell_comb \pcpred_FL~1 (
// Equation(s):
// \pcpred_FL~1_combout  = ( \PC[1]_OTERM207  & ( \stall_F~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\stall_F~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC[1]_OTERM207 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_FL~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_FL~1 .extended_lut = "off";
defparam \pcpred_FL~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \pcpred_FL~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N2
dffeas \pcpred_FL[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_FL~1_combout ),
	.asdata(pcpred_FL[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[1] .is_wysiwyg = "true";
defparam \pcpred_FL[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N1
dffeas \pcpred_FL[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_FL~1_combout ),
	.asdata(pcpred_FL[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcpred_FL[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[1]~DUPLICATE .is_wysiwyg = "true";
defparam \pcpred_FL[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N12
cyclonev_lcell_comb \pcpred_DL~1 (
// Equation(s):
// \pcpred_DL~1_combout  = ( \always3~1_combout  & ( pcpred_DL[1] ) ) # ( !\always3~1_combout  & ( \pcpred_FL[1]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcpred_FL[1]~DUPLICATE_q ),
	.datad(!pcpred_DL[1]),
	.datae(gnd),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_DL~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_DL~1 .extended_lut = "off";
defparam \pcpred_DL~1 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \pcpred_DL~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N14
dffeas \pcpred_DL[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_DL~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[1] .is_wysiwyg = "true";
defparam \pcpred_DL[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N44
dffeas \pcplus_AL[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[1] .is_wysiwyg = "true";
defparam \pcplus_AL[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N27
cyclonev_lcell_comb \wregval_ML~23 (
// Equation(s):
// \wregval_ML~23_combout  = ( \selmemout_AL~q  & ( (!aluout_AL[1] & \selaluout_AL~q ) ) ) # ( !\selmemout_AL~q  & ( (!\selaluout_AL~q  & ((!pcplus_AL[1]))) # (\selaluout_AL~q  & (!aluout_AL[1])) ) )

	.dataa(!aluout_AL[1]),
	.datab(!pcplus_AL[1]),
	.datac(!\selaluout_AL~q ),
	.datad(gnd),
	.datae(!\selmemout_AL~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~23 .extended_lut = "off";
defparam \wregval_ML~23 .lut_mask = 64'hCACA0A0ACACA0A0A;
defparam \wregval_ML~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N29
dffeas \wregval_ML[1]_NEW_REG20 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[1]_OTERM21 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[1]_NEW_REG20 .is_wysiwyg = "true";
defparam \wregval_ML[1]_NEW_REG20 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N29
dffeas \wregval_ML[1]_OTERM19_NEW_REG442 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Equal4~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[1]_OTERM19_OTERM443 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[1]_OTERM19_NEW_REG442 .is_wysiwyg = "true";
defparam \wregval_ML[1]_OTERM19_NEW_REG442 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N12
cyclonev_lcell_comb \wregval_ML[1]_OTERM19_OTERM445~feeder (
// Equation(s):
// \wregval_ML[1]_OTERM19_OTERM445~feeder_combout  = ( \KEY[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML[1]_OTERM19_OTERM445~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML[1]_OTERM19_OTERM445~feeder .extended_lut = "off";
defparam \wregval_ML[1]_OTERM19_OTERM445~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wregval_ML[1]_OTERM19_OTERM445~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N13
dffeas \wregval_ML[1]_OTERM19_NEW_REG444 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML[1]_OTERM19_OTERM445~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[1]_OTERM19_OTERM445 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[1]_OTERM19_NEW_REG444 .is_wysiwyg = "true";
defparam \wregval_ML[1]_OTERM19_NEW_REG444 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y12_N26
dffeas \wregval_ML[1]_OTERM19_NEW_REG446 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[1]_OTERM19_OTERM447 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[1]_OTERM19_NEW_REG446 .is_wysiwyg = "true";
defparam \wregval_ML[1]_OTERM19_NEW_REG446 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N24
cyclonev_lcell_comb \wregval_M[1]~1 (
// Equation(s):
// \wregval_M[1]~1_combout  = ( \wregval_ML[1]_OTERM19_OTERM447  & ( \dmem_rtl_0_bypass[5]~DUPLICATE_q  & ( (\wregval_ML[1]_OTERM19_OTERM443  & (\wregval_ML[3]_OTERM9_OTERM423  & \wregval_ML[4]_OTERM51_OTERM431 )) ) ) ) # ( \wregval_ML[1]_OTERM19_OTERM447  & 
// ( !\dmem_rtl_0_bypass[5]~DUPLICATE_q  & ( (\wregval_ML[1]_OTERM19_OTERM443  & (\wregval_ML[3]_OTERM9_OTERM423  & (!\wregval_ML[1]_OTERM19_OTERM445  & \wregval_ML[4]_OTERM51_OTERM431 ))) ) ) ) # ( !\wregval_ML[1]_OTERM19_OTERM447  & ( 
// !\dmem_rtl_0_bypass[5]~DUPLICATE_q  & ( (\wregval_ML[1]_OTERM19_OTERM443  & (\wregval_ML[3]_OTERM9_OTERM423  & (!\wregval_ML[1]_OTERM19_OTERM445  & \wregval_ML[4]_OTERM51_OTERM431 ))) ) ) )

	.dataa(!\wregval_ML[1]_OTERM19_OTERM443 ),
	.datab(!\wregval_ML[3]_OTERM9_OTERM423 ),
	.datac(!\wregval_ML[1]_OTERM19_OTERM445 ),
	.datad(!\wregval_ML[4]_OTERM51_OTERM431 ),
	.datae(!\wregval_ML[1]_OTERM19_OTERM447 ),
	.dataf(!\dmem_rtl_0_bypass[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[1]~1 .extended_lut = "off";
defparam \wregval_M[1]~1 .lut_mask = 64'h0010001000000011;
defparam \wregval_M[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N42
cyclonev_lcell_comb \wregval_ML~24 (
// Equation(s):
// \wregval_ML~24_combout  = ( !\wregval_ML[1]_OTERM21  & ( \wregval_M[1]~1_combout  & ( \wregval_ML[3]_OTERM3  ) ) ) # ( !\wregval_ML[1]_OTERM21  & ( !\wregval_M[1]~1_combout  & ( (\wregval_ML[3]_OTERM3  & ((!\wregval_ML[1]_OTERM13 ) # 
// ((\wregval_ML[1]_OTERM15  & \wregval_ML[1]_OTERM17 )))) ) ) )

	.dataa(!\wregval_ML[1]_OTERM15 ),
	.datab(!\wregval_ML[1]_OTERM13 ),
	.datac(!\wregval_ML[1]_OTERM17 ),
	.datad(!\wregval_ML[3]_OTERM3 ),
	.datae(!\wregval_ML[1]_OTERM21 ),
	.dataf(!\wregval_M[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~24 .extended_lut = "off";
defparam \wregval_ML~24 .lut_mask = 64'h00CD000000FF0000;
defparam \wregval_ML~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N21
cyclonev_lcell_comb \regs~15 (
// Equation(s):
// \regs~15_combout  = ( \regs_rtl_1|auto_generated|ram_block1a29  & ( ((regs_rtl_1_bypass[68] & !\regs~1_combout )) # (regs_rtl_1_bypass[67]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a29  & ( (regs_rtl_1_bypass[67] & ((!regs_rtl_1_bypass[68]) # 
// (\regs~1_combout ))) ) )

	.dataa(gnd),
	.datab(!regs_rtl_1_bypass[68]),
	.datac(!\regs~1_combout ),
	.datad(!regs_rtl_1_bypass[67]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~15 .extended_lut = "off";
defparam \regs~15 .lut_mask = 64'h00CF00CF30FF30FF;
defparam \regs~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N36
cyclonev_lcell_comb \regval2_DL[29]_NEW369 (
// Equation(s):
// \regval2_DL[29]_OTERM370  = ( regval2_DL[29] & ( \regs~15_combout  & ( (!\regval2_DL[29]_NEW369_RTM0371~combout  & (!\isnop_D~0_combout  & ((\regval2_DL~0_combout ) # (\always3~1_combout )))) ) ) ) # ( !regval2_DL[29] & ( \regs~15_combout  & ( 
// (!\regval2_DL[29]_NEW369_RTM0371~combout  & (!\isnop_D~0_combout  & \regval2_DL~0_combout )) ) ) ) # ( regval2_DL[29] & ( !\regs~15_combout  & ( (!\regval2_DL[29]_NEW369_RTM0371~combout  & (\always3~1_combout  & !\isnop_D~0_combout )) ) ) )

	.dataa(!\regval2_DL[29]_NEW369_RTM0371~combout ),
	.datab(!\always3~1_combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\regval2_DL~0_combout ),
	.datae(!regval2_DL[29]),
	.dataf(!\regs~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[29]_OTERM370 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[29]_NEW369 .extended_lut = "off";
defparam \regval2_DL[29]_NEW369 .lut_mask = 64'h0000202000A020A0;
defparam \regval2_DL[29]_NEW369 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N37
dffeas \regval2_DL[29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[29]_OTERM370 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[29]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N53
dffeas \regval2_AL[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[29]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[29] .is_wysiwyg = "true";
defparam \regval2_AL[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N29
dffeas \dmem_rtl_0_bypass[87] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[87]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[87] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[87] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[88]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[88]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[88]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[88]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N28
dffeas \dmem_rtl_0_bypass[88] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[88]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[88] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[29]}),
	.portaaddr({\aluout_AL[14]~DUPLICATE_q ,\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000035CAD9A76C0CD8340BB18D9040000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[29]}),
	.portaaddr({\aluout_AL[14]~DUPLICATE_q ,\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N3
cyclonev_lcell_comb \wregval_ML~43 (
// Equation(s):
// \wregval_ML~43_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( ((dmem_rtl_0_bypass[88] & !\dmem~5_combout )) # (dmem_rtl_0_bypass[87]) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (!dmem_rtl_0_bypass[88] & (dmem_rtl_0_bypass[87])) # (dmem_rtl_0_bypass[88] & ((!\dmem~5_combout  & 
// ((\dmem_rtl_0|auto_generated|address_reg_b [0]))) # (\dmem~5_combout  & (dmem_rtl_0_bypass[87])))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (!dmem_rtl_0_bypass[88] & 
// (dmem_rtl_0_bypass[87])) # (dmem_rtl_0_bypass[88] & ((!\dmem~5_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))) # (\dmem~5_combout  & (dmem_rtl_0_bypass[87])))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (dmem_rtl_0_bypass[87] & ((!dmem_rtl_0_bypass[88]) # (\dmem~5_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[87]),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!dmem_rtl_0_bypass[88]),
	.datad(!\dmem~5_combout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~43 .extended_lut = "off";
defparam \wregval_ML~43 .lut_mask = 64'h50555C5553555F55;
defparam \wregval_ML~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N4
dffeas \pcplus_AL[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[29] .is_wysiwyg = "true";
defparam \pcplus_AL[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N48
cyclonev_lcell_comb \wregval_ML~113 (
// Equation(s):
// \wregval_ML~113_combout  = ( !\selmemout_AL~q  & ( (\MemWE~0_combout  & ((!\selaluout_AL~q  & (pcplus_AL[29])) # (\selaluout_AL~q  & (((aluout_AL[29])))))) ) ) # ( \selmemout_AL~q  & ( (\MemWE~0_combout  & ((!\selaluout_AL~q  & (\wregval_ML~43_combout  & 
// (!\WideNor0~combout ))) # (\selaluout_AL~q  & (((aluout_AL[29])))))) ) )

	.dataa(!\selaluout_AL~q ),
	.datab(!\MemWE~0_combout ),
	.datac(!\wregval_ML~43_combout ),
	.datad(!\WideNor0~combout ),
	.datae(!\selmemout_AL~q ),
	.dataf(!aluout_AL[29]),
	.datag(!pcplus_AL[29]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~113 .extended_lut = "on";
defparam \wregval_ML~113 .lut_mask = 64'h0202020013131311;
defparam \wregval_ML~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N49
dffeas \wregval_ML[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[29]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[29] .is_wysiwyg = "true";
defparam \wregval_ML[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N44
dffeas \regs_rtl_0_bypass[67] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[67]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N51
cyclonev_lcell_comb \regs_rtl_0_bypass[68]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[68]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[68]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N53
dffeas \regs_rtl_0_bypass[68] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[68]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N48
cyclonev_lcell_comb \regs~52 (
// Equation(s):
// \regs~52_combout  = ( \regs_rtl_0|auto_generated|ram_block1a29  & ( ((regs_rtl_0_bypass[68] & !\regs~4_combout )) # (regs_rtl_0_bypass[67]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a29  & ( (regs_rtl_0_bypass[67] & ((!regs_rtl_0_bypass[68]) # 
// (\regs~4_combout ))) ) )

	.dataa(gnd),
	.datab(!regs_rtl_0_bypass[67]),
	.datac(!regs_rtl_0_bypass[68]),
	.datad(!\regs~4_combout ),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~52 .extended_lut = "off";
defparam \regs~52 .lut_mask = 64'h303330333F333F33;
defparam \regs~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N6
cyclonev_lcell_comb \regval1_DL[29]_NEW258 (
// Equation(s):
// \regval1_DL[29]_OTERM259  = ( regval1_DL[29] & ( \regval2_DL~0_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[29]_NEW258_RTM0260~combout  & ((\regs~52_combout ) # (\always3~1_combout )))) ) ) ) # ( !regval1_DL[29] & ( \regval2_DL~0_combout  & ( 
// (!\isnop_D~0_combout  & (!\regval1_DL[29]_NEW258_RTM0260~combout  & \regs~52_combout )) ) ) ) # ( regval1_DL[29] & ( !\regval2_DL~0_combout  & ( (!\isnop_D~0_combout  & (\always3~1_combout  & !\regval1_DL[29]_NEW258_RTM0260~combout )) ) ) )

	.dataa(!\isnop_D~0_combout ),
	.datab(!\always3~1_combout ),
	.datac(!\regval1_DL[29]_NEW258_RTM0260~combout ),
	.datad(!\regs~52_combout ),
	.datae(!regval1_DL[29]),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[29]_OTERM259 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[29]_NEW258 .extended_lut = "off";
defparam \regval1_DL[29]_NEW258 .lut_mask = 64'h0000202000A020A0;
defparam \regval1_DL[29]_NEW258 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N7
dffeas \regval1_DL[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[29]_OTERM259 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[29] .is_wysiwyg = "true";
defparam \regval1_DL[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N12
cyclonev_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = ( \regval2_DL[29]~DUPLICATE_q  & ( !regval1_DL[29] $ (((!sxtimm_DL[15] & \aluimm_DL~DUPLICATE_q ))) ) ) # ( !\regval2_DL[29]~DUPLICATE_q  & ( !regval1_DL[29] $ (((!sxtimm_DL[15]) # (!\aluimm_DL~DUPLICATE_q ))) ) )

	.dataa(!sxtimm_DL[15]),
	.datab(gnd),
	.datac(!regval1_DL[29]),
	.datad(!\aluimm_DL~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval2_DL[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~8 .extended_lut = "off";
defparam \Equal0~8 .lut_mask = 64'h0F5A0F5AF05AF05A;
defparam \Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N48
cyclonev_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = ( regval2_DL[30] & ( \aluimm_DL~DUPLICATE_q  & ( (!regval1_DL[30] & (!\sxtimm_DL[15]~DUPLICATE_q  & !\regval1_DL[31]~DUPLICATE_q )) # (regval1_DL[30] & (\sxtimm_DL[15]~DUPLICATE_q  & \regval1_DL[31]~DUPLICATE_q )) ) ) ) # ( 
// !regval2_DL[30] & ( \aluimm_DL~DUPLICATE_q  & ( (!regval1_DL[30] & (!\sxtimm_DL[15]~DUPLICATE_q  & !\regval1_DL[31]~DUPLICATE_q )) # (regval1_DL[30] & (\sxtimm_DL[15]~DUPLICATE_q  & \regval1_DL[31]~DUPLICATE_q )) ) ) ) # ( regval2_DL[30] & ( 
// !\aluimm_DL~DUPLICATE_q  & ( (regval1_DL[30] & (!regval2_DL[31] $ (\regval1_DL[31]~DUPLICATE_q ))) ) ) ) # ( !regval2_DL[30] & ( !\aluimm_DL~DUPLICATE_q  & ( (!regval1_DL[30] & (!regval2_DL[31] $ (\regval1_DL[31]~DUPLICATE_q ))) ) ) )

	.dataa(!regval1_DL[30]),
	.datab(!regval2_DL[31]),
	.datac(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datad(!\regval1_DL[31]~DUPLICATE_q ),
	.datae(!regval2_DL[30]),
	.dataf(!\aluimm_DL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~6 .extended_lut = "off";
defparam \LessThan1~6 .lut_mask = 64'h88224411A005A005;
defparam \LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N51
cyclonev_lcell_comb \Selector46~7 (
// Equation(s):
// \Selector46~7_combout  = ( \LessThan1~6_combout  & ( (!\alufunc_DL[1]~DUPLICATE_q  & (alufunc_DL[0] & !\Equal0~8_combout )) ) )

	.dataa(!\alufunc_DL[1]~DUPLICATE_q ),
	.datab(!alufunc_DL[0]),
	.datac(gnd),
	.datad(!\Equal0~8_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~7 .extended_lut = "off";
defparam \Selector46~7 .lut_mask = 64'h0000000022002200;
defparam \Selector46~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N30
cyclonev_lcell_comb \Selector46~18 (
// Equation(s):
// \Selector46~18_combout  = ( !alufunc_DL[5] & ( !alufunc_DL[2] & ( (alufunc_DL[3] & !alufunc_DL[4]) ) ) )

	.dataa(!alufunc_DL[3]),
	.datab(!alufunc_DL[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(!alufunc_DL[5]),
	.dataf(!alufunc_DL[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~18 .extended_lut = "off";
defparam \Selector46~18 .lut_mask = 64'h4444000000000000;
defparam \Selector46~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N24
cyclonev_lcell_comb \Selector46~15 (
// Equation(s):
// \Selector46~15_combout  = ( \aluin2_A[22]~18_combout  & ( \aluin2_A[23]~17_combout  & ( (!\aluin2_A[24]~16_combout  & regval1_DL[24]) ) ) ) # ( !\aluin2_A[22]~18_combout  & ( \aluin2_A[23]~17_combout  & ( (!\aluin2_A[24]~16_combout  & (((regval1_DL[22] & 
// regval1_DL[23])) # (regval1_DL[24]))) # (\aluin2_A[24]~16_combout  & (regval1_DL[22] & (regval1_DL[24] & regval1_DL[23]))) ) ) ) # ( \aluin2_A[22]~18_combout  & ( !\aluin2_A[23]~17_combout  & ( (!\aluin2_A[24]~16_combout  & ((regval1_DL[23]) # 
// (regval1_DL[24]))) # (\aluin2_A[24]~16_combout  & (regval1_DL[24] & regval1_DL[23])) ) ) ) # ( !\aluin2_A[22]~18_combout  & ( !\aluin2_A[23]~17_combout  & ( (!\aluin2_A[24]~16_combout  & (((regval1_DL[23]) # (regval1_DL[24])) # (regval1_DL[22]))) # 
// (\aluin2_A[24]~16_combout  & (regval1_DL[24] & ((regval1_DL[23]) # (regval1_DL[22])))) ) ) )

	.dataa(!\aluin2_A[24]~16_combout ),
	.datab(!regval1_DL[22]),
	.datac(!regval1_DL[24]),
	.datad(!regval1_DL[23]),
	.datae(!\aluin2_A[22]~18_combout ),
	.dataf(!\aluin2_A[23]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~15 .extended_lut = "off";
defparam \Selector46~15 .lut_mask = 64'h2BAF0AAF0A2B0A0A;
defparam \Selector46~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N6
cyclonev_lcell_comb \Selector46~13 (
// Equation(s):
// \Selector46~13_combout  = ( \sxtimm_DL[15]~DUPLICATE_q  & ( regval1_DL[25] & ( (!\aluimm_DL~q  & ((!regval2_DL[25] & ((!\regval2_DL[26]~DUPLICATE_q ) # (\regval1_DL[26]~DUPLICATE_q ))) # (regval2_DL[25] & (\regval1_DL[26]~DUPLICATE_q  & 
// !\regval2_DL[26]~DUPLICATE_q )))) ) ) ) # ( !\sxtimm_DL[15]~DUPLICATE_q  & ( regval1_DL[25] & ( ((!regval2_DL[25] & ((!\regval2_DL[26]~DUPLICATE_q ) # (\regval1_DL[26]~DUPLICATE_q ))) # (regval2_DL[25] & (\regval1_DL[26]~DUPLICATE_q  & 
// !\regval2_DL[26]~DUPLICATE_q ))) # (\aluimm_DL~q ) ) ) ) # ( \sxtimm_DL[15]~DUPLICATE_q  & ( !regval1_DL[25] & ( (!\aluimm_DL~q  & (\regval1_DL[26]~DUPLICATE_q  & !\regval2_DL[26]~DUPLICATE_q )) ) ) ) # ( !\sxtimm_DL[15]~DUPLICATE_q  & ( !regval1_DL[25] & 
// ( (\regval1_DL[26]~DUPLICATE_q  & ((!\regval2_DL[26]~DUPLICATE_q ) # (\aluimm_DL~q ))) ) ) )

	.dataa(!regval2_DL[25]),
	.datab(!\aluimm_DL~q ),
	.datac(!\regval1_DL[26]~DUPLICATE_q ),
	.datad(!\regval2_DL[26]~DUPLICATE_q ),
	.datae(!\sxtimm_DL[15]~DUPLICATE_q ),
	.dataf(!regval1_DL[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~13 .extended_lut = "off";
defparam \Selector46~13 .lut_mask = 64'h0F030C00BF3B8C08;
defparam \Selector46~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N48
cyclonev_lcell_comb \Selector46~14 (
// Equation(s):
// \Selector46~14_combout  = ( \aluin2_A[28]~19_combout  & ( (regval1_DL[28] & ((!\Selector46~13_combout  & (regval1_DL[27] & !\aluin2_A[27]~20_combout )) # (\Selector46~13_combout  & ((!\aluin2_A[27]~20_combout ) # (regval1_DL[27]))))) ) ) # ( 
// !\aluin2_A[28]~19_combout  & ( ((!\Selector46~13_combout  & (regval1_DL[27] & !\aluin2_A[27]~20_combout )) # (\Selector46~13_combout  & ((!\aluin2_A[27]~20_combout ) # (regval1_DL[27])))) # (regval1_DL[28]) ) )

	.dataa(!regval1_DL[28]),
	.datab(!\Selector46~13_combout ),
	.datac(!regval1_DL[27]),
	.datad(!\aluin2_A[27]~20_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[28]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~14 .extended_lut = "off";
defparam \Selector46~14 .lut_mask = 64'h7F577F5715011501;
defparam \Selector46~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N36
cyclonev_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = ( \regval2_DL[25]~DUPLICATE_q  & ( \sxtimm_DL[15]~DUPLICATE_q  & ( (regval1_DL[25] & (!regval1_DL[26] $ (((regval2_DL[26]) # (\aluimm_DL~DUPLICATE_q ))))) ) ) ) # ( !\regval2_DL[25]~DUPLICATE_q  & ( \sxtimm_DL[15]~DUPLICATE_q  & ( 
// (!\aluimm_DL~DUPLICATE_q  & (!regval1_DL[25] & (!regval2_DL[26] $ (regval1_DL[26])))) # (\aluimm_DL~DUPLICATE_q  & (regval1_DL[25] & ((regval1_DL[26])))) ) ) ) # ( \regval2_DL[25]~DUPLICATE_q  & ( !\sxtimm_DL[15]~DUPLICATE_q  & ( (!\aluimm_DL~DUPLICATE_q  
// & (regval1_DL[25] & (!regval2_DL[26] $ (regval1_DL[26])))) # (\aluimm_DL~DUPLICATE_q  & (!regval1_DL[25] & ((!regval1_DL[26])))) ) ) ) # ( !\regval2_DL[25]~DUPLICATE_q  & ( !\sxtimm_DL[15]~DUPLICATE_q  & ( (!regval1_DL[25] & (!regval1_DL[26] $ 
// (((!\aluimm_DL~DUPLICATE_q  & regval2_DL[26]))))) ) ) )

	.dataa(!\aluimm_DL~DUPLICATE_q ),
	.datab(!regval1_DL[25]),
	.datac(!regval2_DL[26]),
	.datad(!regval1_DL[26]),
	.datae(!\regval2_DL[25]~DUPLICATE_q ),
	.dataf(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~4 .extended_lut = "off";
defparam \LessThan1~4 .lut_mask = 64'hC408640280192013;
defparam \LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N15
cyclonev_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = ( \regval1_DL[27]~DUPLICATE_q  & ( \aluimm_DL~DUPLICATE_q  & ( (\sxtimm_DL[15]~DUPLICATE_q  & regval1_DL[28]) ) ) ) # ( !\regval1_DL[27]~DUPLICATE_q  & ( \aluimm_DL~DUPLICATE_q  & ( (!\sxtimm_DL[15]~DUPLICATE_q  & !regval1_DL[28]) 
// ) ) ) # ( \regval1_DL[27]~DUPLICATE_q  & ( !\aluimm_DL~DUPLICATE_q  & ( (\regval2_DL[27]~DUPLICATE_q  & (!regval2_DL[28] $ (regval1_DL[28]))) ) ) ) # ( !\regval1_DL[27]~DUPLICATE_q  & ( !\aluimm_DL~DUPLICATE_q  & ( (!\regval2_DL[27]~DUPLICATE_q  & 
// (!regval2_DL[28] $ (regval1_DL[28]))) ) ) )

	.dataa(!\regval2_DL[27]~DUPLICATE_q ),
	.datab(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datac(!regval2_DL[28]),
	.datad(!regval1_DL[28]),
	.datae(!\regval1_DL[27]~DUPLICATE_q ),
	.dataf(!\aluimm_DL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~3 .extended_lut = "off";
defparam \LessThan1~3 .lut_mask = 64'hA00A5005CC000033;
defparam \LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N57
cyclonev_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = ( \LessThan1~3_combout  & ( \LessThan1~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LessThan1~4_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~7 .extended_lut = "off";
defparam \Equal0~7 .lut_mask = 64'h0000000000FF00FF;
defparam \Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N36
cyclonev_lcell_comb \Selector46~11 (
// Equation(s):
// \Selector46~11_combout  = ( \alufunc_DL[1]~DUPLICATE_q  & ( !alufunc_DL[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!alufunc_DL[0]),
	.datae(gnd),
	.dataf(!\alufunc_DL[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~11 .extended_lut = "off";
defparam \Selector46~11 .lut_mask = 64'h00000000FF00FF00;
defparam \Selector46~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N27
cyclonev_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = ( \aluimm_DL~q  & ( (regval1_DL[29] & !\sxtimm_DL[15]~DUPLICATE_q ) ) ) # ( !\aluimm_DL~q  & ( (regval1_DL[29] & !\regval2_DL[29]~DUPLICATE_q ) ) )

	.dataa(!regval1_DL[29]),
	.datab(gnd),
	.datac(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datad(!\regval2_DL[29]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluimm_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~7 .extended_lut = "off";
defparam \LessThan1~7 .lut_mask = 64'h5500550050505050;
defparam \LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N18
cyclonev_lcell_comb \Selector46~12 (
// Equation(s):
// \Selector46~12_combout  = ( \LessThan1~7_combout  & ( \aluin2_A[30]~22_combout  & ( (\Selector46~11_combout  & ((!regval1_DL[30] & ((!\aluin2_A[31]~21_combout ) # (\regval1_DL[31]~DUPLICATE_q ))) # (regval1_DL[30] & (\regval1_DL[31]~DUPLICATE_q  & 
// !\aluin2_A[31]~21_combout )))) ) ) ) # ( !\LessThan1~7_combout  & ( \aluin2_A[30]~22_combout  & ( (\Selector46~11_combout  & ((!\aluin2_A[31]~21_combout ) # (\regval1_DL[31]~DUPLICATE_q ))) ) ) ) # ( \LessThan1~7_combout  & ( !\aluin2_A[30]~22_combout  & 
// ( (\regval1_DL[31]~DUPLICATE_q  & (\Selector46~11_combout  & !\aluin2_A[31]~21_combout )) ) ) ) # ( !\LessThan1~7_combout  & ( !\aluin2_A[30]~22_combout  & ( (\Selector46~11_combout  & ((!regval1_DL[30] & ((!\aluin2_A[31]~21_combout ) # 
// (\regval1_DL[31]~DUPLICATE_q ))) # (regval1_DL[30] & (\regval1_DL[31]~DUPLICATE_q  & !\aluin2_A[31]~21_combout )))) ) ) )

	.dataa(!regval1_DL[30]),
	.datab(!\regval1_DL[31]~DUPLICATE_q ),
	.datac(!\Selector46~11_combout ),
	.datad(!\aluin2_A[31]~21_combout ),
	.datae(!\LessThan1~7_combout ),
	.dataf(!\aluin2_A[30]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~12 .extended_lut = "off";
defparam \Selector46~12 .lut_mask = 64'h0B0203000F030B02;
defparam \Selector46~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N3
cyclonev_lcell_comb \Selector46~16 (
// Equation(s):
// \Selector46~16_combout  = ( \Equal0~7_combout  & ( \Selector46~12_combout  & ( ((!\LessThan1~6_combout ) # ((!\Selector46~15_combout  & !\Selector46~14_combout ))) # (\Equal0~8_combout ) ) ) ) # ( !\Equal0~7_combout  & ( \Selector46~12_combout  & ( 
// ((!\LessThan1~6_combout ) # (!\Selector46~14_combout )) # (\Equal0~8_combout ) ) ) )

	.dataa(!\Selector46~15_combout ),
	.datab(!\Equal0~8_combout ),
	.datac(!\LessThan1~6_combout ),
	.datad(!\Selector46~14_combout ),
	.datae(!\Equal0~7_combout ),
	.dataf(!\Selector46~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~16 .extended_lut = "off";
defparam \Selector46~16 .lut_mask = 64'h00000000FFF3FBF3;
defparam \Selector46~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N18
cyclonev_lcell_comb \aluout_A~1 (
// Equation(s):
// \aluout_A~1_combout  = ( \regval2_DL[12]~DUPLICATE_q  & ( !regval1_DL[12] $ (((\aluimm_DL~DUPLICATE_q  & !sxtimm_DL[12]))) ) ) # ( !\regval2_DL[12]~DUPLICATE_q  & ( !regval1_DL[12] $ (((!\aluimm_DL~DUPLICATE_q ) # (!sxtimm_DL[12]))) ) )

	.dataa(!\aluimm_DL~DUPLICATE_q ),
	.datab(gnd),
	.datac(!sxtimm_DL[12]),
	.datad(!regval1_DL[12]),
	.datae(gnd),
	.dataf(!\regval2_DL[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~1 .extended_lut = "off";
defparam \aluout_A~1 .lut_mask = 64'h05FA05FAAF50AF50;
defparam \aluout_A~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N21
cyclonev_lcell_comb \aluout_A~3 (
// Equation(s):
// \aluout_A~3_combout  = ( regval1_DL[14] & ( (!\aluimm_DL~q  & (!\regval2_DL[14]~DUPLICATE_q )) # (\aluimm_DL~q  & ((!\sxtimm_DL[14]~DUPLICATE_q ))) ) ) # ( !regval1_DL[14] & ( (!\aluimm_DL~q  & (\regval2_DL[14]~DUPLICATE_q )) # (\aluimm_DL~q  & 
// ((\sxtimm_DL[14]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!\regval2_DL[14]~DUPLICATE_q ),
	.datad(!\sxtimm_DL[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_DL[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~3 .extended_lut = "off";
defparam \aluout_A~3 .lut_mask = 64'h0C3F0C3FF3C0F3C0;
defparam \aluout_A~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N30
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( \aluimm_DL~DUPLICATE_q  & ( \regval1_DL[21]~DUPLICATE_q  & ( (regval1_DL[20] & \sxtimm_DL[15]~DUPLICATE_q ) ) ) ) # ( !\aluimm_DL~DUPLICATE_q  & ( \regval1_DL[21]~DUPLICATE_q  & ( (\regval2_DL[21]~DUPLICATE_q  & (!regval1_DL[20] 
// $ (regval2_DL[20]))) ) ) ) # ( \aluimm_DL~DUPLICATE_q  & ( !\regval1_DL[21]~DUPLICATE_q  & ( (!regval1_DL[20] & !\sxtimm_DL[15]~DUPLICATE_q ) ) ) ) # ( !\aluimm_DL~DUPLICATE_q  & ( !\regval1_DL[21]~DUPLICATE_q  & ( (!\regval2_DL[21]~DUPLICATE_q  & 
// (!regval1_DL[20] $ (regval2_DL[20]))) ) ) )

	.dataa(!regval1_DL[20]),
	.datab(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datac(!\regval2_DL[21]~DUPLICATE_q ),
	.datad(!regval2_DL[20]),
	.datae(!\aluimm_DL~DUPLICATE_q ),
	.dataf(!\regval1_DL[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'hA05088880A051111;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N54
cyclonev_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = ( \sxtimm_DL[15]~DUPLICATE_q  & ( regval2_DL[16] & ( (\regval1_DL[16]~DUPLICATE_q  & (!\regval1_DL[17]~DUPLICATE_q  $ (((\aluimm_DL~DUPLICATE_q ) # (\regval2_DL[17]~DUPLICATE_q ))))) ) ) ) # ( !\sxtimm_DL[15]~DUPLICATE_q  & ( 
// regval2_DL[16] & ( (!\regval1_DL[16]~DUPLICATE_q  & (((\aluimm_DL~DUPLICATE_q  & !\regval1_DL[17]~DUPLICATE_q )))) # (\regval1_DL[16]~DUPLICATE_q  & (!\aluimm_DL~DUPLICATE_q  & (!\regval2_DL[17]~DUPLICATE_q  $ (\regval1_DL[17]~DUPLICATE_q )))) ) ) ) # ( 
// \sxtimm_DL[15]~DUPLICATE_q  & ( !regval2_DL[16] & ( (!\regval1_DL[16]~DUPLICATE_q  & (!\aluimm_DL~DUPLICATE_q  & (!\regval2_DL[17]~DUPLICATE_q  $ (\regval1_DL[17]~DUPLICATE_q )))) # (\regval1_DL[16]~DUPLICATE_q  & (((\aluimm_DL~DUPLICATE_q  & 
// \regval1_DL[17]~DUPLICATE_q )))) ) ) ) # ( !\sxtimm_DL[15]~DUPLICATE_q  & ( !regval2_DL[16] & ( (!\regval1_DL[16]~DUPLICATE_q  & (!\regval1_DL[17]~DUPLICATE_q  $ (((\regval2_DL[17]~DUPLICATE_q  & !\aluimm_DL~DUPLICATE_q ))))) ) ) )

	.dataa(!\regval1_DL[16]~DUPLICATE_q ),
	.datab(!\regval2_DL[17]~DUPLICATE_q ),
	.datac(!\aluimm_DL~DUPLICATE_q ),
	.datad(!\regval1_DL[17]~DUPLICATE_q ),
	.datae(!\sxtimm_DL[15]~DUPLICATE_q ),
	.dataf(!regval2_DL[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~2 .extended_lut = "off";
defparam \LessThan1~2 .lut_mask = 64'h8A2080254A104015;
defparam \LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N48
cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ( \sxtimm_DL[15]~DUPLICATE_q  & ( regval2_DL[18] & ( (\regval1_DL[18]~DUPLICATE_q  & (!\regval1_DL[19]~DUPLICATE_q  $ (((\aluimm_DL~DUPLICATE_q ) # (\regval2_DL[19]~DUPLICATE_q ))))) ) ) ) # ( !\sxtimm_DL[15]~DUPLICATE_q  & ( 
// regval2_DL[18] & ( (!\aluimm_DL~DUPLICATE_q  & (\regval1_DL[18]~DUPLICATE_q  & (!\regval1_DL[19]~DUPLICATE_q  $ (\regval2_DL[19]~DUPLICATE_q )))) # (\aluimm_DL~DUPLICATE_q  & (!\regval1_DL[19]~DUPLICATE_q  & ((!\regval1_DL[18]~DUPLICATE_q )))) ) ) ) # ( 
// \sxtimm_DL[15]~DUPLICATE_q  & ( !regval2_DL[18] & ( (!\aluimm_DL~DUPLICATE_q  & (!\regval1_DL[18]~DUPLICATE_q  & (!\regval1_DL[19]~DUPLICATE_q  $ (\regval2_DL[19]~DUPLICATE_q )))) # (\aluimm_DL~DUPLICATE_q  & (\regval1_DL[19]~DUPLICATE_q  & 
// ((\regval1_DL[18]~DUPLICATE_q )))) ) ) ) # ( !\sxtimm_DL[15]~DUPLICATE_q  & ( !regval2_DL[18] & ( (!\regval1_DL[18]~DUPLICATE_q  & (!\regval1_DL[19]~DUPLICATE_q  $ (((\regval2_DL[19]~DUPLICATE_q  & !\aluimm_DL~DUPLICATE_q ))))) ) ) )

	.dataa(!\regval1_DL[19]~DUPLICATE_q ),
	.datab(!\regval2_DL[19]~DUPLICATE_q ),
	.datac(!\aluimm_DL~DUPLICATE_q ),
	.datad(!\regval1_DL[18]~DUPLICATE_q ),
	.datae(!\sxtimm_DL[15]~DUPLICATE_q ),
	.dataf(!regval2_DL[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'h9A0090050A900095;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N42
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( \LessThan1~2_combout  & ( \LessThan1~1_combout  & ( (!\aluout_A~3_combout  & (\LessThan1~0_combout  & (!\regval1_DL[15]~DUPLICATE_q  $ (\aluin2_A[15]~11_combout )))) ) ) )

	.dataa(!\regval1_DL[15]~DUPLICATE_q ),
	.datab(!\aluin2_A[15]~11_combout ),
	.datac(!\aluout_A~3_combout ),
	.datad(!\LessThan1~0_combout ),
	.datae(!\LessThan1~2_combout ),
	.dataf(!\LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0000000000000090;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N29
dffeas \sxtimm_DL[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sxtimm_DL[13]_OTERM483 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[13]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[13] .is_wysiwyg = "true";
defparam \sxtimm_DL[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N30
cyclonev_lcell_comb \aluout_A~2 (
// Equation(s):
// \aluout_A~2_combout  = ( regval2_DL[13] & ( !regval1_DL[13] $ (((\aluimm_DL~DUPLICATE_q  & !sxtimm_DL[13]))) ) ) # ( !regval2_DL[13] & ( !regval1_DL[13] $ (((!\aluimm_DL~DUPLICATE_q ) # (!sxtimm_DL[13]))) ) )

	.dataa(gnd),
	.datab(!\aluimm_DL~DUPLICATE_q ),
	.datac(!sxtimm_DL[13]),
	.datad(!regval1_DL[13]),
	.datae(gnd),
	.dataf(!regval2_DL[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~2 .extended_lut = "off";
defparam \aluout_A~2 .lut_mask = 64'h03FC03FCCF30CF30;
defparam \aluout_A~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N9
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( \aluin2_A[11]~12_combout  & ( (regval1_DL[11] & (!regval1_DL[10] $ (\aluin2_A[10]~13_combout ))) ) ) # ( !\aluin2_A[11]~12_combout  & ( (!regval1_DL[11] & (!regval1_DL[10] $ (\aluin2_A[10]~13_combout ))) ) )

	.dataa(gnd),
	.datab(!regval1_DL[10]),
	.datac(!regval1_DL[11]),
	.datad(!\aluin2_A[10]~13_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[11]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'hC030C0300C030C03;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N6
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( \Equal0~1_combout  & ( (!\aluout_A~1_combout  & (\Equal0~0_combout  & !\aluout_A~2_combout )) ) )

	.dataa(!\aluout_A~1_combout ),
	.datab(gnd),
	.datac(!\Equal0~0_combout ),
	.datad(!\aluout_A~2_combout ),
	.datae(gnd),
	.dataf(!\Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h000000000A000A00;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N54
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( \aluin2_A[9]~14_combout  & ( (!\regval1_DL[9]~DUPLICATE_q ) # ((\aluin2_A[8]~2_combout  & !\regval1_DL[8]~DUPLICATE_q )) ) ) # ( !\aluin2_A[9]~14_combout  & ( (\aluin2_A[8]~2_combout  & (!\regval1_DL[9]~DUPLICATE_q  & 
// !\regval1_DL[8]~DUPLICATE_q )) ) )

	.dataa(!\aluin2_A[8]~2_combout ),
	.datab(!\regval1_DL[9]~DUPLICATE_q ),
	.datac(!\regval1_DL[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluin2_A[9]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h40404040DCDCDCDC;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N33
cyclonev_lcell_comb \aluout_A~9 (
// Equation(s):
// \aluout_A~9_combout  = ( \aluimm_DL~q  & ( !\regval1_DL[3]~DUPLICATE_q  $ (!sxtimm_DL[3]) ) ) # ( !\aluimm_DL~q  & ( !\regval1_DL[3]~DUPLICATE_q  $ (!regval2_DL[3]) ) )

	.dataa(!\regval1_DL[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!sxtimm_DL[3]),
	.datad(!regval2_DL[3]),
	.datae(gnd),
	.dataf(!\aluimm_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~9 .extended_lut = "off";
defparam \aluout_A~9 .lut_mask = 64'h55AA55AA5A5A5A5A;
defparam \aluout_A~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N45
cyclonev_lcell_comb \aluout_A~8 (
// Equation(s):
// \aluout_A~8_combout  = ( regval1_DL[2] & ( (!\aluimm_DL~q  & ((!\regval2_DL[2]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!sxtimm_DL[2])) ) ) # ( !regval1_DL[2] & ( (!\aluimm_DL~q  & ((\regval2_DL[2]~DUPLICATE_q ))) # (\aluimm_DL~q  & (sxtimm_DL[2])) ) )

	.dataa(!sxtimm_DL[2]),
	.datab(!\regval2_DL[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\aluimm_DL~q ),
	.datae(gnd),
	.dataf(!regval1_DL[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~8 .extended_lut = "off";
defparam \aluout_A~8 .lut_mask = 64'h33553355CCAACCAA;
defparam \aluout_A~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N54
cyclonev_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = ( \aluin2_A[1]~1_combout  & ( !\aluout_A~8_combout  & ( (!\aluout_A~9_combout  & ((!\regval1_DL[1]~DUPLICATE_q ) # ((!regval1_DL[0] & \aluin2_A[0]~0_combout )))) ) ) ) # ( !\aluin2_A[1]~1_combout  & ( !\aluout_A~8_combout  & ( 
// (!regval1_DL[0] & (\aluin2_A[0]~0_combout  & (!\aluout_A~9_combout  & !\regval1_DL[1]~DUPLICATE_q ))) ) ) )

	.dataa(!regval1_DL[0]),
	.datab(!\aluin2_A[0]~0_combout ),
	.datac(!\aluout_A~9_combout ),
	.datad(!\regval1_DL[1]~DUPLICATE_q ),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!\aluout_A~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~3 .extended_lut = "off";
defparam \LessThan0~3 .lut_mask = 64'h2000F02000000000;
defparam \LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N48
cyclonev_lcell_comb \aluout_A~4 (
// Equation(s):
// \aluout_A~4_combout  = ( sxtimm_DL[8] & ( !\regval1_DL[8]~DUPLICATE_q  $ (((!\aluimm_DL~q  & !\regval2_DL[8]~DUPLICATE_q ))) ) ) # ( !sxtimm_DL[8] & ( !\regval1_DL[8]~DUPLICATE_q  $ (((!\regval2_DL[8]~DUPLICATE_q ) # (\aluimm_DL~q ))) ) )

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!\regval2_DL[8]~DUPLICATE_q ),
	.datad(!\regval1_DL[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!sxtimm_DL[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~4 .extended_lut = "off";
defparam \aluout_A~4 .lut_mask = 64'h0CF30CF33FC03FC0;
defparam \aluout_A~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N39
cyclonev_lcell_comb \aluout_A~7 (
// Equation(s):
// \aluout_A~7_combout  = ( regval2_DL[6] & ( !regval1_DL[6] $ (((\aluimm_DL~q  & !sxtimm_DL[6]))) ) ) # ( !regval2_DL[6] & ( !regval1_DL[6] $ (((!\aluimm_DL~q ) # (!sxtimm_DL[6]))) ) )

	.dataa(gnd),
	.datab(!regval1_DL[6]),
	.datac(!\aluimm_DL~q ),
	.datad(!sxtimm_DL[6]),
	.datae(gnd),
	.dataf(!regval2_DL[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~7 .extended_lut = "off";
defparam \aluout_A~7 .lut_mask = 64'h333C333CC3CCC3CC;
defparam \aluout_A~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N57
cyclonev_lcell_comb \aluout_A~5 (
// Equation(s):
// \aluout_A~5_combout  = ( sxtimm_DL[9] & ( !\regval1_DL[9]~DUPLICATE_q  $ (((!\aluimm_DL~DUPLICATE_q  & !\regval2_DL[9]~DUPLICATE_q ))) ) ) # ( !sxtimm_DL[9] & ( !\regval1_DL[9]~DUPLICATE_q  $ (((!\regval2_DL[9]~DUPLICATE_q ) # (\aluimm_DL~DUPLICATE_q ))) 
// ) )

	.dataa(!\aluimm_DL~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regval2_DL[9]~DUPLICATE_q ),
	.datad(!\regval1_DL[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!sxtimm_DL[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~5 .extended_lut = "off";
defparam \aluout_A~5 .lut_mask = 64'h0AF50AF55FA05FA0;
defparam \aluout_A~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N54
cyclonev_lcell_comb \aluout_A~6 (
// Equation(s):
// \aluout_A~6_combout  = ( regval1_DL[7] & ( (!\aluimm_DL~q  & ((!regval2_DL[7]))) # (\aluimm_DL~q  & (!\sxtimm_DL[7]~DUPLICATE_q )) ) ) # ( !regval1_DL[7] & ( (!\aluimm_DL~q  & ((regval2_DL[7]))) # (\aluimm_DL~q  & (\sxtimm_DL[7]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!\sxtimm_DL[7]~DUPLICATE_q ),
	.datad(!regval2_DL[7]),
	.datae(gnd),
	.dataf(!regval1_DL[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~6 .extended_lut = "off";
defparam \aluout_A~6 .lut_mask = 64'h03CF03CFFC30FC30;
defparam \aluout_A~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N9
cyclonev_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ( !\aluout_A~6_combout  & ( (!\aluout_A~4_combout  & (!\aluout_A~7_combout  & !\aluout_A~5_combout )) ) )

	.dataa(!\aluout_A~4_combout ),
	.datab(gnd),
	.datac(!\aluout_A~7_combout ),
	.datad(!\aluout_A~5_combout ),
	.datae(gnd),
	.dataf(!\aluout_A~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'hA000A00000000000;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N6
cyclonev_lcell_comb \aluout_A~10 (
// Equation(s):
// \aluout_A~10_combout  = ( \regval2_DL[5]~DUPLICATE_q  & ( !regval1_DL[5] $ (((\aluimm_DL~q  & !\sxtimm_DL[5]~DUPLICATE_q ))) ) ) # ( !\regval2_DL[5]~DUPLICATE_q  & ( !regval1_DL[5] $ (((!\aluimm_DL~q ) # (!\sxtimm_DL[5]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!\sxtimm_DL[5]~DUPLICATE_q ),
	.datad(!regval1_DL[5]),
	.datae(gnd),
	.dataf(!\regval2_DL[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~10 .extended_lut = "off";
defparam \aluout_A~10 .lut_mask = 64'h03FC03FCCF30CF30;
defparam \aluout_A~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N51
cyclonev_lcell_comb \aluout_A~11 (
// Equation(s):
// \aluout_A~11_combout  = ( \regval2_DL[4]~DUPLICATE_q  & ( !regval1_DL[4] $ (((\aluimm_DL~q  & !\sxtimm_DL[4]~DUPLICATE_q ))) ) ) # ( !\regval2_DL[4]~DUPLICATE_q  & ( !regval1_DL[4] $ (((!\aluimm_DL~q ) # (!\sxtimm_DL[4]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!regval1_DL[4]),
	.datad(!\sxtimm_DL[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval2_DL[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~11 .extended_lut = "off";
defparam \aluout_A~11 .lut_mask = 64'h0F3C0F3CC3F0C3F0;
defparam \aluout_A~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N24
cyclonev_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = ( !\aluout_A~6_combout  & ( !\aluout_A~11_combout  & ( (!\aluout_A~10_combout  & (!\aluout_A~7_combout  & (!\aluout_A~4_combout  & !\aluout_A~5_combout ))) ) ) )

	.dataa(!\aluout_A~10_combout ),
	.datab(!\aluout_A~7_combout ),
	.datac(!\aluout_A~4_combout ),
	.datad(!\aluout_A~5_combout ),
	.datae(!\aluout_A~6_combout ),
	.dataf(!\aluout_A~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~4 .extended_lut = "off";
defparam \Equal0~4 .lut_mask = 64'h8000000000000000;
defparam \Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N30
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( \aluin2_A[6]~15_combout  & ( !\aluout_A~4_combout  & ( (!\aluout_A~5_combout  & ((!regval1_DL[6] & ((!regval1_DL[7]) # (\aluin2_A[7]~3_combout ))) # (regval1_DL[6] & (\aluin2_A[7]~3_combout  & !regval1_DL[7])))) ) ) ) # ( 
// !\aluin2_A[6]~15_combout  & ( !\aluout_A~4_combout  & ( (!\aluout_A~5_combout  & (\aluin2_A[7]~3_combout  & !regval1_DL[7])) ) ) )

	.dataa(!regval1_DL[6]),
	.datab(!\aluout_A~5_combout ),
	.datac(!\aluin2_A[7]~3_combout ),
	.datad(!regval1_DL[7]),
	.datae(!\aluin2_A[6]~15_combout ),
	.dataf(!\aluout_A~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'h0C008C0800000000;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N15
cyclonev_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( \aluin2_A[4]~6_combout  & ( (!\aluin2_A[5]~4_combout  & (!regval1_DL[4] & !regval1_DL[5])) # (\aluin2_A[5]~4_combout  & ((!regval1_DL[4]) # (!regval1_DL[5]))) ) ) # ( !\aluin2_A[4]~6_combout  & ( (\aluin2_A[5]~4_combout  & 
// !regval1_DL[5]) ) )

	.dataa(!\aluin2_A[5]~4_combout ),
	.datab(!regval1_DL[4]),
	.datac(!regval1_DL[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluin2_A[4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'h50505050D4D4D4D4;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N30
cyclonev_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = ( \aluin2_A[3]~5_combout  & ( (!\regval1_DL[3]~DUPLICATE_q ) # ((!\regval1_DL[2]~DUPLICATE_q  & \aluin2_A[2]~7_combout )) ) ) # ( !\aluin2_A[3]~5_combout  & ( (!\regval1_DL[3]~DUPLICATE_q  & (!\regval1_DL[2]~DUPLICATE_q  & 
// \aluin2_A[2]~7_combout )) ) )

	.dataa(!\regval1_DL[3]~DUPLICATE_q ),
	.datab(!\regval1_DL[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\aluin2_A[2]~7_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~4 .extended_lut = "off";
defparam \LessThan0~4 .lut_mask = 64'h00880088AAEEAAEE;
defparam \LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N0
cyclonev_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = ( \LessThan0~2_combout  & ( \LessThan0~4_combout  & ( (!\Equal0~3_combout  & (!\Equal0~4_combout  & !\LessThan0~1_combout )) ) ) ) # ( !\LessThan0~2_combout  & ( \LessThan0~4_combout  & ( (!\Equal0~4_combout  & 
// !\LessThan0~1_combout ) ) ) ) # ( \LessThan0~2_combout  & ( !\LessThan0~4_combout  & ( (!\Equal0~3_combout  & (!\LessThan0~1_combout  & ((!\LessThan0~3_combout ) # (!\Equal0~4_combout )))) ) ) ) # ( !\LessThan0~2_combout  & ( !\LessThan0~4_combout  & ( 
// (!\LessThan0~1_combout  & ((!\LessThan0~3_combout ) # (!\Equal0~4_combout ))) ) ) )

	.dataa(!\LessThan0~3_combout ),
	.datab(!\Equal0~3_combout ),
	.datac(!\Equal0~4_combout ),
	.datad(!\LessThan0~1_combout ),
	.datae(!\LessThan0~2_combout ),
	.dataf(!\LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~5 .extended_lut = "off";
defparam \LessThan0~5 .lut_mask = 64'hFA00C800F000C000;
defparam \LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N39
cyclonev_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = ( \aluin2_A[12]~8_combout  & ( (!\regval1_DL[12]~DUPLICATE_q  & ((!\regval1_DL[13]~DUPLICATE_q ) # (\aluin2_A[13]~9_combout ))) # (\regval1_DL[12]~DUPLICATE_q  & (\aluin2_A[13]~9_combout  & !\regval1_DL[13]~DUPLICATE_q )) ) ) # ( 
// !\aluin2_A[12]~8_combout  & ( (\aluin2_A[13]~9_combout  & !\regval1_DL[13]~DUPLICATE_q ) ) )

	.dataa(!\regval1_DL[12]~DUPLICATE_q ),
	.datab(!\aluin2_A[13]~9_combout ),
	.datac(!\regval1_DL[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluin2_A[12]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~7 .extended_lut = "off";
defparam \LessThan0~7 .lut_mask = 64'h30303030B2B2B2B2;
defparam \LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N42
cyclonev_lcell_comb \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = ( \aluin2_A[10]~13_combout  & ( regval1_DL[10] & ( (!\aluout_A~1_combout  & (\aluin2_A[11]~12_combout  & (!\aluout_A~2_combout  & !regval1_DL[11]))) ) ) ) # ( !\aluin2_A[10]~13_combout  & ( regval1_DL[10] & ( (!\aluout_A~1_combout  
// & (\aluin2_A[11]~12_combout  & (!\aluout_A~2_combout  & !regval1_DL[11]))) ) ) ) # ( \aluin2_A[10]~13_combout  & ( !regval1_DL[10] & ( (!\aluout_A~1_combout  & (!\aluout_A~2_combout  & ((!regval1_DL[11]) # (\aluin2_A[11]~12_combout )))) ) ) ) # ( 
// !\aluin2_A[10]~13_combout  & ( !regval1_DL[10] & ( (!\aluout_A~1_combout  & (\aluin2_A[11]~12_combout  & (!\aluout_A~2_combout  & !regval1_DL[11]))) ) ) )

	.dataa(!\aluout_A~1_combout ),
	.datab(!\aluin2_A[11]~12_combout ),
	.datac(!\aluout_A~2_combout ),
	.datad(!regval1_DL[11]),
	.datae(!\aluin2_A[10]~13_combout ),
	.dataf(!regval1_DL[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~8 .extended_lut = "off";
defparam \LessThan0~8 .lut_mask = 64'h2000A02020002000;
defparam \LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N12
cyclonev_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = ( \aluin2_A[14]~10_combout  & ( (!regval1_DL[14] & ((!\regval1_DL[15]~DUPLICATE_q ) # (\aluin2_A[15]~11_combout ))) # (regval1_DL[14] & (\aluin2_A[15]~11_combout  & !\regval1_DL[15]~DUPLICATE_q )) ) ) # ( !\aluin2_A[14]~10_combout  
// & ( (\aluin2_A[15]~11_combout  & !\regval1_DL[15]~DUPLICATE_q ) ) )

	.dataa(!regval1_DL[14]),
	.datab(!\aluin2_A[15]~11_combout ),
	.datac(!\regval1_DL[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluin2_A[14]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~6 .extended_lut = "off";
defparam \LessThan0~6 .lut_mask = 64'h30303030B2B2B2B2;
defparam \LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N15
cyclonev_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = ( \LessThan1~1_combout  & ( (\LessThan1~0_combout  & \LessThan1~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LessThan1~0_combout ),
	.datad(!\LessThan1~2_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~5 .extended_lut = "off";
defparam \LessThan1~5 .lut_mask = 64'h00000000000F000F;
defparam \LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N18
cyclonev_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_combout  = ( \regval1_DL[18]~DUPLICATE_q  & ( \regval2_DL[19]~DUPLICATE_q  & ( (!\regval1_DL[19]~DUPLICATE_q  & ((!\aluimm_DL~DUPLICATE_q ) # (\sxtimm_DL[15]~DUPLICATE_q ))) ) ) ) # ( !\regval1_DL[18]~DUPLICATE_q  & ( 
// \regval2_DL[19]~DUPLICATE_q  & ( (!\aluimm_DL~DUPLICATE_q  & ((!\regval1_DL[19]~DUPLICATE_q ) # ((regval2_DL[18])))) # (\aluimm_DL~DUPLICATE_q  & (((\sxtimm_DL[15]~DUPLICATE_q )))) ) ) ) # ( \regval1_DL[18]~DUPLICATE_q  & ( !\regval2_DL[19]~DUPLICATE_q  & 
// ( (!\regval1_DL[19]~DUPLICATE_q  & (\sxtimm_DL[15]~DUPLICATE_q  & \aluimm_DL~DUPLICATE_q )) ) ) ) # ( !\regval1_DL[18]~DUPLICATE_q  & ( !\regval2_DL[19]~DUPLICATE_q  & ( (!\aluimm_DL~DUPLICATE_q  & (!\regval1_DL[19]~DUPLICATE_q  & ((regval2_DL[18])))) # 
// (\aluimm_DL~DUPLICATE_q  & (((\sxtimm_DL[15]~DUPLICATE_q )))) ) ) )

	.dataa(!\regval1_DL[19]~DUPLICATE_q ),
	.datab(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datac(!\aluimm_DL~DUPLICATE_q ),
	.datad(!regval2_DL[18]),
	.datae(!\regval1_DL[18]~DUPLICATE_q ),
	.dataf(!\regval2_DL[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~9 .extended_lut = "off";
defparam \LessThan0~9 .lut_mask = 64'h03A30202A3F3A2A2;
defparam \LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N24
cyclonev_lcell_comb \LessThan0~11 (
// Equation(s):
// \LessThan0~11_combout  = ( \aluimm_DL~DUPLICATE_q  & ( \regval1_DL[21]~DUPLICATE_q  & ( (\sxtimm_DL[15]~DUPLICATE_q  & !regval1_DL[20]) ) ) ) # ( !\aluimm_DL~DUPLICATE_q  & ( \regval1_DL[21]~DUPLICATE_q  & ( (regval2_DL[20] & (regval2_DL[21] & 
// !regval1_DL[20])) ) ) ) # ( \aluimm_DL~DUPLICATE_q  & ( !\regval1_DL[21]~DUPLICATE_q  & ( \sxtimm_DL[15]~DUPLICATE_q  ) ) ) # ( !\aluimm_DL~DUPLICATE_q  & ( !\regval1_DL[21]~DUPLICATE_q  & ( ((regval2_DL[20] & !regval1_DL[20])) # (regval2_DL[21]) ) ) )

	.dataa(!regval2_DL[20]),
	.datab(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datac(!regval2_DL[21]),
	.datad(!regval1_DL[20]),
	.datae(!\aluimm_DL~DUPLICATE_q ),
	.dataf(!\regval1_DL[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~11 .extended_lut = "off";
defparam \LessThan0~11 .lut_mask = 64'h5F0F333305003300;
defparam \LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N0
cyclonev_lcell_comb \LessThan0~10 (
// Equation(s):
// \LessThan0~10_combout  = ( \aluimm_DL~q  & ( regval2_DL[16] & ( (\sxtimm_DL[15]~DUPLICATE_q  & ((!\regval1_DL[16]~DUPLICATE_q ) # (!\regval1_DL[17]~DUPLICATE_q ))) ) ) ) # ( !\aluimm_DL~q  & ( regval2_DL[16] & ( (!regval2_DL[17] & 
// (!\regval1_DL[16]~DUPLICATE_q  & !\regval1_DL[17]~DUPLICATE_q )) # (regval2_DL[17] & ((!\regval1_DL[16]~DUPLICATE_q ) # (!\regval1_DL[17]~DUPLICATE_q ))) ) ) ) # ( \aluimm_DL~q  & ( !regval2_DL[16] & ( (\sxtimm_DL[15]~DUPLICATE_q  & 
// ((!\regval1_DL[16]~DUPLICATE_q ) # (!\regval1_DL[17]~DUPLICATE_q ))) ) ) ) # ( !\aluimm_DL~q  & ( !regval2_DL[16] & ( (regval2_DL[17] & !\regval1_DL[17]~DUPLICATE_q ) ) ) )

	.dataa(!regval2_DL[17]),
	.datab(!\regval1_DL[16]~DUPLICATE_q ),
	.datac(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datad(!\regval1_DL[17]~DUPLICATE_q ),
	.datae(!\aluimm_DL~q ),
	.dataf(!regval2_DL[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~10 .extended_lut = "off";
defparam \LessThan0~10 .lut_mask = 64'h55000F0CDD440F0C;
defparam \LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N6
cyclonev_lcell_comb \LessThan0~12 (
// Equation(s):
// \LessThan0~12_combout  = ( \LessThan1~1_combout  & ( (!\LessThan0~11_combout  & ((!\LessThan1~0_combout ) # ((!\LessThan0~9_combout  & !\LessThan0~10_combout )))) ) ) # ( !\LessThan1~1_combout  & ( (!\LessThan0~11_combout  & ((!\LessThan0~9_combout ) # 
// (!\LessThan1~0_combout ))) ) )

	.dataa(!\LessThan0~9_combout ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan0~11_combout ),
	.datad(!\LessThan0~10_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~12 .extended_lut = "off";
defparam \LessThan0~12 .lut_mask = 64'hE0E0E0E0E0C0E0C0;
defparam \LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N30
cyclonev_lcell_comb \LessThan0~13 (
// Equation(s):
// \LessThan0~13_combout  = ( \LessThan0~12_combout  & ( \Equal0~0_combout  & ( (!\LessThan0~7_combout  & (!\LessThan0~8_combout  & ((!\LessThan0~6_combout ) # (!\LessThan1~5_combout )))) ) ) ) # ( \LessThan0~12_combout  & ( !\Equal0~0_combout  & ( 
// (!\LessThan0~6_combout ) # (!\LessThan1~5_combout ) ) ) )

	.dataa(!\LessThan0~7_combout ),
	.datab(!\LessThan0~8_combout ),
	.datac(!\LessThan0~6_combout ),
	.datad(!\LessThan1~5_combout ),
	.datae(!\LessThan0~12_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~13 .extended_lut = "off";
defparam \LessThan0~13 .lut_mask = 64'h0000FFF000008880;
defparam \LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N54
cyclonev_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = ( \aluimm_DL~DUPLICATE_q  & ( !regval1_DL[22] $ (!\sxtimm_DL[15]~DUPLICATE_q ) ) ) # ( !\aluimm_DL~DUPLICATE_q  & ( !regval1_DL[22] $ (!\regval2_DL[22]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!regval1_DL[22]),
	.datac(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datad(!\regval2_DL[22]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluimm_DL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~5 .extended_lut = "off";
defparam \Equal0~5 .lut_mask = 64'h33CC33CC3C3C3C3C;
defparam \Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N48
cyclonev_lcell_comb \Selector46~6 (
// Equation(s):
// \Selector46~6_combout  = ( regval1_DL[23] & ( \aluimm_DL~DUPLICATE_q  & ( (\sxtimm_DL[15]~DUPLICATE_q  & regval1_DL[24]) ) ) ) # ( !regval1_DL[23] & ( \aluimm_DL~DUPLICATE_q  & ( (!\sxtimm_DL[15]~DUPLICATE_q  & !regval1_DL[24]) ) ) ) # ( regval1_DL[23] & 
// ( !\aluimm_DL~DUPLICATE_q  & ( (\regval2_DL[23]~DUPLICATE_q  & (!\regval2_DL[24]~DUPLICATE_q  $ (regval1_DL[24]))) ) ) ) # ( !regval1_DL[23] & ( !\aluimm_DL~DUPLICATE_q  & ( (!\regval2_DL[23]~DUPLICATE_q  & (!\regval2_DL[24]~DUPLICATE_q  $ 
// (regval1_DL[24]))) ) ) )

	.dataa(!\regval2_DL[24]~DUPLICATE_q ),
	.datab(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datac(!regval1_DL[24]),
	.datad(!\regval2_DL[23]~DUPLICATE_q ),
	.datae(!regval1_DL[23]),
	.dataf(!\aluimm_DL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~6 .extended_lut = "off";
defparam \Selector46~6 .lut_mask = 64'hA50000A5C0C00303;
defparam \Selector46~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N33
cyclonev_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = ( \Selector46~6_combout  & ( (\LessThan1~4_combout  & (\LessThan1~3_combout  & !\Equal0~5_combout )) ) )

	.dataa(!\LessThan1~4_combout ),
	.datab(!\LessThan1~3_combout ),
	.datac(gnd),
	.datad(!\Equal0~5_combout ),
	.datae(gnd),
	.dataf(!\Selector46~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~6 .extended_lut = "off";
defparam \Equal0~6 .lut_mask = 64'h0000000011001100;
defparam \Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N6
cyclonev_lcell_comb \LessThan0~17 (
// Equation(s):
// \LessThan0~17_combout  = ( \aluin2_A[22]~18_combout  & ( \aluin2_A[24]~16_combout  & ( (!regval1_DL[24]) # ((!regval1_DL[22] & ((!regval1_DL[23]) # (\aluin2_A[23]~17_combout ))) # (regval1_DL[22] & (\aluin2_A[23]~17_combout  & !regval1_DL[23]))) ) ) ) # ( 
// !\aluin2_A[22]~18_combout  & ( \aluin2_A[24]~16_combout  & ( (!regval1_DL[24]) # ((\aluin2_A[23]~17_combout  & !regval1_DL[23])) ) ) ) # ( \aluin2_A[22]~18_combout  & ( !\aluin2_A[24]~16_combout  & ( (!regval1_DL[24] & ((!regval1_DL[22] & 
// ((!regval1_DL[23]) # (\aluin2_A[23]~17_combout ))) # (regval1_DL[22] & (\aluin2_A[23]~17_combout  & !regval1_DL[23])))) ) ) ) # ( !\aluin2_A[22]~18_combout  & ( !\aluin2_A[24]~16_combout  & ( (!regval1_DL[24] & (\aluin2_A[23]~17_combout  & 
// !regval1_DL[23])) ) ) )

	.dataa(!regval1_DL[24]),
	.datab(!regval1_DL[22]),
	.datac(!\aluin2_A[23]~17_combout ),
	.datad(!regval1_DL[23]),
	.datae(!\aluin2_A[22]~18_combout ),
	.dataf(!\aluin2_A[24]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~17 .extended_lut = "off";
defparam \LessThan0~17 .lut_mask = 64'h0A008A08AFAAEFAE;
defparam \LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N39
cyclonev_lcell_comb \LessThan0~14 (
// Equation(s):
// \LessThan0~14_combout  = ( \sxtimm_DL[15]~DUPLICATE_q  & ( \aluimm_DL~DUPLICATE_q  & ( (!\regval1_DL[25]~DUPLICATE_q ) # (!\regval1_DL[26]~DUPLICATE_q ) ) ) ) # ( \sxtimm_DL[15]~DUPLICATE_q  & ( !\aluimm_DL~DUPLICATE_q  & ( (!\regval2_DL[26]~DUPLICATE_q  
// & (regval2_DL[25] & (!\regval1_DL[25]~DUPLICATE_q  & !\regval1_DL[26]~DUPLICATE_q ))) # (\regval2_DL[26]~DUPLICATE_q  & ((!\regval1_DL[26]~DUPLICATE_q ) # ((regval2_DL[25] & !\regval1_DL[25]~DUPLICATE_q )))) ) ) ) # ( !\sxtimm_DL[15]~DUPLICATE_q  & ( 
// !\aluimm_DL~DUPLICATE_q  & ( (!\regval2_DL[26]~DUPLICATE_q  & (regval2_DL[25] & (!\regval1_DL[25]~DUPLICATE_q  & !\regval1_DL[26]~DUPLICATE_q ))) # (\regval2_DL[26]~DUPLICATE_q  & ((!\regval1_DL[26]~DUPLICATE_q ) # ((regval2_DL[25] & 
// !\regval1_DL[25]~DUPLICATE_q )))) ) ) )

	.dataa(!regval2_DL[25]),
	.datab(!\regval2_DL[26]~DUPLICATE_q ),
	.datac(!\regval1_DL[25]~DUPLICATE_q ),
	.datad(!\regval1_DL[26]~DUPLICATE_q ),
	.datae(!\sxtimm_DL[15]~DUPLICATE_q ),
	.dataf(!\aluimm_DL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~14 .extended_lut = "off";
defparam \LessThan0~14 .lut_mask = 64'h731073100000FFF0;
defparam \LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N45
cyclonev_lcell_comb \LessThan0~18 (
// Equation(s):
// \LessThan0~18_combout  = ( \aluin2_A[28]~19_combout  & ( (!regval1_DL[28]) # ((!regval1_DL[27] & ((\aluin2_A[27]~20_combout ) # (\LessThan0~14_combout ))) # (regval1_DL[27] & (\LessThan0~14_combout  & \aluin2_A[27]~20_combout ))) ) ) # ( 
// !\aluin2_A[28]~19_combout  & ( (!regval1_DL[28] & ((!regval1_DL[27] & ((\aluin2_A[27]~20_combout ) # (\LessThan0~14_combout ))) # (regval1_DL[27] & (\LessThan0~14_combout  & \aluin2_A[27]~20_combout )))) ) )

	.dataa(!regval1_DL[27]),
	.datab(!regval1_DL[28]),
	.datac(!\LessThan0~14_combout ),
	.datad(!\aluin2_A[27]~20_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[28]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~18 .extended_lut = "off";
defparam \LessThan0~18 .lut_mask = 64'h088C088CCEEFCEEF;
defparam \LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N30
cyclonev_lcell_comb \LessThan0~15 (
// Equation(s):
// \LessThan0~15_combout  = ( !\LessThan0~18_combout  & ( (!\LessThan1~3_combout ) # ((!\LessThan0~17_combout ) # (!\LessThan1~4_combout )) ) )

	.dataa(gnd),
	.datab(!\LessThan1~3_combout ),
	.datac(!\LessThan0~17_combout ),
	.datad(!\LessThan1~4_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~15 .extended_lut = "off";
defparam \LessThan0~15 .lut_mask = 64'hFFFCFFFC00000000;
defparam \LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N12
cyclonev_lcell_comb \LessThan0~16 (
// Equation(s):
// \LessThan0~16_combout  = ( \Equal0~6_combout  & ( \LessThan0~15_combout  & ( (\LessThan0~13_combout  & ((!\Equal0~2_combout ) # ((!\LessThan0~0_combout  & \LessThan0~5_combout )))) ) ) ) # ( !\Equal0~6_combout  & ( \LessThan0~15_combout  ) )

	.dataa(!\Equal0~2_combout ),
	.datab(!\LessThan0~0_combout ),
	.datac(!\LessThan0~5_combout ),
	.datad(!\LessThan0~13_combout ),
	.datae(!\Equal0~6_combout ),
	.dataf(!\LessThan0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~16 .extended_lut = "off";
defparam \LessThan0~16 .lut_mask = 64'h00000000FFFF00AE;
defparam \LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N39
cyclonev_lcell_comb \LessThan1~10 (
// Equation(s):
// \LessThan1~10_combout  = ( \aluin2_A[8]~2_combout  & ( (\regval1_DL[9]~DUPLICATE_q  & !\aluin2_A[9]~14_combout ) ) ) # ( !\aluin2_A[8]~2_combout  & ( (!\regval1_DL[8]~DUPLICATE_q  & (\regval1_DL[9]~DUPLICATE_q  & !\aluin2_A[9]~14_combout )) # 
// (\regval1_DL[8]~DUPLICATE_q  & ((!\aluin2_A[9]~14_combout ) # (\regval1_DL[9]~DUPLICATE_q ))) ) )

	.dataa(!\regval1_DL[8]~DUPLICATE_q ),
	.datab(!\regval1_DL[9]~DUPLICATE_q ),
	.datac(!\aluin2_A[9]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluin2_A[8]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~10 .extended_lut = "off";
defparam \LessThan1~10 .lut_mask = 64'h7171717130303030;
defparam \LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N12
cyclonev_lcell_comb \LessThan1~12 (
// Equation(s):
// \LessThan1~12_combout  = ( \aluin2_A[4]~6_combout  & ( (!\aluin2_A[5]~4_combout  & regval1_DL[5]) ) ) # ( !\aluin2_A[4]~6_combout  & ( (!regval1_DL[4] & (!\aluin2_A[5]~4_combout  & regval1_DL[5])) # (regval1_DL[4] & ((!\aluin2_A[5]~4_combout ) # 
// (regval1_DL[5]))) ) )

	.dataa(gnd),
	.datab(!regval1_DL[4]),
	.datac(!\aluin2_A[5]~4_combout ),
	.datad(!regval1_DL[5]),
	.datae(gnd),
	.dataf(!\aluin2_A[4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~12 .extended_lut = "off";
defparam \LessThan1~12 .lut_mask = 64'h30F330F300F000F0;
defparam \LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N36
cyclonev_lcell_comb \LessThan1~11 (
// Equation(s):
// \LessThan1~11_combout  = ( regval1_DL[7] & ( (!\aluin2_A[7]~3_combout ) # ((regval1_DL[6] & !\aluin2_A[6]~15_combout )) ) ) # ( !regval1_DL[7] & ( (regval1_DL[6] & (!\aluin2_A[7]~3_combout  & !\aluin2_A[6]~15_combout )) ) )

	.dataa(gnd),
	.datab(!regval1_DL[6]),
	.datac(!\aluin2_A[7]~3_combout ),
	.datad(!\aluin2_A[6]~15_combout ),
	.datae(gnd),
	.dataf(!regval1_DL[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~11 .extended_lut = "off";
defparam \LessThan1~11 .lut_mask = 64'h30003000F3F0F3F0;
defparam \LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N18
cyclonev_lcell_comb \LessThan1~13 (
// Equation(s):
// \LessThan1~13_combout  = ( \Equal0~3_combout  & ( ((!\aluout_A~4_combout  & (\LessThan1~11_combout  & !\aluout_A~5_combout ))) # (\LessThan1~12_combout ) ) ) # ( !\Equal0~3_combout  & ( (!\aluout_A~4_combout  & (\LessThan1~11_combout  & 
// !\aluout_A~5_combout )) ) )

	.dataa(!\aluout_A~4_combout ),
	.datab(!\LessThan1~12_combout ),
	.datac(!\LessThan1~11_combout ),
	.datad(!\aluout_A~5_combout ),
	.datae(gnd),
	.dataf(!\Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~13 .extended_lut = "off";
defparam \LessThan1~13 .lut_mask = 64'h0A000A003B333B33;
defparam \LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N39
cyclonev_lcell_comb \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = ( \aluin2_A[0]~0_combout  & ( (\regval1_DL[1]~DUPLICATE_q  & !\aluin2_A[1]~1_combout ) ) ) # ( !\aluin2_A[0]~0_combout  & ( (!regval1_DL[0] & (\regval1_DL[1]~DUPLICATE_q  & !\aluin2_A[1]~1_combout )) # (regval1_DL[0] & 
// ((!\aluin2_A[1]~1_combout ) # (\regval1_DL[1]~DUPLICATE_q ))) ) )

	.dataa(!regval1_DL[0]),
	.datab(gnd),
	.datac(!\regval1_DL[1]~DUPLICATE_q ),
	.datad(!\aluin2_A[1]~1_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~8 .extended_lut = "off";
defparam \LessThan1~8 .lut_mask = 64'h5F055F050F000F00;
defparam \LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N6
cyclonev_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_combout  = ( \aluin2_A[2]~7_combout  & ( \Equal0~4_combout  & ( (!\regval1_DL[3]~DUPLICATE_q  & (!\aluin2_A[3]~5_combout  & (regval1_DL[2] & \LessThan1~8_combout ))) # (\regval1_DL[3]~DUPLICATE_q  & ((!\aluin2_A[3]~5_combout ) # 
// ((regval1_DL[2] & \LessThan1~8_combout )))) ) ) ) # ( !\aluin2_A[2]~7_combout  & ( \Equal0~4_combout  & ( (!\regval1_DL[3]~DUPLICATE_q  & (!\aluin2_A[3]~5_combout  & ((\LessThan1~8_combout ) # (regval1_DL[2])))) # (\regval1_DL[3]~DUPLICATE_q  & 
// ((!\aluin2_A[3]~5_combout ) # ((\LessThan1~8_combout ) # (regval1_DL[2])))) ) ) )

	.dataa(!\regval1_DL[3]~DUPLICATE_q ),
	.datab(!\aluin2_A[3]~5_combout ),
	.datac(!regval1_DL[2]),
	.datad(!\LessThan1~8_combout ),
	.datae(!\aluin2_A[2]~7_combout ),
	.dataf(!\Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~9 .extended_lut = "off";
defparam \LessThan1~9 .lut_mask = 64'h000000004DDD444D;
defparam \LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N24
cyclonev_lcell_comb \LessThan1~20 (
// Equation(s):
// \LessThan1~20_combout  = ( !\aluout_A~2_combout  & ( regval1_DL[11] & ( (!\aluout_A~1_combout  & ((!\aluin2_A[11]~12_combout ) # ((regval1_DL[10] & !\aluin2_A[10]~13_combout )))) ) ) ) # ( !\aluout_A~2_combout  & ( !regval1_DL[11] & ( 
// (!\aluout_A~1_combout  & (!\aluin2_A[11]~12_combout  & (regval1_DL[10] & !\aluin2_A[10]~13_combout ))) ) ) )

	.dataa(!\aluout_A~1_combout ),
	.datab(!\aluin2_A[11]~12_combout ),
	.datac(!regval1_DL[10]),
	.datad(!\aluin2_A[10]~13_combout ),
	.datae(!\aluout_A~2_combout ),
	.dataf(!regval1_DL[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~20 .extended_lut = "off";
defparam \LessThan1~20 .lut_mask = 64'h080000008A880000;
defparam \LessThan1~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N42
cyclonev_lcell_comb \LessThan1~19 (
// Equation(s):
// \LessThan1~19_combout  = ( \aluin2_A[13]~9_combout  & ( (!\aluin2_A[12]~8_combout  & (\regval1_DL[12]~DUPLICATE_q  & \regval1_DL[13]~DUPLICATE_q )) ) ) # ( !\aluin2_A[13]~9_combout  & ( ((!\aluin2_A[12]~8_combout  & \regval1_DL[12]~DUPLICATE_q )) # 
// (\regval1_DL[13]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[12]~8_combout ),
	.datac(!\regval1_DL[12]~DUPLICATE_q ),
	.datad(!\regval1_DL[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluin2_A[13]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~19 .extended_lut = "off";
defparam \LessThan1~19 .lut_mask = 64'h0CFF0CFF000C000C;
defparam \LessThan1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N0
cyclonev_lcell_comb \LessThan1~15 (
// Equation(s):
// \LessThan1~15_combout  = ( \sxtimm_DL[15]~DUPLICATE_q  & ( \regval1_DL[18]~DUPLICATE_q  & ( (!\aluimm_DL~DUPLICATE_q  & ((!\regval1_DL[19]~DUPLICATE_q  & (!\regval2_DL[19]~DUPLICATE_q  & !regval2_DL[18])) # (\regval1_DL[19]~DUPLICATE_q  & 
// ((!\regval2_DL[19]~DUPLICATE_q ) # (!regval2_DL[18]))))) ) ) ) # ( !\sxtimm_DL[15]~DUPLICATE_q  & ( \regval1_DL[18]~DUPLICATE_q  & ( ((!\regval1_DL[19]~DUPLICATE_q  & (!\regval2_DL[19]~DUPLICATE_q  & !regval2_DL[18])) # (\regval1_DL[19]~DUPLICATE_q  & 
// ((!\regval2_DL[19]~DUPLICATE_q ) # (!regval2_DL[18])))) # (\aluimm_DL~DUPLICATE_q ) ) ) ) # ( \sxtimm_DL[15]~DUPLICATE_q  & ( !\regval1_DL[18]~DUPLICATE_q  & ( (\regval1_DL[19]~DUPLICATE_q  & (!\regval2_DL[19]~DUPLICATE_q  & !\aluimm_DL~DUPLICATE_q )) ) ) 
// ) # ( !\sxtimm_DL[15]~DUPLICATE_q  & ( !\regval1_DL[18]~DUPLICATE_q  & ( (\regval1_DL[19]~DUPLICATE_q  & ((!\regval2_DL[19]~DUPLICATE_q ) # (\aluimm_DL~DUPLICATE_q ))) ) ) )

	.dataa(!\regval1_DL[19]~DUPLICATE_q ),
	.datab(!\regval2_DL[19]~DUPLICATE_q ),
	.datac(!\aluimm_DL~DUPLICATE_q ),
	.datad(!regval2_DL[18]),
	.datae(!\sxtimm_DL[15]~DUPLICATE_q ),
	.dataf(!\regval1_DL[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~15 .extended_lut = "off";
defparam \LessThan1~15 .lut_mask = 64'h45454040DF4FD040;
defparam \LessThan1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N39
cyclonev_lcell_comb \LessThan1~16 (
// Equation(s):
// \LessThan1~16_combout  = ( \aluin2_A[20]~24_combout  & ( (!\regval1_DL[21]~DUPLICATE_q  & (regval1_DL[20] & (!\aluin2_A[21]~23_combout  & \LessThan1~15_combout ))) # (\regval1_DL[21]~DUPLICATE_q  & ((!\aluin2_A[21]~23_combout ) # ((regval1_DL[20] & 
// \LessThan1~15_combout )))) ) ) # ( !\aluin2_A[20]~24_combout  & ( (!\regval1_DL[21]~DUPLICATE_q  & (!\aluin2_A[21]~23_combout  & ((\LessThan1~15_combout ) # (regval1_DL[20])))) # (\regval1_DL[21]~DUPLICATE_q  & (((!\aluin2_A[21]~23_combout ) # 
// (\LessThan1~15_combout )) # (regval1_DL[20]))) ) )

	.dataa(!regval1_DL[20]),
	.datab(!\regval1_DL[21]~DUPLICATE_q ),
	.datac(!\aluin2_A[21]~23_combout ),
	.datad(!\LessThan1~15_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[20]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~16 .extended_lut = "off";
defparam \LessThan1~16 .lut_mask = 64'h71F371F330713071;
defparam \LessThan1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N36
cyclonev_lcell_comb \LessThan1~14 (
// Equation(s):
// \LessThan1~14_combout  = ( \LessThan1~1_combout  & ( \LessThan1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LessThan1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~14 .extended_lut = "off";
defparam \LessThan1~14 .lut_mask = 64'h000000000F0F0F0F;
defparam \LessThan1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N12
cyclonev_lcell_comb \LessThan1~17 (
// Equation(s):
// \LessThan1~17_combout  = ( \regval1_DL[17]~DUPLICATE_q  & ( regval2_DL[16] & ( (!\aluimm_DL~DUPLICATE_q  & (!regval2_DL[17])) # (\aluimm_DL~DUPLICATE_q  & ((!\sxtimm_DL[15]~DUPLICATE_q ))) ) ) ) # ( !\regval1_DL[17]~DUPLICATE_q  & ( regval2_DL[16] & ( 
// (\regval1_DL[16]~DUPLICATE_q  & (!\sxtimm_DL[15]~DUPLICATE_q  & \aluimm_DL~DUPLICATE_q )) ) ) ) # ( \regval1_DL[17]~DUPLICATE_q  & ( !regval2_DL[16] & ( (!\aluimm_DL~DUPLICATE_q  & ((!regval2_DL[17]) # ((\regval1_DL[16]~DUPLICATE_q )))) # 
// (\aluimm_DL~DUPLICATE_q  & (((!\sxtimm_DL[15]~DUPLICATE_q )))) ) ) ) # ( !\regval1_DL[17]~DUPLICATE_q  & ( !regval2_DL[16] & ( (\regval1_DL[16]~DUPLICATE_q  & ((!\aluimm_DL~DUPLICATE_q  & (!regval2_DL[17])) # (\aluimm_DL~DUPLICATE_q  & 
// ((!\sxtimm_DL[15]~DUPLICATE_q ))))) ) ) )

	.dataa(!regval2_DL[17]),
	.datab(!\regval1_DL[16]~DUPLICATE_q ),
	.datac(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datad(!\aluimm_DL~DUPLICATE_q ),
	.datae(!\regval1_DL[17]~DUPLICATE_q ),
	.dataf(!regval2_DL[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~17 .extended_lut = "off";
defparam \LessThan1~17 .lut_mask = 64'h2230BBF00030AAF0;
defparam \LessThan1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N6
cyclonev_lcell_comb \LessThan1~18 (
// Equation(s):
// \LessThan1~18_combout  = ( \aluin2_A[14]~10_combout  & ( !\LessThan1~17_combout  & ( (!\LessThan1~2_combout ) # ((!regval1_DL[15]) # (\aluin2_A[15]~11_combout )) ) ) ) # ( !\aluin2_A[14]~10_combout  & ( !\LessThan1~17_combout  & ( (!\LessThan1~2_combout ) 
// # ((!regval1_DL[14] & ((!regval1_DL[15]) # (\aluin2_A[15]~11_combout ))) # (regval1_DL[14] & (\aluin2_A[15]~11_combout  & !regval1_DL[15]))) ) ) )

	.dataa(!\LessThan1~2_combout ),
	.datab(!regval1_DL[14]),
	.datac(!\aluin2_A[15]~11_combout ),
	.datad(!regval1_DL[15]),
	.datae(!\aluin2_A[14]~10_combout ),
	.dataf(!\LessThan1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~18 .extended_lut = "off";
defparam \LessThan1~18 .lut_mask = 64'hEFAEFFAF00000000;
defparam \LessThan1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N54
cyclonev_lcell_comb \LessThan1~21 (
// Equation(s):
// \LessThan1~21_combout  = ( \LessThan1~18_combout  & ( \Equal0~0_combout  & ( (!\LessThan1~20_combout  & (!\LessThan1~19_combout  & !\LessThan1~16_combout )) ) ) ) # ( !\LessThan1~18_combout  & ( \Equal0~0_combout  & ( (!\LessThan1~20_combout  & 
// (!\LessThan1~19_combout  & (!\LessThan1~16_combout  & !\LessThan1~14_combout ))) ) ) ) # ( \LessThan1~18_combout  & ( !\Equal0~0_combout  & ( !\LessThan1~16_combout  ) ) ) # ( !\LessThan1~18_combout  & ( !\Equal0~0_combout  & ( (!\LessThan1~16_combout  & 
// !\LessThan1~14_combout ) ) ) )

	.dataa(!\LessThan1~20_combout ),
	.datab(!\LessThan1~19_combout ),
	.datac(!\LessThan1~16_combout ),
	.datad(!\LessThan1~14_combout ),
	.datae(!\LessThan1~18_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~21 .extended_lut = "off";
defparam \LessThan1~21 .lut_mask = 64'hF000F0F080008080;
defparam \LessThan1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N42
cyclonev_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = ( !\Equal0~5_combout  & ( \LessThan1~6_combout  & ( (\LessThan1~4_combout  & (!\Equal0~8_combout  & (\Selector46~6_combout  & \LessThan1~3_combout ))) ) ) )

	.dataa(!\LessThan1~4_combout ),
	.datab(!\Equal0~8_combout ),
	.datac(!\Selector46~6_combout ),
	.datad(!\LessThan1~3_combout ),
	.datae(!\Equal0~5_combout ),
	.dataf(!\LessThan1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~9 .extended_lut = "off";
defparam \Equal0~9 .lut_mask = 64'h0000000000040000;
defparam \Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N36
cyclonev_lcell_comb \Selector46~17 (
// Equation(s):
// \Selector46~17_combout  = ( \LessThan1~21_combout  & ( \Equal0~9_combout  & ( (\Equal0~2_combout  & (((\LessThan1~9_combout ) # (\LessThan1~13_combout )) # (\LessThan1~10_combout ))) ) ) ) # ( !\LessThan1~21_combout  & ( \Equal0~9_combout  ) )

	.dataa(!\LessThan1~10_combout ),
	.datab(!\LessThan1~13_combout ),
	.datac(!\LessThan1~9_combout ),
	.datad(!\Equal0~2_combout ),
	.datae(!\LessThan1~21_combout ),
	.dataf(!\Equal0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~17 .extended_lut = "off";
defparam \Selector46~17 .lut_mask = 64'h00000000FFFF007F;
defparam \Selector46~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N3
cyclonev_lcell_comb \Selector46~8 (
// Equation(s):
// \Selector46~8_combout  = ( \regval2_DL[29]~DUPLICATE_q  & ( \aluimm_DL~DUPLICATE_q  & ( (\sxtimm_DL[15]~DUPLICATE_q  & ((!regval1_DL[30]) # (!regval1_DL[29]))) ) ) ) # ( !\regval2_DL[29]~DUPLICATE_q  & ( \aluimm_DL~DUPLICATE_q  & ( 
// (\sxtimm_DL[15]~DUPLICATE_q  & ((!regval1_DL[30]) # (!regval1_DL[29]))) ) ) ) # ( \regval2_DL[29]~DUPLICATE_q  & ( !\aluimm_DL~DUPLICATE_q  & ( (!regval1_DL[30] & ((!regval1_DL[29]) # (regval2_DL[30]))) # (regval1_DL[30] & (regval2_DL[30] & 
// !regval1_DL[29])) ) ) ) # ( !\regval2_DL[29]~DUPLICATE_q  & ( !\aluimm_DL~DUPLICATE_q  & ( (!regval1_DL[30] & regval2_DL[30]) ) ) )

	.dataa(!regval1_DL[30]),
	.datab(!\sxtimm_DL[15]~DUPLICATE_q ),
	.datac(!regval2_DL[30]),
	.datad(!regval1_DL[29]),
	.datae(!\regval2_DL[29]~DUPLICATE_q ),
	.dataf(!\aluimm_DL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~8 .extended_lut = "off";
defparam \Selector46~8 .lut_mask = 64'h0A0AAF0A33223322;
defparam \Selector46~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N45
cyclonev_lcell_comb \Selector46~9 (
// Equation(s):
// \Selector46~9_combout  = ( !\alufunc_DL[1]~DUPLICATE_q  & ( (alufunc_DL[0] & ((!\regval1_DL[31]~DUPLICATE_q  & (!\aluin2_A[31]~21_combout  & \Selector46~8_combout )) # (\regval1_DL[31]~DUPLICATE_q  & ((!\aluin2_A[31]~21_combout ) # (\Selector46~8_combout 
// ))))) ) )

	.dataa(!\regval1_DL[31]~DUPLICATE_q ),
	.datab(!alufunc_DL[0]),
	.datac(!\aluin2_A[31]~21_combout ),
	.datad(!\Selector46~8_combout ),
	.datae(gnd),
	.dataf(!\alufunc_DL[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~9 .extended_lut = "off";
defparam \Selector46~9 .lut_mask = 64'h1031103100000000;
defparam \Selector46~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N21
cyclonev_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = ( \aluin2_A[0]~0_combout  & ( (regval1_DL[0] & (!\regval1_DL[1]~DUPLICATE_q  $ (\aluin2_A[1]~1_combout ))) ) ) # ( !\aluin2_A[0]~0_combout  & ( (!regval1_DL[0] & (!\regval1_DL[1]~DUPLICATE_q  $ (\aluin2_A[1]~1_combout ))) ) )

	.dataa(!regval1_DL[0]),
	.datab(gnd),
	.datac(!\regval1_DL[1]~DUPLICATE_q ),
	.datad(!\aluin2_A[1]~1_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~10 .extended_lut = "off";
defparam \Equal0~10 .lut_mask = 64'hA00AA00A50055005;
defparam \Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N45
cyclonev_lcell_comb \Equal0~11 (
// Equation(s):
// \Equal0~11_combout  = ( \Equal0~9_combout  & ( (\Equal0~4_combout  & (!\aluout_A~8_combout  & (\Equal0~10_combout  & !\aluout_A~9_combout ))) ) )

	.dataa(!\Equal0~4_combout ),
	.datab(!\aluout_A~8_combout ),
	.datac(!\Equal0~10_combout ),
	.datad(!\aluout_A~9_combout ),
	.datae(gnd),
	.dataf(!\Equal0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~11 .extended_lut = "off";
defparam \Equal0~11 .lut_mask = 64'h0000000004000400;
defparam \Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N48
cyclonev_lcell_comb \Selector46~10 (
// Equation(s):
// \Selector46~10_combout  = ( \Equal0~11_combout  & ( (!\Selector46~9_combout  & ((!\alufunc_DL[1]~DUPLICATE_q  & ((!\Equal0~2_combout ) # (alufunc_DL[0]))) # (\alufunc_DL[1]~DUPLICATE_q  & ((!alufunc_DL[0]) # (\Equal0~2_combout ))))) ) ) # ( 
// !\Equal0~11_combout  & ( (!\Selector46~9_combout  & ((!\alufunc_DL[1]~DUPLICATE_q ) # (!alufunc_DL[0]))) ) )

	.dataa(!\alufunc_DL[1]~DUPLICATE_q ),
	.datab(!alufunc_DL[0]),
	.datac(!\Equal0~2_combout ),
	.datad(!\Selector46~9_combout ),
	.datae(gnd),
	.dataf(!\Equal0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~10 .extended_lut = "off";
defparam \Selector46~10 .lut_mask = 64'hEE00EE00E700E700;
defparam \Selector46~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N0
cyclonev_lcell_comb \Selector46~19 (
// Equation(s):
// \Selector46~19_combout  = ( \Selector46~17_combout  & ( \Selector46~10_combout  & ( (\Selector46~7_combout  & (\Selector46~18_combout  & !\LessThan0~16_combout )) ) ) ) # ( !\Selector46~17_combout  & ( \Selector46~10_combout  & ( (\Selector46~18_combout  
// & (((\Selector46~7_combout  & !\LessThan0~16_combout )) # (\Selector46~16_combout ))) ) ) ) # ( \Selector46~17_combout  & ( !\Selector46~10_combout  & ( \Selector46~18_combout  ) ) ) # ( !\Selector46~17_combout  & ( !\Selector46~10_combout  & ( 
// \Selector46~18_combout  ) ) )

	.dataa(!\Selector46~7_combout ),
	.datab(!\Selector46~18_combout ),
	.datac(!\Selector46~16_combout ),
	.datad(!\LessThan0~16_combout ),
	.datae(!\Selector46~17_combout ),
	.dataf(!\Selector46~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~19 .extended_lut = "off";
defparam \Selector46~19 .lut_mask = 64'h3333333313031100;
defparam \Selector46~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N6
cyclonev_lcell_comb \Selector46~20 (
// Equation(s):
// \Selector46~20_combout  = ( alufunc_DL[4] & ( \Selector46~5_combout  & ( (alufunc_DL[5]) # (\Selector46~19_combout ) ) ) ) # ( !alufunc_DL[4] & ( \Selector46~5_combout  & ( (alufunc_DL[5]) # (\Selector46~19_combout ) ) ) ) # ( alufunc_DL[4] & ( 
// !\Selector46~5_combout  & ( \Selector46~19_combout  ) ) ) # ( !alufunc_DL[4] & ( !\Selector46~5_combout  & ( ((alufunc_DL[5] & ((\Selector46~1_combout ) # (\Selector46~26_combout )))) # (\Selector46~19_combout ) ) ) )

	.dataa(!\Selector46~19_combout ),
	.datab(!\Selector46~26_combout ),
	.datac(!alufunc_DL[5]),
	.datad(!\Selector46~1_combout ),
	.datae(!alufunc_DL[4]),
	.dataf(!\Selector46~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~20 .extended_lut = "off";
defparam \Selector46~20 .lut_mask = 64'h575F55555F5F5F5F;
defparam \Selector46~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N7
dffeas \aluout_AL[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector46~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[0]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[0] .is_wysiwyg = "true";
defparam \aluout_AL[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N9
cyclonev_lcell_comb \wregval_ML~0 (
// Equation(s):
// \wregval_ML~0_combout  = ( \selaluout_AL~q  & ( aluout_AL[0] ) )

	.dataa(!aluout_AL[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\selaluout_AL~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~0 .extended_lut = "off";
defparam \wregval_ML~0 .lut_mask = 64'h0000555500005555;
defparam \wregval_ML~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N11
dffeas \wregval_ML[0]_NEW_REG58 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[0]_OTERM59 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[0]_NEW_REG58 .is_wysiwyg = "true";
defparam \wregval_ML[0]_NEW_REG58 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y12_N58
dffeas \wregval_ML[0]_OTERM61_NEW_REG458 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[0]_OTERM61_OTERM459 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[0]_OTERM61_NEW_REG458 .is_wysiwyg = "true";
defparam \wregval_ML[0]_OTERM61_NEW_REG458 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y12_N20
dffeas \wregval_ML[0]_OTERM61_NEW_REG456 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[0]_OTERM61_OTERM457 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[0]_OTERM61_NEW_REG456 .is_wysiwyg = "true";
defparam \wregval_ML[0]_OTERM61_NEW_REG456 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N18
cyclonev_lcell_comb \wregval_ML~3 (
// Equation(s):
// \wregval_ML~3_combout  = ( \wregval_ML[3]_OTERM9_OTERM423  & ( (\wregval_ML[3]_OTERM9_OTERM421  & ((!\dmem_rtl_0_bypass[5]~DUPLICATE_q  & ((\wregval_ML[0]_OTERM61_OTERM457 ))) # (\dmem_rtl_0_bypass[5]~DUPLICATE_q  & (!\wregval_ML[0]_OTERM61_OTERM459 )))) 
// ) )

	.dataa(!\wregval_ML[3]_OTERM9_OTERM421 ),
	.datab(!\dmem_rtl_0_bypass[5]~DUPLICATE_q ),
	.datac(!\wregval_ML[0]_OTERM61_OTERM459 ),
	.datad(!\wregval_ML[0]_OTERM61_OTERM457 ),
	.datae(gnd),
	.dataf(!\wregval_ML[3]_OTERM9_OTERM423 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~3 .extended_lut = "off";
defparam \wregval_ML~3 .lut_mask = 64'h0000000010541054;
defparam \wregval_ML~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[30]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N35
dffeas \dmem_rtl_0_bypass[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N17
dffeas \regval2_AL[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[0]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[0] .is_wysiwyg = "true";
defparam \regval2_AL[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[29]~0 (
// Equation(s):
// \dmem_rtl_0_bypass[29]~0_combout  = ( !regval2_AL[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[29]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29]~0 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[29]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[29]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N32
dffeas \dmem_rtl_0_bypass[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[29]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[0]}),
	.portaaddr({\aluout_AL[14]~DUPLICATE_q ,\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[0]}),
	.portaaddr({aluout_AL[14],\aluout_AL[13]~DUPLICATE_q ,\aluout_AL[12]~DUPLICATE_q ,aluout_AL[11],aluout_AL[10],\aluout_AL[9]~DUPLICATE_q ,aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],aluout_AL[4],\aluout_AL[3]~DUPLICATE_q ,aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF08D13719B1A31F47DC3BD14A8FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N0
cyclonev_lcell_comb \wregval_ML~129 (
// Equation(s):
// \wregval_ML~129_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\wregval_ML~1_combout  & ((!dmem_rtl_0_bypass[30] & (dmem_rtl_0_bypass[29])) # (dmem_rtl_0_bypass[30] & ((!\dmem~5_combout  & 
// ((!\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\dmem~5_combout  & (dmem_rtl_0_bypass[29])))))) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\wregval_ML~1_combout  & ((!dmem_rtl_0_bypass[30] & (dmem_rtl_0_bypass[29])) # 
// (dmem_rtl_0_bypass[30] & ((!\dmem~5_combout  & ((!\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ))) # (\dmem~5_combout  & (dmem_rtl_0_bypass[29])))))) ) )

	.dataa(!dmem_rtl_0_bypass[30]),
	.datab(!dmem_rtl_0_bypass[29]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datad(!\dmem~5_combout ),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\wregval_ML~1_combout ),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~129 .extended_lut = "on";
defparam \wregval_ML~129 .lut_mask = 64'h0000000072337233;
defparam \wregval_ML~129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N1
dffeas \wregval_ML[0]_NEW_REG56 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~129_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[0]_OTERM57 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[0]_NEW_REG56 .is_wysiwyg = "true";
defparam \wregval_ML[0]_NEW_REG56 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N18
cyclonev_lcell_comb \PC~28 (
// Equation(s):
// \PC~28_combout  = ( \dobranch_A~combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & pcpred_DL[0]) ) ) # ( !\dobranch_A~combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\isjump_DL~q  & ((pcpred_DL[0]))) # (\isjump_DL~q  & 
// (regval1_DL[0])))) ) )

	.dataa(!regval1_DL[0]),
	.datab(!\isjump_DL~q ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!pcpred_DL[0]),
	.datae(gnd),
	.dataf(!\dobranch_A~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~28 .extended_lut = "off";
defparam \PC~28 .lut_mask = 64'h010D010D000F000F;
defparam \PC~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N19
dffeas \PC[0]_NEW_REG418 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[0]_OTERM419 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0]_NEW_REG418 .is_wysiwyg = "true";
defparam \PC[0]_NEW_REG418 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N29
dffeas \PC[0]_NEW_REG416 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC[0]_OTERM209 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[0]_OTERM417 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0]_NEW_REG416 .is_wysiwyg = "true";
defparam \PC[0]_NEW_REG416 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N27
cyclonev_lcell_comb \PC[0]_NEW208 (
// Equation(s):
// \PC[0]_OTERM209  = (!\PC[1]_OTERM413  & ((\PC[0]_OTERM417 ))) # (\PC[1]_OTERM413  & (\PC[0]_OTERM419 ))

	.dataa(!\PC[1]_OTERM413 ),
	.datab(gnd),
	.datac(!\PC[0]_OTERM419 ),
	.datad(!\PC[0]_OTERM417 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[0]_OTERM209 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[0]_NEW208 .extended_lut = "off";
defparam \PC[0]_NEW208 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \PC[0]_NEW208 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N45
cyclonev_lcell_comb \pcplus_FL~0 (
// Equation(s):
// \pcplus_FL~0_combout  = ( \PC[0]_OTERM209  & ( \stall_F~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\stall_F~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC[0]_OTERM209 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_FL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_FL~0 .extended_lut = "off";
defparam \pcplus_FL~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \pcplus_FL~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N46
dffeas \pcpred_FL[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_FL~0_combout ),
	.asdata(pcpred_FL[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[0] .is_wysiwyg = "true";
defparam \pcpred_FL[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N9
cyclonev_lcell_comb \pcpred_DL~0 (
// Equation(s):
// \pcpred_DL~0_combout  = ( \always3~1_combout  & ( pcpred_DL[0] ) ) # ( !\always3~1_combout  & ( pcpred_FL[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_FL[0]),
	.datad(!pcpred_DL[0]),
	.datae(gnd),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_DL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_DL~0 .extended_lut = "off";
defparam \pcpred_DL~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \pcpred_DL~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N10
dffeas \pcpred_DL[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_DL~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[0] .is_wysiwyg = "true";
defparam \pcpred_DL[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N41
dffeas \pcplus_AL[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[0] .is_wysiwyg = "true";
defparam \pcplus_AL[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N51
cyclonev_lcell_comb \wregval_ML~4 (
// Equation(s):
// \wregval_ML~4_combout  = ( !\selaluout_AL~q  & ( \selmemout_AL~q  ) ) # ( !\selaluout_AL~q  & ( !\selmemout_AL~q  & ( pcplus_AL[0] ) ) )

	.dataa(gnd),
	.datab(!pcplus_AL[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\selaluout_AL~q ),
	.dataf(!\selmemout_AL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~4 .extended_lut = "off";
defparam \wregval_ML~4 .lut_mask = 64'h33330000FFFF0000;
defparam \wregval_ML~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N53
dffeas \wregval_ML[0]_NEW_REG62 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[0]_OTERM63 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[0]_NEW_REG62 .is_wysiwyg = "true";
defparam \wregval_ML[0]_NEW_REG62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N39
cyclonev_lcell_comb \wregval_ML~5 (
// Equation(s):
// \wregval_ML~5_combout  = ( \wregval_ML[0]_OTERM57  & ( \wregval_ML[0]_OTERM63  & ( (\wregval_ML[3]_OTERM3  & \wregval_ML[0]_OTERM59 ) ) ) ) # ( !\wregval_ML[0]_OTERM57  & ( \wregval_ML[0]_OTERM63  & ( (\wregval_ML[3]_OTERM3  & (((!\wregval_ML[3]_OTERM5 ) 
// # (!\wregval_ML~3_combout )) # (\wregval_ML[0]_OTERM59 ))) ) ) ) # ( \wregval_ML[0]_OTERM57  & ( !\wregval_ML[0]_OTERM63  & ( (\wregval_ML[3]_OTERM3  & \wregval_ML[0]_OTERM59 ) ) ) ) # ( !\wregval_ML[0]_OTERM57  & ( !\wregval_ML[0]_OTERM63  & ( 
// (\wregval_ML[3]_OTERM3  & \wregval_ML[0]_OTERM59 ) ) ) )

	.dataa(!\wregval_ML[3]_OTERM3 ),
	.datab(!\wregval_ML[0]_OTERM59 ),
	.datac(!\wregval_ML[3]_OTERM5 ),
	.datad(!\wregval_ML~3_combout ),
	.datae(!\wregval_ML[0]_OTERM57 ),
	.dataf(!\wregval_ML[0]_OTERM63 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~5 .extended_lut = "off";
defparam \wregval_ML~5 .lut_mask = 64'h1111111155511111;
defparam \wregval_ML~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N26
dffeas \regs_rtl_0_bypass[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N18
cyclonev_lcell_comb \regs_rtl_0_bypass[14]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[14]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N20
dffeas \regs_rtl_0_bypass[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N24
cyclonev_lcell_comb \regs~8 (
// Equation(s):
// \regs~8_combout  = ( regs_rtl_0_bypass[14] & ( (!\regs~4_combout  & (\regs_rtl_0|auto_generated|ram_block1a2 )) # (\regs~4_combout  & ((regs_rtl_0_bypass[13]))) ) ) # ( !regs_rtl_0_bypass[14] & ( regs_rtl_0_bypass[13] ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a2 ),
	.datab(gnd),
	.datac(!\regs~4_combout ),
	.datad(!regs_rtl_0_bypass[13]),
	.datae(gnd),
	.dataf(!regs_rtl_0_bypass[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~8 .extended_lut = "off";
defparam \regs~8 .lut_mask = 64'h00FF00FF505F505F;
defparam \regs~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N42
cyclonev_lcell_comb \regval1_DL[2]_NEW390 (
// Equation(s):
// \regval1_DL[2]_OTERM391  = ( regval1_DL[2] & ( \regs~8_combout  & ( (!\regval1_DL[2]_NEW390_RTM0392~combout  & (!\isnop_D~0_combout  & ((\always3~1_combout ) # (\regval2_DL~0_combout )))) ) ) ) # ( !regval1_DL[2] & ( \regs~8_combout  & ( 
// (\regval2_DL~0_combout  & (!\regval1_DL[2]_NEW390_RTM0392~combout  & !\isnop_D~0_combout )) ) ) ) # ( regval1_DL[2] & ( !\regs~8_combout  & ( (!\regval1_DL[2]_NEW390_RTM0392~combout  & (\always3~1_combout  & !\isnop_D~0_combout )) ) ) )

	.dataa(!\regval2_DL~0_combout ),
	.datab(!\regval1_DL[2]_NEW390_RTM0392~combout ),
	.datac(!\always3~1_combout ),
	.datad(!\isnop_D~0_combout ),
	.datae(!regval1_DL[2]),
	.dataf(!\regs~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[2]_OTERM391 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[2]_NEW390 .extended_lut = "off";
defparam \regval1_DL[2]_NEW390 .lut_mask = 64'h00000C0044004C00;
defparam \regval1_DL[2]_NEW390 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N44
dffeas \regval1_DL[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[2]_OTERM391 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[2] .is_wysiwyg = "true";
defparam \regval1_DL[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N6
cyclonev_lcell_comb \pcgood_B[2]~48 (
// Equation(s):
// \pcgood_B[2]~48_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((pcpred_DL[2])))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((pcpred_DL[2]))) # (\Selector46~19_combout  & (\Add3~65_sumout )))) # 
// (\Selector46~24_combout  & (\Add3~65_sumout )))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~65_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((\Add4~65_sumout ))) # (\Selector46~19_combout  & 
// (\Add3~65_sumout )))) # (\Selector46~24_combout  & (\Add3~65_sumout )))) ) )

	.dataa(!\isbranch_DL~q ),
	.datab(!\Add3~65_sumout ),
	.datac(!\Add4~65_sumout ),
	.datad(!\Selector46~24_combout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~19_combout ),
	.datag(!pcpred_DL[2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[2]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[2]~48 .extended_lut = "on";
defparam \pcgood_B[2]~48 .lut_mask = 64'h0F1B0F1B1B1B1B1B;
defparam \pcgood_B[2]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N45
cyclonev_lcell_comb \PC~16 (
// Equation(s):
// \PC~16_combout  = ( \Mux2~4_combout  & ( !\PC[2]~DUPLICATE_q  $ ((((!\stall_F~0_combout ) # (\always3~4_combout )) # (\WideOr15~1_combout ))) ) ) # ( !\Mux2~4_combout  & ( !\PC[2]~DUPLICATE_q  $ (((!\stall_F~0_combout ) # (\always3~4_combout ))) ) )

	.dataa(!\WideOr15~1_combout ),
	.datab(!\stall_F~0_combout ),
	.datac(!\always3~4_combout ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~16 .extended_lut = "off";
defparam \PC~16 .lut_mask = 64'h30CF30CF20DF20DF;
defparam \PC~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N9
cyclonev_lcell_comb \PC~17 (
// Equation(s):
// \PC~17_combout  = ( \pcgood_B[2]~48_combout  & ( \PC~16_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\pcgood_B[2]~48_combout  & ( \PC~16_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~15_combout  & 
// \Equal1~6_combout )) # (\isnop_DL~q ))) ) ) ) # ( \pcgood_B[2]~48_combout  & ( !\PC~16_combout  & ( (!\isnop_DL~q  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~15_combout ) # (!\Equal1~6_combout )))) ) ) )

	.dataa(!\Equal1~15_combout ),
	.datab(!\isnop_DL~q ),
	.datac(!\Equal1~6_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\pcgood_B[2]~48_combout ),
	.dataf(!\PC~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~17 .extended_lut = "off";
defparam \PC~17 .lut_mask = 64'h000000C8003700FF;
defparam \PC~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N11
dffeas \PC[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N10
dffeas \pcpred_FL[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[5] .is_wysiwyg = "true";
defparam \pcpred_FL[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N30
cyclonev_lcell_comb \pcplus_DL~16 (
// Equation(s):
// \pcplus_DL~16_combout  = ( \always3~1_combout  & ( pcpred_DL[5] ) ) # ( !\always3~1_combout  & ( pcpred_FL[5] ) )

	.dataa(gnd),
	.datab(!pcpred_FL[5]),
	.datac(gnd),
	.datad(!pcpred_DL[5]),
	.datae(gnd),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~16 .extended_lut = "off";
defparam \pcplus_DL~16 .lut_mask = 64'h3333333300FF00FF;
defparam \pcplus_DL~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N32
dffeas \pcpred_DL[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcpred_DL[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[5]~DUPLICATE .is_wysiwyg = "true";
defparam \pcpred_DL[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N36
cyclonev_lcell_comb \pcgood_B[5]~36 (
// Equation(s):
// \pcgood_B[5]~36_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((\pcpred_DL[5]~DUPLICATE_q )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((\pcpred_DL[5]~DUPLICATE_q ))) # (\Selector46~19_combout  & 
// (\Add3~77_sumout )))) # (\Selector46~24_combout  & (\Add3~77_sumout )))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~77_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((\Add4~77_sumout ))) # 
// (\Selector46~19_combout  & (\Add3~77_sumout )))) # (\Selector46~24_combout  & (\Add3~77_sumout )))) ) )

	.dataa(!\Add3~77_sumout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Add4~77_sumout ),
	.datad(!\Selector46~24_combout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~19_combout ),
	.datag(!\pcpred_DL[5]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[5]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[5]~36 .extended_lut = "on";
defparam \pcgood_B[5]~36 .lut_mask = 64'h0F1D0F1D1D1D1D1D;
defparam \pcgood_B[5]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N45
cyclonev_lcell_comb \PC~22 (
// Equation(s):
// \PC~22_combout  = ( PC[5] & ( \Add0~45_sumout  ) ) # ( !PC[5] & ( \Add0~45_sumout  & ( (!\always3~4_combout  & (\stall_F~0_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~1_combout )))) ) ) ) # ( PC[5] & ( !\Add0~45_sumout  & ( ((!\stall_F~0_combout ) # 
// ((\Mux2~4_combout  & \WideOr15~1_combout ))) # (\always3~4_combout ) ) ) )

	.dataa(!\always3~4_combout ),
	.datab(!\stall_F~0_combout ),
	.datac(!\Mux2~4_combout ),
	.datad(!\WideOr15~1_combout ),
	.datae(!PC[5]),
	.dataf(!\Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~22 .extended_lut = "off";
defparam \PC~22 .lut_mask = 64'h0000DDDF2220FFFF;
defparam \PC~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N18
cyclonev_lcell_comb \PC~23 (
// Equation(s):
// \PC~23_combout  = ( \pcgood_B[5]~36_combout  & ( \PC~22_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\pcgood_B[5]~36_combout  & ( \PC~22_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~6_combout  & 
// \Equal1~15_combout )) # (\isnop_DL~q ))) ) ) ) # ( \pcgood_B[5]~36_combout  & ( !\PC~22_combout  & ( (!\isnop_DL~q  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout ) # (!\Equal1~15_combout )))) ) ) )

	.dataa(!\isnop_DL~q ),
	.datab(!\Equal1~6_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Equal1~15_combout ),
	.datae(!\pcgood_B[5]~36_combout ),
	.dataf(!\PC~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~23 .extended_lut = "off";
defparam \PC~23 .lut_mask = 64'h00000A0805070F0F;
defparam \PC~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N19
dffeas \PC[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5] .is_wysiwyg = "true";
defparam \PC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N9
cyclonev_lcell_comb \imem~58 (
// Equation(s):
// \imem~58_combout  = ( \PC[4]~DUPLICATE_q  & ( (!PC[5] & (\PC[2]~DUPLICATE_q  & \PC[7]~DUPLICATE_q )) ) ) # ( !\PC[4]~DUPLICATE_q  & ( (!\PC[9]~DUPLICATE_q  & (PC[5] & (!\PC[2]~DUPLICATE_q  & !\PC[7]~DUPLICATE_q ))) # (\PC[9]~DUPLICATE_q  & (!PC[5] & 
// (\PC[2]~DUPLICATE_q ))) ) )

	.dataa(!\PC[9]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~58 .extended_lut = "off";
defparam \imem~58 .lut_mask = 64'h24042404000C000C;
defparam \imem~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N6
cyclonev_lcell_comb \imem~59 (
// Equation(s):
// \imem~59_combout  = ( \imem~58_combout  & ( (PC[6] & PC[3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[6]),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!\imem~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~59 .extended_lut = "off";
defparam \imem~59 .lut_mask = 64'h00000000000F000F;
defparam \imem~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N15
cyclonev_lcell_comb \imem~60 (
// Equation(s):
// \imem~60_combout  = ( \PC[4]~DUPLICATE_q  & ( (!PC[6] & (!PC[5] & PC[3])) # (PC[6] & (PC[5] & !PC[3])) ) ) # ( !\PC[4]~DUPLICATE_q  & ( (!PC[6] & (PC[5] & !PC[3])) ) )

	.dataa(!PC[6]),
	.datab(gnd),
	.datac(!PC[5]),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~60 .extended_lut = "off";
defparam \imem~60 .lut_mask = 64'h0A000A0005A005A0;
defparam \imem~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N12
cyclonev_lcell_comb \imem~61 (
// Equation(s):
// \imem~61_combout  = ( \PC[4]~DUPLICATE_q  & ( (!PC[6] & (!PC[5] & (\PC[9]~DUPLICATE_q  & !PC[3]))) ) )

	.dataa(!PC[6]),
	.datab(!PC[5]),
	.datac(!\PC[9]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~61 .extended_lut = "off";
defparam \imem~61 .lut_mask = 64'h0000000008000800;
defparam \imem~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N18
cyclonev_lcell_comb \imem~62 (
// Equation(s):
// \imem~62_combout  = ( \PC[9]~DUPLICATE_q  & ( \imem~61_combout  & ( (!\PC[7]~DUPLICATE_q  & \PC[2]~DUPLICATE_q ) ) ) ) # ( !\PC[9]~DUPLICATE_q  & ( \imem~61_combout  & ( (!\PC[7]~DUPLICATE_q  & \PC[2]~DUPLICATE_q ) ) ) ) # ( !\PC[9]~DUPLICATE_q  & ( 
// !\imem~61_combout  & ( (!\PC[7]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & \imem~60_combout )) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\imem~60_combout ),
	.datae(!\PC[9]~DUPLICATE_q ),
	.dataf(!\imem~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~62 .extended_lut = "off";
defparam \imem~62 .lut_mask = 64'h0022000022222222;
defparam \imem~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N24
cyclonev_lcell_comb \imem~63 (
// Equation(s):
// \imem~63_combout  = ( !PC[5] & ( (!\PC[4]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q ) # (PC[3]))) ) )

	.dataa(gnd),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~63 .extended_lut = "off";
defparam \imem~63 .lut_mask = 64'hC0F0C0F000000000;
defparam \imem~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N27
cyclonev_lcell_comb \imem~64 (
// Equation(s):
// \imem~64_combout  = ( \imem~63_combout  & ( (\PC[9]~DUPLICATE_q  & (PC[6] & \PC[7]~DUPLICATE_q )) ) ) # ( !\imem~63_combout  & ( (\PC[9]~DUPLICATE_q  & \PC[7]~DUPLICATE_q ) ) )

	.dataa(!\PC[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!PC[6]),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\imem~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~64 .extended_lut = "off";
defparam \imem~64 .lut_mask = 64'h0055005500050005;
defparam \imem~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N42
cyclonev_lcell_comb \inst_FL~19 (
// Equation(s):
// \inst_FL~19_combout  = ( \imem~64_combout  & ( !\always3~2_combout  & ( \always3~3_combout  ) ) ) # ( !\imem~64_combout  & ( !\always3~2_combout  & ( (\always3~3_combout  & ((!\imem~13_combout ) # ((\imem~62_combout ) # (\imem~59_combout )))) ) ) )

	.dataa(!\imem~13_combout ),
	.datab(!\imem~59_combout ),
	.datac(!\imem~62_combout ),
	.datad(!\always3~3_combout ),
	.datae(!\imem~64_combout ),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~19 .extended_lut = "off";
defparam \inst_FL~19 .lut_mask = 64'h00BF00FF00000000;
defparam \inst_FL~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N0
cyclonev_lcell_comb \inst_FL[7]~feeder (
// Equation(s):
// \inst_FL[7]~feeder_combout  = ( \inst_FL~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_FL~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL[7]~feeder .extended_lut = "off";
defparam \inst_FL[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst_FL[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N2
dffeas \inst_FL[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL[7]~feeder_combout ),
	.asdata(inst_FL[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[7] .is_wysiwyg = "true";
defparam \inst_FL[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N54
cyclonev_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = ( inst_FL[4] & ( inst_FL[5] & ( regBusy_D[15] ) ) ) # ( !inst_FL[4] & ( inst_FL[5] & ( regBusy_D[14] ) ) ) # ( inst_FL[4] & ( !inst_FL[5] & ( regBusy_D[13] ) ) ) # ( !inst_FL[4] & ( !inst_FL[5] & ( regBusy_D[12] ) ) )

	.dataa(!regBusy_D[13]),
	.datab(!regBusy_D[12]),
	.datac(!regBusy_D[14]),
	.datad(!regBusy_D[15]),
	.datae(!inst_FL[4]),
	.dataf(!inst_FL[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~3 .extended_lut = "off";
defparam \Mux0~3 .lut_mask = 64'h333355550F0F00FF;
defparam \Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N48
cyclonev_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = ( inst_FL[4] & ( inst_FL[5] & ( regBusy_D[7] ) ) ) # ( !inst_FL[4] & ( inst_FL[5] & ( regBusy_D[6] ) ) ) # ( inst_FL[4] & ( !inst_FL[5] & ( regBusy_D[5] ) ) ) # ( !inst_FL[4] & ( !inst_FL[5] & ( regBusy_D[4] ) ) )

	.dataa(!regBusy_D[4]),
	.datab(!regBusy_D[6]),
	.datac(!regBusy_D[5]),
	.datad(!regBusy_D[7]),
	.datae(!inst_FL[4]),
	.dataf(!inst_FL[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~1 .extended_lut = "off";
defparam \Mux0~1 .lut_mask = 64'h55550F0F333300FF;
defparam \Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N16
dffeas \regBusy_D[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[0] .is_wysiwyg = "true";
defparam \regBusy_D[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N24
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( inst_FL[4] & ( inst_FL[5] & ( regBusy_D[3] ) ) ) # ( !inst_FL[4] & ( inst_FL[5] & ( regBusy_D[2] ) ) ) # ( inst_FL[4] & ( !inst_FL[5] & ( regBusy_D[1] ) ) ) # ( !inst_FL[4] & ( !inst_FL[5] & ( regBusy_D[0] ) ) )

	.dataa(!regBusy_D[3]),
	.datab(!regBusy_D[0]),
	.datac(!regBusy_D[2]),
	.datad(!regBusy_D[1]),
	.datae(!inst_FL[4]),
	.dataf(!inst_FL[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h333300FF0F0F5555;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N3
cyclonev_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = ( inst_FL[4] & ( inst_FL[5] & ( regBusy_D[11] ) ) ) # ( !inst_FL[4] & ( inst_FL[5] & ( regBusy_D[10] ) ) ) # ( inst_FL[4] & ( !inst_FL[5] & ( regBusy_D[9] ) ) ) # ( !inst_FL[4] & ( !inst_FL[5] & ( regBusy_D[8] ) ) )

	.dataa(!regBusy_D[9]),
	.datab(!regBusy_D[10]),
	.datac(!regBusy_D[11]),
	.datad(!regBusy_D[8]),
	.datae(!inst_FL[4]),
	.dataf(!inst_FL[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~2 .extended_lut = "off";
defparam \Mux0~2 .lut_mask = 64'h00FF555533330F0F;
defparam \Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N6
cyclonev_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = ( \Mux0~0_combout  & ( \Mux0~2_combout  & ( (!inst_FL[6]) # ((!inst_FL[7] & ((\Mux0~1_combout ))) # (inst_FL[7] & (\Mux0~3_combout ))) ) ) ) # ( !\Mux0~0_combout  & ( \Mux0~2_combout  & ( (!inst_FL[7] & (((inst_FL[6] & \Mux0~1_combout 
// )))) # (inst_FL[7] & (((!inst_FL[6])) # (\Mux0~3_combout ))) ) ) ) # ( \Mux0~0_combout  & ( !\Mux0~2_combout  & ( (!inst_FL[7] & (((!inst_FL[6]) # (\Mux0~1_combout )))) # (inst_FL[7] & (\Mux0~3_combout  & (inst_FL[6]))) ) ) ) # ( !\Mux0~0_combout  & ( 
// !\Mux0~2_combout  & ( (inst_FL[6] & ((!inst_FL[7] & ((\Mux0~1_combout ))) # (inst_FL[7] & (\Mux0~3_combout )))) ) ) )

	.dataa(!inst_FL[7]),
	.datab(!\Mux0~3_combout ),
	.datac(!inst_FL[6]),
	.datad(!\Mux0~1_combout ),
	.datae(!\Mux0~0_combout ),
	.dataf(!\Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~4 .extended_lut = "off";
defparam \Mux0~4 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N12
cyclonev_lcell_comb \isnop_D~0 (
// Equation(s):
// \isnop_D~0_combout  = ( \always3~0_combout  & ( \Mux2~4_combout  & ( (((\WideOr15~1_combout ) # (\isnop_FL~q )) # (\Mux0~4_combout )) # (\Mux1~4_combout ) ) ) ) # ( !\always3~0_combout  & ( \Mux2~4_combout  & ( ((\WideOr15~1_combout ) # (\isnop_FL~q )) # 
// (\Mux0~4_combout ) ) ) ) # ( \always3~0_combout  & ( !\Mux2~4_combout  & ( ((\isnop_FL~q ) # (\Mux0~4_combout )) # (\Mux1~4_combout ) ) ) ) # ( !\always3~0_combout  & ( !\Mux2~4_combout  & ( (\isnop_FL~q ) # (\Mux0~4_combout ) ) ) )

	.dataa(!\Mux1~4_combout ),
	.datab(!\Mux0~4_combout ),
	.datac(!\isnop_FL~q ),
	.datad(!\WideOr15~1_combout ),
	.datae(!\always3~0_combout ),
	.dataf(!\Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isnop_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isnop_D~0 .extended_lut = "off";
defparam \isnop_D~0 .lut_mask = 64'h3F3F7F7F3FFF7FFF;
defparam \isnop_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N57
cyclonev_lcell_comb \regval1_DL[4]_NEW396_RTM0398 (
// Equation(s):
// \regval1_DL[4]_NEW396_RTM0398~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[4]_NEW396_RTM0398~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[4]_NEW396_RTM0398 .extended_lut = "off";
defparam \regval1_DL[4]_NEW396_RTM0398 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \regval1_DL[4]_NEW396_RTM0398 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N41
dffeas \regs_rtl_0_bypass[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N57
cyclonev_lcell_comb \regs_rtl_0_bypass[18]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[18]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N59
dffeas \regs_rtl_0_bypass[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N39
cyclonev_lcell_comb \regs~6 (
// Equation(s):
// \regs~6_combout  = ( regs_rtl_0_bypass[18] & ( (!\regs~4_combout  & (\regs_rtl_0|auto_generated|ram_block1a4 )) # (\regs~4_combout  & ((regs_rtl_0_bypass[17]))) ) ) # ( !regs_rtl_0_bypass[18] & ( regs_rtl_0_bypass[17] ) )

	.dataa(!\regs~4_combout ),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!regs_rtl_0_bypass[17]),
	.datae(gnd),
	.dataf(!regs_rtl_0_bypass[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~6 .extended_lut = "off";
defparam \regs~6 .lut_mask = 64'h00FF00FF0A5F0A5F;
defparam \regs~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N0
cyclonev_lcell_comb \regval1_DL[4]_NEW396 (
// Equation(s):
// \regval1_DL[4]_OTERM397  = ( regval1_DL[4] & ( \regs~6_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[4]_NEW396_RTM0398~combout  & ((\always3~1_combout ) # (\regval2_DL~0_combout )))) ) ) ) # ( !regval1_DL[4] & ( \regs~6_combout  & ( 
// (!\isnop_D~0_combout  & (\regval2_DL~0_combout  & !\regval1_DL[4]_NEW396_RTM0398~combout )) ) ) ) # ( regval1_DL[4] & ( !\regs~6_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[4]_NEW396_RTM0398~combout  & \always3~1_combout )) ) ) )

	.dataa(!\isnop_D~0_combout ),
	.datab(!\regval2_DL~0_combout ),
	.datac(!\regval1_DL[4]_NEW396_RTM0398~combout ),
	.datad(!\always3~1_combout ),
	.datae(!regval1_DL[4]),
	.dataf(!\regs~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[4]_OTERM397 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[4]_NEW396 .extended_lut = "off";
defparam \regval1_DL[4]_NEW396 .lut_mask = 64'h000000A0202020A0;
defparam \regval1_DL[4]_NEW396 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N1
dffeas \regval1_DL[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[4]_OTERM397 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[4]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N24
cyclonev_lcell_comb \pcgood_B[4]~40 (
// Equation(s):
// \pcgood_B[4]~40_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((pcpred_DL[4])))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & (pcpred_DL[4])) # (\Selector46~19_combout  & ((\Add3~73_sumout ))))) # 
// (\Selector46~24_combout  & (((\Add3~73_sumout )))))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~73_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & (\Add4~73_sumout )) # (\Selector46~19_combout  & 
// ((\Add3~73_sumout ))))) # (\Selector46~24_combout  & (((\Add3~73_sumout )))))) ) )

	.dataa(!\isbranch_DL~q ),
	.datab(!\Selector46~24_combout ),
	.datac(!\Add4~73_sumout ),
	.datad(!\Add3~73_sumout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~19_combout ),
	.datag(!pcpred_DL[4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[4]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[4]~40 .extended_lut = "on";
defparam \pcgood_B[4]~40 .lut_mask = 64'h0E1F0E1F0A5F0A5F;
defparam \pcgood_B[4]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N0
cyclonev_lcell_comb \PC~20 (
// Equation(s):
// \PC~20_combout  = ( PC[4] & ( \Add0~41_sumout  ) ) # ( !PC[4] & ( \Add0~41_sumout  & ( (!\always3~4_combout  & (\stall_F~0_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~1_combout )))) ) ) ) # ( PC[4] & ( !\Add0~41_sumout  & ( ((!\stall_F~0_combout ) # 
// ((\Mux2~4_combout  & \WideOr15~1_combout ))) # (\always3~4_combout ) ) ) )

	.dataa(!\Mux2~4_combout ),
	.datab(!\always3~4_combout ),
	.datac(!\WideOr15~1_combout ),
	.datad(!\stall_F~0_combout ),
	.datae(!PC[4]),
	.dataf(!\Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~20 .extended_lut = "off";
defparam \PC~20 .lut_mask = 64'h0000FF3700C8FFFF;
defparam \PC~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N15
cyclonev_lcell_comb \PC~21 (
// Equation(s):
// \PC~21_combout  = ( \pcgood_B[4]~40_combout  & ( \PC~20_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\pcgood_B[4]~40_combout  & ( \PC~20_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~6_combout  & 
// \Equal1~15_combout )) # (\isnop_DL~q ))) ) ) ) # ( \pcgood_B[4]~40_combout  & ( !\PC~20_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\isnop_DL~q  & ((!\Equal1~6_combout ) # (!\Equal1~15_combout )))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Equal1~6_combout ),
	.datac(!\Equal1~15_combout ),
	.datad(!\isnop_DL~q ),
	.datae(!\pcgood_B[4]~40_combout ),
	.dataf(!\PC~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~21 .extended_lut = "off";
defparam \PC~21 .lut_mask = 64'h0000540001555555;
defparam \PC~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N17
dffeas \PC[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4] .is_wysiwyg = "true";
defparam \PC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N45
cyclonev_lcell_comb \imem~65 (
// Equation(s):
// \imem~65_combout  = ( !PC[3] & ( (!PC[4] & (!PC[5] & \PC[2]~DUPLICATE_q )) # (PC[4] & (!PC[5] $ (\PC[2]~DUPLICATE_q ))) ) )

	.dataa(!PC[4]),
	.datab(gnd),
	.datac(!PC[5]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~65 .extended_lut = "off";
defparam \imem~65 .lut_mask = 64'h50A550A500000000;
defparam \imem~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N12
cyclonev_lcell_comb \imem~66 (
// Equation(s):
// \imem~66_combout  = ( PC[5] & ( PC[6] & ( (!PC[3] & (\PC[4]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q ) # (!PC[2])))) # (PC[3] & ((!\PC[4]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q ) # (!PC[2]))) # (\PC[4]~DUPLICATE_q  & ((PC[2]))))) ) ) ) # ( !PC[5] & ( PC[6] & ( 
// (!PC[3] & (\PC[7]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & !PC[2]))) # (PC[3] & (!PC[2] $ (((!\PC[7]~DUPLICATE_q  & \PC[4]~DUPLICATE_q ))))) ) ) ) # ( PC[5] & ( !PC[6] & ( (!PC[3] & (\PC[7]~DUPLICATE_q  & ((!PC[2])))) # (PC[3] & (!\PC[7]~DUPLICATE_q  & 
// ((PC[2]) # (\PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[5] & ( !PC[6] & ( (!\PC[7]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  $ (PC[2])))) # (\PC[7]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & (PC[3] & PC[2])) # (\PC[4]~DUPLICATE_q  & ((!PC[2]))))) ) ) )

	.dataa(!PC[3]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[2]),
	.datae(!PC[5]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~66 .extended_lut = "off";
defparam \imem~66 .lut_mask = 64'hC31C264471045A4D;
defparam \imem~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N0
cyclonev_lcell_comb \inst_FL~24 (
// Equation(s):
// \inst_FL~24_combout  = ( \imem~66_combout  & ( (\inst_FL~4_combout  & ((!PC[9]) # ((\imem~65_combout  & \imem~16_combout )))) ) ) # ( !\imem~66_combout  & ( (\imem~65_combout  & (\imem~16_combout  & \inst_FL~4_combout )) ) )

	.dataa(!\imem~65_combout ),
	.datab(!\imem~16_combout ),
	.datac(!\inst_FL~4_combout ),
	.datad(!PC[9]),
	.datae(!\imem~66_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~24 .extended_lut = "off";
defparam \inst_FL~24 .lut_mask = 64'h01010F0101010F01;
defparam \inst_FL~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N1
dffeas \inst_FL[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~24_combout ),
	.asdata(inst_FL[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[23] .is_wysiwyg = "true";
defparam \inst_FL[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N3
cyclonev_lcell_comb \alufunc_DL~0 (
// Equation(s):
// \alufunc_DL~0_combout  = ( alufunc_DL[5] & ( \Decoder0~2_combout  & ( ((inst_FL[23] & !inst_FL[29])) # (\always3~1_combout ) ) ) ) # ( !alufunc_DL[5] & ( \Decoder0~2_combout  & ( (inst_FL[23] & (!\always3~1_combout  & !inst_FL[29])) ) ) ) # ( 
// alufunc_DL[5] & ( !\Decoder0~2_combout  ) ) # ( !alufunc_DL[5] & ( !\Decoder0~2_combout  & ( !\always3~1_combout  ) ) )

	.dataa(gnd),
	.datab(!inst_FL[23]),
	.datac(!\always3~1_combout ),
	.datad(!inst_FL[29]),
	.datae(!alufunc_DL[5]),
	.dataf(!\Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alufunc_DL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alufunc_DL~0 .extended_lut = "off";
defparam \alufunc_DL~0 .lut_mask = 64'hF0F0FFFF30003F0F;
defparam \alufunc_DL~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N5
dffeas \alufunc_DL[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\alufunc_DL~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\isnop_D~0_combout ),
	.sload(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_DL[5]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_DL[5] .is_wysiwyg = "true";
defparam \alufunc_DL[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N6
cyclonev_lcell_comb \Selector46~24 (
// Equation(s):
// \Selector46~24_combout  = ( \Selector46~5_combout  & ( alufunc_DL[5] ) ) # ( !\Selector46~5_combout  & ( (alufunc_DL[5] & (!alufunc_DL[4] & ((\Selector46~26_combout ) # (\Selector46~1_combout )))) ) )

	.dataa(!alufunc_DL[5]),
	.datab(!\Selector46~1_combout ),
	.datac(!alufunc_DL[4]),
	.datad(!\Selector46~26_combout ),
	.datae(gnd),
	.dataf(!\Selector46~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~24 .extended_lut = "off";
defparam \Selector46~24 .lut_mask = 64'h1050105055555555;
defparam \Selector46~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N36
cyclonev_lcell_comb \pcgood_B[6]~32 (
// Equation(s):
// \pcgood_B[6]~32_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((\pcpred_DL[6]~DUPLICATE_q )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & (\pcpred_DL[6]~DUPLICATE_q )) # (\Selector46~19_combout  & 
// ((\Add3~81_sumout ))))) # (\Selector46~24_combout  & (((\Add3~81_sumout )))))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~81_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & (\Add4~81_sumout )) # 
// (\Selector46~19_combout  & ((\Add3~81_sumout ))))) # (\Selector46~24_combout  & (((\Add3~81_sumout )))))) ) )

	.dataa(!\Selector46~24_combout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Add4~81_sumout ),
	.datad(!\Add3~81_sumout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~19_combout ),
	.datag(!\pcpred_DL[6]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[6]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[6]~32 .extended_lut = "on";
defparam \pcgood_B[6]~32 .lut_mask = 64'h0E1F0E1F0C3F0C3F;
defparam \pcgood_B[6]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N33
cyclonev_lcell_comb \PC~26 (
// Equation(s):
// \PC~26_combout  = ( PC[6] & ( \Add0~53_sumout  ) ) # ( !PC[6] & ( \Add0~53_sumout  & ( (!\always3~4_combout  & (\stall_F~0_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~1_combout )))) ) ) ) # ( PC[6] & ( !\Add0~53_sumout  & ( ((!\stall_F~0_combout ) # 
// ((\Mux2~4_combout  & \WideOr15~1_combout ))) # (\always3~4_combout ) ) ) )

	.dataa(!\Mux2~4_combout ),
	.datab(!\always3~4_combout ),
	.datac(!\stall_F~0_combout ),
	.datad(!\WideOr15~1_combout ),
	.datae(!PC[6]),
	.dataf(!\Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~26 .extended_lut = "off";
defparam \PC~26 .lut_mask = 64'h0000F3F70C08FFFF;
defparam \PC~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N24
cyclonev_lcell_comb \PC~27 (
// Equation(s):
// \PC~27_combout  = ( \Equal1~6_combout  & ( \Equal1~15_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \PC~26_combout ) ) ) ) # ( !\Equal1~6_combout  & ( \Equal1~15_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & 
// (\pcgood_B[6]~32_combout )) # (\isnop_DL~q  & ((\PC~26_combout ))))) ) ) ) # ( \Equal1~6_combout  & ( !\Equal1~15_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & (\pcgood_B[6]~32_combout )) # (\isnop_DL~q  & ((\PC~26_combout 
// ))))) ) ) ) # ( !\Equal1~6_combout  & ( !\Equal1~15_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & (\pcgood_B[6]~32_combout )) # (\isnop_DL~q  & ((\PC~26_combout ))))) ) ) )

	.dataa(!\pcgood_B[6]~32_combout ),
	.datab(!\isnop_DL~q ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\PC~26_combout ),
	.datae(!\Equal1~6_combout ),
	.dataf(!\Equal1~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~27 .extended_lut = "off";
defparam \PC~27 .lut_mask = 64'h040704070407000F;
defparam \PC~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N26
dffeas \PC[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6] .is_wysiwyg = "true";
defparam \PC[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N18
cyclonev_lcell_comb \imem~70 (
// Equation(s):
// \imem~70_combout  = ( PC[4] & ( \PC[2]~DUPLICATE_q  & ( (PC[9] & (((!PC[3]) # (!PC[5])) # (PC[6]))) ) ) ) # ( !PC[4] & ( \PC[2]~DUPLICATE_q  & ( PC[9] ) ) ) # ( PC[4] & ( !\PC[2]~DUPLICATE_q  & ( (PC[9] & ((!PC[6] & ((PC[5]) # (PC[3]))) # (PC[6] & 
// ((!PC[3]) # (!PC[5]))))) ) ) ) # ( !PC[4] & ( !\PC[2]~DUPLICATE_q  & ( (PC[9] & ((!PC[6]) # ((!PC[3]) # (PC[5])))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[6]),
	.datac(!PC[3]),
	.datad(!PC[5]),
	.datae(!PC[4]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~70 .extended_lut = "off";
defparam \imem~70 .lut_mask = 64'h5455155455555551;
defparam \imem~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N12
cyclonev_lcell_comb \imem~73 (
// Equation(s):
// \imem~73_combout  = ( PC[4] & ( !PC[9] & ( (!PC[3] & (((!PC[6]) # (!PC[5])) # (\PC[2]~DUPLICATE_q ))) # (PC[3] & ((!\PC[2]~DUPLICATE_q  $ (PC[6])) # (PC[5]))) ) ) ) # ( !PC[4] & ( !PC[9] & ( (!\PC[2]~DUPLICATE_q ) # (!PC[3] $ (((!PC[5]) # (PC[6])))) ) ) )

	.dataa(!PC[3]),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[6]),
	.datad(!PC[5]),
	.datae(!PC[4]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~73 .extended_lut = "off";
defparam \imem~73 .lut_mask = 64'hDDEDEBF700000000;
defparam \imem~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N0
cyclonev_lcell_comb \imem~71 (
// Equation(s):
// \imem~71_combout  = ( PC[4] & ( \PC[2]~DUPLICATE_q  & ( (!PC[9] & ((!PC[6]) # ((!PC[5]) # (PC[3])))) ) ) ) # ( !PC[4] & ( \PC[2]~DUPLICATE_q  & ( (!PC[9] & (!PC[5] $ (((!PC[3]) # (PC[6]))))) ) ) ) # ( PC[4] & ( !\PC[2]~DUPLICATE_q  & ( (!PC[9] & ((!PC[6] 
// & ((PC[5]) # (PC[3]))) # (PC[6] & (!PC[3])))) ) ) ) # ( !PC[4] & ( !\PC[2]~DUPLICATE_q  & ( (!PC[9] & ((!PC[6]) # (!PC[5]))) ) ) )

	.dataa(!PC[6]),
	.datab(!PC[9]),
	.datac(!PC[3]),
	.datad(!PC[5]),
	.datae(!PC[4]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~71 .extended_lut = "off";
defparam \imem~71 .lut_mask = 64'hCC8848C808C4CC8C;
defparam \imem~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N54
cyclonev_lcell_comb \imem~74 (
// Equation(s):
// \imem~74_combout  = ( \imem~71_combout  & ( \imem~72_combout  & ( (!\PC[7]~DUPLICATE_q  & (!\imem~70_combout  & ((!\PC[8]_OTERM406 )))) # (\PC[7]~DUPLICATE_q  & (((!\imem~73_combout  & \PC[8]_OTERM406 )))) ) ) ) # ( !\imem~71_combout  & ( \imem~72_combout 
//  & ( (!\PC[7]~DUPLICATE_q  & ((!\imem~70_combout ) # ((\PC[8]_OTERM406 )))) # (\PC[7]~DUPLICATE_q  & (((!\imem~73_combout  & \PC[8]_OTERM406 )))) ) ) ) # ( \imem~71_combout  & ( !\imem~72_combout  & ( (!\PC[7]~DUPLICATE_q  & (!\imem~70_combout  & 
// ((!\PC[8]_OTERM406 )))) # (\PC[7]~DUPLICATE_q  & (((!\imem~73_combout ) # (!\PC[8]_OTERM406 )))) ) ) ) # ( !\imem~71_combout  & ( !\imem~72_combout  & ( (!\PC[7]~DUPLICATE_q  & ((!\imem~70_combout ) # ((\PC[8]_OTERM406 )))) # (\PC[7]~DUPLICATE_q  & 
// (((!\imem~73_combout ) # (!\PC[8]_OTERM406 )))) ) ) )

	.dataa(!\imem~70_combout ),
	.datab(!\imem~73_combout ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!\PC[8]_OTERM406 ),
	.datae(!\imem~71_combout ),
	.dataf(!\imem~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~74 .extended_lut = "off";
defparam \imem~74 .lut_mask = 64'hAFFCAF0CA0FCA00C;
defparam \imem~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N36
cyclonev_lcell_comb \inst_FL~31 (
// Equation(s):
// \inst_FL~31_combout  = ( \stall_F~0_combout  & ( (!\inst_FL~0_combout ) # (\imem~74_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_FL~0_combout ),
	.datad(!\imem~74_combout ),
	.datae(gnd),
	.dataf(!\stall_F~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~31 .extended_lut = "off";
defparam \inst_FL~31 .lut_mask = 64'h00000000F0FFF0FF;
defparam \inst_FL~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N37
dffeas \inst_FL[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~31_combout ),
	.asdata(inst_FL[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[15] .is_wysiwyg = "true";
defparam \inst_FL[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N33
cyclonev_lcell_comb \sxtimm_DL[7]_NEW492 (
// Equation(s):
// \sxtimm_DL[7]_OTERM493  = ( \always3~1_combout  & ( (sxtimm_DL[7] & !\regBusy_D~0_combout ) ) ) # ( !\always3~1_combout  & ( (inst_FL[15] & !\regBusy_D~0_combout ) ) )

	.dataa(!inst_FL[15]),
	.datab(!sxtimm_DL[7]),
	.datac(!\regBusy_D~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[7]_OTERM493 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[7]_NEW492 .extended_lut = "off";
defparam \sxtimm_DL[7]_NEW492 .lut_mask = 64'h5050505030303030;
defparam \sxtimm_DL[7]_NEW492 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N46
dffeas \sxtimm_DL[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sxtimm_DL[7]_OTERM493 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[7]~DUPLICATE .is_wysiwyg = "true";
defparam \sxtimm_DL[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N42
cyclonev_lcell_comb \pcgood_B[9]~12 (
// Equation(s):
// \pcgood_B[9]~12_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((pcpred_DL[9])))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((pcpred_DL[9]))) # (\Selector46~19_combout  & (\Add3~101_sumout )))) # 
// (\Selector46~24_combout  & (\Add3~101_sumout )))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~101_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((\Add4~101_sumout ))) # (\Selector46~19_combout  & 
// (\Add3~101_sumout )))) # (\Selector46~24_combout  & (\Add3~101_sumout )))) ) )

	.dataa(!\isbranch_DL~q ),
	.datab(!\Add3~101_sumout ),
	.datac(!\Add4~101_sumout ),
	.datad(!\Selector46~24_combout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~19_combout ),
	.datag(!pcpred_DL[9]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[9]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[9]~12 .extended_lut = "on";
defparam \pcgood_B[9]~12 .lut_mask = 64'h0F1B0F1B1B1B1B1B;
defparam \pcgood_B[9]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N15
cyclonev_lcell_comb \PC~12 (
// Equation(s):
// \PC~12_combout  = ( PC[9] & ( \Add0~25_sumout  ) ) # ( !PC[9] & ( \Add0~25_sumout  & ( (!\always3~4_combout  & (\stall_F~0_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~1_combout )))) ) ) ) # ( PC[9] & ( !\Add0~25_sumout  & ( ((!\stall_F~0_combout ) # 
// ((\Mux2~4_combout  & \WideOr15~1_combout ))) # (\always3~4_combout ) ) ) )

	.dataa(!\Mux2~4_combout ),
	.datab(!\always3~4_combout ),
	.datac(!\stall_F~0_combout ),
	.datad(!\WideOr15~1_combout ),
	.datae(!PC[9]),
	.dataf(!\Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~12 .extended_lut = "off";
defparam \PC~12 .lut_mask = 64'h0000F3F70C08FFFF;
defparam \PC~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N6
cyclonev_lcell_comb \PC~13 (
// Equation(s):
// \PC~13_combout  = ( \pcgood_B[9]~12_combout  & ( \PC~12_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\pcgood_B[9]~12_combout  & ( \PC~12_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~15_combout  & 
// \Equal1~6_combout )) # (\isnop_DL~q ))) ) ) ) # ( \pcgood_B[9]~12_combout  & ( !\PC~12_combout  & ( (!\isnop_DL~q  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~15_combout ) # (!\Equal1~6_combout )))) ) ) )

	.dataa(!\Equal1~15_combout ),
	.datab(!\isnop_DL~q ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Equal1~6_combout ),
	.datae(!\pcgood_B[9]~12_combout ),
	.dataf(!\PC~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~13 .extended_lut = "off";
defparam \PC~13 .lut_mask = 64'h00000C0803070F0F;
defparam \PC~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N8
dffeas \PC[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[9] .is_wysiwyg = "true";
defparam \PC[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N24
cyclonev_lcell_comb \imem~15 (
// Equation(s):
// \imem~15_combout  = ( \PC[2]~DUPLICATE_q  & ( PC[4] & ( (!PC[3] & (!PC[5] $ ((!PC[6])))) # (PC[3] & (!PC[5] & (!PC[6] & \PC[7]~DUPLICATE_q ))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( PC[4] & ( (!PC[3] & (((PC[6] & \PC[7]~DUPLICATE_q )))) # (PC[3] & 
// (!\PC[7]~DUPLICATE_q  & (!PC[5] $ (PC[6])))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !PC[4] & ( (!PC[6] & (!\PC[7]~DUPLICATE_q  & (!PC[3] $ (!PC[5])))) # (PC[6] & (\PC[7]~DUPLICATE_q  & (!PC[3] $ (PC[5])))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !PC[4] & ( (!PC[5] 
// & ((!PC[6] & ((\PC[7]~DUPLICATE_q ))) # (PC[6] & (!PC[3] & !\PC[7]~DUPLICATE_q )))) # (PC[5] & (!PC[3] $ (((!PC[6]) # (!\PC[7]~DUPLICATE_q ))))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[5]),
	.datac(!PC[6]),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~15 .extended_lut = "off";
defparam \imem~15 .lut_mask = 64'h19D26009410A2868;
defparam \imem~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N30
cyclonev_lcell_comb \imem~14 (
// Equation(s):
// \imem~14_combout  = ( PC[6] & ( (!PC[4] & (!PC[5] & (!PC[3] & \PC[2]~DUPLICATE_q ))) # (PC[4] & (!PC[5] $ (((\PC[2]~DUPLICATE_q ))))) ) ) # ( !PC[6] & ( (!PC[5] & (!PC[4] & (!PC[3] $ (\PC[2]~DUPLICATE_q )))) # (PC[5] & (!\PC[2]~DUPLICATE_q  & (!PC[4] $ 
// (PC[3])))) ) )

	.dataa(!PC[5]),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~14 .extended_lut = "off";
defparam \imem~14 .lut_mask = 64'hC108C10822912291;
defparam \imem~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N18
cyclonev_lcell_comb \inst_FL~6 (
// Equation(s):
// \inst_FL~6_combout  = ( \imem~14_combout  & ( \inst_FL~4_combout  & ( (!PC[9] & (\imem~15_combout )) # (PC[9] & ((!\PC[7]~DUPLICATE_q ))) ) ) ) # ( !\imem~14_combout  & ( \inst_FL~4_combout  & ( (!PC[9] & \imem~15_combout ) ) ) )

	.dataa(!PC[9]),
	.datab(!\imem~15_combout ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\imem~14_combout ),
	.dataf(!\inst_FL~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~6 .extended_lut = "off";
defparam \inst_FL~6 .lut_mask = 64'h0000000022227272;
defparam \inst_FL~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N20
dffeas \inst_FL[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~6_combout ),
	.asdata(inst_FL[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[31] .is_wysiwyg = "true";
defparam \inst_FL[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N36
cyclonev_lcell_comb \Decoder0~1 (
// Equation(s):
// \Decoder0~1_combout  = ( !inst_FL[30] & ( \inst_FL[28]~DUPLICATE_q  & ( (!inst_FL[31] & (inst_FL[29] & (!inst_FL[27] & !inst_FL[26]))) ) ) )

	.dataa(!inst_FL[31]),
	.datab(!inst_FL[29]),
	.datac(!inst_FL[27]),
	.datad(!inst_FL[26]),
	.datae(!inst_FL[30]),
	.dataf(!\inst_FL[28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~1 .extended_lut = "off";
defparam \Decoder0~1 .lut_mask = 64'h0000000020000000;
defparam \Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N39
cyclonev_lcell_comb \isjump_DL~0 (
// Equation(s):
// \isjump_DL~0_combout  = ( \Decoder0~1_combout  & ( (!\always3~1_combout ) # (\isjump_DL~q ) ) ) # ( !\Decoder0~1_combout  & ( (\always3~1_combout  & \isjump_DL~q ) ) )

	.dataa(!\always3~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\isjump_DL~q ),
	.datae(gnd),
	.dataf(!\Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isjump_DL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isjump_DL~0 .extended_lut = "off";
defparam \isjump_DL~0 .lut_mask = 64'h00550055AAFFAAFF;
defparam \isjump_DL~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N41
dffeas isjump_DL(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\isjump_DL~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isjump_DL~q ),
	.prn(vcc));
// synopsys translate_off
defparam isjump_DL.is_wysiwyg = "true";
defparam isjump_DL.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N54
cyclonev_lcell_comb \always3~3 (
// Equation(s):
// \always3~3_combout  = ( !\isjump_DL~q  & ( !\isbranch_DL~q  ) )

	.dataa(gnd),
	.datab(!\isbranch_DL~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\isjump_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always3~3 .extended_lut = "off";
defparam \always3~3 .lut_mask = 64'hCCCCCCCC00000000;
defparam \always3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N18
cyclonev_lcell_comb \regval2_DL~0 (
// Equation(s):
// \regval2_DL~0_combout  = ( !\always3~1_combout  & ( (\always3~3_combout ) # (\always3~2_combout ) ) )

	.dataa(gnd),
	.datab(!\always3~2_combout ),
	.datac(!\always3~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL~0 .extended_lut = "off";
defparam \regval2_DL~0 .lut_mask = 64'h3F3F3F3F00000000;
defparam \regval2_DL~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N39
cyclonev_lcell_comb \regs_rtl_0_bypass[12]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[12]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N40
dffeas \regs_rtl_0_bypass[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N14
dffeas \regs_rtl_0_bypass[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N12
cyclonev_lcell_comb \regs~39 (
// Equation(s):
// \regs~39_combout  = ( \regs~4_combout  & ( regs_rtl_0_bypass[11] ) ) # ( !\regs~4_combout  & ( (!regs_rtl_0_bypass[12] & ((regs_rtl_0_bypass[11]))) # (regs_rtl_0_bypass[12] & (\regs_rtl_0|auto_generated|ram_block1a1 )) ) )

	.dataa(!regs_rtl_0_bypass[12]),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!regs_rtl_0_bypass[11]),
	.datae(gnd),
	.dataf(!\regs~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~39 .extended_lut = "off";
defparam \regs~39 .lut_mask = 64'h05AF05AF00FF00FF;
defparam \regs~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N15
cyclonev_lcell_comb \regval1_DL[1]_NEW297 (
// Equation(s):
// \regval1_DL[1]_OTERM298  = ( regval1_DL[1] & ( \regs~39_combout  & ( (!\regval1_DL[1]_NEW297_RTM0299~combout  & (!\isnop_D~0_combout  & ((\always3~1_combout ) # (\regval2_DL~0_combout )))) ) ) ) # ( !regval1_DL[1] & ( \regs~39_combout  & ( 
// (!\regval1_DL[1]_NEW297_RTM0299~combout  & (\regval2_DL~0_combout  & !\isnop_D~0_combout )) ) ) ) # ( regval1_DL[1] & ( !\regs~39_combout  & ( (!\regval1_DL[1]_NEW297_RTM0299~combout  & (\always3~1_combout  & !\isnop_D~0_combout )) ) ) )

	.dataa(!\regval1_DL[1]_NEW297_RTM0299~combout ),
	.datab(!\regval2_DL~0_combout ),
	.datac(!\always3~1_combout ),
	.datad(!\isnop_D~0_combout ),
	.datae(!regval1_DL[1]),
	.dataf(!\regs~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[1]_OTERM298 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[1]_NEW297 .extended_lut = "off";
defparam \regval1_DL[1]_NEW297 .lut_mask = 64'h00000A0022002A00;
defparam \regval1_DL[1]_NEW297 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N17
dffeas \regval1_DL[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[1]_OTERM298 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[1]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N6
cyclonev_lcell_comb \Equal1~16 (
// Equation(s):
// \Equal1~16_combout  = ( pcpred_DL[1] & ( (\regval1_DL[1]~DUPLICATE_q  & (!pcpred_DL[0] $ (regval1_DL[0]))) ) ) # ( !pcpred_DL[1] & ( (!\regval1_DL[1]~DUPLICATE_q  & (!pcpred_DL[0] $ (regval1_DL[0]))) ) )

	.dataa(!\regval1_DL[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!pcpred_DL[0]),
	.datad(!regval1_DL[0]),
	.datae(gnd),
	.dataf(!pcpred_DL[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~16 .extended_lut = "off";
defparam \Equal1~16 .lut_mask = 64'hA00AA00A50055005;
defparam \Equal1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N48
cyclonev_lcell_comb \Equal1~7 (
// Equation(s):
// \Equal1~7_combout  = ( \isjump_DL~q  & ( \Selector46~19_combout  & ( (!\Equal1~16_combout  & !\isbranch_DL~q ) ) ) ) # ( \isjump_DL~q  & ( !\Selector46~19_combout  & ( (!\Equal1~16_combout  & ((!\isbranch_DL~q ) # (!\Selector46~24_combout ))) ) ) )

	.dataa(!\Equal1~16_combout ),
	.datab(gnd),
	.datac(!\isbranch_DL~q ),
	.datad(!\Selector46~24_combout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~7 .extended_lut = "off";
defparam \Equal1~7 .lut_mask = 64'h0000AAA00000A0A0;
defparam \Equal1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N12
cyclonev_lcell_comb \Equal1~12 (
// Equation(s):
// \Equal1~12_combout  = ( pcpred_DL[11] & ( \Selector46~19_combout  & ( (!\isbranch_DL~q  & (!\pcgood_B[11]~0_combout )) # (\isbranch_DL~q  & ((!\Add3~105_sumout ))) ) ) ) # ( !pcpred_DL[11] & ( \Selector46~19_combout  & ( (!\isbranch_DL~q  & 
// (\pcgood_B[11]~0_combout )) # (\isbranch_DL~q  & ((\Add3~105_sumout ))) ) ) ) # ( pcpred_DL[11] & ( !\Selector46~19_combout  & ( (!\isbranch_DL~q  & (!\pcgood_B[11]~0_combout )) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & (!\pcgood_B[11]~0_combout 
// )) # (\Selector46~24_combout  & ((!\Add3~105_sumout ))))) ) ) ) # ( !pcpred_DL[11] & ( !\Selector46~19_combout  & ( (!\isbranch_DL~q  & (\pcgood_B[11]~0_combout )) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & (\pcgood_B[11]~0_combout )) # 
// (\Selector46~24_combout  & ((\Add3~105_sumout ))))) ) ) )

	.dataa(!\isbranch_DL~q ),
	.datab(!\pcgood_B[11]~0_combout ),
	.datac(!\Add3~105_sumout ),
	.datad(!\Selector46~24_combout ),
	.datae(!pcpred_DL[11]),
	.dataf(!\Selector46~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~12 .extended_lut = "off";
defparam \Equal1~12 .lut_mask = 64'h3327CCD82727D8D8;
defparam \Equal1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N0
cyclonev_lcell_comb \Equal1~13 (
// Equation(s):
// \Equal1~13_combout  = ( \Selector46~24_combout  & ( \Selector46~19_combout  & ( !pcpred_DL[14] $ (((!\isbranch_DL~q  & ((!\pcgood_B[14]~1_combout ))) # (\isbranch_DL~q  & (!\Add3~113_sumout )))) ) ) ) # ( !\Selector46~24_combout  & ( 
// \Selector46~19_combout  & ( !pcpred_DL[14] $ (((!\isbranch_DL~q  & ((!\pcgood_B[14]~1_combout ))) # (\isbranch_DL~q  & (!\Add3~113_sumout )))) ) ) ) # ( \Selector46~24_combout  & ( !\Selector46~19_combout  & ( !pcpred_DL[14] $ (((!\isbranch_DL~q  & 
// ((!\pcgood_B[14]~1_combout ))) # (\isbranch_DL~q  & (!\Add3~113_sumout )))) ) ) ) # ( !\Selector46~24_combout  & ( !\Selector46~19_combout  & ( !pcpred_DL[14] $ (!\pcgood_B[14]~1_combout ) ) ) )

	.dataa(!\isbranch_DL~q ),
	.datab(!\Add3~113_sumout ),
	.datac(!pcpred_DL[14]),
	.datad(!\pcgood_B[14]~1_combout ),
	.datae(!\Selector46~24_combout ),
	.dataf(!\Selector46~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~13 .extended_lut = "off";
defparam \Equal1~13 .lut_mask = 64'h0FF01EB41EB41EB4;
defparam \Equal1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N48
cyclonev_lcell_comb \pcgood_B[15]~4 (
// Equation(s):
// \pcgood_B[15]~4_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((pcpred_DL[15])))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & (pcpred_DL[15])) # (\Selector46~19_combout  & ((\Add3~117_sumout ))))) # 
// (\Selector46~24_combout  & (((\Add3~117_sumout )))))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~117_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & (\Add4~117_sumout )) # (\Selector46~19_combout  & 
// ((\Add3~117_sumout ))))) # (\Selector46~24_combout  & (((\Add3~117_sumout )))))) ) )

	.dataa(!\isbranch_DL~q ),
	.datab(!\Selector46~24_combout ),
	.datac(!\Add4~117_sumout ),
	.datad(!\Add3~117_sumout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~19_combout ),
	.datag(!pcpred_DL[15]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[15]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[15]~4 .extended_lut = "on";
defparam \pcgood_B[15]~4 .lut_mask = 64'h0E1F0E1F0A5F0A5F;
defparam \pcgood_B[15]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N30
cyclonev_lcell_comb \Equal1~14 (
// Equation(s):
// \Equal1~14_combout  = ( !\Equal1~13_combout  & ( \pcgood_B[15]~4_combout  & ( (pcpred_DL[15] & (!\Equal1~12_combout  & (!pcpred_DL[12] $ (\pcgood_B[12]~8_combout )))) ) ) ) # ( !\Equal1~13_combout  & ( !\pcgood_B[15]~4_combout  & ( (!pcpred_DL[15] & 
// (!\Equal1~12_combout  & (!pcpred_DL[12] $ (\pcgood_B[12]~8_combout )))) ) ) )

	.dataa(!pcpred_DL[12]),
	.datab(!pcpred_DL[15]),
	.datac(!\pcgood_B[12]~8_combout ),
	.datad(!\Equal1~12_combout ),
	.datae(!\Equal1~13_combout ),
	.dataf(!\pcgood_B[15]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~14 .extended_lut = "off";
defparam \Equal1~14 .lut_mask = 64'h8400000021000000;
defparam \Equal1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N36
cyclonev_lcell_comb \Equal1~11 (
// Equation(s):
// \Equal1~11_combout  = ( \pcgood_B[10]~112_combout  & ( \pcgood_B[8]~16_combout  & ( (pcpred_DL[8] & (pcpred_DL[10] & (!pcpred_DL[9] $ (\pcgood_B[9]~12_combout )))) ) ) ) # ( !\pcgood_B[10]~112_combout  & ( \pcgood_B[8]~16_combout  & ( (pcpred_DL[8] & 
// (!pcpred_DL[10] & (!pcpred_DL[9] $ (\pcgood_B[9]~12_combout )))) ) ) ) # ( \pcgood_B[10]~112_combout  & ( !\pcgood_B[8]~16_combout  & ( (!pcpred_DL[8] & (pcpred_DL[10] & (!pcpred_DL[9] $ (\pcgood_B[9]~12_combout )))) ) ) ) # ( !\pcgood_B[10]~112_combout  
// & ( !\pcgood_B[8]~16_combout  & ( (!pcpred_DL[8] & (!pcpred_DL[10] & (!pcpred_DL[9] $ (\pcgood_B[9]~12_combout )))) ) ) )

	.dataa(!pcpred_DL[8]),
	.datab(!pcpred_DL[10]),
	.datac(!pcpred_DL[9]),
	.datad(!\pcgood_B[9]~12_combout ),
	.datae(!\pcgood_B[10]~112_combout ),
	.dataf(!\pcgood_B[8]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~11 .extended_lut = "off";
defparam \Equal1~11 .lut_mask = 64'h8008200240041001;
defparam \Equal1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N54
cyclonev_lcell_comb \pcgood_B[3]~44 (
// Equation(s):
// \pcgood_B[3]~44_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((pcpred_DL[3])))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((pcpred_DL[3]))) # (\Selector46~19_combout  & (\Add3~69_sumout )))) # 
// (\Selector46~24_combout  & (\Add3~69_sumout )))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~69_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((\Add4~69_sumout ))) # (\Selector46~19_combout  & 
// (\Add3~69_sumout )))) # (\Selector46~24_combout  & (\Add3~69_sumout )))) ) )

	.dataa(!\isbranch_DL~q ),
	.datab(!\Add3~69_sumout ),
	.datac(!\Add4~69_sumout ),
	.datad(!\Selector46~24_combout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~19_combout ),
	.datag(!pcpred_DL[3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[3]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[3]~44 .extended_lut = "on";
defparam \pcgood_B[3]~44 .lut_mask = 64'h0F1B0F1B1B1B1B1B;
defparam \pcgood_B[3]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N48
cyclonev_lcell_comb \Equal1~8 (
// Equation(s):
// \Equal1~8_combout  = ( \pcgood_B[3]~44_combout  & ( \pcgood_B[4]~40_combout  & ( (pcpred_DL[3] & (pcpred_DL[4] & (!pcpred_DL[2] $ (\pcgood_B[2]~48_combout )))) ) ) ) # ( !\pcgood_B[3]~44_combout  & ( \pcgood_B[4]~40_combout  & ( (!pcpred_DL[3] & 
// (pcpred_DL[4] & (!pcpred_DL[2] $ (\pcgood_B[2]~48_combout )))) ) ) ) # ( \pcgood_B[3]~44_combout  & ( !\pcgood_B[4]~40_combout  & ( (pcpred_DL[3] & (!pcpred_DL[4] & (!pcpred_DL[2] $ (\pcgood_B[2]~48_combout )))) ) ) ) # ( !\pcgood_B[3]~44_combout  & ( 
// !\pcgood_B[4]~40_combout  & ( (!pcpred_DL[3] & (!pcpred_DL[4] & (!pcpred_DL[2] $ (\pcgood_B[2]~48_combout )))) ) ) )

	.dataa(!pcpred_DL[3]),
	.datab(!pcpred_DL[2]),
	.datac(!pcpred_DL[4]),
	.datad(!\pcgood_B[2]~48_combout ),
	.datae(!\pcgood_B[3]~44_combout ),
	.dataf(!\pcgood_B[4]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~8 .extended_lut = "off";
defparam \Equal1~8 .lut_mask = 64'h8020401008020401;
defparam \Equal1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N30
cyclonev_lcell_comb \Equal1~10 (
// Equation(s):
// \Equal1~10_combout  = ( \pcgood_B[13]~24_combout  & ( \pcgood_B[16]~20_combout  & ( (pcpred_DL[16] & pcpred_DL[13]) ) ) ) # ( !\pcgood_B[13]~24_combout  & ( \pcgood_B[16]~20_combout  & ( (pcpred_DL[16] & !pcpred_DL[13]) ) ) ) # ( \pcgood_B[13]~24_combout  
// & ( !\pcgood_B[16]~20_combout  & ( (!pcpred_DL[16] & pcpred_DL[13]) ) ) ) # ( !\pcgood_B[13]~24_combout  & ( !\pcgood_B[16]~20_combout  & ( (!pcpred_DL[16] & !pcpred_DL[13]) ) ) )

	.dataa(!pcpred_DL[16]),
	.datab(gnd),
	.datac(!pcpred_DL[13]),
	.datad(gnd),
	.datae(!\pcgood_B[13]~24_combout ),
	.dataf(!\pcgood_B[16]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~10 .extended_lut = "off";
defparam \Equal1~10 .lut_mask = 64'hA0A00A0A50500505;
defparam \Equal1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N42
cyclonev_lcell_comb \pcgood_B[7]~28 (
// Equation(s):
// \pcgood_B[7]~28_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((pcpred_DL[7])))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((pcpred_DL[7]))) # (\Selector46~19_combout  & (\Add3~85_sumout )))) # 
// (\Selector46~24_combout  & (\Add3~85_sumout )))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~85_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((\Add4~85_sumout ))) # (\Selector46~19_combout  & 
// (\Add3~85_sumout )))) # (\Selector46~24_combout  & (\Add3~85_sumout )))) ) )

	.dataa(!\Add3~85_sumout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Add4~85_sumout ),
	.datad(!\Selector46~24_combout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~19_combout ),
	.datag(!pcpred_DL[7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[7]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[7]~28 .extended_lut = "on";
defparam \pcgood_B[7]~28 .lut_mask = 64'h0F1D0F1D1D1D1D1D;
defparam \pcgood_B[7]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N6
cyclonev_lcell_comb \Equal1~9 (
// Equation(s):
// \Equal1~9_combout  = ( \pcgood_B[5]~36_combout  & ( \pcgood_B[6]~32_combout  & ( (pcpred_DL[6] & (\pcpred_DL[5]~DUPLICATE_q  & (!pcpred_DL[7] $ (\pcgood_B[7]~28_combout )))) ) ) ) # ( !\pcgood_B[5]~36_combout  & ( \pcgood_B[6]~32_combout  & ( 
// (pcpred_DL[6] & (!\pcpred_DL[5]~DUPLICATE_q  & (!pcpred_DL[7] $ (\pcgood_B[7]~28_combout )))) ) ) ) # ( \pcgood_B[5]~36_combout  & ( !\pcgood_B[6]~32_combout  & ( (!pcpred_DL[6] & (\pcpred_DL[5]~DUPLICATE_q  & (!pcpred_DL[7] $ (\pcgood_B[7]~28_combout 
// )))) ) ) ) # ( !\pcgood_B[5]~36_combout  & ( !\pcgood_B[6]~32_combout  & ( (!pcpred_DL[6] & (!\pcpred_DL[5]~DUPLICATE_q  & (!pcpred_DL[7] $ (\pcgood_B[7]~28_combout )))) ) ) )

	.dataa(!pcpred_DL[6]),
	.datab(!\pcpred_DL[5]~DUPLICATE_q ),
	.datac(!pcpred_DL[7]),
	.datad(!\pcgood_B[7]~28_combout ),
	.datae(!\pcgood_B[5]~36_combout ),
	.dataf(!\pcgood_B[6]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~9 .extended_lut = "off";
defparam \Equal1~9 .lut_mask = 64'h8008200240041001;
defparam \Equal1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N0
cyclonev_lcell_comb \Equal1~15 (
// Equation(s):
// \Equal1~15_combout  = ( \Equal1~10_combout  & ( \Equal1~9_combout  & ( (!\Equal1~7_combout  & (\Equal1~14_combout  & (\Equal1~11_combout  & \Equal1~8_combout ))) ) ) )

	.dataa(!\Equal1~7_combout ),
	.datab(!\Equal1~14_combout ),
	.datac(!\Equal1~11_combout ),
	.datad(!\Equal1~8_combout ),
	.datae(!\Equal1~10_combout ),
	.dataf(!\Equal1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~15 .extended_lut = "off";
defparam \Equal1~15 .lut_mask = 64'h0000000000000002;
defparam \Equal1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N3
cyclonev_lcell_comb \PC~24 (
// Equation(s):
// \PC~24_combout  = ( \PC[7]~DUPLICATE_q  & ( \Add0~49_sumout  ) ) # ( !\PC[7]~DUPLICATE_q  & ( \Add0~49_sumout  & ( (!\always3~4_combout  & (\stall_F~0_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~1_combout )))) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( 
// !\Add0~49_sumout  & ( ((!\stall_F~0_combout ) # ((\Mux2~4_combout  & \WideOr15~1_combout ))) # (\always3~4_combout ) ) ) )

	.dataa(!\Mux2~4_combout ),
	.datab(!\always3~4_combout ),
	.datac(!\stall_F~0_combout ),
	.datad(!\WideOr15~1_combout ),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!\Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~24 .extended_lut = "off";
defparam \PC~24 .lut_mask = 64'h0000F3F70C08FFFF;
defparam \PC~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N21
cyclonev_lcell_comb \PC~25 (
// Equation(s):
// \PC~25_combout  = ( \pcgood_B[7]~28_combout  & ( \PC~24_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\pcgood_B[7]~28_combout  & ( \PC~24_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~6_combout  & 
// \Equal1~15_combout )) # (\isnop_DL~q ))) ) ) ) # ( \pcgood_B[7]~28_combout  & ( !\PC~24_combout  & ( (!\isnop_DL~q  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout ) # (!\Equal1~15_combout )))) ) ) )

	.dataa(!\isnop_DL~q ),
	.datab(!\Equal1~6_combout ),
	.datac(!\Equal1~15_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\pcgood_B[7]~28_combout ),
	.dataf(!\PC~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~25 .extended_lut = "off";
defparam \PC~25 .lut_mask = 64'h000000A8005700FF;
defparam \PC~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N22
dffeas \PC[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N0
cyclonev_lcell_comb \imem~2 (
// Equation(s):
// \imem~2_combout  = ( PC[5] & ( PC[6] & ( (\PC[9]~DUPLICATE_q  & ((!PC[4] & ((PC[3]))) # (PC[4] & (!\PC[2]~DUPLICATE_q )))) ) ) ) # ( !PC[5] & ( PC[6] & ( (\PC[9]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  & ((!PC[4]))) # (\PC[2]~DUPLICATE_q  & ((PC[4]) # 
// (PC[3]))))) ) ) ) # ( PC[5] & ( !PC[6] & ( (\PC[9]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  $ (((!PC[4]) # (PC[3]))))) ) ) ) # ( !PC[5] & ( !PC[6] & ( (\PC[9]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  & ((PC[4]) # (PC[3]))) # (\PC[2]~DUPLICATE_q  & (!PC[3])))) ) 
// ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[9]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[4]),
	.datae(!PC[5]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~2 .extended_lut = "off";
defparam \imem~2 .lut_mask = 64'h1232112123110322;
defparam \imem~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N12
cyclonev_lcell_comb \imem~5 (
// Equation(s):
// \imem~5_combout  = ( PC[5] & ( PC[6] & ( (!\PC[9]~DUPLICATE_q  & (PC[3] & PC[4])) ) ) ) # ( !PC[5] & ( PC[6] & ( (!\PC[9]~DUPLICATE_q  & (((!\PC[2]~DUPLICATE_q  & !PC[4])) # (PC[3]))) ) ) ) # ( PC[5] & ( !PC[6] & ( (!\PC[9]~DUPLICATE_q  & ((!PC[3] & 
// ((!PC[4]))) # (PC[3] & (\PC[2]~DUPLICATE_q  & PC[4])))) ) ) ) # ( !PC[5] & ( !PC[6] & ( (!\PC[2]~DUPLICATE_q  & (!\PC[9]~DUPLICATE_q  & (PC[3] & PC[4]))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[9]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[4]),
	.datae(!PC[5]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~5 .extended_lut = "off";
defparam \imem~5 .lut_mask = 64'h0008C0048C0C000C;
defparam \imem~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N6
cyclonev_lcell_comb \imem~3 (
// Equation(s):
// \imem~3_combout  = ( PC[5] & ( PC[6] & ( (!\PC[9]~DUPLICATE_q  & ((!PC[3]) # (\PC[2]~DUPLICATE_q ))) ) ) ) # ( !PC[5] & ( PC[6] & ( (!\PC[9]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  & (!PC[3] & PC[4])) # (\PC[2]~DUPLICATE_q  & (PC[3] & !PC[4])))) ) ) ) # ( 
// PC[5] & ( !PC[6] & ( (!\PC[9]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  & ((!PC[3]) # (PC[4]))) # (\PC[2]~DUPLICATE_q  & (PC[3])))) ) ) ) # ( !PC[5] & ( !PC[6] & ( (!\PC[2]~DUPLICATE_q  & (!\PC[9]~DUPLICATE_q  & (PC[3] & !PC[4]))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[9]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[4]),
	.datae(!PC[5]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~3 .extended_lut = "off";
defparam \imem~3 .lut_mask = 64'h0800848C0480C4C4;
defparam \imem~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N18
cyclonev_lcell_comb \imem~6 (
// Equation(s):
// \imem~6_combout  = ( \imem~4_combout  & ( \imem~3_combout  & ( (!\PC[8]_OTERM406  & (((\imem~2_combout )) # (\PC[7]~DUPLICATE_q ))) # (\PC[8]_OTERM406  & ((!\PC[7]~DUPLICATE_q ) # ((\imem~5_combout )))) ) ) ) # ( !\imem~4_combout  & ( \imem~3_combout  & ( 
// (!\PC[8]_OTERM406  & (!\PC[7]~DUPLICATE_q  & (\imem~2_combout ))) # (\PC[8]_OTERM406  & ((!\PC[7]~DUPLICATE_q ) # ((\imem~5_combout )))) ) ) ) # ( \imem~4_combout  & ( !\imem~3_combout  & ( (!\PC[8]_OTERM406  & (((\imem~2_combout )) # (\PC[7]~DUPLICATE_q 
// ))) # (\PC[8]_OTERM406  & (\PC[7]~DUPLICATE_q  & ((\imem~5_combout )))) ) ) ) # ( !\imem~4_combout  & ( !\imem~3_combout  & ( (!\PC[8]_OTERM406  & (!\PC[7]~DUPLICATE_q  & (\imem~2_combout ))) # (\PC[8]_OTERM406  & (\PC[7]~DUPLICATE_q  & ((\imem~5_combout 
// )))) ) ) )

	.dataa(!\PC[8]_OTERM406 ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\imem~2_combout ),
	.datad(!\imem~5_combout ),
	.datae(!\imem~4_combout ),
	.dataf(!\imem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~6 .extended_lut = "off";
defparam \imem~6 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \imem~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N15
cyclonev_lcell_comb \inst_FL~2 (
// Equation(s):
// \inst_FL~2_combout  = ( \imem~6_combout  & ( (\inst_FL~0_combout  & \stall_F~0_combout ) ) )

	.dataa(!\inst_FL~0_combout ),
	.datab(gnd),
	.datac(!\stall_F~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~2 .extended_lut = "off";
defparam \inst_FL~2 .lut_mask = 64'h0000000005050505;
defparam \inst_FL~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N16
dffeas \inst_FL[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~2_combout ),
	.asdata(inst_FL[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[29] .is_wysiwyg = "true";
defparam \inst_FL[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N36
cyclonev_lcell_comb \isbranch_DL~0 (
// Equation(s):
// \isbranch_DL~0_combout  = ( \isbranch_DL~q  & ( \always3~1_combout  ) ) # ( \isbranch_DL~q  & ( !\always3~1_combout  & ( (inst_FL[29] & \Decoder0~2_combout ) ) ) ) # ( !\isbranch_DL~q  & ( !\always3~1_combout  & ( (inst_FL[29] & \Decoder0~2_combout ) ) ) 
// )

	.dataa(!inst_FL[29]),
	.datab(gnd),
	.datac(!\Decoder0~2_combout ),
	.datad(gnd),
	.datae(!\isbranch_DL~q ),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isbranch_DL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isbranch_DL~0 .extended_lut = "off";
defparam \isbranch_DL~0 .lut_mask = 64'h050505050000FFFF;
defparam \isbranch_DL~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N37
dffeas isbranch_DL(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\isbranch_DL~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isbranch_DL~q ),
	.prn(vcc));
// synopsys translate_off
defparam isbranch_DL.is_wysiwyg = "true";
defparam isbranch_DL.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N12
cyclonev_lcell_comb \pcgood_B[8]~16 (
// Equation(s):
// \pcgood_B[8]~16_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((pcpred_DL[8])))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((pcpred_DL[8]))) # (\Selector46~19_combout  & (\Add3~97_sumout )))) # 
// (\Selector46~24_combout  & (\Add3~97_sumout )))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~97_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~24_combout  & ((!\Selector46~19_combout  & ((\Add4~97_sumout ))) # (\Selector46~19_combout  & 
// (\Add3~97_sumout )))) # (\Selector46~24_combout  & (\Add3~97_sumout )))) ) )

	.dataa(!\isbranch_DL~q ),
	.datab(!\Add3~97_sumout ),
	.datac(!\Add4~97_sumout ),
	.datad(!\Selector46~24_combout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~19_combout ),
	.datag(!pcpred_DL[8]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[8]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[8]~16 .extended_lut = "on";
defparam \pcgood_B[8]~16 .lut_mask = 64'h0F1B0F1B1B1B1B1B;
defparam \pcgood_B[8]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N40
dffeas \PC[8]_NEW_REG462 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_B[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[8]_OTERM463 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8]_NEW_REG462 .is_wysiwyg = "true";
defparam \PC[8]_NEW_REG462 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N33
cyclonev_lcell_comb \PC~14 (
// Equation(s):
// \PC~14_combout  = ( \Add0~29_sumout  & ( \always3~1_combout  & ( \PC[8]_OTERM406  ) ) ) # ( !\Add0~29_sumout  & ( \always3~1_combout  & ( \PC[8]_OTERM406  ) ) ) # ( \Add0~29_sumout  & ( !\always3~1_combout  & ( (\PC[8]_OTERM406 ) # (\stall_F~0_combout ) ) 
// ) ) # ( !\Add0~29_sumout  & ( !\always3~1_combout  & ( (!\stall_F~0_combout  & \PC[8]_OTERM406 ) ) ) )

	.dataa(!\stall_F~0_combout ),
	.datab(gnd),
	.datac(!\PC[8]_OTERM406 ),
	.datad(gnd),
	.datae(!\Add0~29_sumout ),
	.dataf(!\always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~14 .extended_lut = "off";
defparam \PC~14 .lut_mask = 64'h0A0A5F5F0F0F0F0F;
defparam \PC~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N35
dffeas \PC[8]_NEW_REG468 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[8]_OTERM469 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8]_NEW_REG468 .is_wysiwyg = "true";
defparam \PC[8]_NEW_REG468 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N11
dffeas \PC[8]_NEW_REG460 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\isnop_DL~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[8]_OTERM461 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8]_NEW_REG460 .is_wysiwyg = "true";
defparam \PC[8]_NEW_REG460 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N5
dffeas \PC[8]_NEW_REG466 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Equal1~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[8]_OTERM467 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8]_NEW_REG466 .is_wysiwyg = "true";
defparam \PC[8]_NEW_REG466 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N9
cyclonev_lcell_comb \PC[8]_NEW405 (
// Equation(s):
// \PC[8]_OTERM406  = ( \PC[8]_OTERM461  & ( \PC[8]_OTERM467  & ( (\PC[8]_OTERM469 ) # (\PC[8]_OTERM471 ) ) ) ) # ( !\PC[8]_OTERM461  & ( \PC[8]_OTERM467  & ( ((!\PC[8]_OTERM465  & (\PC[8]_OTERM463 )) # (\PC[8]_OTERM465  & ((\PC[8]_OTERM469 )))) # 
// (\PC[8]_OTERM471 ) ) ) ) # ( \PC[8]_OTERM461  & ( !\PC[8]_OTERM467  & ( (\PC[8]_OTERM469 ) # (\PC[8]_OTERM471 ) ) ) ) # ( !\PC[8]_OTERM461  & ( !\PC[8]_OTERM467  & ( (\PC[8]_OTERM463 ) # (\PC[8]_OTERM471 ) ) ) )

	.dataa(!\PC[8]_OTERM471 ),
	.datab(!\PC[8]_OTERM465 ),
	.datac(!\PC[8]_OTERM463 ),
	.datad(!\PC[8]_OTERM469 ),
	.datae(!\PC[8]_OTERM461 ),
	.dataf(!\PC[8]_OTERM467 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[8]_OTERM406 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[8]_NEW405 .extended_lut = "off";
defparam \PC[8]_NEW405 .lut_mask = 64'h5F5F55FF5D7F55FF;
defparam \PC[8]_NEW405 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N48
cyclonev_lcell_comb \imem~93 (
// Equation(s):
// \imem~93_combout  = ( PC[6] & ( PC[9] & ( (!\PC[8]_OTERM406  & (!PC[4] & PC[3])) ) ) ) # ( !PC[6] & ( PC[9] & ( (!\PC[8]_OTERM406  & ((!PC[4] & (PC[3] & !\PC[2]~DUPLICATE_q )) # (PC[4] & (!PC[3] & \PC[2]~DUPLICATE_q )))) ) ) ) # ( PC[6] & ( !PC[9] & ( 
// (\PC[8]_OTERM406  & ((!PC[4] & (PC[3] & \PC[2]~DUPLICATE_q )) # (PC[4] & (!PC[3] & !\PC[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[8]_OTERM406 ),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[6]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~93 .extended_lut = "off";
defparam \imem~93 .lut_mask = 64'h0000100408200808;
defparam \imem~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N42
cyclonev_lcell_comb \imem~9 (
// Equation(s):
// \imem~9_combout  = ( !PC[6] & ( !PC[9] & ( (\PC[8]_OTERM406  & (!PC[4] & (!PC[3] & \PC[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[8]_OTERM406 ),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[6]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~9 .extended_lut = "off";
defparam \imem~9 .lut_mask = 64'h0040000000000000;
defparam \imem~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N0
cyclonev_lcell_comb \imem~8 (
// Equation(s):
// \imem~8_combout  = ( PC[6] & ( PC[9] & ( (!\PC[8]_OTERM406  & (PC[4] & (PC[3] & !\PC[2]~DUPLICATE_q ))) ) ) ) # ( !PC[6] & ( PC[9] & ( (!\PC[8]_OTERM406  & (PC[4] & (PC[3] & \PC[2]~DUPLICATE_q ))) ) ) ) # ( PC[6] & ( !PC[9] & ( (\PC[8]_OTERM406  & (!PC[4] 
// & !PC[3])) ) ) ) # ( !PC[6] & ( !PC[9] & ( (\PC[8]_OTERM406  & (PC[4] & (!PC[3] & !\PC[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[8]_OTERM406 ),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[6]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~8 .extended_lut = "off";
defparam \imem~8 .lut_mask = 64'h1000404000020200;
defparam \imem~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N30
cyclonev_lcell_comb \imem~92 (
// Equation(s):
// \imem~92_combout  = ( !PC[6] & ( PC[9] & ( (!\PC[8]_OTERM406  & (!PC[4] & !PC[3])) ) ) ) # ( PC[6] & ( !PC[9] & ( (\PC[8]_OTERM406  & (PC[3] & \PC[2]~DUPLICATE_q )) ) ) )

	.dataa(!\PC[8]_OTERM406 ),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[6]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~92 .extended_lut = "off";
defparam \imem~92 .lut_mask = 64'h0000000580800000;
defparam \imem~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N24
cyclonev_lcell_comb \imem~10 (
// Equation(s):
// \imem~10_combout  = ( \imem~8_combout  & ( \imem~92_combout  & ( (!PC[5] & (((\PC[7]~DUPLICATE_q )) # (\imem~93_combout ))) # (PC[5] & (((!\PC[7]~DUPLICATE_q ) # (\imem~9_combout )))) ) ) ) # ( !\imem~8_combout  & ( \imem~92_combout  & ( (!PC[5] & 
// (((\PC[7]~DUPLICATE_q )) # (\imem~93_combout ))) # (PC[5] & (((\PC[7]~DUPLICATE_q  & \imem~9_combout )))) ) ) ) # ( \imem~8_combout  & ( !\imem~92_combout  & ( (!PC[5] & (\imem~93_combout  & (!\PC[7]~DUPLICATE_q ))) # (PC[5] & (((!\PC[7]~DUPLICATE_q ) # 
// (\imem~9_combout )))) ) ) ) # ( !\imem~8_combout  & ( !\imem~92_combout  & ( (!PC[5] & (\imem~93_combout  & (!\PC[7]~DUPLICATE_q ))) # (PC[5] & (((\PC[7]~DUPLICATE_q  & \imem~9_combout )))) ) ) )

	.dataa(!\imem~93_combout ),
	.datab(!PC[5]),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!\imem~9_combout ),
	.datae(!\imem~8_combout ),
	.dataf(!\imem~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~10 .extended_lut = "off";
defparam \imem~10 .lut_mask = 64'h404370734C4F7C7F;
defparam \imem~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N33
cyclonev_lcell_comb \inst_FL~3 (
// Equation(s):
// \inst_FL~3_combout  = ( \imem~10_combout  & ( (\inst_FL~0_combout  & \stall_F~0_combout ) ) )

	.dataa(!\inst_FL~0_combout ),
	.datab(gnd),
	.datac(!\stall_F~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~3 .extended_lut = "off";
defparam \inst_FL~3 .lut_mask = 64'h0000000005050505;
defparam \inst_FL~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N35
dffeas \inst_FL[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~3_combout ),
	.asdata(inst_FL[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[28] .is_wysiwyg = "true";
defparam \inst_FL[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N34
dffeas \inst_FL[28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~3_combout ),
	.asdata(inst_FL[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_FL[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[28]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_FL[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N12
cyclonev_lcell_comb \always3~2 (
// Equation(s):
// \always3~2_combout  = ( !inst_FL[30] & ( !inst_FL[31] & ( (inst_FL[29] & ((!\inst_FL[28]~DUPLICATE_q ) # ((!inst_FL[27] & !inst_FL[26])))) ) ) )

	.dataa(!\inst_FL[28]~DUPLICATE_q ),
	.datab(!inst_FL[27]),
	.datac(!inst_FL[26]),
	.datad(!inst_FL[29]),
	.datae(!inst_FL[30]),
	.dataf(!inst_FL[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always3~2 .extended_lut = "off";
defparam \always3~2 .lut_mask = 64'h00EA000000000000;
defparam \always3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N12
cyclonev_lcell_comb \stall_F~0 (
// Equation(s):
// \stall_F~0_combout  = ( !\always3~2_combout  & ( \always3~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\always3~2_combout ),
	.dataf(!\always3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_F~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_F~0 .extended_lut = "off";
defparam \stall_F~0 .lut_mask = 64'h00000000FFFF0000;
defparam \stall_F~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N57
cyclonev_lcell_comb \isnop_FL~0 (
// Equation(s):
// \isnop_FL~0_combout  = ( \stall_F~0_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((\always3~1_combout  & \isnop_FL~q )) ) ) # ( !\stall_F~0_combout  & ( (!\always3~1_combout ) # ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # 
// (\isnop_FL~q )) ) )

	.dataa(!\always3~1_combout ),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\isnop_FL~q ),
	.datae(gnd),
	.dataf(!\stall_F~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isnop_FL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isnop_FL~0 .extended_lut = "off";
defparam \isnop_FL~0 .lut_mask = 64'hFAFFFAFFF0F5F0F5;
defparam \isnop_FL~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N59
dffeas isnop_FL(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\isnop_FL~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isnop_FL~q ),
	.prn(vcc));
// synopsys translate_off
defparam isnop_FL.is_wysiwyg = "true";
defparam isnop_FL.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N30
cyclonev_lcell_comb \isnop_DL~0 (
// Equation(s):
// \isnop_DL~0_combout  = (!\always3~1_combout  & (\isnop_FL~q )) # (\always3~1_combout  & ((\isnop_DL~q )))

	.dataa(!\always3~1_combout ),
	.datab(gnd),
	.datac(!\isnop_FL~q ),
	.datad(!\isnop_DL~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isnop_DL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isnop_DL~0 .extended_lut = "off";
defparam \isnop_DL~0 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \isnop_DL~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N31
dffeas isnop_DL(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\isnop_DL~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\regBusy_D~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isnop_DL~q ),
	.prn(vcc));
// synopsys translate_off
defparam isnop_DL.is_wysiwyg = "true";
defparam isnop_DL.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N18
cyclonev_lcell_comb \PC~10 (
// Equation(s):
// \PC~10_combout  = ( PC[15] & ( \Add0~21_sumout  ) ) # ( !PC[15] & ( \Add0~21_sumout  & ( (!\always3~4_combout  & (\stall_F~0_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~1_combout )))) ) ) ) # ( PC[15] & ( !\Add0~21_sumout  & ( ((!\stall_F~0_combout ) # 
// ((\Mux2~4_combout  & \WideOr15~1_combout ))) # (\always3~4_combout ) ) ) )

	.dataa(!\Mux2~4_combout ),
	.datab(!\always3~4_combout ),
	.datac(!\WideOr15~1_combout ),
	.datad(!\stall_F~0_combout ),
	.datae(!PC[15]),
	.dataf(!\Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~10 .extended_lut = "off";
defparam \PC~10 .lut_mask = 64'h0000FF3700C8FFFF;
defparam \PC~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N42
cyclonev_lcell_comb \PC~11 (
// Equation(s):
// \PC~11_combout  = ( \pcgood_B[15]~4_combout  & ( \PC~10_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\pcgood_B[15]~4_combout  & ( \PC~10_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~15_combout  & 
// \Equal1~6_combout )) # (\isnop_DL~q ))) ) ) ) # ( \pcgood_B[15]~4_combout  & ( !\PC~10_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\isnop_DL~q  & ((!\Equal1~15_combout ) # (!\Equal1~6_combout )))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\isnop_DL~q ),
	.datac(!\Equal1~15_combout ),
	.datad(!\Equal1~6_combout ),
	.datae(!\pcgood_B[15]~4_combout ),
	.dataf(!\PC~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~11 .extended_lut = "off";
defparam \PC~11 .lut_mask = 64'h0000444011155555;
defparam \PC~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N43
dffeas \PC[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[15] .is_wysiwyg = "true";
defparam \PC[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N48
cyclonev_lcell_comb \inst_FL~0 (
// Equation(s):
// \inst_FL~0_combout  = ( !PC[12] & ( !PC[11] & ( (!PC[15] & (!\PC[13]~DUPLICATE_q  & (!PC[10] & !PC[14]))) ) ) )

	.dataa(!PC[15]),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!PC[10]),
	.datad(!PC[14]),
	.datae(!PC[12]),
	.dataf(!PC[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~0 .extended_lut = "off";
defparam \inst_FL~0 .lut_mask = 64'h8000000000000000;
defparam \inst_FL~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N54
cyclonev_lcell_comb \imem~24 (
// Equation(s):
// \imem~24_combout  = ( !\PC[9]~DUPLICATE_q  & ( PC[5] & ( (!\PC[2]~DUPLICATE_q  & ((!PC[3] & ((!PC[4]))) # (PC[3] & (PC[6])))) # (\PC[2]~DUPLICATE_q  & (!PC[6] $ ((PC[4])))) ) ) ) # ( !\PC[9]~DUPLICATE_q  & ( !PC[5] & ( (!PC[3] & (((!PC[4] & 
// \PC[2]~DUPLICATE_q )))) # (PC[3] & (((PC[4] & \PC[2]~DUPLICATE_q )) # (PC[6]))) ) ) )

	.dataa(!PC[6]),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!\PC[9]~DUPLICATE_q ),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~24 .extended_lut = "off";
defparam \imem~24 .lut_mask = 64'h05C70000C5990000;
defparam \imem~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N0
cyclonev_lcell_comb \imem~21 (
// Equation(s):
// \imem~21_combout  = ( PC[3] & ( \PC[4]~DUPLICATE_q  & ( (\PC[9]~DUPLICATE_q  & ((!PC[6] & (!PC[5] $ (\PC[2]~DUPLICATE_q ))) # (PC[6] & ((!PC[5]) # (!\PC[2]~DUPLICATE_q ))))) ) ) ) # ( !PC[3] & ( \PC[4]~DUPLICATE_q  & ( (\PC[9]~DUPLICATE_q  & ((!PC[5] & 
// ((\PC[2]~DUPLICATE_q ))) # (PC[5] & (PC[6])))) ) ) ) # ( PC[3] & ( !\PC[4]~DUPLICATE_q  & ( (\PC[9]~DUPLICATE_q  & ((!PC[6] & ((!\PC[2]~DUPLICATE_q ) # (PC[5]))) # (PC[6] & (!PC[5])))) ) ) ) # ( !PC[3] & ( !\PC[4]~DUPLICATE_q  & ( (\PC[9]~DUPLICATE_q  & 
// (PC[5] & \PC[2]~DUPLICATE_q )) ) ) )

	.dataa(!\PC[9]~DUPLICATE_q ),
	.datab(!PC[6]),
	.datac(!PC[5]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[3]),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~21 .extended_lut = "off";
defparam \imem~21 .lut_mask = 64'h0005541401515114;
defparam \imem~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N42
cyclonev_lcell_comb \imem~22 (
// Equation(s):
// \imem~22_combout  = ( PC[3] & ( \PC[4]~DUPLICATE_q  & ( (!\PC[9]~DUPLICATE_q  & ((!PC[5] & ((!\PC[2]~DUPLICATE_q ))) # (PC[5] & (!PC[6])))) ) ) ) # ( !PC[3] & ( \PC[4]~DUPLICATE_q  & ( (!\PC[9]~DUPLICATE_q  & (!PC[5] $ (((\PC[2]~DUPLICATE_q ) # 
// (PC[6]))))) ) ) ) # ( PC[3] & ( !\PC[4]~DUPLICATE_q  & ( (!\PC[9]~DUPLICATE_q  & (!PC[5] $ (((\PC[2]~DUPLICATE_q ) # (PC[6]))))) ) ) ) # ( !PC[3] & ( !\PC[4]~DUPLICATE_q  & ( (!\PC[9]~DUPLICATE_q  & ((!PC[6]) # ((!PC[5] & \PC[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[9]~DUPLICATE_q ),
	.datab(!PC[6]),
	.datac(!PC[5]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[3]),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~22 .extended_lut = "off";
defparam \imem~22 .lut_mask = 64'h88A8820A820AA808;
defparam \imem~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N24
cyclonev_lcell_comb \imem~25 (
// Equation(s):
// \imem~25_combout  = ( \imem~21_combout  & ( \imem~22_combout  & ( (\PC[7]~DUPLICATE_q  & ((!\PC[8]_OTERM406  & ((!\imem~23_combout ))) # (\PC[8]_OTERM406  & (!\imem~24_combout )))) ) ) ) # ( !\imem~21_combout  & ( \imem~22_combout  & ( 
// (!\PC[7]~DUPLICATE_q  & (((!\PC[8]_OTERM406 )))) # (\PC[7]~DUPLICATE_q  & ((!\PC[8]_OTERM406  & ((!\imem~23_combout ))) # (\PC[8]_OTERM406  & (!\imem~24_combout )))) ) ) ) # ( \imem~21_combout  & ( !\imem~22_combout  & ( (!\PC[7]~DUPLICATE_q  & 
// (((\PC[8]_OTERM406 )))) # (\PC[7]~DUPLICATE_q  & ((!\PC[8]_OTERM406  & ((!\imem~23_combout ))) # (\PC[8]_OTERM406  & (!\imem~24_combout )))) ) ) ) # ( !\imem~21_combout  & ( !\imem~22_combout  & ( (!\PC[7]~DUPLICATE_q ) # ((!\PC[8]_OTERM406  & 
// ((!\imem~23_combout ))) # (\PC[8]_OTERM406  & (!\imem~24_combout ))) ) ) )

	.dataa(!\imem~24_combout ),
	.datab(!\imem~23_combout ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!\PC[8]_OTERM406 ),
	.datae(!\imem~21_combout ),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~25 .extended_lut = "off";
defparam \imem~25 .lut_mask = 64'hFCFA0CFAFC0A0C0A;
defparam \imem~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N30
cyclonev_lcell_comb \inst_FL~9 (
// Equation(s):
// \inst_FL~9_combout  = ( !\always3~2_combout  & ( (\always3~3_combout  & ((!\inst_FL~0_combout ) # (\imem~25_combout ))) ) )

	.dataa(!\inst_FL~0_combout ),
	.datab(!\always3~3_combout ),
	.datac(!\imem~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~9 .extended_lut = "off";
defparam \inst_FL~9 .lut_mask = 64'h2323232300000000;
defparam \inst_FL~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N39
cyclonev_lcell_comb \inst_FL[0]~feeder (
// Equation(s):
// \inst_FL[0]~feeder_combout  = ( \inst_FL~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_FL~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL[0]~feeder .extended_lut = "off";
defparam \inst_FL[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst_FL[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N41
dffeas \inst_FL[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL[0]~feeder_combout ),
	.asdata(inst_FL[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_FL[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[0]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_FL[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N12
cyclonev_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = ( regBusy_D[15] & ( regBusy_D[14] & ( ((!\inst_FL[0]~DUPLICATE_q  & (regBusy_D[12])) # (\inst_FL[0]~DUPLICATE_q  & ((regBusy_D[13])))) # (\inst_FL[1]~DUPLICATE_q ) ) ) ) # ( !regBusy_D[15] & ( regBusy_D[14] & ( (!\inst_FL[0]~DUPLICATE_q 
//  & (((\inst_FL[1]~DUPLICATE_q )) # (regBusy_D[12]))) # (\inst_FL[0]~DUPLICATE_q  & (((regBusy_D[13] & !\inst_FL[1]~DUPLICATE_q )))) ) ) ) # ( regBusy_D[15] & ( !regBusy_D[14] & ( (!\inst_FL[0]~DUPLICATE_q  & (regBusy_D[12] & ((!\inst_FL[1]~DUPLICATE_q 
// )))) # (\inst_FL[0]~DUPLICATE_q  & (((\inst_FL[1]~DUPLICATE_q ) # (regBusy_D[13])))) ) ) ) # ( !regBusy_D[15] & ( !regBusy_D[14] & ( (!\inst_FL[1]~DUPLICATE_q  & ((!\inst_FL[0]~DUPLICATE_q  & (regBusy_D[12])) # (\inst_FL[0]~DUPLICATE_q  & 
// ((regBusy_D[13]))))) ) ) )

	.dataa(!\inst_FL[0]~DUPLICATE_q ),
	.datab(!regBusy_D[12]),
	.datac(!regBusy_D[13]),
	.datad(!\inst_FL[1]~DUPLICATE_q ),
	.datae(!regBusy_D[15]),
	.dataf(!regBusy_D[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~3 .extended_lut = "off";
defparam \Mux1~3 .lut_mask = 64'h2700275527AA27FF;
defparam \Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N59
dffeas \regBusy_D[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBusy_D[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[7]~DUPLICATE .is_wysiwyg = "true";
defparam \regBusy_D[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N24
cyclonev_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = ( regBusy_D[4] & ( regBusy_D[5] & ( (!\inst_FL[1]~DUPLICATE_q ) # ((!\inst_FL[0]~DUPLICATE_q  & (regBusy_D[6])) # (\inst_FL[0]~DUPLICATE_q  & ((\regBusy_D[7]~DUPLICATE_q )))) ) ) ) # ( !regBusy_D[4] & ( regBusy_D[5] & ( 
// (!\inst_FL[1]~DUPLICATE_q  & (((\inst_FL[0]~DUPLICATE_q )))) # (\inst_FL[1]~DUPLICATE_q  & ((!\inst_FL[0]~DUPLICATE_q  & (regBusy_D[6])) # (\inst_FL[0]~DUPLICATE_q  & ((\regBusy_D[7]~DUPLICATE_q ))))) ) ) ) # ( regBusy_D[4] & ( !regBusy_D[5] & ( 
// (!\inst_FL[1]~DUPLICATE_q  & (((!\inst_FL[0]~DUPLICATE_q )))) # (\inst_FL[1]~DUPLICATE_q  & ((!\inst_FL[0]~DUPLICATE_q  & (regBusy_D[6])) # (\inst_FL[0]~DUPLICATE_q  & ((\regBusy_D[7]~DUPLICATE_q ))))) ) ) ) # ( !regBusy_D[4] & ( !regBusy_D[5] & ( 
// (\inst_FL[1]~DUPLICATE_q  & ((!\inst_FL[0]~DUPLICATE_q  & (regBusy_D[6])) # (\inst_FL[0]~DUPLICATE_q  & ((\regBusy_D[7]~DUPLICATE_q ))))) ) ) )

	.dataa(!regBusy_D[6]),
	.datab(!\regBusy_D[7]~DUPLICATE_q ),
	.datac(!\inst_FL[1]~DUPLICATE_q ),
	.datad(!\inst_FL[0]~DUPLICATE_q ),
	.datae(!regBusy_D[4]),
	.dataf(!regBusy_D[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~1 .extended_lut = "off";
defparam \Mux1~1 .lut_mask = 64'h0503F50305F3F5F3;
defparam \Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N28
dffeas \inst_FL[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL[2]~feeder_combout ),
	.asdata(inst_FL[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_FL[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[2]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_FL[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N18
cyclonev_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = ( regBusy_D[11] & ( \inst_FL[0]~DUPLICATE_q  & ( (\inst_FL[1]~DUPLICATE_q ) # (regBusy_D[9]) ) ) ) # ( !regBusy_D[11] & ( \inst_FL[0]~DUPLICATE_q  & ( (regBusy_D[9] & !\inst_FL[1]~DUPLICATE_q ) ) ) ) # ( regBusy_D[11] & ( 
// !\inst_FL[0]~DUPLICATE_q  & ( (!\inst_FL[1]~DUPLICATE_q  & (regBusy_D[8])) # (\inst_FL[1]~DUPLICATE_q  & ((regBusy_D[10]))) ) ) ) # ( !regBusy_D[11] & ( !\inst_FL[0]~DUPLICATE_q  & ( (!\inst_FL[1]~DUPLICATE_q  & (regBusy_D[8])) # (\inst_FL[1]~DUPLICATE_q  
// & ((regBusy_D[10]))) ) ) )

	.dataa(!regBusy_D[8]),
	.datab(!regBusy_D[10]),
	.datac(!regBusy_D[9]),
	.datad(!\inst_FL[1]~DUPLICATE_q ),
	.datae(!regBusy_D[11]),
	.dataf(!\inst_FL[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~2 .extended_lut = "off";
defparam \Mux1~2 .lut_mask = 64'h553355330F000FFF;
defparam \Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N50
dffeas \inst_FL[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL[1]~feeder_combout ),
	.asdata(\inst_FL[1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[1] .is_wysiwyg = "true";
defparam \inst_FL[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N27
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \inst_FL[0]~DUPLICATE_q  & ( inst_FL[1] & ( regBusy_D[3] ) ) ) # ( !\inst_FL[0]~DUPLICATE_q  & ( inst_FL[1] & ( regBusy_D[2] ) ) ) # ( \inst_FL[0]~DUPLICATE_q  & ( !inst_FL[1] & ( regBusy_D[1] ) ) ) # ( !\inst_FL[0]~DUPLICATE_q  & ( 
// !inst_FL[1] & ( regBusy_D[0] ) ) )

	.dataa(!regBusy_D[3]),
	.datab(!regBusy_D[0]),
	.datac(!regBusy_D[1]),
	.datad(!regBusy_D[2]),
	.datae(!\inst_FL[0]~DUPLICATE_q ),
	.dataf(!inst_FL[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h33330F0F00FF5555;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N30
cyclonev_lcell_comb \Mux1~4 (
// Equation(s):
// \Mux1~4_combout  = ( \Mux1~2_combout  & ( \Mux1~0_combout  & ( (!\inst_FL[2]~DUPLICATE_q ) # ((!inst_FL[3] & ((\Mux1~1_combout ))) # (inst_FL[3] & (\Mux1~3_combout ))) ) ) ) # ( !\Mux1~2_combout  & ( \Mux1~0_combout  & ( (!inst_FL[3] & 
// (((!\inst_FL[2]~DUPLICATE_q ) # (\Mux1~1_combout )))) # (inst_FL[3] & (\Mux1~3_combout  & ((\inst_FL[2]~DUPLICATE_q )))) ) ) ) # ( \Mux1~2_combout  & ( !\Mux1~0_combout  & ( (!inst_FL[3] & (((\Mux1~1_combout  & \inst_FL[2]~DUPLICATE_q )))) # (inst_FL[3] & 
// (((!\inst_FL[2]~DUPLICATE_q )) # (\Mux1~3_combout ))) ) ) ) # ( !\Mux1~2_combout  & ( !\Mux1~0_combout  & ( (\inst_FL[2]~DUPLICATE_q  & ((!inst_FL[3] & ((\Mux1~1_combout ))) # (inst_FL[3] & (\Mux1~3_combout )))) ) ) )

	.dataa(!inst_FL[3]),
	.datab(!\Mux1~3_combout ),
	.datac(!\Mux1~1_combout ),
	.datad(!\inst_FL[2]~DUPLICATE_q ),
	.datae(!\Mux1~2_combout ),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~4 .extended_lut = "off";
defparam \Mux1~4 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N24
cyclonev_lcell_comb \always3~1 (
// Equation(s):
// \always3~1_combout  = ( \Mux2~4_combout  & ( (((\Mux1~4_combout  & \always3~0_combout )) # (\Mux0~4_combout )) # (\WideOr15~1_combout ) ) ) # ( !\Mux2~4_combout  & ( ((\Mux1~4_combout  & \always3~0_combout )) # (\Mux0~4_combout ) ) )

	.dataa(!\Mux1~4_combout ),
	.datab(!\WideOr15~1_combout ),
	.datac(!\always3~0_combout ),
	.datad(!\Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always3~1 .extended_lut = "off";
defparam \always3~1 .lut_mask = 64'h05FF05FF37FF37FF;
defparam \always3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N47
dffeas \pcpred_FL[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[27] .is_wysiwyg = "true";
defparam \pcpred_FL[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N54
cyclonev_lcell_comb \pcplus_DL~15 (
// Equation(s):
// \pcplus_DL~15_combout  = ( pcpred_FL[27] & ( (!\always3~1_combout ) # (pcpred_DL[27]) ) ) # ( !pcpred_FL[27] & ( (\always3~1_combout  & pcpred_DL[27]) ) )

	.dataa(!\always3~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!pcpred_DL[27]),
	.datae(gnd),
	.dataf(!pcpred_FL[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~15 .extended_lut = "off";
defparam \pcplus_DL~15 .lut_mask = 64'h00550055AAFFAAFF;
defparam \pcplus_DL~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N56
dffeas \pcpred_DL[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcpred_DL[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[27]~DUPLICATE .is_wysiwyg = "true";
defparam \pcpred_DL[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N3
cyclonev_lcell_comb \Equal1~5 (
// Equation(s):
// \Equal1~5_combout  = ( \pcgood_B[26]~56_combout  & ( (pcpred_DL[26] & (!\pcpred_DL[27]~DUPLICATE_q  $ (\pcgood_B[27]~52_combout ))) ) ) # ( !\pcgood_B[26]~56_combout  & ( (!pcpred_DL[26] & (!\pcpred_DL[27]~DUPLICATE_q  $ (\pcgood_B[27]~52_combout ))) ) )

	.dataa(!\pcpred_DL[27]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\pcgood_B[27]~52_combout ),
	.datad(!pcpred_DL[26]),
	.datae(gnd),
	.dataf(!\pcgood_B[26]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~5 .extended_lut = "off";
defparam \Equal1~5 .lut_mask = 64'hA500A50000A500A5;
defparam \Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N42
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( \pcgood_B[30]~104_combout  & ( \pcgood_B[29]~108_combout  & ( (pcpred_DL[30] & (pcpred_DL[29] & (!\pcgood_B[31]~100_combout  $ (pcpred_DL[31])))) ) ) ) # ( !\pcgood_B[30]~104_combout  & ( \pcgood_B[29]~108_combout  & ( 
// (!pcpred_DL[30] & (pcpred_DL[29] & (!\pcgood_B[31]~100_combout  $ (pcpred_DL[31])))) ) ) ) # ( \pcgood_B[30]~104_combout  & ( !\pcgood_B[29]~108_combout  & ( (pcpred_DL[30] & (!pcpred_DL[29] & (!\pcgood_B[31]~100_combout  $ (pcpred_DL[31])))) ) ) ) # ( 
// !\pcgood_B[30]~104_combout  & ( !\pcgood_B[29]~108_combout  & ( (!pcpred_DL[30] & (!pcpred_DL[29] & (!\pcgood_B[31]~100_combout  $ (pcpred_DL[31])))) ) ) )

	.dataa(!pcpred_DL[30]),
	.datab(!pcpred_DL[29]),
	.datac(!\pcgood_B[31]~100_combout ),
	.datad(!pcpred_DL[31]),
	.datae(!\pcgood_B[30]~104_combout ),
	.dataf(!\pcgood_B[29]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h8008400420021001;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N18
cyclonev_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = ( pcpred_DL[23] & ( \pcgood_B[23]~84_combout  & ( (!pcpred_DL[24] & (!\pcgood_B[24]~80_combout  & (!pcplus_DL[25] $ (\pcgood_B[25]~76_combout )))) # (pcpred_DL[24] & (\pcgood_B[24]~80_combout  & (!pcplus_DL[25] $ 
// (\pcgood_B[25]~76_combout )))) ) ) ) # ( !pcpred_DL[23] & ( !\pcgood_B[23]~84_combout  & ( (!pcpred_DL[24] & (!\pcgood_B[24]~80_combout  & (!pcplus_DL[25] $ (\pcgood_B[25]~76_combout )))) # (pcpred_DL[24] & (\pcgood_B[24]~80_combout  & (!pcplus_DL[25] $ 
// (\pcgood_B[25]~76_combout )))) ) ) )

	.dataa(!pcpred_DL[24]),
	.datab(!pcplus_DL[25]),
	.datac(!\pcgood_B[24]~80_combout ),
	.datad(!\pcgood_B[25]~76_combout ),
	.datae(!pcpred_DL[23]),
	.dataf(!\pcgood_B[23]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~2 .extended_lut = "off";
defparam \Equal1~2 .lut_mask = 64'h8421000000008421;
defparam \Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N48
cyclonev_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = ( \pcgood_B[17]~96_combout  & ( \pcgood_B[19]~88_combout  & ( (pcpred_DL[17] & (pcpred_DL[19] & (!pcpred_DL[18] $ (\pcgood_B[18]~92_combout )))) ) ) ) # ( !\pcgood_B[17]~96_combout  & ( \pcgood_B[19]~88_combout  & ( (!pcpred_DL[17] & 
// (pcpred_DL[19] & (!pcpred_DL[18] $ (\pcgood_B[18]~92_combout )))) ) ) ) # ( \pcgood_B[17]~96_combout  & ( !\pcgood_B[19]~88_combout  & ( (pcpred_DL[17] & (!pcpred_DL[19] & (!pcpred_DL[18] $ (\pcgood_B[18]~92_combout )))) ) ) ) # ( 
// !\pcgood_B[17]~96_combout  & ( !\pcgood_B[19]~88_combout  & ( (!pcpred_DL[17] & (!pcpred_DL[19] & (!pcpred_DL[18] $ (\pcgood_B[18]~92_combout )))) ) ) )

	.dataa(!pcpred_DL[17]),
	.datab(!pcpred_DL[18]),
	.datac(!\pcgood_B[18]~92_combout ),
	.datad(!pcpred_DL[19]),
	.datae(!\pcgood_B[17]~96_combout ),
	.dataf(!\pcgood_B[19]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~1 .extended_lut = "off";
defparam \Equal1~1 .lut_mask = 64'h8200410000820041;
defparam \Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N57
cyclonev_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = ( \pcgood_B[20]~64_combout  & ( (pcpred_DL[20] & (!pcpred_DL[21] $ (\pcgood_B[21]~60_combout ))) ) ) # ( !\pcgood_B[20]~64_combout  & ( (!pcpred_DL[20] & (!pcpred_DL[21] $ (\pcgood_B[21]~60_combout ))) ) )

	.dataa(!pcpred_DL[21]),
	.datab(gnd),
	.datac(!\pcgood_B[21]~60_combout ),
	.datad(!pcpred_DL[20]),
	.datae(gnd),
	.dataf(!\pcgood_B[20]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~4 .extended_lut = "off";
defparam \Equal1~4 .lut_mask = 64'hA500A50000A500A5;
defparam \Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N6
cyclonev_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = ( \pcgood_B[28]~68_combout  & ( (pcpred_DL[28] & (!pcpred_DL[22] $ (\pcgood_B[22]~72_combout ))) ) ) # ( !\pcgood_B[28]~68_combout  & ( (!pcpred_DL[28] & (!pcpred_DL[22] $ (\pcgood_B[22]~72_combout ))) ) )

	.dataa(gnd),
	.datab(!pcpred_DL[22]),
	.datac(!pcpred_DL[28]),
	.datad(!\pcgood_B[22]~72_combout ),
	.datae(gnd),
	.dataf(!\pcgood_B[28]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~3 .extended_lut = "off";
defparam \Equal1~3 .lut_mask = 64'hC030C0300C030C03;
defparam \Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N15
cyclonev_lcell_comb \Equal1~6 (
// Equation(s):
// \Equal1~6_combout  = ( \Equal1~4_combout  & ( \Equal1~3_combout  & ( (\Equal1~5_combout  & (\Equal1~0_combout  & (\Equal1~2_combout  & \Equal1~1_combout ))) ) ) )

	.dataa(!\Equal1~5_combout ),
	.datab(!\Equal1~0_combout ),
	.datac(!\Equal1~2_combout ),
	.datad(!\Equal1~1_combout ),
	.datae(!\Equal1~4_combout ),
	.dataf(!\Equal1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~6 .extended_lut = "off";
defparam \Equal1~6 .lut_mask = 64'h0000000000000001;
defparam \Equal1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N42
cyclonev_lcell_comb \PC~18 (
// Equation(s):
// \PC~18_combout  = ( PC[3] & ( \Add0~37_sumout  ) ) # ( !PC[3] & ( \Add0~37_sumout  & ( (!\always3~4_combout  & (\stall_F~0_combout  & ((!\WideOr15~1_combout ) # (!\Mux2~4_combout )))) ) ) ) # ( PC[3] & ( !\Add0~37_sumout  & ( ((!\stall_F~0_combout ) # 
// ((\WideOr15~1_combout  & \Mux2~4_combout ))) # (\always3~4_combout ) ) ) )

	.dataa(!\always3~4_combout ),
	.datab(!\stall_F~0_combout ),
	.datac(!\WideOr15~1_combout ),
	.datad(!\Mux2~4_combout ),
	.datae(!PC[3]),
	.dataf(!\Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~18 .extended_lut = "off";
defparam \PC~18 .lut_mask = 64'h0000DDDF2220FFFF;
defparam \PC~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N12
cyclonev_lcell_comb \PC~19 (
// Equation(s):
// \PC~19_combout  = ( \pcgood_B[3]~44_combout  & ( \PC~18_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\pcgood_B[3]~44_combout  & ( \PC~18_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~6_combout  & 
// \Equal1~15_combout )) # (\isnop_DL~q ))) ) ) ) # ( \pcgood_B[3]~44_combout  & ( !\PC~18_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\isnop_DL~q  & ((!\Equal1~6_combout ) # (!\Equal1~15_combout )))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Equal1~6_combout ),
	.datac(!\isnop_DL~q ),
	.datad(!\Equal1~15_combout ),
	.datae(!\pcgood_B[3]~44_combout ),
	.dataf(!\PC~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~19 .extended_lut = "off";
defparam \PC~19 .lut_mask = 64'h0000504005155555;
defparam \PC~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N13
dffeas \PC[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3] .is_wysiwyg = "true";
defparam \PC[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N48
cyclonev_lcell_comb \imem~40 (
// Equation(s):
// \imem~40_combout  = ( !PC[5] & ( \PC[7]~DUPLICATE_q  & ( (PC[3] & (!PC[6] & !PC[4])) ) ) ) # ( PC[5] & ( !\PC[7]~DUPLICATE_q  & ( (!PC[3]) # ((!PC[4]) # (!PC[6] $ (\PC[2]~DUPLICATE_q ))) ) ) ) # ( !PC[5] & ( !\PC[7]~DUPLICATE_q  & ( (!PC[3] & (((!PC[4]) # 
// (!\PC[2]~DUPLICATE_q )) # (PC[6]))) # (PC[3] & (((!PC[6] & \PC[2]~DUPLICATE_q )) # (PC[4]))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[6]),
	.datac(!PC[4]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[5]),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~40 .extended_lut = "off";
defparam \imem~40 .lut_mask = 64'hAFE7FEFB40400000;
defparam \imem~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N30
cyclonev_lcell_comb \imem~41 (
// Equation(s):
// \imem~41_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[6] & ( (!PC[3] & (!\PC[7]~DUPLICATE_q  & ((!PC[2])))) # (PC[3] & (\PC[7]~DUPLICATE_q  & (!PC[5] & PC[2]))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[6] & ( (!PC[5] & (PC[3] & ((PC[2])))) # (PC[5] & 
// (((!\PC[7]~DUPLICATE_q )))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[6] & ( (!\PC[7]~DUPLICATE_q  & (((PC[3] & !PC[2])) # (PC[5]))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[6] & ( (!PC[3] & ((!\PC[7]~DUPLICATE_q  & ((PC[2]) # (PC[5]))) # (\PC[7]~DUPLICATE_q  & 
// (PC[5] & PC[2])))) ) ) )

	.dataa(!PC[3]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!PC[2]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~41 .extended_lut = "off";
defparam \imem~41 .lut_mask = 64'h088A4C0C0C5C8810;
defparam \imem~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N48
cyclonev_lcell_comb \inst_FL~15 (
// Equation(s):
// \inst_FL~15_combout  = ( PC[9] & ( \stall_F~0_combout  & ( (!\imem~40_combout ) # ((!\inst_FL~0_combout ) # (\PC[8]_OTERM406 )) ) ) ) # ( !PC[9] & ( \stall_F~0_combout  & ( ((!\inst_FL~0_combout ) # (!\PC[8]_OTERM406 )) # (\imem~41_combout ) ) ) )

	.dataa(!\imem~40_combout ),
	.datab(!\imem~41_combout ),
	.datac(!\inst_FL~0_combout ),
	.datad(!\PC[8]_OTERM406 ),
	.datae(!PC[9]),
	.dataf(!\stall_F~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~15 .extended_lut = "off";
defparam \inst_FL~15 .lut_mask = 64'h00000000FFF3FAFF;
defparam \inst_FL~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N54
cyclonev_lcell_comb \regs_rtl_1_bypass[8]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[8]~feeder_combout  = \inst_FL~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_FL~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[8]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs_rtl_1_bypass[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N56
dffeas \regs_rtl_1_bypass[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[8]~feeder_combout ),
	.asdata(\inst_FL[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[8] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N18
cyclonev_lcell_comb \regs_rtl_1_bypass[6]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[6]~feeder_combout  = \inst_FL~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_FL~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[6]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs_rtl_1_bypass[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y18_N19
dffeas \regs_rtl_1_bypass[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[6]~feeder_combout ),
	.asdata(\inst_FL[2]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[6] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N41
dffeas \regs_rtl_1_bypass[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ML[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N59
dffeas \regs_rtl_1_bypass[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ML[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N50
dffeas \regs_rtl_1_bypass[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ML[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N32
dffeas \regs_rtl_1_bypass[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~9_combout ),
	.asdata(\inst_FL[0]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N34
dffeas \regs_rtl_1_bypass[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~11_combout ),
	.asdata(\inst_FL[1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(\always3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N53
dffeas \regs_rtl_1_bypass[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ML[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N22
dffeas \regs_rtl_1_bypass[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\always11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N51
cyclonev_lcell_comb \regs~0 (
// Equation(s):
// \regs~0_combout  = ( regs_rtl_1_bypass[0] & ( (!regs_rtl_1_bypass[1] & (!regs_rtl_1_bypass[2] & (!regs_rtl_1_bypass[4] $ (regs_rtl_1_bypass[3])))) # (regs_rtl_1_bypass[1] & (regs_rtl_1_bypass[2] & (!regs_rtl_1_bypass[4] $ (regs_rtl_1_bypass[3])))) ) )

	.dataa(!regs_rtl_1_bypass[1]),
	.datab(!regs_rtl_1_bypass[2]),
	.datac(!regs_rtl_1_bypass[4]),
	.datad(!regs_rtl_1_bypass[3]),
	.datae(gnd),
	.dataf(!regs_rtl_1_bypass[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~0 .extended_lut = "off";
defparam \regs~0 .lut_mask = 64'h0000000090099009;
defparam \regs~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N57
cyclonev_lcell_comb \regs~1 (
// Equation(s):
// \regs~1_combout  = ( \regs~0_combout  & ( (!regs_rtl_1_bypass[8] & (!regs_rtl_1_bypass[7] & (!regs_rtl_1_bypass[6] $ (regs_rtl_1_bypass[5])))) # (regs_rtl_1_bypass[8] & (regs_rtl_1_bypass[7] & (!regs_rtl_1_bypass[6] $ (regs_rtl_1_bypass[5])))) ) )

	.dataa(!regs_rtl_1_bypass[8]),
	.datab(!regs_rtl_1_bypass[6]),
	.datac(!regs_rtl_1_bypass[5]),
	.datad(!regs_rtl_1_bypass[7]),
	.datae(gnd),
	.dataf(!\regs~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1 .extended_lut = "off";
defparam \regs~1 .lut_mask = 64'h0000000082418241;
defparam \regs~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N42
cyclonev_lcell_comb \regs_rtl_1_bypass[12]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[12]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N44
dffeas \regs_rtl_1_bypass[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N47
dffeas \regs_rtl_1_bypass[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N45
cyclonev_lcell_comb \regs~9 (
// Equation(s):
// \regs~9_combout  = ( \regs_rtl_1|auto_generated|ram_block1a1  & ( ((!\regs~1_combout  & regs_rtl_1_bypass[12])) # (regs_rtl_1_bypass[11]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a1  & ( (regs_rtl_1_bypass[11] & ((!regs_rtl_1_bypass[12]) # 
// (\regs~1_combout ))) ) )

	.dataa(!\regs~1_combout ),
	.datab(gnd),
	.datac(!regs_rtl_1_bypass[12]),
	.datad(!regs_rtl_1_bypass[11]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~9 .extended_lut = "off";
defparam \regs~9 .lut_mask = 64'h00F500F50AFF0AFF;
defparam \regs~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N15
cyclonev_lcell_comb \regval2_DL[1]_NEW387_RTM0389 (
// Equation(s):
// \regval2_DL[1]_NEW387_RTM0389~combout  = !\myPll|pll_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[1]_NEW387_RTM0389~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[1]_NEW387_RTM0389 .extended_lut = "off";
defparam \regval2_DL[1]_NEW387_RTM0389 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \regval2_DL[1]_NEW387_RTM0389 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N30
cyclonev_lcell_comb \regval2_DL[1]_NEW387 (
// Equation(s):
// \regval2_DL[1]_OTERM388  = ( \always3~1_combout  & ( \regval2_DL~0_combout  & ( (!\isnop_D~0_combout  & (!\regval2_DL[1]_NEW387_RTM0389~combout  & ((\regs~9_combout ) # (regval2_DL[1])))) ) ) ) # ( !\always3~1_combout  & ( \regval2_DL~0_combout  & ( 
// (\regs~9_combout  & (!\isnop_D~0_combout  & !\regval2_DL[1]_NEW387_RTM0389~combout )) ) ) ) # ( \always3~1_combout  & ( !\regval2_DL~0_combout  & ( (regval2_DL[1] & (!\isnop_D~0_combout  & !\regval2_DL[1]_NEW387_RTM0389~combout )) ) ) )

	.dataa(!regval2_DL[1]),
	.datab(!\regs~9_combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\regval2_DL[1]_NEW387_RTM0389~combout ),
	.datae(!\always3~1_combout ),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[1]_OTERM388 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[1]_NEW387 .extended_lut = "off";
defparam \regval2_DL[1]_NEW387 .lut_mask = 64'h0000500030007000;
defparam \regval2_DL[1]_NEW387 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N5
dffeas \regval2_DL[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[1]_OTERM388 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[1] .is_wysiwyg = "true";
defparam \regval2_DL[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N38
dffeas \regval2_AL[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_DL[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[1] .is_wysiwyg = "true";
defparam \regval2_AL[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N27
cyclonev_lcell_comb \ss0|OUT~0_RTM0167 (
// Equation(s):
// \ss0|OUT~0_RTM0167_combout  = ( regval2_AL[0] & ( regval2_AL[3] & ( !regval2_AL[1] $ (regval2_AL[2]) ) ) ) # ( !regval2_AL[0] & ( regval2_AL[3] ) ) # ( regval2_AL[0] & ( !regval2_AL[3] & ( (regval2_AL[2]) # (regval2_AL[1]) ) ) ) # ( !regval2_AL[0] & ( 
// !regval2_AL[3] & ( (!regval2_AL[2]) # (regval2_AL[1]) ) ) )

	.dataa(!regval2_AL[1]),
	.datab(gnd),
	.datac(!regval2_AL[2]),
	.datad(gnd),
	.datae(!regval2_AL[0]),
	.dataf(!regval2_AL[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_RTM0167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0_RTM0167 .extended_lut = "off";
defparam \ss0|OUT~0_RTM0167 .lut_mask = 64'hF5F55F5FFFFFA5A5;
defparam \ss0|OUT~0_RTM0167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N48
cyclonev_lcell_comb \ss0|OUT~0_OTERM165feeder (
// Equation(s):
// \ss0|OUT~0_OTERM165feeder_combout  = ( \ss0|OUT~0_RTM0167_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~0_RTM0167_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_OTERM165feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0_OTERM165feeder .extended_lut = "off";
defparam \ss0|OUT~0_OTERM165feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss0|OUT~0_OTERM165feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N0
cyclonev_lcell_comb \always7~0 (
// Equation(s):
// \always7~0_combout  = ( !aluout_AL[7] & ( !aluout_AL[4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluout_AL[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_AL[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always7~0 .extended_lut = "off";
defparam \always7~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \always7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N6
cyclonev_lcell_comb \always7~1 (
// Equation(s):
// \always7~1_combout  = ( \Equal4~0_combout  & ( \Equal4~7_combout  & ( (\always7~0_combout  & (\wrmem_AL~q  & (!aluout_AL[5] & !\isnop_AL~q ))) ) ) )

	.dataa(!\always7~0_combout ),
	.datab(!\wrmem_AL~q ),
	.datac(!aluout_AL[5]),
	.datad(!\isnop_AL~q ),
	.datae(!\Equal4~0_combout ),
	.dataf(!\Equal4~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always7~1 .extended_lut = "off";
defparam \always7~1 .lut_mask = 64'h0000000000001000;
defparam \always7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N50
dffeas \ss0|OUT~0_NEW_REG164 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~0_OTERM165feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~0_OTERM165 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~0_NEW_REG164 .is_wysiwyg = "true";
defparam \ss0|OUT~0_NEW_REG164 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N12
cyclonev_lcell_comb \ss0|OUT~0_NEW_REG164_RTM0166 (
// Equation(s):
// \ss0|OUT~0_NEW_REG164_RTM0166_combout  = ( !\ss0|OUT~0_OTERM165  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~0_OTERM165 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_NEW_REG164_RTM0166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0_NEW_REG164_RTM0166 .extended_lut = "off";
defparam \ss0|OUT~0_NEW_REG164_RTM0166 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss0|OUT~0_NEW_REG164_RTM0166 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N3
cyclonev_lcell_comb \ss0|OUT~1 (
// Equation(s):
// \ss0|OUT~1_combout  = ( regval2_AL[2] & ( (!regval2_AL[1] & (!regval2_AL[3] $ (!regval2_AL[0]))) # (regval2_AL[1] & ((!regval2_AL[0]) # (regval2_AL[3]))) ) ) # ( !regval2_AL[2] & ( (regval2_AL[1] & (regval2_AL[3] & regval2_AL[0])) ) )

	.dataa(!regval2_AL[1]),
	.datab(!regval2_AL[3]),
	.datac(gnd),
	.datad(!regval2_AL[0]),
	.datae(gnd),
	.dataf(!regval2_AL[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~1 .extended_lut = "off";
defparam \ss0|OUT~1 .lut_mask = 64'h0011001177997799;
defparam \ss0|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N4
dffeas \ss0|OUT~1_NEW_REG168 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~1_OTERM169 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~1_NEW_REG168 .is_wysiwyg = "true";
defparam \ss0|OUT~1_NEW_REG168 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N6
cyclonev_lcell_comb \ss0|OUT~2 (
// Equation(s):
// \ss0|OUT~2_combout  = ( regval2_AL[2] & ( (regval2_AL[3] & ((!regval2_AL[0]) # (regval2_AL[1]))) ) ) # ( !regval2_AL[2] & ( (regval2_AL[1] & (!regval2_AL[3] & !regval2_AL[0])) ) )

	.dataa(!regval2_AL[1]),
	.datab(!regval2_AL[3]),
	.datac(!regval2_AL[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~2 .extended_lut = "off";
defparam \ss0|OUT~2 .lut_mask = 64'h4040404031313131;
defparam \ss0|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N7
dffeas \ss0|OUT~2_NEW_REG170 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~2_OTERM171 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~2_NEW_REG170 .is_wysiwyg = "true";
defparam \ss0|OUT~2_NEW_REG170 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N9
cyclonev_lcell_comb \ss0|OUT~3 (
// Equation(s):
// \ss0|OUT~3_combout  = ( regval2_AL[2] & ( (!regval2_AL[1] & (!regval2_AL[3] & !regval2_AL[0])) # (regval2_AL[1] & ((regval2_AL[0]))) ) ) # ( !regval2_AL[2] & ( (!regval2_AL[1] & (!regval2_AL[3] & regval2_AL[0])) # (regval2_AL[1] & (regval2_AL[3] & 
// !regval2_AL[0])) ) )

	.dataa(!regval2_AL[1]),
	.datab(!regval2_AL[3]),
	.datac(gnd),
	.datad(!regval2_AL[0]),
	.datae(gnd),
	.dataf(!regval2_AL[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~3 .extended_lut = "off";
defparam \ss0|OUT~3 .lut_mask = 64'h1188118888558855;
defparam \ss0|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N10
dffeas \ss0|OUT~3_NEW_REG172 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~3_OTERM173 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~3_NEW_REG172 .is_wysiwyg = "true";
defparam \ss0|OUT~3_NEW_REG172 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N36
cyclonev_lcell_comb \ss0|OUT~4 (
// Equation(s):
// \ss0|OUT~4_combout  = ( regval2_AL[2] & ( (!regval2_AL[3] & ((!regval2_AL[1]) # (regval2_AL[0]))) ) ) # ( !regval2_AL[2] & ( (regval2_AL[0] & ((!regval2_AL[3]) # (!regval2_AL[1]))) ) )

	.dataa(gnd),
	.datab(!regval2_AL[3]),
	.datac(!regval2_AL[1]),
	.datad(!regval2_AL[0]),
	.datae(gnd),
	.dataf(!regval2_AL[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~4 .extended_lut = "off";
defparam \ss0|OUT~4 .lut_mask = 64'h00FC00FCC0CCC0CC;
defparam \ss0|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N37
dffeas \ss0|OUT~4_NEW_REG174 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~4_OTERM175 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~4_NEW_REG174 .is_wysiwyg = "true";
defparam \ss0|OUT~4_NEW_REG174 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N42
cyclonev_lcell_comb \ss0|OUT~5_RTM0179 (
// Equation(s):
// \ss0|OUT~5_RTM0179_combout  = ( regval2_AL[0] & ( regval2_AL[3] & ( (!regval2_AL[2]) # (regval2_AL[1]) ) ) ) # ( !regval2_AL[0] & ( regval2_AL[3] ) ) # ( regval2_AL[0] & ( !regval2_AL[3] & ( (regval2_AL[2] & !regval2_AL[1]) ) ) ) # ( !regval2_AL[0] & ( 
// !regval2_AL[3] & ( (!regval2_AL[1]) # (regval2_AL[2]) ) ) )

	.dataa(gnd),
	.datab(!regval2_AL[2]),
	.datac(!regval2_AL[1]),
	.datad(gnd),
	.datae(!regval2_AL[0]),
	.dataf(!regval2_AL[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~5_RTM0179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~5_RTM0179 .extended_lut = "off";
defparam \ss0|OUT~5_RTM0179 .lut_mask = 64'hF3F33030FFFFCFCF;
defparam \ss0|OUT~5_RTM0179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N6
cyclonev_lcell_comb \ss0|OUT~5_OTERM177feeder (
// Equation(s):
// \ss0|OUT~5_OTERM177feeder_combout  = ( \ss0|OUT~5_RTM0179_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~5_RTM0179_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~5_OTERM177feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~5_OTERM177feeder .extended_lut = "off";
defparam \ss0|OUT~5_OTERM177feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss0|OUT~5_OTERM177feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N8
dffeas \ss0|OUT~5_NEW_REG176 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~5_OTERM177feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~5_OTERM177 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~5_NEW_REG176 .is_wysiwyg = "true";
defparam \ss0|OUT~5_NEW_REG176 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N27
cyclonev_lcell_comb \ss0|OUT~5_NEW_REG176_RTM0178 (
// Equation(s):
// \ss0|OUT~5_NEW_REG176_RTM0178_combout  = ( !\ss0|OUT~5_OTERM177  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~5_OTERM177 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~5_NEW_REG176_RTM0178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~5_NEW_REG176_RTM0178 .extended_lut = "off";
defparam \ss0|OUT~5_NEW_REG176_RTM0178 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss0|OUT~5_NEW_REG176_RTM0178 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N0
cyclonev_lcell_comb \ss0|OUT~6_RTM0183 (
// Equation(s):
// \ss0|OUT~6_RTM0183_combout  = ( regval2_AL[2] & ( (!regval2_AL[3] & (regval2_AL[1] & regval2_AL[0])) # (regval2_AL[3] & (!regval2_AL[1] & !regval2_AL[0])) ) ) # ( !regval2_AL[2] & ( (!regval2_AL[3] & !regval2_AL[1]) ) )

	.dataa(gnd),
	.datab(!regval2_AL[3]),
	.datac(!regval2_AL[1]),
	.datad(!regval2_AL[0]),
	.datae(gnd),
	.dataf(!regval2_AL[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~6_RTM0183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~6_RTM0183 .extended_lut = "off";
defparam \ss0|OUT~6_RTM0183 .lut_mask = 64'hC0C0C0C0300C300C;
defparam \ss0|OUT~6_RTM0183 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N20
dffeas \ss0|OUT~6_NEW_REG180 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss0|OUT~6_RTM0183_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~6_OTERM181 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~6_NEW_REG180 .is_wysiwyg = "true";
defparam \ss0|OUT~6_NEW_REG180 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N24
cyclonev_lcell_comb \ss0|OUT~6_NEW_REG180_RTM0182 (
// Equation(s):
// \ss0|OUT~6_NEW_REG180_RTM0182_combout  = ( !\ss0|OUT~6_OTERM181  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~6_OTERM181 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~6_NEW_REG180_RTM0182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~6_NEW_REG180_RTM0182 .extended_lut = "off";
defparam \ss0|OUT~6_NEW_REG180_RTM0182 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss0|OUT~6_NEW_REG180_RTM0182 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N48
cyclonev_lcell_comb \ss1|OUT~0 (
// Equation(s):
// \ss1|OUT~0_combout  = ( regval2_AL[5] & ( (regval2_AL[4] & (!regval2_AL[6] & regval2_AL[7])) ) ) # ( !regval2_AL[5] & ( (!regval2_AL[4] & (regval2_AL[6] & !regval2_AL[7])) # (regval2_AL[4] & (!regval2_AL[6] $ (regval2_AL[7]))) ) )

	.dataa(gnd),
	.datab(!regval2_AL[4]),
	.datac(!regval2_AL[6]),
	.datad(!regval2_AL[7]),
	.datae(gnd),
	.dataf(!regval2_AL[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~0 .extended_lut = "off";
defparam \ss1|OUT~0 .lut_mask = 64'h3C033C0300300030;
defparam \ss1|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N49
dffeas \ss1|OUT~0_NEW_REG146 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~0_OTERM147 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~0_NEW_REG146 .is_wysiwyg = "true";
defparam \ss1|OUT~0_NEW_REG146 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N6
cyclonev_lcell_comb \ss1|OUT~1 (
// Equation(s):
// \ss1|OUT~1_combout  = ( regval2_AL[4] & ( regval2_AL[5] & ( regval2_AL[7] ) ) ) # ( !regval2_AL[4] & ( regval2_AL[5] & ( regval2_AL[6] ) ) ) # ( regval2_AL[4] & ( !regval2_AL[5] & ( (!regval2_AL[7] & regval2_AL[6]) ) ) ) # ( !regval2_AL[4] & ( 
// !regval2_AL[5] & ( (regval2_AL[7] & regval2_AL[6]) ) ) )

	.dataa(gnd),
	.datab(!regval2_AL[7]),
	.datac(!regval2_AL[6]),
	.datad(gnd),
	.datae(!regval2_AL[4]),
	.dataf(!regval2_AL[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~1 .extended_lut = "off";
defparam \ss1|OUT~1 .lut_mask = 64'h03030C0C0F0F3333;
defparam \ss1|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N8
dffeas \ss1|OUT~1_NEW_REG148 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~1_OTERM149 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~1_NEW_REG148 .is_wysiwyg = "true";
defparam \ss1|OUT~1_NEW_REG148 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N27
cyclonev_lcell_comb \ss1|OUT~2 (
// Equation(s):
// \ss1|OUT~2_combout  = ( regval2_AL[5] & ( (!regval2_AL[6] & (!regval2_AL[7] & !regval2_AL[4])) # (regval2_AL[6] & (regval2_AL[7])) ) ) # ( !regval2_AL[5] & ( (regval2_AL[6] & (regval2_AL[7] & !regval2_AL[4])) ) )

	.dataa(!regval2_AL[6]),
	.datab(gnd),
	.datac(!regval2_AL[7]),
	.datad(!regval2_AL[4]),
	.datae(gnd),
	.dataf(!regval2_AL[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~2 .extended_lut = "off";
defparam \ss1|OUT~2 .lut_mask = 64'h05000500A505A505;
defparam \ss1|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N28
dffeas \ss1|OUT~2_NEW_REG150 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~2_OTERM151 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~2_NEW_REG150 .is_wysiwyg = "true";
defparam \ss1|OUT~2_NEW_REG150 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N54
cyclonev_lcell_comb \ss1|OUT~3_RTM0155 (
// Equation(s):
// \ss1|OUT~3_RTM0155_combout  = ( regval2_AL[4] & ( regval2_AL[5] & ( !regval2_AL[6] ) ) ) # ( !regval2_AL[4] & ( regval2_AL[5] & ( (!regval2_AL[7]) # (regval2_AL[6]) ) ) ) # ( regval2_AL[4] & ( !regval2_AL[5] & ( (regval2_AL[6]) # (regval2_AL[7]) ) ) ) # ( 
// !regval2_AL[4] & ( !regval2_AL[5] & ( (!regval2_AL[6]) # (regval2_AL[7]) ) ) )

	.dataa(gnd),
	.datab(!regval2_AL[7]),
	.datac(!regval2_AL[6]),
	.datad(gnd),
	.datae(!regval2_AL[4]),
	.dataf(!regval2_AL[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~3_RTM0155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~3_RTM0155 .extended_lut = "off";
defparam \ss1|OUT~3_RTM0155 .lut_mask = 64'hF3F33F3FCFCFF0F0;
defparam \ss1|OUT~3_RTM0155 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y2_N50
dffeas \ss1|OUT~3_NEW_REG152 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss1|OUT~3_RTM0155_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~3_OTERM153 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~3_NEW_REG152 .is_wysiwyg = "true";
defparam \ss1|OUT~3_NEW_REG152 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N51
cyclonev_lcell_comb \ss1|OUT~3_NEW_REG152_RTM0154 (
// Equation(s):
// \ss1|OUT~3_NEW_REG152_RTM0154_combout  = ( !\ss1|OUT~3_OTERM153  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss1|OUT~3_OTERM153 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~3_NEW_REG152_RTM0154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~3_NEW_REG152_RTM0154 .extended_lut = "off";
defparam \ss1|OUT~3_NEW_REG152_RTM0154 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss1|OUT~3_NEW_REG152_RTM0154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N42
cyclonev_lcell_comb \ss1|OUT~4 (
// Equation(s):
// \ss1|OUT~4_combout  = ( regval2_AL[5] & ( (!regval2_AL[7] & regval2_AL[4]) ) ) # ( !regval2_AL[5] & ( (!regval2_AL[6] & ((regval2_AL[4]))) # (regval2_AL[6] & (!regval2_AL[7])) ) )

	.dataa(gnd),
	.datab(!regval2_AL[7]),
	.datac(!regval2_AL[6]),
	.datad(!regval2_AL[4]),
	.datae(gnd),
	.dataf(!regval2_AL[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~4 .extended_lut = "off";
defparam \ss1|OUT~4 .lut_mask = 64'h0CFC0CFC00CC00CC;
defparam \ss1|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N43
dffeas \ss1|OUT~4_NEW_REG156 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~4_OTERM157 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~4_NEW_REG156 .is_wysiwyg = "true";
defparam \ss1|OUT~4_NEW_REG156 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N15
cyclonev_lcell_comb \ss1|OUT~5 (
// Equation(s):
// \ss1|OUT~5_combout  = (!regval2_AL[6] & (!regval2_AL[7] & ((regval2_AL[5]) # (regval2_AL[4])))) # (regval2_AL[6] & (regval2_AL[4] & (!regval2_AL[5] $ (!regval2_AL[7]))))

	.dataa(!regval2_AL[6]),
	.datab(!regval2_AL[4]),
	.datac(!regval2_AL[5]),
	.datad(!regval2_AL[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~5 .extended_lut = "off";
defparam \ss1|OUT~5 .lut_mask = 64'h2B102B102B102B10;
defparam \ss1|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N16
dffeas \ss1|OUT~5_NEW_REG158 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~5_OTERM159 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~5_NEW_REG158 .is_wysiwyg = "true";
defparam \ss1|OUT~5_NEW_REG158 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N33
cyclonev_lcell_comb \ss1|OUT~6_RTM0163 (
// Equation(s):
// \ss1|OUT~6_RTM0163_combout  = ( regval2_AL[5] & ( (regval2_AL[6] & (!regval2_AL[7] & regval2_AL[4])) ) ) # ( !regval2_AL[5] & ( (!regval2_AL[6] & (!regval2_AL[7])) # (regval2_AL[6] & (regval2_AL[7] & !regval2_AL[4])) ) )

	.dataa(!regval2_AL[6]),
	.datab(gnd),
	.datac(!regval2_AL[7]),
	.datad(!regval2_AL[4]),
	.datae(gnd),
	.dataf(!regval2_AL[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_RTM0163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6_RTM0163 .extended_lut = "off";
defparam \ss1|OUT~6_RTM0163 .lut_mask = 64'hA5A0A5A000500050;
defparam \ss1|OUT~6_RTM0163 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N48
cyclonev_lcell_comb \ss1|OUT~6_OTERM161feeder (
// Equation(s):
// \ss1|OUT~6_OTERM161feeder_combout  = ( \ss1|OUT~6_RTM0163_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss1|OUT~6_RTM0163_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_OTERM161feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6_OTERM161feeder .extended_lut = "off";
defparam \ss1|OUT~6_OTERM161feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss1|OUT~6_OTERM161feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N50
dffeas \ss1|OUT~6_NEW_REG160 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~6_OTERM161feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~6_OTERM161 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~6_NEW_REG160 .is_wysiwyg = "true";
defparam \ss1|OUT~6_NEW_REG160 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N21
cyclonev_lcell_comb \ss1|OUT~6_NEW_REG160_RTM0162 (
// Equation(s):
// \ss1|OUT~6_NEW_REG160_RTM0162_combout  = ( !\ss1|OUT~6_OTERM161  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss1|OUT~6_OTERM161 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_NEW_REG160_RTM0162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6_NEW_REG160_RTM0162 .extended_lut = "off";
defparam \ss1|OUT~6_NEW_REG160_RTM0162 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss1|OUT~6_NEW_REG160_RTM0162 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N15
cyclonev_lcell_comb \ss2|OUT~0 (
// Equation(s):
// \ss2|OUT~0_combout  = ( regval2_AL[8] & ( (!regval2_AL[9] & (!regval2_AL[11] $ (regval2_AL[10]))) # (regval2_AL[9] & (regval2_AL[11] & !regval2_AL[10])) ) ) # ( !regval2_AL[8] & ( (!regval2_AL[9] & (!regval2_AL[11] & regval2_AL[10])) ) )

	.dataa(!regval2_AL[9]),
	.datab(gnd),
	.datac(!regval2_AL[11]),
	.datad(!regval2_AL[10]),
	.datae(gnd),
	.dataf(!regval2_AL[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~0 .extended_lut = "off";
defparam \ss2|OUT~0 .lut_mask = 64'h00A000A0A50AA50A;
defparam \ss2|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N16
dffeas \ss2|OUT~0_NEW_REG126 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~0_OTERM127 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~0_NEW_REG126 .is_wysiwyg = "true";
defparam \ss2|OUT~0_NEW_REG126 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N57
cyclonev_lcell_comb \ss2|OUT~1_RTM0131 (
// Equation(s):
// \ss2|OUT~1_RTM0131_combout  = ( regval2_AL[8] & ( (!regval2_AL[9] & ((!regval2_AL[10]) # (regval2_AL[11]))) # (regval2_AL[9] & (!regval2_AL[11])) ) ) # ( !regval2_AL[8] & ( (!regval2_AL[10]) # ((!regval2_AL[9] & !regval2_AL[11])) ) )

	.dataa(!regval2_AL[9]),
	.datab(gnd),
	.datac(!regval2_AL[11]),
	.datad(!regval2_AL[10]),
	.datae(gnd),
	.dataf(!regval2_AL[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~1_RTM0131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~1_RTM0131 .extended_lut = "off";
defparam \ss2|OUT~1_RTM0131 .lut_mask = 64'hFFA0FFA0FA5AFA5A;
defparam \ss2|OUT~1_RTM0131 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N58
dffeas \ss2|OUT~1_NEW_REG128 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~1_RTM0131_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~1_OTERM129 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~1_NEW_REG128 .is_wysiwyg = "true";
defparam \ss2|OUT~1_NEW_REG128 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N48
cyclonev_lcell_comb \ss2|OUT~1_NEW_REG128_RTM0130 (
// Equation(s):
// \ss2|OUT~1_NEW_REG128_RTM0130_combout  = ( !\ss2|OUT~1_OTERM129  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~1_OTERM129 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~1_NEW_REG128_RTM0130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~1_NEW_REG128_RTM0130 .extended_lut = "off";
defparam \ss2|OUT~1_NEW_REG128_RTM0130 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss2|OUT~1_NEW_REG128_RTM0130 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N0
cyclonev_lcell_comb \ss2|OUT~2_RTM0135 (
// Equation(s):
// \ss2|OUT~2_RTM0135_combout  = ( regval2_AL[8] & ( (!regval2_AL[11]) # ((!regval2_AL[9]) # (!regval2_AL[10])) ) ) # ( !regval2_AL[8] & ( (!regval2_AL[11] & ((!regval2_AL[9]) # (regval2_AL[10]))) # (regval2_AL[11] & ((!regval2_AL[10]))) ) )

	.dataa(gnd),
	.datab(!regval2_AL[11]),
	.datac(!regval2_AL[9]),
	.datad(!regval2_AL[10]),
	.datae(gnd),
	.dataf(!regval2_AL[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_RTM0135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2_RTM0135 .extended_lut = "off";
defparam \ss2|OUT~2_RTM0135 .lut_mask = 64'hF3CCF3CCFFFCFFFC;
defparam \ss2|OUT~2_RTM0135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N24
cyclonev_lcell_comb \ss2|OUT~2_OTERM133feeder (
// Equation(s):
// \ss2|OUT~2_OTERM133feeder_combout  = ( \ss2|OUT~2_RTM0135_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~2_RTM0135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_OTERM133feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2_OTERM133feeder .extended_lut = "off";
defparam \ss2|OUT~2_OTERM133feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss2|OUT~2_OTERM133feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N26
dffeas \ss2|OUT~2_NEW_REG132 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~2_OTERM133feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~2_OTERM133 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~2_NEW_REG132 .is_wysiwyg = "true";
defparam \ss2|OUT~2_NEW_REG132 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N54
cyclonev_lcell_comb \ss2|OUT~2_NEW_REG132_RTM0134 (
// Equation(s):
// \ss2|OUT~2_NEW_REG132_RTM0134_combout  = ( !\ss2|OUT~2_OTERM133  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~2_OTERM133 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_NEW_REG132_RTM0134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2_NEW_REG132_RTM0134 .extended_lut = "off";
defparam \ss2|OUT~2_NEW_REG132_RTM0134 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss2|OUT~2_NEW_REG132_RTM0134 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N54
cyclonev_lcell_comb \ss2|OUT~3 (
// Equation(s):
// \ss2|OUT~3_combout  = (!regval2_AL[9] & (!regval2_AL[11] & (!regval2_AL[8] $ (!regval2_AL[10])))) # (regval2_AL[9] & ((!regval2_AL[8] & (!regval2_AL[10] & regval2_AL[11])) # (regval2_AL[8] & (regval2_AL[10]))))

	.dataa(!regval2_AL[9]),
	.datab(!regval2_AL[8]),
	.datac(!regval2_AL[10]),
	.datad(!regval2_AL[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~3 .extended_lut = "off";
defparam \ss2|OUT~3 .lut_mask = 64'h2941294129412941;
defparam \ss2|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N56
dffeas \ss2|OUT~3_NEW_REG136 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~3_OTERM137 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~3_NEW_REG136 .is_wysiwyg = "true";
defparam \ss2|OUT~3_NEW_REG136 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N27
cyclonev_lcell_comb \ss2|OUT~4 (
// Equation(s):
// \ss2|OUT~4_combout  = ( regval2_AL[8] & ( (!regval2_AL[11]) # ((!regval2_AL[9] & !regval2_AL[10])) ) ) # ( !regval2_AL[8] & ( (!regval2_AL[9] & (!regval2_AL[11] & regval2_AL[10])) ) )

	.dataa(!regval2_AL[9]),
	.datab(gnd),
	.datac(!regval2_AL[11]),
	.datad(!regval2_AL[10]),
	.datae(gnd),
	.dataf(!regval2_AL[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~4 .extended_lut = "off";
defparam \ss2|OUT~4 .lut_mask = 64'h00A000A0FAF0FAF0;
defparam \ss2|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N28
dffeas \ss2|OUT~4_NEW_REG138 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~4_OTERM139 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~4_NEW_REG138 .is_wysiwyg = "true";
defparam \ss2|OUT~4_NEW_REG138 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N24
cyclonev_lcell_comb \ss2|OUT~5 (
// Equation(s):
// \ss2|OUT~5_combout  = (!regval2_AL[9] & (regval2_AL[8] & (!regval2_AL[10] $ (regval2_AL[11])))) # (regval2_AL[9] & (!regval2_AL[11] & ((!regval2_AL[10]) # (regval2_AL[8]))))

	.dataa(!regval2_AL[9]),
	.datab(!regval2_AL[8]),
	.datac(!regval2_AL[10]),
	.datad(!regval2_AL[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~5 .extended_lut = "off";
defparam \ss2|OUT~5 .lut_mask = 64'h7102710271027102;
defparam \ss2|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N25
dffeas \ss2|OUT~5_NEW_REG140 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~5_OTERM141 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~5_NEW_REG140 .is_wysiwyg = "true";
defparam \ss2|OUT~5_NEW_REG140 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N30
cyclonev_lcell_comb \ss2|OUT~6_RTM0145 (
// Equation(s):
// \ss2|OUT~6_RTM0145_combout  = ( regval2_AL[8] & ( (!regval2_AL[11] & (!regval2_AL[10] $ (regval2_AL[9]))) ) ) # ( !regval2_AL[8] & ( (!regval2_AL[9] & (!regval2_AL[10] $ (regval2_AL[11]))) ) )

	.dataa(!regval2_AL[10]),
	.datab(!regval2_AL[11]),
	.datac(!regval2_AL[9]),
	.datad(gnd),
	.datae(!regval2_AL[8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_RTM0145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6_RTM0145 .extended_lut = "off";
defparam \ss2|OUT~6_RTM0145 .lut_mask = 64'h9090848490908484;
defparam \ss2|OUT~6_RTM0145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N32
dffeas \ss2|OUT~6_NEW_REG142 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~6_RTM0145_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~6_OTERM143 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~6_NEW_REG142 .is_wysiwyg = "true";
defparam \ss2|OUT~6_NEW_REG142 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N21
cyclonev_lcell_comb \ss2|OUT~6_NEW_REG142_RTM0144 (
// Equation(s):
// \ss2|OUT~6_NEW_REG142_RTM0144_combout  = ( !\ss2|OUT~6_OTERM143  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~6_OTERM143 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_NEW_REG142_RTM0144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6_NEW_REG142_RTM0144 .extended_lut = "off";
defparam \ss2|OUT~6_NEW_REG142_RTM0144 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss2|OUT~6_NEW_REG142_RTM0144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N30
cyclonev_lcell_comb \ss3|OUT~0_RTM0109 (
// Equation(s):
// \ss3|OUT~0_RTM0109_combout  = ( regval2_AL[12] & ( (!regval2_AL[14] & (!regval2_AL[15] $ (!regval2_AL[13]))) # (regval2_AL[14] & ((!regval2_AL[15]) # (regval2_AL[13]))) ) ) # ( !regval2_AL[12] & ( (!regval2_AL[14]) # ((regval2_AL[13]) # (regval2_AL[15])) 
// ) )

	.dataa(gnd),
	.datab(!regval2_AL[14]),
	.datac(!regval2_AL[15]),
	.datad(!regval2_AL[13]),
	.datae(gnd),
	.dataf(!regval2_AL[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~0_RTM0109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~0_RTM0109 .extended_lut = "off";
defparam \ss3|OUT~0_RTM0109 .lut_mask = 64'hCFFFCFFF3CF33CF3;
defparam \ss3|OUT~0_RTM0109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N32
dffeas \ss3|OUT~0_NEW_REG106 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~0_RTM0109_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~0_OTERM107 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~0_NEW_REG106 .is_wysiwyg = "true";
defparam \ss3|OUT~0_NEW_REG106 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N45
cyclonev_lcell_comb \ss3|OUT~0_NEW_REG106_RTM0108 (
// Equation(s):
// \ss3|OUT~0_NEW_REG106_RTM0108_combout  = ( !\ss3|OUT~0_OTERM107  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss3|OUT~0_OTERM107 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~0_NEW_REG106_RTM0108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~0_NEW_REG106_RTM0108 .extended_lut = "off";
defparam \ss3|OUT~0_NEW_REG106_RTM0108 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss3|OUT~0_NEW_REG106_RTM0108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N18
cyclonev_lcell_comb \ss3|OUT~1 (
// Equation(s):
// \ss3|OUT~1_combout  = ( regval2_AL[15] & ( (!regval2_AL[12] & (regval2_AL[14])) # (regval2_AL[12] & ((regval2_AL[13]))) ) ) # ( !regval2_AL[15] & ( (regval2_AL[14] & (!regval2_AL[12] $ (!regval2_AL[13]))) ) )

	.dataa(!regval2_AL[12]),
	.datab(!regval2_AL[14]),
	.datac(!regval2_AL[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~1 .extended_lut = "off";
defparam \ss3|OUT~1 .lut_mask = 64'h1212121227272727;
defparam \ss3|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N19
dffeas \ss3|OUT~1_NEW_REG110 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~1_OTERM111 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~1_NEW_REG110 .is_wysiwyg = "true";
defparam \ss3|OUT~1_NEW_REG110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N21
cyclonev_lcell_comb \ss3|OUT~2 (
// Equation(s):
// \ss3|OUT~2_combout  = ( regval2_AL[15] & ( (regval2_AL[14] & ((!regval2_AL[12]) # (regval2_AL[13]))) ) ) # ( !regval2_AL[15] & ( (!regval2_AL[12] & (!regval2_AL[14] & regval2_AL[13])) ) )

	.dataa(!regval2_AL[12]),
	.datab(gnd),
	.datac(!regval2_AL[14]),
	.datad(!regval2_AL[13]),
	.datae(gnd),
	.dataf(!regval2_AL[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~2 .extended_lut = "off";
defparam \ss3|OUT~2 .lut_mask = 64'h00A000A00A0F0A0F;
defparam \ss3|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N23
dffeas \ss3|OUT~2_NEW_REG112 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~2_OTERM113 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~2_NEW_REG112 .is_wysiwyg = "true";
defparam \ss3|OUT~2_NEW_REG112 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N36
cyclonev_lcell_comb \ss3|OUT~3 (
// Equation(s):
// \ss3|OUT~3_combout  = ( regval2_AL[15] & ( (regval2_AL[13] & (!regval2_AL[12] $ (regval2_AL[14]))) ) ) # ( !regval2_AL[15] & ( (!regval2_AL[12] & (regval2_AL[14] & !regval2_AL[13])) # (regval2_AL[12] & (!regval2_AL[14] $ (regval2_AL[13]))) ) )

	.dataa(!regval2_AL[12]),
	.datab(!regval2_AL[14]),
	.datac(!regval2_AL[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~3 .extended_lut = "off";
defparam \ss3|OUT~3 .lut_mask = 64'h6161616109090909;
defparam \ss3|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N37
dffeas \ss3|OUT~3_NEW_REG114 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~3_OTERM115 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~3_NEW_REG114 .is_wysiwyg = "true";
defparam \ss3|OUT~3_NEW_REG114 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N39
cyclonev_lcell_comb \ss3|OUT~4 (
// Equation(s):
// \ss3|OUT~4_combout  = ( regval2_AL[15] & ( (regval2_AL[12] & (!regval2_AL[14] & !regval2_AL[13])) ) ) # ( !regval2_AL[15] & ( ((regval2_AL[14] & !regval2_AL[13])) # (regval2_AL[12]) ) )

	.dataa(!regval2_AL[12]),
	.datab(!regval2_AL[14]),
	.datac(gnd),
	.datad(!regval2_AL[13]),
	.datae(gnd),
	.dataf(!regval2_AL[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~4 .extended_lut = "off";
defparam \ss3|OUT~4 .lut_mask = 64'h7755775544004400;
defparam \ss3|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N40
dffeas \ss3|OUT~4_NEW_REG116 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~4_OTERM117 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~4_NEW_REG116 .is_wysiwyg = "true";
defparam \ss3|OUT~4_NEW_REG116 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N24
cyclonev_lcell_comb \ss3|OUT~5_RTM0121 (
// Equation(s):
// \ss3|OUT~5_RTM0121_combout  = ( regval2_AL[12] & ( !regval2_AL[15] $ (((!regval2_AL[14]) # (regval2_AL[13]))) ) ) # ( !regval2_AL[12] & ( ((!regval2_AL[13]) # (regval2_AL[15])) # (regval2_AL[14]) ) )

	.dataa(gnd),
	.datab(!regval2_AL[14]),
	.datac(!regval2_AL[15]),
	.datad(!regval2_AL[13]),
	.datae(gnd),
	.dataf(!regval2_AL[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~5_RTM0121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~5_RTM0121 .extended_lut = "off";
defparam \ss3|OUT~5_RTM0121 .lut_mask = 64'hFF3FFF3F3C0F3C0F;
defparam \ss3|OUT~5_RTM0121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N26
dffeas \ss3|OUT~5_NEW_REG118 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~5_RTM0121_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~5_OTERM119 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~5_NEW_REG118 .is_wysiwyg = "true";
defparam \ss3|OUT~5_NEW_REG118 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N0
cyclonev_lcell_comb \ss3|OUT~5_NEW_REG118_RTM0120 (
// Equation(s):
// \ss3|OUT~5_NEW_REG118_RTM0120_combout  = ( !\ss3|OUT~5_OTERM119  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss3|OUT~5_OTERM119 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~5_NEW_REG118_RTM0120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~5_NEW_REG118_RTM0120 .extended_lut = "off";
defparam \ss3|OUT~5_NEW_REG118_RTM0120 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss3|OUT~5_NEW_REG118_RTM0120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N51
cyclonev_lcell_comb \ss3|OUT~6_RTM0125 (
// Equation(s):
// \ss3|OUT~6_RTM0125_combout  = ( regval2_AL[15] & ( (!regval2_AL[12] & (regval2_AL[14] & !regval2_AL[13])) ) ) # ( !regval2_AL[15] & ( (!regval2_AL[14] & ((!regval2_AL[13]))) # (regval2_AL[14] & (regval2_AL[12] & regval2_AL[13])) ) )

	.dataa(!regval2_AL[12]),
	.datab(gnd),
	.datac(!regval2_AL[14]),
	.datad(!regval2_AL[13]),
	.datae(gnd),
	.dataf(!regval2_AL[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~6_RTM0125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~6_RTM0125 .extended_lut = "off";
defparam \ss3|OUT~6_RTM0125 .lut_mask = 64'hF005F0050A000A00;
defparam \ss3|OUT~6_RTM0125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N53
dffeas \ss3|OUT~6_NEW_REG122 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~6_RTM0125_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~6_OTERM123 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~6_NEW_REG122 .is_wysiwyg = "true";
defparam \ss3|OUT~6_NEW_REG122 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N12
cyclonev_lcell_comb \ss3|OUT~6_NEW_REG122_RTM0124 (
// Equation(s):
// \ss3|OUT~6_NEW_REG122_RTM0124_combout  = ( !\ss3|OUT~6_OTERM123  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss3|OUT~6_OTERM123 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~6_NEW_REG122_RTM0124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~6_NEW_REG122_RTM0124 .extended_lut = "off";
defparam \ss3|OUT~6_NEW_REG122_RTM0124 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss3|OUT~6_NEW_REG122_RTM0124 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N21
cyclonev_lcell_comb \ss4|OUT~0 (
// Equation(s):
// \ss4|OUT~0_combout  = (!regval2_AL[19] & (!regval2_AL[17] & (!regval2_AL[16] $ (!regval2_AL[18])))) # (regval2_AL[19] & (regval2_AL[16] & (!regval2_AL[18] $ (!regval2_AL[17]))))

	.dataa(!regval2_AL[16]),
	.datab(!regval2_AL[19]),
	.datac(!regval2_AL[18]),
	.datad(!regval2_AL[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~0 .extended_lut = "off";
defparam \ss4|OUT~0 .lut_mask = 64'h4910491049104910;
defparam \ss4|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N22
dffeas \ss4|OUT~0_NEW_REG86 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~0_OTERM87 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~0_NEW_REG86 .is_wysiwyg = "true";
defparam \ss4|OUT~0_NEW_REG86 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N39
cyclonev_lcell_comb \ss4|OUT~1_RTM091 (
// Equation(s):
// \ss4|OUT~1_RTM091_combout  = ( regval2_AL[16] & ( (!regval2_AL[17] & ((!regval2_AL[18]) # (regval2_AL[19]))) # (regval2_AL[17] & ((!regval2_AL[19]))) ) ) # ( !regval2_AL[16] & ( (!regval2_AL[18]) # ((!regval2_AL[17] & !regval2_AL[19])) ) )

	.dataa(!regval2_AL[17]),
	.datab(gnd),
	.datac(!regval2_AL[18]),
	.datad(!regval2_AL[19]),
	.datae(gnd),
	.dataf(!regval2_AL[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~1_RTM091_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~1_RTM091 .extended_lut = "off";
defparam \ss4|OUT~1_RTM091 .lut_mask = 64'hFAF0FAF0F5AAF5AA;
defparam \ss4|OUT~1_RTM091 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N26
dffeas \ss4|OUT~1_NEW_REG88 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss4|OUT~1_RTM091_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~1_OTERM89 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~1_NEW_REG88 .is_wysiwyg = "true";
defparam \ss4|OUT~1_NEW_REG88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N54
cyclonev_lcell_comb \ss4|OUT~1_NEW_REG88_RTM090 (
// Equation(s):
// \ss4|OUT~1_NEW_REG88_RTM090_combout  = ( !\ss4|OUT~1_OTERM89  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss4|OUT~1_OTERM89 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~1_NEW_REG88_RTM090_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~1_NEW_REG88_RTM090 .extended_lut = "off";
defparam \ss4|OUT~1_NEW_REG88_RTM090 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss4|OUT~1_NEW_REG88_RTM090 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N18
cyclonev_lcell_comb \ss4|OUT~2_RTM095 (
// Equation(s):
// \ss4|OUT~2_RTM095_combout  = ( regval2_AL[16] & ( (!regval2_AL[19]) # ((!regval2_AL[17]) # (!regval2_AL[18])) ) ) # ( !regval2_AL[16] & ( (!regval2_AL[19] & ((!regval2_AL[17]) # (regval2_AL[18]))) # (regval2_AL[19] & ((!regval2_AL[18]))) ) )

	.dataa(gnd),
	.datab(!regval2_AL[19]),
	.datac(!regval2_AL[17]),
	.datad(!regval2_AL[18]),
	.datae(gnd),
	.dataf(!regval2_AL[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~2_RTM095_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~2_RTM095 .extended_lut = "off";
defparam \ss4|OUT~2_RTM095 .lut_mask = 64'hF3CCF3CCFFFCFFFC;
defparam \ss4|OUT~2_RTM095 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y2_N35
dffeas \ss4|OUT~2_NEW_REG92 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss4|OUT~2_RTM095_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~2_OTERM93 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~2_NEW_REG92 .is_wysiwyg = "true";
defparam \ss4|OUT~2_NEW_REG92 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N33
cyclonev_lcell_comb \ss4|OUT~2_NEW_REG92_RTM094 (
// Equation(s):
// \ss4|OUT~2_NEW_REG92_RTM094_combout  = ( !\ss4|OUT~2_OTERM93  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ss4|OUT~2_OTERM93 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~2_NEW_REG92_RTM094_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~2_NEW_REG92_RTM094 .extended_lut = "off";
defparam \ss4|OUT~2_NEW_REG92_RTM094 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \ss4|OUT~2_NEW_REG92_RTM094 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N48
cyclonev_lcell_comb \ss4|OUT~3 (
// Equation(s):
// \ss4|OUT~3_combout  = (!regval2_AL[17] & (!regval2_AL[19] & (!regval2_AL[16] $ (!regval2_AL[18])))) # (regval2_AL[17] & ((!regval2_AL[16] & (regval2_AL[19] & !regval2_AL[18])) # (regval2_AL[16] & ((regval2_AL[18])))))

	.dataa(!regval2_AL[16]),
	.datab(!regval2_AL[19]),
	.datac(!regval2_AL[17]),
	.datad(!regval2_AL[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~3 .extended_lut = "off";
defparam \ss4|OUT~3 .lut_mask = 64'h4285428542854285;
defparam \ss4|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N49
dffeas \ss4|OUT~3_NEW_REG96 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~3_OTERM97 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~3_NEW_REG96 .is_wysiwyg = "true";
defparam \ss4|OUT~3_NEW_REG96 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N51
cyclonev_lcell_comb \ss4|OUT~4 (
// Equation(s):
// \ss4|OUT~4_combout  = ( regval2_AL[18] & ( (!regval2_AL[19] & ((!regval2_AL[17]) # (regval2_AL[16]))) ) ) # ( !regval2_AL[18] & ( (regval2_AL[16] & ((!regval2_AL[19]) # (!regval2_AL[17]))) ) )

	.dataa(!regval2_AL[16]),
	.datab(!regval2_AL[19]),
	.datac(gnd),
	.datad(!regval2_AL[17]),
	.datae(gnd),
	.dataf(!regval2_AL[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~4 .extended_lut = "off";
defparam \ss4|OUT~4 .lut_mask = 64'h55445544CC44CC44;
defparam \ss4|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N52
dffeas \ss4|OUT~4_NEW_REG98 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~4_OTERM99 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~4_NEW_REG98 .is_wysiwyg = "true";
defparam \ss4|OUT~4_NEW_REG98 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N54
cyclonev_lcell_comb \ss4|OUT~5 (
// Equation(s):
// \ss4|OUT~5_combout  = (!regval2_AL[17] & (regval2_AL[16] & (!regval2_AL[19] $ (regval2_AL[18])))) # (regval2_AL[17] & (!regval2_AL[19] & ((!regval2_AL[18]) # (regval2_AL[16]))))

	.dataa(!regval2_AL[17]),
	.datab(!regval2_AL[19]),
	.datac(!regval2_AL[16]),
	.datad(!regval2_AL[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~5 .extended_lut = "off";
defparam \ss4|OUT~5 .lut_mask = 64'h4C064C064C064C06;
defparam \ss4|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N55
dffeas \ss4|OUT~5_NEW_REG100 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~5_OTERM101 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~5_NEW_REG100 .is_wysiwyg = "true";
defparam \ss4|OUT~5_NEW_REG100 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N57
cyclonev_lcell_comb \ss4|OUT~6_RTM0105 (
// Equation(s):
// \ss4|OUT~6_RTM0105_combout  = ( regval2_AL[16] & ( (!regval2_AL[19] & (!regval2_AL[17] $ (regval2_AL[18]))) ) ) # ( !regval2_AL[16] & ( (!regval2_AL[17] & (!regval2_AL[19] $ (regval2_AL[18]))) ) )

	.dataa(!regval2_AL[17]),
	.datab(!regval2_AL[19]),
	.datac(!regval2_AL[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~6_RTM0105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~6_RTM0105 .extended_lut = "off";
defparam \ss4|OUT~6_RTM0105 .lut_mask = 64'h8282828284848484;
defparam \ss4|OUT~6_RTM0105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N53
dffeas \ss4|OUT~6_NEW_REG102 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss4|OUT~6_RTM0105_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~6_OTERM103 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~6_NEW_REG102 .is_wysiwyg = "true";
defparam \ss4|OUT~6_NEW_REG102 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N51
cyclonev_lcell_comb \ss4|OUT~6_NEW_REG102_RTM0104 (
// Equation(s):
// \ss4|OUT~6_NEW_REG102_RTM0104_combout  = ( !\ss4|OUT~6_OTERM103  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ss4|OUT~6_OTERM103 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~6_NEW_REG102_RTM0104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~6_NEW_REG102_RTM0104 .extended_lut = "off";
defparam \ss4|OUT~6_NEW_REG102_RTM0104 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \ss4|OUT~6_NEW_REG102_RTM0104 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N6
cyclonev_lcell_comb \ss5|OUT~0 (
// Equation(s):
// \ss5|OUT~0_combout  = ( regval2_AL[22] & ( (!regval2_AL[21] & (!regval2_AL[20] $ (regval2_AL[23]))) ) ) # ( !regval2_AL[22] & ( (regval2_AL[20] & (!regval2_AL[21] $ (regval2_AL[23]))) ) )

	.dataa(!regval2_AL[21]),
	.datab(!regval2_AL[20]),
	.datac(!regval2_AL[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~0 .extended_lut = "off";
defparam \ss5|OUT~0 .lut_mask = 64'h2121212182828282;
defparam \ss5|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N8
dffeas \ss5|OUT~0_NEW_REG64 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~0_OTERM65 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~0_NEW_REG64 .is_wysiwyg = "true";
defparam \ss5|OUT~0_NEW_REG64 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N9
cyclonev_lcell_comb \ss5|OUT~1_RTM069 (
// Equation(s):
// \ss5|OUT~1_RTM069_combout  = ( regval2_AL[23] & ( (!regval2_AL[20] & ((!regval2_AL[22]))) # (regval2_AL[20] & (!regval2_AL[21])) ) ) # ( !regval2_AL[23] & ( (!regval2_AL[22]) # (!regval2_AL[21] $ (regval2_AL[20])) ) )

	.dataa(!regval2_AL[21]),
	.datab(!regval2_AL[20]),
	.datac(!regval2_AL[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~1_RTM069_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~1_RTM069 .extended_lut = "off";
defparam \ss5|OUT~1_RTM069 .lut_mask = 64'hF9F9F9F9E2E2E2E2;
defparam \ss5|OUT~1_RTM069 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N50
dffeas \ss5|OUT~1_NEW_REG66 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss5|OUT~1_RTM069_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~1_OTERM67 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~1_NEW_REG66 .is_wysiwyg = "true";
defparam \ss5|OUT~1_NEW_REG66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N18
cyclonev_lcell_comb \ss5|OUT~1_NEW_REG66_RTM068 (
// Equation(s):
// \ss5|OUT~1_NEW_REG66_RTM068_combout  = ( !\ss5|OUT~1_OTERM67  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~1_OTERM67 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~1_NEW_REG66_RTM068_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~1_NEW_REG66_RTM068 .extended_lut = "off";
defparam \ss5|OUT~1_NEW_REG66_RTM068 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss5|OUT~1_NEW_REG66_RTM068 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N42
cyclonev_lcell_comb \ss5|OUT~2_RTM073 (
// Equation(s):
// \ss5|OUT~2_RTM073_combout  = ( regval2_AL[22] & ( (!regval2_AL[23]) # ((!regval2_AL[21] & regval2_AL[20])) ) ) # ( !regval2_AL[22] & ( (!regval2_AL[21]) # ((regval2_AL[23]) # (regval2_AL[20])) ) )

	.dataa(!regval2_AL[21]),
	.datab(!regval2_AL[20]),
	.datac(!regval2_AL[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~2_RTM073_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~2_RTM073 .extended_lut = "off";
defparam \ss5|OUT~2_RTM073 .lut_mask = 64'hBFBFBFBFF2F2F2F2;
defparam \ss5|OUT~2_RTM073 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N44
dffeas \ss5|OUT~2_NEW_REG70 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~2_RTM073_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~2_OTERM71 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~2_NEW_REG70 .is_wysiwyg = "true";
defparam \ss5|OUT~2_NEW_REG70 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N3
cyclonev_lcell_comb \ss5|OUT~2_NEW_REG70_RTM072 (
// Equation(s):
// \ss5|OUT~2_NEW_REG70_RTM072_combout  = ( !\ss5|OUT~2_OTERM71  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~2_OTERM71 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~2_NEW_REG70_RTM072_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~2_NEW_REG70_RTM072 .extended_lut = "off";
defparam \ss5|OUT~2_NEW_REG70_RTM072 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss5|OUT~2_NEW_REG70_RTM072 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N45
cyclonev_lcell_comb \ss5|OUT~3_RTM077 (
// Equation(s):
// \ss5|OUT~3_RTM077_combout  = ( regval2_AL[23] & ( (!regval2_AL[21]) # (!regval2_AL[20] $ (!regval2_AL[22])) ) ) # ( !regval2_AL[23] & ( (!regval2_AL[21] & (!regval2_AL[20] $ (regval2_AL[22]))) # (regval2_AL[21] & ((!regval2_AL[20]) # (!regval2_AL[22]))) ) 
// )

	.dataa(!regval2_AL[21]),
	.datab(!regval2_AL[20]),
	.datac(!regval2_AL[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~3_RTM077_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~3_RTM077 .extended_lut = "off";
defparam \ss5|OUT~3_RTM077 .lut_mask = 64'hD6D6D6D6BEBEBEBE;
defparam \ss5|OUT~3_RTM077 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N17
dffeas \ss5|OUT~3_NEW_REG74 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss5|OUT~3_RTM077_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~3_OTERM75 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~3_NEW_REG74 .is_wysiwyg = "true";
defparam \ss5|OUT~3_NEW_REG74 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N42
cyclonev_lcell_comb \ss5|OUT~3_NEW_REG74_RTM076 (
// Equation(s):
// \ss5|OUT~3_NEW_REG74_RTM076_combout  = ( !\ss5|OUT~3_OTERM75  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~3_OTERM75 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~3_NEW_REG74_RTM076_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~3_NEW_REG74_RTM076 .extended_lut = "off";
defparam \ss5|OUT~3_NEW_REG74_RTM076 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss5|OUT~3_NEW_REG74_RTM076 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N39
cyclonev_lcell_comb \ss5|OUT~4 (
// Equation(s):
// \ss5|OUT~4_combout  = ( regval2_AL[21] & ( regval2_AL[22] & ( (!regval2_AL[23] & regval2_AL[20]) ) ) ) # ( !regval2_AL[21] & ( regval2_AL[22] & ( !regval2_AL[23] ) ) ) # ( regval2_AL[21] & ( !regval2_AL[22] & ( (!regval2_AL[23] & regval2_AL[20]) ) ) ) # ( 
// !regval2_AL[21] & ( !regval2_AL[22] & ( regval2_AL[20] ) ) )

	.dataa(gnd),
	.datab(!regval2_AL[23]),
	.datac(!regval2_AL[20]),
	.datad(gnd),
	.datae(!regval2_AL[21]),
	.dataf(!regval2_AL[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~4 .extended_lut = "off";
defparam \ss5|OUT~4 .lut_mask = 64'h0F0F0C0CCCCC0C0C;
defparam \ss5|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N41
dffeas \ss5|OUT~4_NEW_REG78 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~4_OTERM79 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~4_NEW_REG78 .is_wysiwyg = "true";
defparam \ss5|OUT~4_NEW_REG78 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N12
cyclonev_lcell_comb \ss5|OUT~5 (
// Equation(s):
// \ss5|OUT~5_combout  = ( regval2_AL[22] & ( (regval2_AL[20] & (!regval2_AL[23] $ (!regval2_AL[21]))) ) ) # ( !regval2_AL[22] & ( (!regval2_AL[23] & ((regval2_AL[21]) # (regval2_AL[20]))) ) )

	.dataa(gnd),
	.datab(!regval2_AL[20]),
	.datac(!regval2_AL[23]),
	.datad(!regval2_AL[21]),
	.datae(gnd),
	.dataf(!regval2_AL[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~5 .extended_lut = "off";
defparam \ss5|OUT~5 .lut_mask = 64'h30F030F003300330;
defparam \ss5|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N14
dffeas \ss5|OUT~5_NEW_REG80 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~5_OTERM81 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~5_NEW_REG80 .is_wysiwyg = "true";
defparam \ss5|OUT~5_NEW_REG80 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N18
cyclonev_lcell_comb \ss5|OUT~6_RTM085 (
// Equation(s):
// \ss5|OUT~6_RTM085_combout  = ( regval2_AL[22] & ( (!regval2_AL[23] & (regval2_AL[20] & regval2_AL[21])) # (regval2_AL[23] & (!regval2_AL[20] & !regval2_AL[21])) ) ) # ( !regval2_AL[22] & ( (!regval2_AL[23] & !regval2_AL[21]) ) )

	.dataa(!regval2_AL[23]),
	.datab(!regval2_AL[20]),
	.datac(!regval2_AL[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~6_RTM085_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~6_RTM085 .extended_lut = "off";
defparam \ss5|OUT~6_RTM085 .lut_mask = 64'hA0A0A0A042424242;
defparam \ss5|OUT~6_RTM085 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y2_N38
dffeas \ss5|OUT~6_NEW_REG82 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss5|OUT~6_RTM085_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~6_OTERM83 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~6_NEW_REG82 .is_wysiwyg = "true";
defparam \ss5|OUT~6_NEW_REG82 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N36
cyclonev_lcell_comb \ss5|OUT~6_NEW_REG82_RTM084 (
// Equation(s):
// \ss5|OUT~6_NEW_REG82_RTM084_combout  = ( !\ss5|OUT~6_OTERM83  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ss5|OUT~6_OTERM83 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~6_NEW_REG82_RTM084_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~6_NEW_REG82_RTM084 .extended_lut = "off";
defparam \ss5|OUT~6_NEW_REG82_RTM084 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \ss5|OUT~6_NEW_REG82_RTM084 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N12
cyclonev_lcell_comb \always8~0 (
// Equation(s):
// \always8~0_combout  = ( \Equal4~0_combout  & ( \Equal4~7_combout  & ( (\always7~0_combout  & (\wrmem_AL~q  & (aluout_AL[5] & !\isnop_AL~q ))) ) ) )

	.dataa(!\always7~0_combout ),
	.datab(!\wrmem_AL~q ),
	.datac(!aluout_AL[5]),
	.datad(!\isnop_AL~q ),
	.datae(!\Equal4~0_combout ),
	.dataf(!\Equal4~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always8~0 .extended_lut = "off";
defparam \always8~0 .lut_mask = 64'h0000000000000100;
defparam \always8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N26
dffeas \LedrOut[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LedrOut[0]),
	.prn(vcc));
// synopsys translate_off
defparam \LedrOut[0] .is_wysiwyg = "true";
defparam \LedrOut[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y18_N51
cyclonev_lcell_comb \LedrOut[1]~0 (
// Equation(s):
// \LedrOut[1]~0_combout  = ( !regval2_AL[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LedrOut[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LedrOut[1]~0 .extended_lut = "off";
defparam \LedrOut[1]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LedrOut[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y18_N52
dffeas \LedrOut[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LedrOut[1]~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LedrOut[1]),
	.prn(vcc));
// synopsys translate_off
defparam \LedrOut[1] .is_wysiwyg = "true";
defparam \LedrOut[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y18_N6
cyclonev_lcell_comb \LedrOut[2]~feeder (
// Equation(s):
// \LedrOut[2]~feeder_combout  = ( regval2_AL[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LedrOut[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LedrOut[2]~feeder .extended_lut = "off";
defparam \LedrOut[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LedrOut[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y18_N7
dffeas \LedrOut[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LedrOut[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LedrOut[2]),
	.prn(vcc));
// synopsys translate_off
defparam \LedrOut[2] .is_wysiwyg = "true";
defparam \LedrOut[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N33
cyclonev_lcell_comb \LedrOut[3]~1 (
// Equation(s):
// \LedrOut[3]~1_combout  = ( !regval2_AL[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LedrOut[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LedrOut[3]~1 .extended_lut = "off";
defparam \LedrOut[3]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LedrOut[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N34
dffeas \LedrOut[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LedrOut[3]~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LedrOut[3]),
	.prn(vcc));
// synopsys translate_off
defparam \LedrOut[3] .is_wysiwyg = "true";
defparam \LedrOut[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N24
cyclonev_lcell_comb \LedrOut[4]~feeder (
// Equation(s):
// \LedrOut[4]~feeder_combout  = ( regval2_AL[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LedrOut[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LedrOut[4]~feeder .extended_lut = "off";
defparam \LedrOut[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LedrOut[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N25
dffeas \LedrOut[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LedrOut[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LedrOut[4]),
	.prn(vcc));
// synopsys translate_off
defparam \LedrOut[4] .is_wysiwyg = "true";
defparam \LedrOut[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y18_N39
cyclonev_lcell_comb \LedrOut[5]~2 (
// Equation(s):
// \LedrOut[5]~2_combout  = ( !regval2_AL[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LedrOut[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LedrOut[5]~2 .extended_lut = "off";
defparam \LedrOut[5]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LedrOut[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y18_N40
dffeas \LedrOut[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LedrOut[5]~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LedrOut[5]),
	.prn(vcc));
// synopsys translate_off
defparam \LedrOut[5] .is_wysiwyg = "true";
defparam \LedrOut[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N54
cyclonev_lcell_comb \LedrOut[6]~feeder (
// Equation(s):
// \LedrOut[6]~feeder_combout  = ( regval2_AL[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LedrOut[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LedrOut[6]~feeder .extended_lut = "off";
defparam \LedrOut[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LedrOut[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N55
dffeas \LedrOut[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LedrOut[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LedrOut[6]),
	.prn(vcc));
// synopsys translate_off
defparam \LedrOut[6] .is_wysiwyg = "true";
defparam \LedrOut[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N51
cyclonev_lcell_comb \LedrOut[7]~3 (
// Equation(s):
// \LedrOut[7]~3_combout  = ( !regval2_AL[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LedrOut[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LedrOut[7]~3 .extended_lut = "off";
defparam \LedrOut[7]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LedrOut[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N53
dffeas \LedrOut[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LedrOut[7]~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LedrOut[7]),
	.prn(vcc));
// synopsys translate_off
defparam \LedrOut[7] .is_wysiwyg = "true";
defparam \LedrOut[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N10
dffeas \LedrOut[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LedrOut[8]),
	.prn(vcc));
// synopsys translate_off
defparam \LedrOut[8] .is_wysiwyg = "true";
defparam \LedrOut[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N42
cyclonev_lcell_comb \LedrOut[9]~4 (
// Equation(s):
// \LedrOut[9]~4_combout  = ( !regval2_AL[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!regval2_AL[9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LedrOut[9]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LedrOut[9]~4 .extended_lut = "off";
defparam \LedrOut[9]~4 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \LedrOut[9]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N44
dffeas \LedrOut[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LedrOut[9]~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LedrOut[9]),
	.prn(vcc));
// synopsys translate_off
defparam \LedrOut[9] .is_wysiwyg = "true";
defparam \LedrOut[9] .power_up = "low";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
