Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 4593c0b8b1104a0a8d90cf557fb7814a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testInscructions_behav xil_defaultlib.testInscructions -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 32 [/home/starck/Bureau/Automates et Langages/FPGA/VHDL/PROJET_SYSTEME_INFO.srcs/sim_1/new/testInscructions.vhd:43]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testinscructions in library work failed.
