// Seed: 4130196778
module module_0 ();
  id_1 :
  assert property (@(posedge 1) id_1) id_1 = 1;
  wire id_2;
endmodule
module module_1;
  module_0();
endmodule
module module_2 (
    input supply0 id_0,
    output wand id_1,
    input wand id_2,
    input wor id_3,
    input wire id_4,
    output wire id_5,
    output tri0 id_6,
    input tri id_7,
    input tri1 id_8,
    input supply1 id_9,
    output tri1 id_10,
    output wire id_11,
    input wire id_12,
    input supply1 id_13,
    input tri id_14,
    output tri id_15
);
  assign id_6 = (1);
  supply0 id_17 = id_4;
  assign id_1 = 1;
  module_0();
endmodule
