##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for myADC_SEQ_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. myADC_SEQ_IntClock:R)
		5.3::Critical Path Report for (myADC_SEQ_IntClock:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (myADC_SEQ_IntClock:R vs. myADC_SEQ_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyBUS_CLK                   | Frequency: 134.95 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                       | N/A                    | Target: 0.10 MHz   | 
Clock: CyIMO                       | N/A                    | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                   | N/A                    | Target: 24.00 MHz  | 
Clock: myADC_SEQ_IntClock          | Frequency: 34.55 MHz   | Target: 1.60 MHz   | 
Clock: myADC_SEQ_IntClock(routed)  | N/A                    | Target: 1.60 MHz   | 
Clock: myClock                     | N/A                    | Target: 0.00 MHz   | 
Clock: myClock(fixed-function)     | N/A                    | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK           CyBUS_CLK           41666.7          34257       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           myADC_SEQ_IntClock  41666.7          34311       N/A              N/A         N/A              N/A         N/A              N/A         
myADC_SEQ_IntClock  CyBUS_CLK           41666.7          34303       N/A              N/A         N/A              N/A         N/A              N/A         
myADC_SEQ_IntClock  myADC_SEQ_IntClock  625000           596054      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name  Clock to Out  Clock Name:Phase  
---------  ------------  ----------------  


-------------------------3.3::Pad to Pad
----------------------------------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 134.95 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:Sync:genblk1[0]:INST\/out
Path End       : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34257p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3900
-------------------------------------   ---- 
End-of-path arrival time (ps)           3900
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:Sync:genblk1[0]:INST\/clock                      synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\myADC_SEQ:Sync:genblk1[0]:INST\/out         synccell      1020   1020  34257  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell76   2880   3900  34257  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell76         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for myADC_SEQ_IntClock
************************************************
Clock: myADC_SEQ_IntClock
Frequency: 34.55 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 596054p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25436
-------------------------------------   ----- 
End-of-path arrival time (ps)           25436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_0         macrocell17   8349  25436  596054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell17         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:Sync:genblk1[0]:INST\/out
Path End       : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34257p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3900
-------------------------------------   ---- 
End-of-path arrival time (ps)           3900
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:Sync:genblk1[0]:INST\/clock                      synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\myADC_SEQ:Sync:genblk1[0]:INST\/out         synccell      1020   1020  34257  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell76   2880   3900  34257  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell76         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. myADC_SEQ_IntClock:R)
********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_173/main_0
Capture Clock  : Net_173/clock_0
Path slack     : 34311p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#15 vs. myADC_SEQ_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell76   1250   1250  34311  RISE       1
Net_173/main_0                          macrocell75   2596   3846  34311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_173/clock_0                                            macrocell75         0      0  RISE       1


5.3::Critical Path Report for (myADC_SEQ_IntClock:R vs. CyBUS_CLK:R)
********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_173/q
Path End       : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34303p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_173/clock_0                                            macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_173/q                                    macrocell75   1250   1250  34303  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell76   2604   3854  34303  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell76         0      0  RISE       1


5.4::Critical Path Report for (myADC_SEQ_IntClock:R vs. myADC_SEQ_IntClock:R)
*****************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 596054p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25436
-------------------------------------   ----- 
End-of-path arrival time (ps)           25436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_0         macrocell17   8349  25436  596054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell17         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:Sync:genblk1[0]:INST\/out
Path End       : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34257p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3900
-------------------------------------   ---- 
End-of-path arrival time (ps)           3900
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:Sync:genblk1[0]:INST\/clock                      synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\myADC_SEQ:Sync:genblk1[0]:INST\/out         synccell      1020   1020  34257  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell76   2880   3900  34257  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell76         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_173/q
Path End       : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34303p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_173/clock_0                                            macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_173/q                                    macrocell75   1250   1250  34303  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell76   2604   3854  34303  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell76         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_173/main_0
Capture Clock  : Net_173/clock_0
Path slack     : 34311p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#15 vs. myADC_SEQ_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell76   1250   1250  34311  RISE       1
Net_173/main_0                          macrocell75   2596   3846  34311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_173/clock_0                                            macrocell75         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \myADC_SEQ:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \myADC_SEQ:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34311p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#15 vs. myADC_SEQ_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell76   1250   1250  34311  RISE       1
\myADC_SEQ:bSAR_SEQ:nrq_reg\/main_0     macrocell77   2596   3846  34311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:nrq_reg\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34316p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell76   1250   1250  34316  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell76   2590   3840  34316  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell76         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 596054p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25436
-------------------------------------   ----- 
End-of-path arrival time (ps)           25436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_0         macrocell17   8349  25436  596054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell17         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 596054p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25436
-------------------------------------   ----- 
End-of-path arrival time (ps)           25436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/main_0        macrocell31   8349  25436  596054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/clock_0            macrocell31         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 596054p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25436
-------------------------------------   ----- 
End-of-path arrival time (ps)           25436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/main_0        macrocell32   8349  25436  596054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell32         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 596582p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24908
-------------------------------------   ----- 
End-of-path arrival time (ps)           24908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/main_0        macrocell33   7820  24908  596582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/clock_0            macrocell33         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 596987p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24503
-------------------------------------   ----- 
End-of-path arrival time (ps)           24503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/main_0         macrocell20   7416  24503  596987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/clock_0             macrocell20         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 596987p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24503
-------------------------------------   ----- 
End-of-path arrival time (ps)           24503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/main_0        macrocell22   7416  24503  596987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/clock_0            macrocell22         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 596987p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24503
-------------------------------------   ----- 
End-of-path arrival time (ps)           24503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/main_0        macrocell27   7416  24503  596987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/clock_0            macrocell27         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 596988p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24502
-------------------------------------   ----- 
End-of-path arrival time (ps)           24502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/main_0         macrocell16   7414  24502  596988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell16         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 596988p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24502
-------------------------------------   ----- 
End-of-path arrival time (ps)           24502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/main_0        macrocell56   7414  24502  596988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/clock_0            macrocell56         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 597339p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24151
-------------------------------------   ----- 
End-of-path arrival time (ps)           24151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/main_0         macrocell11   7064  24151  597339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/clock_0             macrocell11         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 597339p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24151
-------------------------------------   ----- 
End-of-path arrival time (ps)           24151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/main_0        macrocell37   7064  24151  597339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/clock_0            macrocell37         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 597339p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24151
-------------------------------------   ----- 
End-of-path arrival time (ps)           24151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/main_0        macrocell55   7064  24151  597339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/clock_0            macrocell55         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 597339p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24151
-------------------------------------   ----- 
End-of-path arrival time (ps)           24151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/main_0        macrocell71   7064  24151  597339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/clock_0            macrocell71         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 597349p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24141
-------------------------------------   ----- 
End-of-path arrival time (ps)           24141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_0         macrocell12   7054  24141  597349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell12         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 597349p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24141
-------------------------------------   ----- 
End-of-path arrival time (ps)           24141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/main_0        macrocell34   7054  24141  597349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/clock_0            macrocell34         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 597349p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24141
-------------------------------------   ----- 
End-of-path arrival time (ps)           24141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/main_0        macrocell67   7054  24141  597349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/clock_0            macrocell67         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 597735p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23755
-------------------------------------   ----- 
End-of-path arrival time (ps)           23755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/main_0         macrocell13   6668  23755  597735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/clock_0             macrocell13         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 597735p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23755
-------------------------------------   ----- 
End-of-path arrival time (ps)           23755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/main_0        macrocell52   6668  23755  597735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/clock_0            macrocell52         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 597735p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23755
-------------------------------------   ----- 
End-of-path arrival time (ps)           23755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/main_0        macrocell54   6668  23755  597735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/clock_0            macrocell54         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 597735p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23755
-------------------------------------   ----- 
End-of-path arrival time (ps)           23755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/main_0        macrocell73   6668  23755  597735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/clock_0            macrocell73         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 597912p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23578
-------------------------------------   ----- 
End-of-path arrival time (ps)           23578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/main_0         macrocell15   6490  23578  597912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/clock_0             macrocell15         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 597912p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23578
-------------------------------------   ----- 
End-of-path arrival time (ps)           23578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/main_0        macrocell26   6490  23578  597912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/clock_0            macrocell26         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 597912p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23578
-------------------------------------   ----- 
End-of-path arrival time (ps)           23578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/main_0        macrocell35   6490  23578  597912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/clock_0            macrocell35         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 598292p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23198
-------------------------------------   ----- 
End-of-path arrival time (ps)           23198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/main_0        macrocell25   6111  23198  598292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/clock_0            macrocell25         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 598292p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23198
-------------------------------------   ----- 
End-of-path arrival time (ps)           23198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/main_0        macrocell44   6111  23198  598292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/clock_0            macrocell44         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 598292p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23198
-------------------------------------   ----- 
End-of-path arrival time (ps)           23198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/main_0        macrocell48   6111  23198  598292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/clock_0            macrocell48         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 598292p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23198
-------------------------------------   ----- 
End-of-path arrival time (ps)           23198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/main_0        macrocell60   6111  23198  598292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/clock_0            macrocell60         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 598726p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22764
-------------------------------------   ----- 
End-of-path arrival time (ps)           22764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/main_0        macrocell29   5677  22764  598726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/clock_0            macrocell29         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 598726p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22764
-------------------------------------   ----- 
End-of-path arrival time (ps)           22764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/main_0        macrocell45   5677  22764  598726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/clock_0            macrocell45         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 598726p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22764
-------------------------------------   ----- 
End-of-path arrival time (ps)           22764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/main_0        macrocell59   5677  22764  598726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/clock_0            macrocell59         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 598727p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22763
-------------------------------------   ----- 
End-of-path arrival time (ps)           22763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/main_0        macrocell39   5676  22763  598727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/clock_0            macrocell39         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 598727p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22763
-------------------------------------   ----- 
End-of-path arrival time (ps)           22763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/main_0        macrocell43   5676  22763  598727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/clock_0            macrocell43         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 598727p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22763
-------------------------------------   ----- 
End-of-path arrival time (ps)           22763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/main_0        macrocell57   5676  22763  598727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/clock_0            macrocell57         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 598727p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22763
-------------------------------------   ----- 
End-of-path arrival time (ps)           22763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/main_0        macrocell74   5676  22763  598727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/clock_0            macrocell74         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 598803p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22687
-------------------------------------   ----- 
End-of-path arrival time (ps)           22687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/main_0         macrocell14   5600  22687  598803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/clock_0             macrocell14         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 598803p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22687
-------------------------------------   ----- 
End-of-path arrival time (ps)           22687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/main_0        macrocell64   5600  22687  598803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/clock_0            macrocell64         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 598803p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22687
-------------------------------------   ----- 
End-of-path arrival time (ps)           22687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/main_0        macrocell65   5600  22687  598803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/clock_0            macrocell65         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 600509p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20981
-------------------------------------   ----- 
End-of-path arrival time (ps)           20981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/main_0        macrocell28   3894  20981  600509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/clock_0            macrocell28         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 600509p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20981
-------------------------------------   ----- 
End-of-path arrival time (ps)           20981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/main_0        macrocell38   3894  20981  600509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/clock_0            macrocell38         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 600509p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20981
-------------------------------------   ----- 
End-of-path arrival time (ps)           20981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/main_0        macrocell72   3894  20981  600509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/clock_0            macrocell72         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 600518p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20972
-------------------------------------   ----- 
End-of-path arrival time (ps)           20972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/main_0        macrocell30   3884  20972  600518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/clock_0            macrocell30         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 600518p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20972
-------------------------------------   ----- 
End-of-path arrival time (ps)           20972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/main_0        macrocell66   3884  20972  600518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/clock_0            macrocell66         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 600519p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20971
-------------------------------------   ----- 
End-of-path arrival time (ps)           20971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/main_0        macrocell23   3884  20971  600519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/clock_0            macrocell23         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 600519p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20971
-------------------------------------   ----- 
End-of-path arrival time (ps)           20971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/main_0        macrocell46   3884  20971  600519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/clock_0            macrocell46         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 600519p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20971
-------------------------------------   ----- 
End-of-path arrival time (ps)           20971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/main_0        macrocell49   3884  20971  600519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/clock_0            macrocell49         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 600519p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20971
-------------------------------------   ----- 
End-of-path arrival time (ps)           20971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/main_0        macrocell68   3884  20971  600519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/clock_0            macrocell68         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 600698p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20792
-------------------------------------   ----- 
End-of-path arrival time (ps)           20792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/main_0         macrocell19   3705  20792  600698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/clock_0             macrocell19         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 600698p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20792
-------------------------------------   ----- 
End-of-path arrival time (ps)           20792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/main_0        macrocell42   3705  20792  600698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/clock_0            macrocell42         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 600698p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20792
-------------------------------------   ----- 
End-of-path arrival time (ps)           20792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/main_0        macrocell47   3705  20792  600698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/clock_0            macrocell47         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 600698p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20792
-------------------------------------   ----- 
End-of-path arrival time (ps)           20792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/main_0        macrocell63   3705  20792  600698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/clock_0            macrocell63         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 600717p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20773
-------------------------------------   ----- 
End-of-path arrival time (ps)           20773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/main_0         macrocell18   3685  20773  600717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/clock_0             macrocell18         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 600842p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20648
-------------------------------------   ----- 
End-of-path arrival time (ps)           20648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/main_0        macrocell58   3561  20648  600842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/clock_0            macrocell58         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 600842p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20648
-------------------------------------   ----- 
End-of-path arrival time (ps)           20648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/main_0        macrocell61   3561  20648  600842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/clock_0            macrocell61         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 600861p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20629
-------------------------------------   ----- 
End-of-path arrival time (ps)           20629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/main_0        macrocell21   3542  20629  600861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/clock_0            macrocell21         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 600861p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20629
-------------------------------------   ----- 
End-of-path arrival time (ps)           20629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/main_0        macrocell36   3542  20629  600861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/clock_0            macrocell36         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 600861p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20629
-------------------------------------   ----- 
End-of-path arrival time (ps)           20629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/main_0        macrocell51   3542  20629  600861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/clock_0            macrocell51         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 600861p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20629
-------------------------------------   ----- 
End-of-path arrival time (ps)           20629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/main_0        macrocell69   3542  20629  600861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/clock_0            macrocell69         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 600994p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20496
-------------------------------------   ----- 
End-of-path arrival time (ps)           20496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/main_0        macrocell40   3409  20496  600994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/clock_0            macrocell40         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 600994p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20496
-------------------------------------   ----- 
End-of-path arrival time (ps)           20496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/main_0        macrocell41   3409  20496  600994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/clock_0            macrocell41         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 600994p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20496
-------------------------------------   ----- 
End-of-path arrival time (ps)           20496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/main_0        macrocell50   3409  20496  600994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/clock_0            macrocell50         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 600994p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20496
-------------------------------------   ----- 
End-of-path arrival time (ps)           20496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/main_0        macrocell53   3409  20496  600994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/clock_0            macrocell53         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 601775p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19715
-------------------------------------   ----- 
End-of-path arrival time (ps)           19715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/main_0        macrocell24   2628  19715  601775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/clock_0            macrocell24         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 601775p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19715
-------------------------------------   ----- 
End-of-path arrival time (ps)           19715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/main_0        macrocell62   2628  19715  601775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/clock_0            macrocell62         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 601775p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19715
-------------------------------------   ----- 
End-of-path arrival time (ps)           19715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q               macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    6841   8091  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11441  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2296  13737  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  17087  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/main_0        macrocell70   2628  19715  601775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/clock_0            macrocell70         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 605650p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15840
-------------------------------------   ----- 
End-of-path arrival time (ps)           15840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell33  14590  15840  605650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/clock_0            macrocell33         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 605657p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15833
-------------------------------------   ----- 
End-of-path arrival time (ps)           15833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell20  14583  15833  605657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/clock_0             macrocell20         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 605657p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15833
-------------------------------------   ----- 
End-of-path arrival time (ps)           15833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell22  14583  15833  605657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/clock_0            macrocell22         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 605657p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15833
-------------------------------------   ----- 
End-of-path arrival time (ps)           15833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell27  14583  15833  605657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/clock_0            macrocell27         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 606341p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15149
-------------------------------------   ----- 
End-of-path arrival time (ps)           15149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell16  13899  15149  606341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell16         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 606341p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15149
-------------------------------------   ----- 
End-of-path arrival time (ps)           15149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell56  13899  15149  606341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/clock_0            macrocell56         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 606851p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14639
-------------------------------------   ----- 
End-of-path arrival time (ps)           14639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell17  13389  14639  606851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell17         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 606851p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14639
-------------------------------------   ----- 
End-of-path arrival time (ps)           14639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell31  13389  14639  606851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/clock_0            macrocell31         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 606851p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14639
-------------------------------------   ----- 
End-of-path arrival time (ps)           14639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell32  13389  14639  606851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell32         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 607323p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14167
-------------------------------------   ----- 
End-of-path arrival time (ps)           14167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell25  12917  14167  607323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/clock_0            macrocell25         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 607323p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14167
-------------------------------------   ----- 
End-of-path arrival time (ps)           14167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell44  12917  14167  607323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/clock_0            macrocell44         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 607323p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14167
-------------------------------------   ----- 
End-of-path arrival time (ps)           14167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell48  12917  14167  607323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/clock_0            macrocell48         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 607323p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14167
-------------------------------------   ----- 
End-of-path arrival time (ps)           14167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell60  12917  14167  607323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/clock_0            macrocell60         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 607331p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14159
-------------------------------------   ----- 
End-of-path arrival time (ps)           14159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell29  12909  14159  607331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/clock_0            macrocell29         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 607331p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14159
-------------------------------------   ----- 
End-of-path arrival time (ps)           14159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell45  12909  14159  607331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/clock_0            macrocell45         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 607331p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14159
-------------------------------------   ----- 
End-of-path arrival time (ps)           14159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell59  12909  14159  607331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/clock_0            macrocell59         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 607539p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13951
-------------------------------------   ----- 
End-of-path arrival time (ps)           13951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell17  12701  13951  607539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell17         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 607539p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13951
-------------------------------------   ----- 
End-of-path arrival time (ps)           13951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell31  12701  13951  607539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/clock_0            macrocell31         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 607539p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13951
-------------------------------------   ----- 
End-of-path arrival time (ps)           13951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell32  12701  13951  607539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell32         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 608044p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13446
-------------------------------------   ----- 
End-of-path arrival time (ps)           13446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell39  12196  13446  608044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/clock_0            macrocell39         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 608044p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13446
-------------------------------------   ----- 
End-of-path arrival time (ps)           13446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell43  12196  13446  608044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/clock_0            macrocell43         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608044p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13446
-------------------------------------   ----- 
End-of-path arrival time (ps)           13446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell57  12196  13446  608044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/clock_0            macrocell57         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 608044p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13446
-------------------------------------   ----- 
End-of-path arrival time (ps)           13446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell74  12196  13446  608044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/clock_0            macrocell74         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 608061p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13429
-------------------------------------   ----- 
End-of-path arrival time (ps)           13429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell20  12179  13429  608061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/clock_0             macrocell20         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 608061p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13429
-------------------------------------   ----- 
End-of-path arrival time (ps)           13429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell22  12179  13429  608061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/clock_0            macrocell22         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 608061p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13429
-------------------------------------   ----- 
End-of-path arrival time (ps)           13429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell27  12179  13429  608061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/clock_0            macrocell27         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 608433p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13057
-------------------------------------   ----- 
End-of-path arrival time (ps)           13057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell33  11807  13057  608433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/clock_0            macrocell33         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 608448p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13042
-------------------------------------   ----- 
End-of-path arrival time (ps)           13042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell16  11792  13042  608448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell16         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 608448p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13042
-------------------------------------   ----- 
End-of-path arrival time (ps)           13042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell56  11792  13042  608448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/clock_0            macrocell56         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 608575p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12915
-------------------------------------   ----- 
End-of-path arrival time (ps)           12915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell13  11665  12915  608575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/clock_0             macrocell13         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 608575p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12915
-------------------------------------   ----- 
End-of-path arrival time (ps)           12915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell52  11665  12915  608575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/clock_0            macrocell52         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 608575p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12915
-------------------------------------   ----- 
End-of-path arrival time (ps)           12915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell54  11665  12915  608575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/clock_0            macrocell54         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 608575p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12915
-------------------------------------   ----- 
End-of-path arrival time (ps)           12915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell73  11665  12915  608575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/clock_0            macrocell73         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 608853p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12637
-------------------------------------   ----- 
End-of-path arrival time (ps)           12637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell16  11387  12637  608853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell16         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 608853p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12637
-------------------------------------   ----- 
End-of-path arrival time (ps)           12637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell56  11387  12637  608853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/clock_0            macrocell56         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609197p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12293
-------------------------------------   ----- 
End-of-path arrival time (ps)           12293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell13  11043  12293  609197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/clock_0             macrocell13         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 609197p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12293
-------------------------------------   ----- 
End-of-path arrival time (ps)           12293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell52  11043  12293  609197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/clock_0            macrocell52         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 609197p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12293
-------------------------------------   ----- 
End-of-path arrival time (ps)           12293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell54  11043  12293  609197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/clock_0            macrocell54         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 609197p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12293
-------------------------------------   ----- 
End-of-path arrival time (ps)           12293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell73  11043  12293  609197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/clock_0            macrocell73         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 609386p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12104
-------------------------------------   ----- 
End-of-path arrival time (ps)           12104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell17  10854  12104  609386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell17         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609386p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12104
-------------------------------------   ----- 
End-of-path arrival time (ps)           12104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell31  10854  12104  609386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/clock_0            macrocell31         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 609386p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12104
-------------------------------------   ----- 
End-of-path arrival time (ps)           12104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell32  10854  12104  609386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell32         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609746p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11744
-------------------------------------   ----- 
End-of-path arrival time (ps)           11744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell25  10494  11744  609746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/clock_0            macrocell25         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 609746p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11744
-------------------------------------   ----- 
End-of-path arrival time (ps)           11744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell44  10494  11744  609746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/clock_0            macrocell44         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 609746p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11744
-------------------------------------   ----- 
End-of-path arrival time (ps)           11744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell48  10494  11744  609746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/clock_0            macrocell48         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 609746p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11744
-------------------------------------   ----- 
End-of-path arrival time (ps)           11744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell60  10494  11744  609746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/clock_0            macrocell60         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609767p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11723
-------------------------------------   ----- 
End-of-path arrival time (ps)           11723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell33  10473  11723  609767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/clock_0            macrocell33         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 609816p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11674
-------------------------------------   ----- 
End-of-path arrival time (ps)           11674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell20  10424  11674  609816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/clock_0             macrocell20         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 609816p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11674
-------------------------------------   ----- 
End-of-path arrival time (ps)           11674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell22  10424  11674  609816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/clock_0            macrocell22         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 609816p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11674
-------------------------------------   ----- 
End-of-path arrival time (ps)           11674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell27  10424  11674  609816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/clock_0            macrocell27         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 610116p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11374
-------------------------------------   ----- 
End-of-path arrival time (ps)           11374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell21  10124  11374  610116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/clock_0            macrocell21         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 610116p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11374
-------------------------------------   ----- 
End-of-path arrival time (ps)           11374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell36  10124  11374  610116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/clock_0            macrocell36         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 610116p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11374
-------------------------------------   ----- 
End-of-path arrival time (ps)           11374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell51  10124  11374  610116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/clock_0            macrocell51         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 610116p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11374
-------------------------------------   ----- 
End-of-path arrival time (ps)           11374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell69  10124  11374  610116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/clock_0            macrocell69         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 610123p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11367
-------------------------------------   ----- 
End-of-path arrival time (ps)           11367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell19  10117  11367  610123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/clock_0             macrocell19         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610123p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11367
-------------------------------------   ----- 
End-of-path arrival time (ps)           11367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell42  10117  11367  610123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/clock_0            macrocell42         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 610123p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11367
-------------------------------------   ----- 
End-of-path arrival time (ps)           11367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell47  10117  11367  610123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/clock_0            macrocell47         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 610123p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11367
-------------------------------------   ----- 
End-of-path arrival time (ps)           11367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell63  10117  11367  610123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/clock_0            macrocell63         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610132p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11358
-------------------------------------   ----- 
End-of-path arrival time (ps)           11358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell58  10108  11358  610132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/clock_0            macrocell58         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610132p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11358
-------------------------------------   ----- 
End-of-path arrival time (ps)           11358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell61  10108  11358  610132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/clock_0            macrocell61         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610187p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11303
-------------------------------------   ----- 
End-of-path arrival time (ps)           11303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell11  10053  11303  610187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/clock_0             macrocell11         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610187p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11303
-------------------------------------   ----- 
End-of-path arrival time (ps)           11303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell37  10053  11303  610187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/clock_0            macrocell37         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 610187p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11303
-------------------------------------   ----- 
End-of-path arrival time (ps)           11303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell55  10053  11303  610187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/clock_0            macrocell55         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 610187p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11303
-------------------------------------   ----- 
End-of-path arrival time (ps)           11303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell71  10053  11303  610187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/clock_0            macrocell71         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 610200p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11290
-------------------------------------   ----- 
End-of-path arrival time (ps)           11290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell29  10040  11290  610200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/clock_0            macrocell29         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610200p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11290
-------------------------------------   ----- 
End-of-path arrival time (ps)           11290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell45  10040  11290  610200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/clock_0            macrocell45         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610200p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11290
-------------------------------------   ----- 
End-of-path arrival time (ps)           11290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell59  10040  11290  610200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/clock_0            macrocell59         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610203p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11287
-------------------------------------   ----- 
End-of-path arrival time (ps)           11287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell39  10037  11287  610203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/clock_0            macrocell39         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610203p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11287
-------------------------------------   ----- 
End-of-path arrival time (ps)           11287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell43  10037  11287  610203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/clock_0            macrocell43         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 610203p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11287
-------------------------------------   ----- 
End-of-path arrival time (ps)           11287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell57  10037  11287  610203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/clock_0            macrocell57         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 610203p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11287
-------------------------------------   ----- 
End-of-path arrival time (ps)           11287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell74  10037  11287  610203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/clock_0            macrocell74         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 610209p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11281
-------------------------------------   ----- 
End-of-path arrival time (ps)           11281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell14  10031  11281  610209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/clock_0             macrocell14         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 610209p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11281
-------------------------------------   ----- 
End-of-path arrival time (ps)           11281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell64  10031  11281  610209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/clock_0            macrocell64         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610209p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11281
-------------------------------------   ----- 
End-of-path arrival time (ps)           11281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell65  10031  11281  610209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/clock_0            macrocell65         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610555p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10935
-------------------------------------   ----- 
End-of-path arrival time (ps)           10935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell11   9685  10935  610555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/clock_0             macrocell11         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610555p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10935
-------------------------------------   ----- 
End-of-path arrival time (ps)           10935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell37   9685  10935  610555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/clock_0            macrocell37         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 610555p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10935
-------------------------------------   ----- 
End-of-path arrival time (ps)           10935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell55   9685  10935  610555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/clock_0            macrocell55         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 610555p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10935
-------------------------------------   ----- 
End-of-path arrival time (ps)           10935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell71   9685  10935  610555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/clock_0            macrocell71         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610564p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10926
-------------------------------------   ----- 
End-of-path arrival time (ps)           10926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell39   9676  10926  610564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/clock_0            macrocell39         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610564p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10926
-------------------------------------   ----- 
End-of-path arrival time (ps)           10926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell43   9676  10926  610564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/clock_0            macrocell43         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 610564p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10926
-------------------------------------   ----- 
End-of-path arrival time (ps)           10926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell57   9676  10926  610564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/clock_0            macrocell57         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 610564p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10926
-------------------------------------   ----- 
End-of-path arrival time (ps)           10926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell74   9676  10926  610564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/clock_0            macrocell74         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 610736p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10754
-------------------------------------   ----- 
End-of-path arrival time (ps)           10754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell15   9504  10754  610736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/clock_0             macrocell15         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610736p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10754
-------------------------------------   ----- 
End-of-path arrival time (ps)           10754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell26   9504  10754  610736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/clock_0            macrocell26         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610736p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10754
-------------------------------------   ----- 
End-of-path arrival time (ps)           10754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell35   9504  10754  610736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/clock_0            macrocell35         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 610784p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10706
-------------------------------------   ----- 
End-of-path arrival time (ps)           10706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell40   9456  10706  610784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/clock_0            macrocell40         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 610784p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10706
-------------------------------------   ----- 
End-of-path arrival time (ps)           10706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell41   9456  10706  610784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/clock_0            macrocell41         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610784p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10706
-------------------------------------   ----- 
End-of-path arrival time (ps)           10706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell50   9456  10706  610784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/clock_0            macrocell50         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610784p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10706
-------------------------------------   ----- 
End-of-path arrival time (ps)           10706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell53   9456  10706  610784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/clock_0            macrocell53         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 611023p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10467
-------------------------------------   ----- 
End-of-path arrival time (ps)           10467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell40   9217  10467  611023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/clock_0            macrocell40         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611023p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10467
-------------------------------------   ----- 
End-of-path arrival time (ps)           10467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell41   9217  10467  611023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/clock_0            macrocell41         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611023p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10467
-------------------------------------   ----- 
End-of-path arrival time (ps)           10467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell50   9217  10467  611023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/clock_0            macrocell50         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 611023p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10467
-------------------------------------   ----- 
End-of-path arrival time (ps)           10467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell53   9217  10467  611023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/clock_0            macrocell53         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611116p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10374
-------------------------------------   ----- 
End-of-path arrival time (ps)           10374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell12   9124  10374  611116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell12         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 611116p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10374
-------------------------------------   ----- 
End-of-path arrival time (ps)           10374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell34   9124  10374  611116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/clock_0            macrocell34         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 611116p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10374
-------------------------------------   ----- 
End-of-path arrival time (ps)           10374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell67   9124  10374  611116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/clock_0            macrocell67         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 611117p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10373
-------------------------------------   ----- 
End-of-path arrival time (ps)           10373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell13   9123  10373  611117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/clock_0             macrocell13         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611117p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10373
-------------------------------------   ----- 
End-of-path arrival time (ps)           10373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell52   9123  10373  611117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/clock_0            macrocell52         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611117p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10373
-------------------------------------   ----- 
End-of-path arrival time (ps)           10373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell54   9123  10373  611117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/clock_0            macrocell54         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611117p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10373
-------------------------------------   ----- 
End-of-path arrival time (ps)           10373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell73   9123  10373  611117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/clock_0            macrocell73         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:CtrlReg\/control_1
Path End       : \myADC_SEQ:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \myADC_SEQ:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 611244p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -4060
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       620940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9696
-------------------------------------   ---- 
End-of-path arrival time (ps)           9696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:CtrlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\myADC_SEQ:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  611244  RISE       1
\myADC_SEQ:bSAR_SEQ:cnt_enable\/main_1      macrocell3     2817   4027  611244  RISE       1
\myADC_SEQ:bSAR_SEQ:cnt_enable\/q           macrocell3     3350   7377  611244  RISE       1
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/enable  count7cell     2319   9696  611244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 611387p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10103
-------------------------------------   ----- 
End-of-path arrival time (ps)           10103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell14   8853  10103  611387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/clock_0             macrocell14         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611387p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10103
-------------------------------------   ----- 
End-of-path arrival time (ps)           10103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell64   8853  10103  611387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/clock_0            macrocell64         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611387p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10103
-------------------------------------   ----- 
End-of-path arrival time (ps)           10103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell65   8853  10103  611387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/clock_0            macrocell65         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 611401p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10089
-------------------------------------   ----- 
End-of-path arrival time (ps)           10089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell15   8839  10089  611401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/clock_0             macrocell15         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 611401p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10089
-------------------------------------   ----- 
End-of-path arrival time (ps)           10089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell26   8839  10089  611401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/clock_0            macrocell26         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 611401p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10089
-------------------------------------   ----- 
End-of-path arrival time (ps)           10089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell35   8839  10089  611401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/clock_0            macrocell35         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611522p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9968
-------------------------------------   ---- 
End-of-path arrival time (ps)           9968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell25   8718   9968  611522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/clock_0            macrocell25         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 611522p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9968
-------------------------------------   ---- 
End-of-path arrival time (ps)           9968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell44   8718   9968  611522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/clock_0            macrocell44         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611522p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9968
-------------------------------------   ---- 
End-of-path arrival time (ps)           9968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell48   8718   9968  611522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/clock_0            macrocell48         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611522p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9968
-------------------------------------   ---- 
End-of-path arrival time (ps)           9968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell60   8718   9968  611522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/clock_0            macrocell60         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 611525p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9965
-------------------------------------   ---- 
End-of-path arrival time (ps)           9965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell15   8715   9965  611525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/clock_0             macrocell15         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 611525p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9965
-------------------------------------   ---- 
End-of-path arrival time (ps)           9965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell26   8715   9965  611525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/clock_0            macrocell26         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 611525p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9965
-------------------------------------   ---- 
End-of-path arrival time (ps)           9965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell35   8715   9965  611525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/clock_0            macrocell35         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 611562p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9928
-------------------------------------   ---- 
End-of-path arrival time (ps)           9928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell14   8678   9928  611562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/clock_0             macrocell14         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611562p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9928
-------------------------------------   ---- 
End-of-path arrival time (ps)           9928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell64   8678   9928  611562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/clock_0            macrocell64         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611562p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9928
-------------------------------------   ---- 
End-of-path arrival time (ps)           9928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell65   8678   9928  611562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/clock_0            macrocell65         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 611564p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9926
-------------------------------------   ---- 
End-of-path arrival time (ps)           9926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell29   8676   9926  611564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/clock_0            macrocell29         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611564p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9926
-------------------------------------   ---- 
End-of-path arrival time (ps)           9926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell45   8676   9926  611564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/clock_0            macrocell45         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 611564p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9926
-------------------------------------   ---- 
End-of-path arrival time (ps)           9926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell59   8676   9926  611564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/clock_0            macrocell59         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611572p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9918
-------------------------------------   ---- 
End-of-path arrival time (ps)           9918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell28   8668   9918  611572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/clock_0            macrocell28         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611572p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9918
-------------------------------------   ---- 
End-of-path arrival time (ps)           9918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell38   8668   9918  611572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/clock_0            macrocell38         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611572p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9918
-------------------------------------   ---- 
End-of-path arrival time (ps)           9918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell72   8668   9918  611572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/clock_0            macrocell72         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611579p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9911
-------------------------------------   ---- 
End-of-path arrival time (ps)           9911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell12   8661   9911  611579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell12         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 611579p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9911
-------------------------------------   ---- 
End-of-path arrival time (ps)           9911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell34   8661   9911  611579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/clock_0            macrocell34         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 611579p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9911
-------------------------------------   ---- 
End-of-path arrival time (ps)           9911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell67   8661   9911  611579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/clock_0            macrocell67         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612024p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9466
-------------------------------------   ---- 
End-of-path arrival time (ps)           9466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell30   8216   9466  612024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/clock_0            macrocell30         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 612024p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9466
-------------------------------------   ---- 
End-of-path arrival time (ps)           9466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell66   8216   9466  612024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/clock_0            macrocell66         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 612029p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9461
-------------------------------------   ---- 
End-of-path arrival time (ps)           9461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell23   8211   9461  612029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/clock_0            macrocell23         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 612029p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9461
-------------------------------------   ---- 
End-of-path arrival time (ps)           9461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell46   8211   9461  612029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/clock_0            macrocell46         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 612029p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9461
-------------------------------------   ---- 
End-of-path arrival time (ps)           9461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell49   8211   9461  612029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/clock_0            macrocell49         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 612029p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9461
-------------------------------------   ---- 
End-of-path arrival time (ps)           9461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell68   8211   9461  612029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/clock_0            macrocell68         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 612078p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9412
-------------------------------------   ---- 
End-of-path arrival time (ps)           9412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell12   8162   9412  612078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell12         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 612078p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9412
-------------------------------------   ---- 
End-of-path arrival time (ps)           9412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell34   8162   9412  612078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/clock_0            macrocell34         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 612078p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9412
-------------------------------------   ---- 
End-of-path arrival time (ps)           9412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell67   8162   9412  612078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/clock_0            macrocell67         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 612105p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9385
-------------------------------------   ---- 
End-of-path arrival time (ps)           9385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell17   8135   9385  612105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell17         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 612105p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9385
-------------------------------------   ---- 
End-of-path arrival time (ps)           9385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell31   8135   9385  612105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/clock_0            macrocell31         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 612105p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9385
-------------------------------------   ---- 
End-of-path arrival time (ps)           9385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell32   8135   9385  612105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell32         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 612115p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9375
-------------------------------------   ---- 
End-of-path arrival time (ps)           9375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell16   8125   9375  612115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell16         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612115p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9375
-------------------------------------   ---- 
End-of-path arrival time (ps)           9375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell56   8125   9375  612115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/clock_0            macrocell56         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 612118p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9372
-------------------------------------   ---- 
End-of-path arrival time (ps)           9372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell16   8122   9372  612118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell16         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612118p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9372
-------------------------------------   ---- 
End-of-path arrival time (ps)           9372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell56   8122   9372  612118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/clock_0            macrocell56         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 612131p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9359
-------------------------------------   ---- 
End-of-path arrival time (ps)           9359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell33   8109   9359  612131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/clock_0            macrocell33         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 612300p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9190
-------------------------------------   ---- 
End-of-path arrival time (ps)           9190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell18   7940   9190  612300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/clock_0             macrocell18         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 612643p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8847
-------------------------------------   ---- 
End-of-path arrival time (ps)           8847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell28   7597   8847  612643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/clock_0            macrocell28         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 612643p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8847
-------------------------------------   ---- 
End-of-path arrival time (ps)           8847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell38   7597   8847  612643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/clock_0            macrocell38         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 612643p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8847
-------------------------------------   ---- 
End-of-path arrival time (ps)           8847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell72   7597   8847  612643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/clock_0            macrocell72         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 612661p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8829
-------------------------------------   ---- 
End-of-path arrival time (ps)           8829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell23   7579   8829  612661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/clock_0            macrocell23         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 612661p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8829
-------------------------------------   ---- 
End-of-path arrival time (ps)           8829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell46   7579   8829  612661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/clock_0            macrocell46         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 612661p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8829
-------------------------------------   ---- 
End-of-path arrival time (ps)           8829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell49   7579   8829  612661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/clock_0            macrocell49         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 612661p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8829
-------------------------------------   ---- 
End-of-path arrival time (ps)           8829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell68   7579   8829  612661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/clock_0            macrocell68         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 612698p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8792
-------------------------------------   ---- 
End-of-path arrival time (ps)           8792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell11   7542   8792  612698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/clock_0             macrocell11         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 612698p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8792
-------------------------------------   ---- 
End-of-path arrival time (ps)           8792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell37   7542   8792  612698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/clock_0            macrocell37         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612698p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8792
-------------------------------------   ---- 
End-of-path arrival time (ps)           8792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell55   7542   8792  612698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/clock_0            macrocell55         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 612698p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8792
-------------------------------------   ---- 
End-of-path arrival time (ps)           8792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell71   7542   8792  612698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/clock_0            macrocell71         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612773p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8717
-------------------------------------   ---- 
End-of-path arrival time (ps)           8717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell20   7467   8717  612773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/clock_0             macrocell20         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 612773p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8717
-------------------------------------   ---- 
End-of-path arrival time (ps)           8717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell22   7467   8717  612773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/clock_0            macrocell22         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 612773p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8717
-------------------------------------   ---- 
End-of-path arrival time (ps)           8717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell27   7467   8717  612773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/clock_0            macrocell27         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 612795p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8695
-------------------------------------   ---- 
End-of-path arrival time (ps)           8695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell17   7445   8695  612795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell17         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 612795p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8695
-------------------------------------   ---- 
End-of-path arrival time (ps)           8695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell31   7445   8695  612795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/clock_0            macrocell31         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 612795p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8695
-------------------------------------   ---- 
End-of-path arrival time (ps)           8695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell32   7445   8695  612795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell32         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 612838p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8652
-------------------------------------   ---- 
End-of-path arrival time (ps)           8652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell24   7402   8652  612838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/clock_0            macrocell24         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 612838p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8652
-------------------------------------   ---- 
End-of-path arrival time (ps)           8652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell62   7402   8652  612838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/clock_0            macrocell62         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 612838p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8652
-------------------------------------   ---- 
End-of-path arrival time (ps)           8652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell70   7402   8652  612838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/clock_0            macrocell70         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 612851p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8639
-------------------------------------   ---- 
End-of-path arrival time (ps)           8639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell58   7389   8639  612851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/clock_0            macrocell58         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 612851p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8639
-------------------------------------   ---- 
End-of-path arrival time (ps)           8639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell61   7389   8639  612851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/clock_0            macrocell61         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613272p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8218
-------------------------------------   ---- 
End-of-path arrival time (ps)           8218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell19   6968   8218  613272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/clock_0             macrocell19         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 613272p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8218
-------------------------------------   ---- 
End-of-path arrival time (ps)           8218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell42   6968   8218  613272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/clock_0            macrocell42         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 613272p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8218
-------------------------------------   ---- 
End-of-path arrival time (ps)           8218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell47   6968   8218  613272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/clock_0            macrocell47         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 613272p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8218
-------------------------------------   ---- 
End-of-path arrival time (ps)           8218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell63   6968   8218  613272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/clock_0            macrocell63         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 613280p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8210
-------------------------------------   ---- 
End-of-path arrival time (ps)           8210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell33   6960   8210  613280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/clock_0            macrocell33         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 613309p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8181
-------------------------------------   ---- 
End-of-path arrival time (ps)           8181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell21   6931   8181  613309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/clock_0            macrocell21         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 613309p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8181
-------------------------------------   ---- 
End-of-path arrival time (ps)           8181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell36   6931   8181  613309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/clock_0            macrocell36         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 613309p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8181
-------------------------------------   ---- 
End-of-path arrival time (ps)           8181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell51   6931   8181  613309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/clock_0            macrocell51         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 613309p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8181
-------------------------------------   ---- 
End-of-path arrival time (ps)           8181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell69   6931   8181  613309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/clock_0            macrocell69         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 613339p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8151
-------------------------------------   ---- 
End-of-path arrival time (ps)           8151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell28   6901   8151  613339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/clock_0            macrocell28         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 613339p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8151
-------------------------------------   ---- 
End-of-path arrival time (ps)           8151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell38   6901   8151  613339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/clock_0            macrocell38         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 613339p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8151
-------------------------------------   ---- 
End-of-path arrival time (ps)           8151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell72   6901   8151  613339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/clock_0            macrocell72         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 613344p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8146
-------------------------------------   ---- 
End-of-path arrival time (ps)           8146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell40   6896   8146  613344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/clock_0            macrocell40         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 613344p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8146
-------------------------------------   ---- 
End-of-path arrival time (ps)           8146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell41   6896   8146  613344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/clock_0            macrocell41         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 613344p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8146
-------------------------------------   ---- 
End-of-path arrival time (ps)           8146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell50   6896   8146  613344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/clock_0            macrocell50         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 613344p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8146
-------------------------------------   ---- 
End-of-path arrival time (ps)           8146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell53   6896   8146  613344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/clock_0            macrocell53         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 613349p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8141
-------------------------------------   ---- 
End-of-path arrival time (ps)           8141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell20   6891   8141  613349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/clock_0             macrocell20         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 613349p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8141
-------------------------------------   ---- 
End-of-path arrival time (ps)           8141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell22   6891   8141  613349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/clock_0            macrocell22         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 613349p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8141
-------------------------------------   ---- 
End-of-path arrival time (ps)           8141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell27   6891   8141  613349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/clock_0            macrocell27         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 613353p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8137
-------------------------------------   ---- 
End-of-path arrival time (ps)           8137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell30   6887   8137  613353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/clock_0            macrocell30         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 613353p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8137
-------------------------------------   ---- 
End-of-path arrival time (ps)           8137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell66   6887   8137  613353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/clock_0            macrocell66         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 613557p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7933
-------------------------------------   ---- 
End-of-path arrival time (ps)           7933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell12   6683   7933  613557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell12         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 613557p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7933
-------------------------------------   ---- 
End-of-path arrival time (ps)           7933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell34   6683   7933  613557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/clock_0            macrocell34         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 613557p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7933
-------------------------------------   ---- 
End-of-path arrival time (ps)           7933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell67   6683   7933  613557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/clock_0            macrocell67         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 613573p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7917
-------------------------------------   ---- 
End-of-path arrival time (ps)           7917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell11   6667   7917  613573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/clock_0             macrocell11         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 613573p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7917
-------------------------------------   ---- 
End-of-path arrival time (ps)           7917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell37   6667   7917  613573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/clock_0            macrocell37         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613573p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7917
-------------------------------------   ---- 
End-of-path arrival time (ps)           7917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell55   6667   7917  613573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/clock_0            macrocell55         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 613573p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7917
-------------------------------------   ---- 
End-of-path arrival time (ps)           7917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell71   6667   7917  613573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/clock_0            macrocell71         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 613649p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7841
-------------------------------------   ---- 
End-of-path arrival time (ps)           7841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell24   6591   7841  613649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/clock_0            macrocell24         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 613649p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7841
-------------------------------------   ---- 
End-of-path arrival time (ps)           7841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell62   6591   7841  613649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/clock_0            macrocell62         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 613649p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7841
-------------------------------------   ---- 
End-of-path arrival time (ps)           7841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell70   6591   7841  613649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/clock_0            macrocell70         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 613670p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7820
-------------------------------------   ---- 
End-of-path arrival time (ps)           7820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell58   6570   7820  613670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/clock_0            macrocell58         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 613670p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7820
-------------------------------------   ---- 
End-of-path arrival time (ps)           7820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell61   6570   7820  613670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/clock_0            macrocell61         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613673p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7817
-------------------------------------   ---- 
End-of-path arrival time (ps)           7817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell19   6567   7817  613673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/clock_0             macrocell19         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 613673p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7817
-------------------------------------   ---- 
End-of-path arrival time (ps)           7817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell42   6567   7817  613673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/clock_0            macrocell42         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 613673p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7817
-------------------------------------   ---- 
End-of-path arrival time (ps)           7817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell47   6567   7817  613673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/clock_0            macrocell47         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 613673p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7817
-------------------------------------   ---- 
End-of-path arrival time (ps)           7817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell63   6567   7817  613673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/clock_0            macrocell63         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 613764p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7726
-------------------------------------   ---- 
End-of-path arrival time (ps)           7726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell13   6476   7726  613764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/clock_0             macrocell13         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 613764p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7726
-------------------------------------   ---- 
End-of-path arrival time (ps)           7726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell52   6476   7726  613764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/clock_0            macrocell52         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 613764p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7726
-------------------------------------   ---- 
End-of-path arrival time (ps)           7726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell54   6476   7726  613764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/clock_0            macrocell54         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 613764p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7726
-------------------------------------   ---- 
End-of-path arrival time (ps)           7726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell73   6476   7726  613764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/clock_0            macrocell73         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 613773p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7717
-------------------------------------   ---- 
End-of-path arrival time (ps)           7717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell39   6467   7717  613773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/clock_0            macrocell39         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 613773p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7717
-------------------------------------   ---- 
End-of-path arrival time (ps)           7717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell43   6467   7717  613773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/clock_0            macrocell43         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 613773p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7717
-------------------------------------   ---- 
End-of-path arrival time (ps)           7717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell57   6467   7717  613773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/clock_0            macrocell57         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 613773p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7717
-------------------------------------   ---- 
End-of-path arrival time (ps)           7717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell74   6467   7717  613773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/clock_0            macrocell74         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 613833p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7657
-------------------------------------   ---- 
End-of-path arrival time (ps)           7657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell25   6407   7657  613833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/clock_0            macrocell25         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 613833p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7657
-------------------------------------   ---- 
End-of-path arrival time (ps)           7657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell44   6407   7657  613833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/clock_0            macrocell44         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 613833p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7657
-------------------------------------   ---- 
End-of-path arrival time (ps)           7657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell48   6407   7657  613833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/clock_0            macrocell48         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 613833p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7657
-------------------------------------   ---- 
End-of-path arrival time (ps)           7657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell60   6407   7657  613833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/clock_0            macrocell60         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 613836p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7654
-------------------------------------   ---- 
End-of-path arrival time (ps)           7654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell39   6404   7654  613836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/clock_0            macrocell39         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 613836p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7654
-------------------------------------   ---- 
End-of-path arrival time (ps)           7654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell43   6404   7654  613836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/clock_0            macrocell43         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 613836p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7654
-------------------------------------   ---- 
End-of-path arrival time (ps)           7654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell57   6404   7654  613836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/clock_0            macrocell57         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 613836p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7654
-------------------------------------   ---- 
End-of-path arrival time (ps)           7654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell74   6404   7654  613836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/clock_0            macrocell74         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613881p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7609
-------------------------------------   ---- 
End-of-path arrival time (ps)           7609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell18   6359   7609  613881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/clock_0             macrocell18         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 613907p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7583
-------------------------------------   ---- 
End-of-path arrival time (ps)           7583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell58   6333   7583  613907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/clock_0            macrocell58         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 613907p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7583
-------------------------------------   ---- 
End-of-path arrival time (ps)           7583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell61   6333   7583  613907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/clock_0            macrocell61         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 614166p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7324
-------------------------------------   ---- 
End-of-path arrival time (ps)           7324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell17   6074   7324  614166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell17         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 614166p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7324
-------------------------------------   ---- 
End-of-path arrival time (ps)           7324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell31   6074   7324  614166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/clock_0            macrocell31         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 614166p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7324
-------------------------------------   ---- 
End-of-path arrival time (ps)           7324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell32   6074   7324  614166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell32         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 614166p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7324
-------------------------------------   ---- 
End-of-path arrival time (ps)           7324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell33   6074   7324  614166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/clock_0            macrocell33         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 614179p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell20   6061   7311  614179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/clock_0             macrocell20         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 614179p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell22   6061   7311  614179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/clock_0            macrocell22         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 614179p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell27   6061   7311  614179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/clock_0            macrocell27         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 614179p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell16   6061   7311  614179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell16         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 614179p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell56   6061   7311  614179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/clock_0            macrocell56         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 614263p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7227
-------------------------------------   ---- 
End-of-path arrival time (ps)           7227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell14   5977   7227  614263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/clock_0             macrocell14         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 614263p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7227
-------------------------------------   ---- 
End-of-path arrival time (ps)           7227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell64   5977   7227  614263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/clock_0            macrocell64         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614263p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7227
-------------------------------------   ---- 
End-of-path arrival time (ps)           7227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell65   5977   7227  614263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/clock_0            macrocell65         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 614318p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7172
-------------------------------------   ---- 
End-of-path arrival time (ps)           7172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell24   5922   7172  614318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/clock_0            macrocell24         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 614318p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7172
-------------------------------------   ---- 
End-of-path arrival time (ps)           7172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell62   5922   7172  614318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/clock_0            macrocell62         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 614318p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7172
-------------------------------------   ---- 
End-of-path arrival time (ps)           7172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell70   5922   7172  614318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/clock_0            macrocell70         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 614358p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7132
-------------------------------------   ---- 
End-of-path arrival time (ps)           7132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell15   5882   7132  614358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/clock_0             macrocell15         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 614358p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7132
-------------------------------------   ---- 
End-of-path arrival time (ps)           7132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell26   5882   7132  614358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/clock_0            macrocell26         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 614358p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7132
-------------------------------------   ---- 
End-of-path arrival time (ps)           7132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell35   5882   7132  614358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/clock_0            macrocell35         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 614383p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7107
-------------------------------------   ---- 
End-of-path arrival time (ps)           7107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell21   5857   7107  614383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/clock_0            macrocell21         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 614383p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7107
-------------------------------------   ---- 
End-of-path arrival time (ps)           7107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell36   5857   7107  614383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/clock_0            macrocell36         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 614383p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7107
-------------------------------------   ---- 
End-of-path arrival time (ps)           7107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell51   5857   7107  614383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/clock_0            macrocell51         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614383p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7107
-------------------------------------   ---- 
End-of-path arrival time (ps)           7107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell69   5857   7107  614383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/clock_0            macrocell69         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 614385p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7105
-------------------------------------   ---- 
End-of-path arrival time (ps)           7105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell18   5855   7105  614385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/clock_0             macrocell18         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 614412p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7078
-------------------------------------   ---- 
End-of-path arrival time (ps)           7078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell18   5828   7078  614412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/clock_0             macrocell18         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 614455p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7035
-------------------------------------   ---- 
End-of-path arrival time (ps)           7035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell29   5785   7035  614455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/clock_0            macrocell29         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 614455p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7035
-------------------------------------   ---- 
End-of-path arrival time (ps)           7035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell45   5785   7035  614455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/clock_0            macrocell45         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 614455p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7035
-------------------------------------   ---- 
End-of-path arrival time (ps)           7035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell59   5785   7035  614455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/clock_0            macrocell59         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 614459p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7031
-------------------------------------   ---- 
End-of-path arrival time (ps)           7031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell19   5781   7031  614459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/clock_0             macrocell19         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 614459p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7031
-------------------------------------   ---- 
End-of-path arrival time (ps)           7031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell42   5781   7031  614459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/clock_0            macrocell42         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 614459p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7031
-------------------------------------   ---- 
End-of-path arrival time (ps)           7031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell47   5781   7031  614459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/clock_0            macrocell47         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 614459p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7031
-------------------------------------   ---- 
End-of-path arrival time (ps)           7031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell63   5781   7031  614459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/clock_0            macrocell63         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 614484p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7006
-------------------------------------   ---- 
End-of-path arrival time (ps)           7006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  598472  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell5    5066   7006  614484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 614522p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6968
-------------------------------------   ---- 
End-of-path arrival time (ps)           6968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell29   5718   6968  614522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/clock_0            macrocell29         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 614522p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6968
-------------------------------------   ---- 
End-of-path arrival time (ps)           6968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell45   5718   6968  614522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/clock_0            macrocell45         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 614522p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6968
-------------------------------------   ---- 
End-of-path arrival time (ps)           6968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell59   5718   6968  614522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/clock_0            macrocell59         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 614540p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6950
-------------------------------------   ---- 
End-of-path arrival time (ps)           6950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell30   5700   6950  614540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/clock_0            macrocell30         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 614540p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6950
-------------------------------------   ---- 
End-of-path arrival time (ps)           6950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell66   5700   6950  614540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/clock_0            macrocell66         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 614602p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6888
-------------------------------------   ---- 
End-of-path arrival time (ps)           6888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell24   5638   6888  614602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/clock_0            macrocell24         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 614602p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6888
-------------------------------------   ---- 
End-of-path arrival time (ps)           6888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell62   5638   6888  614602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/clock_0            macrocell62         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 614602p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6888
-------------------------------------   ---- 
End-of-path arrival time (ps)           6888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell70   5638   6888  614602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/clock_0            macrocell70         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 614672p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6818
-------------------------------------   ---- 
End-of-path arrival time (ps)           6818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell23   5568   6818  614672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/clock_0            macrocell23         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 614672p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6818
-------------------------------------   ---- 
End-of-path arrival time (ps)           6818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell46   5568   6818  614672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/clock_0            macrocell46         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 614672p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6818
-------------------------------------   ---- 
End-of-path arrival time (ps)           6818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell49   5568   6818  614672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/clock_0            macrocell49         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 614672p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6818
-------------------------------------   ---- 
End-of-path arrival time (ps)           6818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell68   5568   6818  614672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/clock_0            macrocell68         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 614727p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6763
-------------------------------------   ---- 
End-of-path arrival time (ps)           6763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  598970  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell7    4823   6763  614727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 614793p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6697
-------------------------------------   ---- 
End-of-path arrival time (ps)           6697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell15   5447   6697  614793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/clock_0             macrocell15         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 614793p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6697
-------------------------------------   ---- 
End-of-path arrival time (ps)           6697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell26   5447   6697  614793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/clock_0            macrocell26         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 614793p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6697
-------------------------------------   ---- 
End-of-path arrival time (ps)           6697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell35   5447   6697  614793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/clock_0            macrocell35         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 615007p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6483
-------------------------------------   ---- 
End-of-path arrival time (ps)           6483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell25   5233   6483  615007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/clock_0            macrocell25         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 615007p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6483
-------------------------------------   ---- 
End-of-path arrival time (ps)           6483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell44   5233   6483  615007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/clock_0            macrocell44         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 615007p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6483
-------------------------------------   ---- 
End-of-path arrival time (ps)           6483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell48   5233   6483  615007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/clock_0            macrocell48         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 615007p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6483
-------------------------------------   ---- 
End-of-path arrival time (ps)           6483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell60   5233   6483  615007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/clock_0            macrocell60         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 615063p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6427
-------------------------------------   ---- 
End-of-path arrival time (ps)           6427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell13   5177   6427  615063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/clock_0             macrocell13         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 615063p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6427
-------------------------------------   ---- 
End-of-path arrival time (ps)           6427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell52   5177   6427  615063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/clock_0            macrocell52         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 615063p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6427
-------------------------------------   ---- 
End-of-path arrival time (ps)           6427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell54   5177   6427  615063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/clock_0            macrocell54         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 615063p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6427
-------------------------------------   ---- 
End-of-path arrival time (ps)           6427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell73   5177   6427  615063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/clock_0            macrocell73         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 615171p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6319
-------------------------------------   ---- 
End-of-path arrival time (ps)           6319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell24   5069   6319  615171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/clock_0            macrocell24         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 615171p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6319
-------------------------------------   ---- 
End-of-path arrival time (ps)           6319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell62   5069   6319  615171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/clock_0            macrocell62         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 615171p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6319
-------------------------------------   ---- 
End-of-path arrival time (ps)           6319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell70   5069   6319  615171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/clock_0            macrocell70         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 615206p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6284
-------------------------------------   ---- 
End-of-path arrival time (ps)           6284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell12   5034   6284  615206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell12         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 615206p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6284
-------------------------------------   ---- 
End-of-path arrival time (ps)           6284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell34   5034   6284  615206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/clock_0            macrocell34         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615206p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6284
-------------------------------------   ---- 
End-of-path arrival time (ps)           6284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell67   5034   6284  615206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/clock_0            macrocell67         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 615225p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell11   5015   6265  615225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/clock_0             macrocell11         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 615225p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell37   5015   6265  615225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/clock_0            macrocell37         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 615225p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell55   5015   6265  615225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/clock_0            macrocell55         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 615225p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell71   5015   6265  615225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/clock_0            macrocell71         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 615305p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6185
-------------------------------------   ---- 
End-of-path arrival time (ps)           6185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell14   4935   6185  615305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/clock_0             macrocell14         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 615305p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6185
-------------------------------------   ---- 
End-of-path arrival time (ps)           6185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell64   4935   6185  615305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/clock_0            macrocell64         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 615305p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6185
-------------------------------------   ---- 
End-of-path arrival time (ps)           6185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell65   4935   6185  615305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/clock_0            macrocell65         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 615481p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6009
-------------------------------------   ---- 
End-of-path arrival time (ps)           6009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell24   4759   6009  615481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/clock_0            macrocell24         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 615481p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6009
-------------------------------------   ---- 
End-of-path arrival time (ps)           6009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell62   4759   6009  615481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/clock_0            macrocell62         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 615481p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6009
-------------------------------------   ---- 
End-of-path arrival time (ps)           6009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell70   4759   6009  615481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/clock_0            macrocell70         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 615587p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5903
-------------------------------------   ---- 
End-of-path arrival time (ps)           5903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell25   4653   5903  615587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/clock_0            macrocell25         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 615587p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5903
-------------------------------------   ---- 
End-of-path arrival time (ps)           5903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell44   4653   5903  615587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/clock_0            macrocell44         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 615587p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5903
-------------------------------------   ---- 
End-of-path arrival time (ps)           5903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell48   4653   5903  615587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/clock_0            macrocell48         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 615587p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5903
-------------------------------------   ---- 
End-of-path arrival time (ps)           5903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell60   4653   5903  615587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/clock_0            macrocell60         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 615587p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5903
-------------------------------------   ---- 
End-of-path arrival time (ps)           5903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell13   4653   5903  615587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/clock_0             macrocell13         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 615587p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5903
-------------------------------------   ---- 
End-of-path arrival time (ps)           5903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell52   4653   5903  615587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/clock_0            macrocell52         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 615587p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5903
-------------------------------------   ---- 
End-of-path arrival time (ps)           5903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell54   4653   5903  615587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/clock_0            macrocell54         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 615587p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5903
-------------------------------------   ---- 
End-of-path arrival time (ps)           5903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell73   4653   5903  615587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/clock_0            macrocell73         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 615601p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5889
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell29   4639   5889  615601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/clock_0            macrocell29         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 615601p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5889
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell45   4639   5889  615601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/clock_0            macrocell45         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 615601p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5889
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell59   4639   5889  615601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/clock_0            macrocell59         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 615601p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5889
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell39   4639   5889  615601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/clock_0            macrocell39         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 615601p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5889
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell43   4639   5889  615601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/clock_0            macrocell43         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 615601p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5889
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell57   4639   5889  615601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/clock_0            macrocell57         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 615601p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5889
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell74   4639   5889  615601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/clock_0            macrocell74         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:CtrlReg\/control_1
Path End       : \myADC_SEQ:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \myADC_SEQ:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 615644p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -5360
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3996
-------------------------------------   ---- 
End-of-path arrival time (ps)           3996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:CtrlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\myADC_SEQ:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  611244  RISE       1
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/load  count7cell     2786   3996  615644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 615652p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5838
-------------------------------------   ---- 
End-of-path arrival time (ps)           5838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell12   4588   5838  615652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell12         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 615652p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5838
-------------------------------------   ---- 
End-of-path arrival time (ps)           5838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell34   4588   5838  615652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/clock_0            macrocell34         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615652p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5838
-------------------------------------   ---- 
End-of-path arrival time (ps)           5838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell67   4588   5838  615652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/clock_0            macrocell67         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 615656p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5834
-------------------------------------   ---- 
End-of-path arrival time (ps)           5834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell15   4584   5834  615656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/clock_0             macrocell15         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 615656p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5834
-------------------------------------   ---- 
End-of-path arrival time (ps)           5834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell26   4584   5834  615656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/clock_0            macrocell26         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 615656p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5834
-------------------------------------   ---- 
End-of-path arrival time (ps)           5834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell35   4584   5834  615656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/clock_0            macrocell35         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 615683p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5807
-------------------------------------   ---- 
End-of-path arrival time (ps)           5807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell14   4557   5807  615683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/clock_0             macrocell14         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 615683p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5807
-------------------------------------   ---- 
End-of-path arrival time (ps)           5807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell64   4557   5807  615683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/clock_0            macrocell64         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 615683p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5807
-------------------------------------   ---- 
End-of-path arrival time (ps)           5807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell65   4557   5807  615683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/clock_0            macrocell65         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 615688p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5802
-------------------------------------   ---- 
End-of-path arrival time (ps)           5802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell11   4552   5802  615688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/clock_0             macrocell11         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 615688p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5802
-------------------------------------   ---- 
End-of-path arrival time (ps)           5802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell37   4552   5802  615688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/clock_0            macrocell37         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 615688p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5802
-------------------------------------   ---- 
End-of-path arrival time (ps)           5802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell55   4552   5802  615688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/clock_0            macrocell55         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 615688p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5802
-------------------------------------   ---- 
End-of-path arrival time (ps)           5802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell71   4552   5802  615688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/clock_0            macrocell71         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 615841p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5649
-------------------------------------   ---- 
End-of-path arrival time (ps)           5649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  599394  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell6    3709   5649  615841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 616014p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5476
-------------------------------------   ---- 
End-of-path arrival time (ps)           5476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  599582  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell8    3536   5476  616014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 616198p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5292
-------------------------------------   ---- 
End-of-path arrival time (ps)           5292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell21   4042   5292  616198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/clock_0            macrocell21         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 616198p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5292
-------------------------------------   ---- 
End-of-path arrival time (ps)           5292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell36   4042   5292  616198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/clock_0            macrocell36         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 616198p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5292
-------------------------------------   ---- 
End-of-path arrival time (ps)           5292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell51   4042   5292  616198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/clock_0            macrocell51         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 616198p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5292
-------------------------------------   ---- 
End-of-path arrival time (ps)           5292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  596054  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell69   4042   5292  616198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/clock_0            macrocell69         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 616360p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  599894  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell9    3190   5130  616360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 616374p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  599898  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell10   3176   5116  616374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell10         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 616525p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell18   3715   4965  616525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/clock_0             macrocell18         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 616525p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell21   3715   4965  616525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/clock_0            macrocell21         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 616525p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell36   3715   4965  616525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/clock_0            macrocell36         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 616525p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell51   3715   4965  616525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/clock_0            macrocell51         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 616525p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell69   3715   4965  616525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/clock_0            macrocell69         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 616526p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4964
-------------------------------------   ---- 
End-of-path arrival time (ps)           4964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell58   3714   4964  616526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/clock_0            macrocell58         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 616526p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4964
-------------------------------------   ---- 
End-of-path arrival time (ps)           4964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell61   3714   4964  616526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/clock_0            macrocell61         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 616694p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell23   3546   4796  616694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/clock_0            macrocell23         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 616694p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell46   3546   4796  616694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/clock_0            macrocell46         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 616694p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell49   3546   4796  616694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/clock_0            macrocell49         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 616694p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell68   3546   4796  616694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/clock_0            macrocell68         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 616700p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4790
-------------------------------------   ---- 
End-of-path arrival time (ps)           4790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell28   3540   4790  616700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/clock_0            macrocell28         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 616700p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4790
-------------------------------------   ---- 
End-of-path arrival time (ps)           4790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell38   3540   4790  616700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/clock_0            macrocell38         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 616700p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4790
-------------------------------------   ---- 
End-of-path arrival time (ps)           4790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell72   3540   4790  616700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/clock_0            macrocell72         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 616785p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4705
-------------------------------------   ---- 
End-of-path arrival time (ps)           4705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell19   3455   4705  616785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/clock_0             macrocell19         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 616785p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4705
-------------------------------------   ---- 
End-of-path arrival time (ps)           4705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell42   3455   4705  616785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/clock_0            macrocell42         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 616785p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4705
-------------------------------------   ---- 
End-of-path arrival time (ps)           4705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell47   3455   4705  616785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/clock_0            macrocell47         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 616785p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4705
-------------------------------------   ---- 
End-of-path arrival time (ps)           4705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  597839  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell63   3455   4705  616785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/clock_0            macrocell63         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 616799p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell40   3441   4691  616799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/clock_0            macrocell40         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 616799p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell41   3441   4691  616799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/clock_0            macrocell41         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 616799p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell50   3441   4691  616799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/clock_0            macrocell50         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 616799p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell53   3441   4691  616799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/clock_0            macrocell53         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 616800p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4690
-------------------------------------   ---- 
End-of-path arrival time (ps)           4690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell30   3440   4690  616800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/clock_0            macrocell30         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 616800p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4690
-------------------------------------   ---- 
End-of-path arrival time (ps)           4690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  597566  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell66   3440   4690  616800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/clock_0            macrocell66         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 616859p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell40   3381   4631  616859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/clock_0            macrocell40         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 616859p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell41   3381   4631  616859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/clock_0            macrocell41         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 616859p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell50   3381   4631  616859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/clock_0            macrocell50         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 616859p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell53   3381   4631  616859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/clock_0            macrocell53         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 616860p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4630
-------------------------------------   ---- 
End-of-path arrival time (ps)           4630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell28   3380   4630  616860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/clock_0            macrocell28         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 616860p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4630
-------------------------------------   ---- 
End-of-path arrival time (ps)           4630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell38   3380   4630  616860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/clock_0            macrocell38         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 616860p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4630
-------------------------------------   ---- 
End-of-path arrival time (ps)           4630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell72   3380   4630  616860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/clock_0            macrocell72         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 616865p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell30   3375   4625  616865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/clock_0            macrocell30         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 616865p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell66   3375   4625  616865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/clock_0            macrocell66         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 617045p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell28   3195   4445  617045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/clock_0            macrocell28         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 617045p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell38   3195   4445  617045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/clock_0            macrocell38         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 617045p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell72   3195   4445  617045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/clock_0            macrocell72         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 617045p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell40   3195   4445  617045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/clock_0            macrocell40         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 617045p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell41   3195   4445  617045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/clock_0            macrocell41         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 617045p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell50   3195   4445  617045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/clock_0            macrocell50         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 617045p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell53   3195   4445  617045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/clock_0            macrocell53         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 617048p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell23   3192   4442  617048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/clock_0            macrocell23         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 617048p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell46   3192   4442  617048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/clock_0            macrocell46         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 617048p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell49   3192   4442  617048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/clock_0            macrocell49         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 617048p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell68   3192   4442  617048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/clock_0            macrocell68         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 617049p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell30   3191   4441  617049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/clock_0            macrocell30         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 617049p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  597684  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell66   3191   4441  617049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/clock_0            macrocell66         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 617061p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell21   3179   4429  617061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/clock_0            macrocell21         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 617061p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell36   3179   4429  617061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/clock_0            macrocell36         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 617061p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell51   3179   4429  617061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/clock_0            macrocell51         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 617061p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell69   3179   4429  617061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/clock_0            macrocell69         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 617061p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell19   3179   4429  617061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/clock_0             macrocell19         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 617061p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell42   3179   4429  617061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/clock_0            macrocell42         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 617061p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell47   3179   4429  617061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/clock_0            macrocell47         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 617061p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell63   3179   4429  617061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/clock_0            macrocell63         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 617064p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell18   3176   4426  617064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/clock_0             macrocell18         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 617065p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell58   3175   4425  617065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/clock_0            macrocell58         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 617065p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  597835  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell61   3175   4425  617065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/clock_0            macrocell61         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 617126p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell23   3114   4364  617126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/clock_0            macrocell23         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 617126p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell46   3114   4364  617126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/clock_0            macrocell46         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 617126p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell49   3114   4364  617126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/clock_0            macrocell49         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 617126p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  598132  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell68   3114   4364  617126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/clock_0            macrocell68         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:nrq_reg\/q
Path End       : Net_173/main_1
Capture Clock  : Net_173/clock_0
Path slack     : 617950p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:nrq_reg\/clock_0                       macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:bSAR_SEQ:nrq_reg\/q  macrocell77   1250   1250  617950  RISE       1
Net_173/main_1                  macrocell75   2290   3540  617950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_173/clock_0                                            macrocell75         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:CtrlReg\/control_0
Path End       : \myADC_SEQ:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \myADC_SEQ:bSAR_SEQ:EOCSts\/clock
Path slack     : 617992p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -2100
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:CtrlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\myADC_SEQ:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  617992  RISE       1
\myADC_SEQ:bSAR_SEQ:EOCSts\/clk_en      statuscell1    3698   4908  617992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:EOCSts\/clock                          statuscell1         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:CtrlReg\/control_0
Path End       : \myADC_SEQ:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \myADC_SEQ:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 618907p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -2100
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3993
-------------------------------------   ---- 
End-of-path arrival time (ps)           3993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:CtrlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\myADC_SEQ:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  617992  RISE       1
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     2783   3993  618907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_173/clk_en
Capture Clock  : Net_173/clock_0
Path slack     : 618919p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -2100
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3981
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:CtrlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\myADC_SEQ:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  617992  RISE       1
Net_173/clk_en                          macrocell75    2771   3981  618919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_173/clock_0                                            macrocell75         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:CtrlReg\/control_0
Path End       : \myADC_SEQ:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \myADC_SEQ:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 618919p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -2100
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3981
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:CtrlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\myADC_SEQ:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  617992  RISE       1
\myADC_SEQ:bSAR_SEQ:nrq_reg\/clk_en     macrocell77    2771   3981  618919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:nrq_reg\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_173/q
Path End       : \myADC_SEQ:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \myADC_SEQ:bSAR_SEQ:EOCSts\/clock
Path slack     : 618958p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                           -500
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5542
-------------------------------------   ---- 
End-of-path arrival time (ps)           5542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_173/clock_0                                            macrocell75         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
Net_173/q                             macrocell75   1250   1250  618958  RISE       1
\myADC_SEQ:bSAR_SEQ:EOCSts\/status_0  statuscell1   4292   5542  618958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:EOCSts\/clock                          statuscell1         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

