The project source is at https://forum.digikey.com/t/instantiating-vhdl-components-in-verilog-modules/17639

RTL:
    verilog_debounce.v
    debounce.vhd

Top Module: 
    verilog_debounce
