module InsCycOp(
	input Clock, Clear, IRload, JMPmux, PCload, Meminst,
	input [4:0]inputIncr, 
	input [7:0]inputIR,
	output [7:0]outputIR,
	output [7:5]IR,
	output [4:0]outputMux2
);
	
	wire [4:0]IR4_0, outputPC, outputMux1, outputIncr;
	
	Register #(.width(8)) IR_reg (.Clock(Clock), .Clear(Clear), .Load(IRload), .Input(inputIR), .Output(outputIR));
	Multiplexer #(.width(2), .sel(1)) mux1 (.iDat1(IR4_0), .iDat0(outputIncr), .load(JMPmux), .oDat(outputMux1));
	Increment #(.width(5)) Incr (.iDat(outputPC), .oDat(outputIncr));
	Register #(.width(5)) PC_reg (.Clock(Clock), .Clear(Clear), .Load(PCload), .Input(), .Output(outputPC));
	
	assign IR4_0[4:0] = outputIR;
	
endmodule 