{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1739576882189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1739576882189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 14 17:48:02 2025 " "Processing started: Fri Feb 14 17:48:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1739576882189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1739576882189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processadorPinagem -c processadorPinagem " "Command: quartus_map --read_settings_files=on --write_settings_files=off processadorPinagem -c processadorPinagem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1739576882189 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1739576882439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processadorpinagem.v 1 1 " "Found 1 design units, including 1 entities, in source file processadorpinagem.v" { { "Info" "ISGN_ENTITY_NAME" "1 processadorPinagem " "Found entity 1: processadorPinagem" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576882463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739576882463 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset processadorPinagem.v(12) " "Verilog HDL Implicit Net warning at processadorPinagem.v(12): created implicit net for \"reset\"" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576882463 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processadorPinagem " "Elaborating entity \"processadorPinagem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1739576882497 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 processadorPinagem.v(35) " "Verilog HDL assignment warning at processadorPinagem.v(35): truncated value with size 32 to match size of target (8)" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1739576882497 "|processadorPinagem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 processadorPinagem.v(44) " "Verilog HDL assignment warning at processadorPinagem.v(44): truncated value with size 32 to match size of target (8)" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1739576882497 "|processadorPinagem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 processadorPinagem.v(54) " "Verilog HDL assignment warning at processadorPinagem.v(54): truncated value with size 32 to match size of target (8)" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1739576882497 "|processadorPinagem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 processadorPinagem.v(63) " "Verilog HDL assignment warning at processadorPinagem.v(63): truncated value with size 32 to match size of target (8)" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1739576882497 "|processadorPinagem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 processadorPinagem.v(72) " "Verilog HDL assignment warning at processadorPinagem.v(72): truncated value with size 32 to match size of target (8)" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1739576882497 "|processadorPinagem"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 processadorPinagem.v(4) " "Output port \"HEX5\" at processadorPinagem.v(4) has no driver" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1739576882497 "|processadorPinagem"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 processadorPinagem.v(4) " "Output port \"HEX6\" at processadorPinagem.v(4) has no driver" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1739576882497 "|processadorPinagem"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 processadorPinagem.v(4) " "Output port \"HEX7\" at processadorPinagem.v(4) has no driver" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1739576882497 "|processadorPinagem"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[6..5\] processadorPinagem.v(6) " "Output port \"LEDG\[6..5\]\" at processadorPinagem.v(6) has no driver" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1739576882497 "|processadorPinagem"}
{ "Warning" "WSGN_SEARCH_FILE" "processador.v 1 1 " "Using design file processador.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.v" "" { Text "C:/Users/lanza/Documents/pratica6/processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576882505 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1739576882505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemparaReg processador.v(38) " "Verilog HDL Implicit Net warning at processador.v(38): created implicit net for \"MemparaReg\"" {  } { { "processador.v" "" { Text "C:/Users/lanza/Documents/pratica6/processador.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576882505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LeMem processador.v(38) " "Verilog HDL Implicit Net warning at processador.v(38): created implicit net for \"LeMem\"" {  } { { "processador.v" "" { Text "C:/Users/lanza/Documents/pratica6/processador.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576882505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWrite processador.v(38) " "Verilog HDL Implicit Net warning at processador.v(38): created implicit net for \"MemWrite\"" {  } { { "processador.v" "" { Text "C:/Users/lanza/Documents/pratica6/processador.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576882505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Branch processador.v(38) " "Verilog HDL Implicit Net warning at processador.v(38): created implicit net for \"Branch\"" {  } { { "processador.v" "" { Text "C:/Users/lanza/Documents/pratica6/processador.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576882505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador processador:bloco20 " "Elaborating entity \"processador\" for hierarchy \"processador:bloco20\"" {  } { { "processadorPinagem.v" "bloco20" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576882505 ""}
{ "Warning" "WSGN_SEARCH_FILE" "countpc.v 1 1 " "Using design file countpc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 countPC " "Found entity 1: countPC" {  } { { "countpc.v" "" { Text "C:/Users/lanza/Documents/pratica6/countpc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576882522 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1739576882522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countPC processador:bloco20\|countPC:alteracaoPC " "Elaborating entity \"countPC\" for hierarchy \"processador:bloco20\|countPC:alteracaoPC\"" {  } { { "processador.v" "alteracaoPC" { Text "C:/Users/lanza/Documents/pratica6/processador.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576882522 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somador5bits.v 1 1 " "Using design file somador5bits.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 somador5bits " "Found entity 1: somador5bits" {  } { { "somador5bits.v" "" { Text "C:/Users/lanza/Documents/pratica6/somador5bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576882530 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1739576882530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador5bits processador:bloco20\|somador5bits:incrementaPC " "Elaborating entity \"somador5bits\" for hierarchy \"processador:bloco20\|somador5bits:incrementaPC\"" {  } { { "processador.v" "incrementaPC" { Text "C:/Users/lanza/Documents/pratica6/processador.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576882530 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somador1bit.v 1 1 " "Using design file somador1bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 somador1bit " "Found entity 1: somador1bit" {  } { { "somador1bit.v" "" { Text "C:/Users/lanza/Documents/pratica6/somador1bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576882538 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1739576882538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador1bit processador:bloco20\|somador5bits:incrementaPC\|somador1bit:somador\[0\].instancia " "Elaborating entity \"somador1bit\" for hierarchy \"processador:bloco20\|somador5bits:incrementaPC\|somador1bit:somador\[0\].instancia\"" {  } { { "somador5bits.v" "somador\[0\].instancia" { Text "C:/Users/lanza/Documents/pratica6/somador5bits.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576882538 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memoriainstrucoes.v 1 1 " "Using design file memoriainstrucoes.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaInstrucoes " "Found entity 1: memoriaInstrucoes" {  } { { "memoriainstrucoes.v" "" { Text "C:/Users/lanza/Documents/pratica6/memoriainstrucoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576882547 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1739576882547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaInstrucoes processador:bloco20\|memoriaInstrucoes:blocoinstrucoes " "Elaborating entity \"memoriaInstrucoes\" for hierarchy \"processador:bloco20\|memoriaInstrucoes:blocoinstrucoes\"" {  } { { "processador.v" "blocoinstrucoes" { Text "C:/Users/lanza/Documents/pratica6/processador.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576882547 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 memoriainstrucoes.v(8) " "Net \"memory.data_a\" at memoriainstrucoes.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "memoriainstrucoes.v" "" { Text "C:/Users/lanza/Documents/pratica6/memoriainstrucoes.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1739576882547 "|processadorPinagem|processador:bloco20|memoriaInstrucoes:blocoinstrucoes"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 memoriainstrucoes.v(8) " "Net \"memory.waddr_a\" at memoriainstrucoes.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "memoriainstrucoes.v" "" { Text "C:/Users/lanza/Documents/pratica6/memoriainstrucoes.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1739576882547 "|processadorPinagem|processador:bloco20|memoriaInstrucoes:blocoinstrucoes"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 memoriainstrucoes.v(8) " "Net \"memory.we_a\" at memoriainstrucoes.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "memoriainstrucoes.v" "" { Text "C:/Users/lanza/Documents/pratica6/memoriainstrucoes.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1739576882547 "|processadorPinagem|processador:bloco20|memoriaInstrucoes:blocoinstrucoes"}
{ "Warning" "WSGN_SEARCH_FILE" "controleprincipal.v 1 1 " "Using design file controleprincipal.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controlePrincipal " "Found entity 1: controlePrincipal" {  } { { "controleprincipal.v" "" { Text "C:/Users/lanza/Documents/pratica6/controleprincipal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576882555 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1739576882555 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "j controleprincipal.v(14) " "Verilog HDL Implicit Net warning at controleprincipal.v(14): created implicit net for \"j\"" {  } { { "controleprincipal.v" "" { Text "C:/Users/lanza/Documents/pratica6/controleprincipal.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576882555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlePrincipal processador:bloco20\|controlePrincipal:unidadeControle " "Elaborating entity \"controlePrincipal\" for hierarchy \"processador:bloco20\|controlePrincipal:unidadeControle\"" {  } { { "processador.v" "unidadeControle" { Text "C:/Users/lanza/Documents/pratica6/processador.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576882555 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexador.v 1 1 " "Using design file multiplexador.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "multiplexador.v" "" { Text "C:/Users/lanza/Documents/pratica6/multiplexador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576882555 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1739576882555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador processador:bloco20\|multiplexador:muxWriteReg " "Elaborating entity \"multiplexador\" for hierarchy \"processador:bloco20\|multiplexador:muxWriteReg\"" {  } { { "processador.v" "muxWriteReg" { Text "C:/Users/lanza/Documents/pratica6/processador.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576882555 ""}
{ "Warning" "WSGN_SEARCH_FILE" "deslocador.v 1 1 " "Using design file deslocador.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 deslocador " "Found entity 1: deslocador" {  } { { "deslocador.v" "" { Text "C:/Users/lanza/Documents/pratica6/deslocador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576882563 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1739576882563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador processador:bloco20\|deslocador:correcaoImmediate " "Elaborating entity \"deslocador\" for hierarchy \"processador:bloco20\|deslocador:correcaoImmediate\"" {  } { { "processador.v" "correcaoImmediate" { Text "C:/Users/lanza/Documents/pratica6/processador.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576882563 ""}
{ "Warning" "WSGN_SEARCH_FILE" "extensor.v 1 1 " "Using design file extensor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 extensor " "Found entity 1: extensor" {  } { { "extensor.v" "" { Text "C:/Users/lanza/Documents/pratica6/extensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576882572 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1739576882572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor processador:bloco20\|extensor:blocoextensor " "Elaborating entity \"extensor\" for hierarchy \"processador:bloco20\|extensor:blocoextensor\"" {  } { { "processador.v" "blocoextensor" { Text "C:/Users/lanza/Documents/pratica6/processador.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576882572 ""}
{ "Warning" "WSGN_SEARCH_FILE" "banco.v 1 1 " "Using design file banco.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 banco " "Found entity 1: banco" {  } { { "banco.v" "" { Text "C:/Users/lanza/Documents/pratica6/banco.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576882572 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1739576882572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco processador:bloco20\|banco:bancoRegLeitura " "Elaborating entity \"banco\" for hierarchy \"processador:bloco20\|banco:bancoRegLeitura\"" {  } { { "processador.v" "bancoRegLeitura" { Text "C:/Users/lanza/Documents/pratica6/processador.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576882572 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexador32.v 1 1 " "Using design file multiplexador32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador32 " "Found entity 1: multiplexador32" {  } { { "multiplexador32.v" "" { Text "C:/Users/lanza/Documents/pratica6/multiplexador32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576882588 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1739576882588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador32 processador:bloco20\|multiplexador32:muxpreULA " "Elaborating entity \"multiplexador32\" for hierarchy \"processador:bloco20\|multiplexador32:muxpreULA\"" {  } { { "processador.v" "muxpreULA" { Text "C:/Users/lanza/Documents/pratica6/processador.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576882588 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alucontrol.v 1 1 " "Using design file alucontrol.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALUcontrol " "Found entity 1: ALUcontrol" {  } { { "alucontrol.v" "" { Text "C:/Users/lanza/Documents/pratica6/alucontrol.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576882588 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1739576882588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUcontrol processador:bloco20\|ALUcontrol:controleULA " "Elaborating entity \"ALUcontrol\" for hierarchy \"processador:bloco20\|ALUcontrol:controleULA\"" {  } { { "processador.v" "controleULA" { Text "C:/Users/lanza/Documents/pratica6/processador.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576882588 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula32bits.v 1 1 " "Using design file ula32bits.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ULA32bits " "Found entity 1: ULA32bits" {  } { { "ula32bits.v" "" { Text "C:/Users/lanza/Documents/pratica6/ula32bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576882597 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1739576882597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA32bits processador:bloco20\|ULA32bits:blocoula " "Elaborating entity \"ULA32bits\" for hierarchy \"processador:bloco20\|ULA32bits:blocoula\"" {  } { { "processador.v" "blocoula" { Text "C:/Users/lanza/Documents/pratica6/processador.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576882597 ""}
{ "Warning" "WSGN_SEARCH_FILE" "muxbinvert.v 1 1 " "Using design file muxbinvert.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 muxBinvert " "Found entity 1: muxBinvert" {  } { { "muxbinvert.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxbinvert.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576882605 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1739576882605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxBinvert processador:bloco20\|ULA32bits:blocoula\|muxBinvert:inversora " "Elaborating entity \"muxBinvert\" for hierarchy \"processador:bloco20\|ULA32bits:blocoula\|muxBinvert:inversora\"" {  } { { "ula32bits.v" "inversora" { Text "C:/Users/lanza/Documents/pratica6/ula32bits.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576882605 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula.v 1 1 " "Using design file ula.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.v" "" { Text "C:/Users/lanza/Documents/pratica6/ula.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576882605 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1739576882605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA processador:bloco20\|ULA32bits:blocoula\|ULA:bloco0 " "Elaborating entity \"ULA\" for hierarchy \"processador:bloco20\|ULA32bits:blocoula\|ULA:bloco0\"" {  } { { "ula32bits.v" "bloco0" { Text "C:/Users/lanza/Documents/pratica6/ula32bits.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576882605 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2.v 1 1 " "Using design file mux2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/lanza/Documents/pratica6/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576882613 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1739576882613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 processador:bloco20\|ULA32bits:blocoula\|ULA:bloco0\|mux2:alteracaoB " "Elaborating entity \"mux2\" for hierarchy \"processador:bloco20\|ULA32bits:blocoula\|ULA:bloco0\|mux2:alteracaoB\"" {  } { { "ula.v" "alteracaoB" { Text "C:/Users/lanza/Documents/pratica6/ula.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576882613 ""}
{ "Warning" "WSGN_SEARCH_FILE" "muxula.v 1 1 " "Using design file muxula.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 muxULA " "Found entity 1: muxULA" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576882622 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1739576882622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxULA processador:bloco20\|ULA32bits:blocoula\|ULA:bloco0\|muxULA:seletorResultado " "Elaborating entity \"muxULA\" for hierarchy \"processador:bloco20\|ULA32bits:blocoula\|ULA:bloco0\|muxULA:seletorResultado\"" {  } { { "ula.v" "seletorResultado" { Text "C:/Users/lanza/Documents/pratica6/ula.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576882622 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "muxula.v(9) " "Verilog HDL Case Statement warning at muxula.v(9): incomplete case statement has no default case item" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1739576882622 "|processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:bloco0|muxULA:seletorResultado"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida muxula.v(9) " "Verilog HDL Always Construct warning at muxula.v(9): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1739576882622 "|processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:bloco0|muxULA:seletorResultado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida muxula.v(9) " "Inferred latch for \"saida\" at muxula.v(9)" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739576882622 "|processadorPinagem|processador:bloco20|ULA32bits:blocoula|ULA:bloco0|muxULA:seletorResultado"}
{ "Warning" "WSGN_SEARCH_FILE" "overflow.v 1 1 " "Using design file overflow.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 overflow " "Found entity 1: overflow" {  } { { "overflow.v" "" { Text "C:/Users/lanza/Documents/pratica6/overflow.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576882622 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1739576882622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "overflow processador:bloco20\|ULA32bits:blocoula\|ULA:bloco0\|overflow:check " "Elaborating entity \"overflow\" for hierarchy \"processador:bloco20\|ULA32bits:blocoula\|ULA:bloco0\|overflow:check\"" {  } { { "ula.v" "check" { Text "C:/Users/lanza/Documents/pratica6/ula.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576882622 ""}
{ "Warning" "WSGN_SEARCH_FILE" "muxaddress.v 1 1 " "Using design file muxaddress.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 muxAddress " "Found entity 1: muxAddress" {  } { { "muxaddress.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxaddress.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576882738 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1739576882738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxAddress processador:bloco20\|muxAddress:branchPCmais " "Elaborating entity \"muxAddress\" for hierarchy \"processador:bloco20\|muxAddress:branchPCmais\"" {  } { { "processador.v" "branchPCmais" { Text "C:/Users/lanza/Documents/pratica6/processador.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576882738 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memoriadados.v 1 1 " "Using design file memoriadados.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaDados " "Found entity 1: memoriaDados" {  } { { "memoriadados.v" "" { Text "C:/Users/lanza/Documents/pratica6/memoriadados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576882747 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1739576882747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaDados processador:bloco20\|memoriaDados:bancoMemoria " "Elaborating entity \"memoriaDados\" for hierarchy \"processador:bloco20\|memoriaDados:bancoMemoria\"" {  } { { "processador.v" "bancoMemoria" { Text "C:/Users/lanza/Documents/pratica6/processador.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576882747 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decod.v 1 1 " "Using design file decod.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decod " "Found entity 1: decod" {  } { { "decod.v" "" { Text "C:/Users/lanza/Documents/pratica6/decod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576882755 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1739576882755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod decod:bloco12 " "Elaborating entity \"decod\" for hierarchy \"decod:bloco12\"" {  } { { "processadorPinagem.v" "bloco12" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576882755 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "processador:bloco20\|memoriaDados:bancoMemoria\|memory_rtl_0 " "Inferred dual-clock RAM node \"processador:bloco20\|memoriaDados:bancoMemoria\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1739576883088 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "processador:bloco20\|memoriaInstrucoes:blocoinstrucoes\|memory " "RAM logic \"processador:bloco20\|memoriaInstrucoes:blocoinstrucoes\|memory\" is uninferred due to inappropriate RAM size" {  } { { "memoriainstrucoes.v" "memory" { Text "C:/Users/lanza/Documents/pratica6/memoriainstrucoes.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1739576883088 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1739576883088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:bloco0\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:bloco0\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883229 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[1\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[1\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883229 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[2\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[2\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883229 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[3\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[3\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883229 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[4\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[4\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883229 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[5\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[5\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883229 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[6\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[6\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883229 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[7\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[7\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883229 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[8\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[8\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883229 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[9\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[9\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883229 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[10\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[10\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[11\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[11\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[12\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[12\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[13\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[13\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[14\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[14\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[15\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[15\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[16\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[16\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[17\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[17\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[18\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[18\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[19\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[19\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[20\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[20\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[21\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[21\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[22\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[22\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[23\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[23\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[24\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[24\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[25\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[25\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[26\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[26\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[27\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[27\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[28\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[28\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[29\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[29\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[30\].bloco\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:loopULA\[30\].bloco\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:bloco20\|ULA32bits:blocoula\|ULA:bloco31\|muxULA:seletorResultado\|saida " "LATCH primitive \"processador:bloco20\|ULA32bits:blocoula\|ULA:bloco31\|muxULA:seletorResultado\|saida\" is permanently enabled" {  } { { "muxula.v" "" { Text "C:/Users/lanza/Documents/pratica6/muxula.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1739576883230 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "processador:bloco20\|memoriaDados:bancoMemoria\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"processador:bloco20\|memoriaDados:bancoMemoria\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1739576883321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1739576883321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1739576883321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1739576883321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1739576883321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1739576883321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1739576883321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1739576883321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1739576883321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1739576883321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1739576883321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1739576883321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1739576883321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1739576883321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/processadorPinagem.ram0_memoriaDados_79ea699b.hdl.mif " "Parameter INIT_FILE set to db/processadorPinagem.ram0_memoriaDados_79ea699b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1739576883321 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1739576883321 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1739576883321 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "processadorPinagem.v" "Mod0" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576883321 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "processadorPinagem.v" "Mod1" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576883321 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "processadorPinagem.v" "Mod2" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576883321 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "processadorPinagem.v" "Mod3" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576883321 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "processadorPinagem.v" "Mod4" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576883321 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "processadorPinagem.v" "Mod5" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576883321 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "processadorPinagem.v" "Mod6" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576883321 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod7\"" {  } { { "processadorPinagem.v" "Mod7" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576883321 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod8\"" {  } { { "processadorPinagem.v" "Mod8" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576883321 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod9\"" {  } { { "processadorPinagem.v" "Mod9" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576883321 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1739576883321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:bloco20\|memoriaDados:bancoMemoria\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"processador:bloco20\|memoriaDados:bancoMemoria\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576883346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:bloco20\|memoriaDados:bancoMemoria\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"processador:bloco20\|memoriaDados:bancoMemoria\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/processadorPinagem.ram0_memoriaDados_79ea699b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/processadorPinagem.ram0_memoriaDados_79ea699b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883346 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1739576883346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uj1 " "Found entity 1: altsyncram_2uj1" {  } { { "db/altsyncram_2uj1.tdf" "" { Text "C:/Users/lanza/Documents/pratica6/db/altsyncram_2uj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576883380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739576883380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576883397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883397 ""}  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1739576883397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_75m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_75m " "Found entity 1: lpm_divide_75m" {  } { { "db/lpm_divide_75m.tdf" "" { Text "C:/Users/lanza/Documents/pratica6/db/lpm_divide_75m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576883421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739576883421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/lanza/Documents/pratica6/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576883430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739576883430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/lanza/Documents/pratica6/db/alt_u_div_uve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576883438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739576883438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/lanza/Documents/pratica6/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576883471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739576883471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/lanza/Documents/pratica6/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576883496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739576883496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576883505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883505 ""}  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1739576883505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_35m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_35m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_35m " "Found entity 1: lpm_divide_35m" {  } { { "db/lpm_divide_35m.tdf" "" { Text "C:/Users/lanza/Documents/pratica6/db/lpm_divide_35m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576883530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739576883530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/lanza/Documents/pratica6/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576883538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739576883538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/lanza/Documents/pratica6/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739576883546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739576883546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576883555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883555 ""}  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1739576883555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod6 " "Elaborated megafunction instantiation \"lpm_divide:Mod6\"" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576883580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod6 " "Instantiated megafunction \"lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739576883580 ""}  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1739576883580 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1739576883780 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739576883980 "|processadorPinagem|LEDG[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1739576883980 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "384 " "384 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1739576884182 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1739576884421 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576884421 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576884479 "|processadorPinagem|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576884479 "|processadorPinagem|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576884479 "|processadorPinagem|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576884479 "|processadorPinagem|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576884479 "|processadorPinagem|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576884479 "|processadorPinagem|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576884479 "|processadorPinagem|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576884479 "|processadorPinagem|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576884479 "|processadorPinagem|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576884479 "|processadorPinagem|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576884479 "|processadorPinagem|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576884479 "|processadorPinagem|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576884479 "|processadorPinagem|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576884479 "|processadorPinagem|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576884479 "|processadorPinagem|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "processadorPinagem.v" "" { Text "C:/Users/lanza/Documents/pratica6/processadorPinagem.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739576884479 "|processadorPinagem|SW[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1739576884479 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "936 " "Implemented 936 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1739576884479 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1739576884479 ""} { "Info" "ICUT_CUT_TM_LCELLS" "804 " "Implemented 804 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1739576884479 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1739576884479 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1739576884479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 143 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 143 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1739576884504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 14 17:48:04 2025 " "Processing ended: Fri Feb 14 17:48:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1739576884504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1739576884504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1739576884504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1739576884504 ""}
