
Lab1_444.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001918  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000844  08001ad4  08001ad4  00002ad4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002318  08002318  0000405c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002318  08002318  0000405c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002318  08002318  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002318  08002318  00003318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800231c  0800231c  0000331c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08002320  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000158  2000005c  0800237c  0000405c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001b4  0800237c  000041b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 12 .debug_line   0000740d  00000000  00000000  0000408c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 0000008c  00000000  00000000  0000b499  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   00008d8c  00000000  00000000  0000b525  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000017cc  00000000  00000000  000142b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000640  00000000  00000000  00015a80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000ff2e8  00000000  00000000  000160c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 0000041a  00000000  00000000  001153a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00029a72  00000000  00000000  001157c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000b8  00000000  00000000  0013f234  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001668  00000000  00000000  0013f2ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000001f4  00000000  00000000  00140954  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000020  00000000  00000000  00140b48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000005c 	.word	0x2000005c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08001abc 	.word	0x08001abc

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000060 	.word	0x20000060
 80001f8:	08001abc 	.word	0x08001abc

080001fc <asmTrans>:
 * 3. float phi     -> S1 (Floats go to S-registers)
 * 4. uint32_t iter -> R1 string
 */

asmTrans:
    PUSH {R4, LR}
 80001fc:	b510      	push	{r4, lr}
    VPUSH {S16-S23}
 80001fe:	ed2d 8a08 	vpush	{s16-s23}

    MOV R4, R1              // Move counter to R4, in R1 it disappears because its a volatile register and CMSIS-DSP function probably uses R1 and value is lost.
 8000202:	460c      	mov	r4, r1
    CMP R4, #0              // if 0 iterations do nothing
 8000204:	2c00      	cmp	r4, #0
    BEQ done
 8000206:	d025      	beq.n	8000254 <done>

    // Load inputs to safe registers
    VLDR.f32 S16, [R0]      // S16 = x
 8000208:	ed90 8a00 	vldr	s16, [r0]
    VMOV.f32 S17, S0        // S17 = omega
 800020c:	eef0 8a40 	vmov.f32	s17, s0
    VMOV.f32 S18, S1        // S18 = phi
 8000210:	eeb0 9a60 	vmov.f32	s18, s1

    // Load 2.0
    VMOV.f32 S23, #2.0
 8000214:	eef0 ba00 	vmov.f32	s23, #0	@ 0x40000000  2.0

08000218 <loop>:

loop:
    // Calculate Angle = (omega * x) + phi
    VMOV.f32 S19, S18       // S19 = phi
 8000218:	eef0 9a49 	vmov.f32	s19, s18
    VMLA.f32 S19, S16, S17  // S19 += x * omega
 800021c:	ee48 9a28 	vmla.f32	s19, s16, s17

    //  Cosine
    VMOV.f32 S0, S19        // Put angle in S0
 8000220:	eeb0 0a69 	vmov.f32	s0, s19
    BL arm_cos_f32
 8000224:	f001 fbac 	bl	8001980 <arm_cos_f32>
    VMOV.f32 S20, S0        // S20 = cos(angle)
 8000228:	eeb0 aa40 	vmov.f32	s20, s0

    //  Sine
    VMOV.f32 S0, S19
 800022c:	eeb0 0a69 	vmov.f32	s0, s19
    BL arm_sin_f32
 8000230:	f001 fb60 	bl	80018f4 <arm_sin_f32>
    VMOV.f32 S21, S0        // S21 = sin(angle)
 8000234:	eef0 aa40 	vmov.f32	s21, s0

    // f'(x) = 2x + w*sin
    VMUL.f32 S22, S16, S23  // S22 = x * 2.0
 8000238:	ee28 ba2b 	vmul.f32	s22, s16, s23
    VMLA.f32 S22, S17, S21  // S22 += omega * sin
 800023c:	ee08 baaa 	vmla.f32	s22, s17, s21

    // f(x) = x^2 - cos
    VMUL.f32 S21, S16, S16  // S21 = x^2
 8000240:	ee68 aa08 	vmul.f32	s21, s16, s16
    VSUB.f32 S21, S21, S20  // S21 = x^2 - cos
 8000244:	ee7a aaca 	vsub.f32	s21, s21, s20

    // x = x - (f(x) / f'(x))
    VDIV.f32 S21, S21, S22  // Divide
 8000248:	eeca aa8b 	vdiv.f32	s21, s21, s22
    VSUB.f32 S16, S16, S21  // x = x - result
 800024c:	ee38 8a6a 	vsub.f32	s16, s16, s21

    // Loop
    SUBS R4, R4, #1         // Decrement counter
 8000250:	3c01      	subs	r4, #1
    BNE loop                // If not 0, go back up
 8000252:	d1e1      	bne.n	8000218 <loop>

08000254 <done>:

done:
    VSTR.f32 S16, [R0]      // Save final x back to pointer
 8000254:	ed80 8a00 	vstr	s16, [r0]
    VPOP {S16-S23}
 8000258:	ecbd 8a08 	vpop	{s16-s23}
    POP {R4, PC}
 800025c:	bd10      	pop	{r4, pc}

0800025e <armSquareRoot>:
	//extern void armSquareRoot(float input, float *output);
	// R0 = input pointer
	// R1 = output pointer

armSquareRoot:
	VSQRT.f32	S0, S0
 800025e:	eeb1 0ac0 	vsqrt.f32	s0, s0
	VSTR.f32 	S0, [R0]
 8000262:	ed80 0a00 	vstr	s0, [r0]
	BX LR
 8000266:	4770      	bx	lr

08000268 <cSquareRoot>:
 */

#include "main.h"
#include "arm_math.h"

void cSquareRoot(float x, float *result) {
 8000268:	b480      	push	{r7}
 800026a:	b089      	sub	sp, #36	@ 0x24
 800026c:	af00      	add	r7, sp, #0
 800026e:	ed87 0a01 	vstr	s0, [r7, #4]
 8000272:	6038      	str	r0, [r7, #0]
    if (x <= 0.0f) {
 8000274:	edd7 7a01 	vldr	s15, [r7, #4]
 8000278:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800027c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000280:	d804      	bhi.n	800028c <cSquareRoot+0x24>
    	*result = 0.0f;
 8000282:	683b      	ldr	r3, [r7, #0]
 8000284:	f04f 0200 	mov.w	r2, #0
 8000288:	601a      	str	r2, [r3, #0]
    	return;
 800028a:	e035      	b.n	80002f8 <cSquareRoot+0x90>
    }

    float x_n = x; // Initial guess
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	61fb      	str	r3, [r7, #28]
    float epsilon = 0.000001f; // Desired precision
 8000290:	4b1c      	ldr	r3, [pc, #112]	@ (8000304 <cSquareRoot+0x9c>)
 8000292:	613b      	str	r3, [r7, #16]
    float x_next;

    int max_iterations = 100;
 8000294:	2364      	movs	r3, #100	@ 0x64
 8000296:	60fb      	str	r3, [r7, #12]
    int i = 0;
 8000298:	2300      	movs	r3, #0
 800029a:	617b      	str	r3, [r7, #20]
    //float output;
    while (i < max_iterations) {
 800029c:	e023      	b.n	80002e6 <cSquareRoot+0x7e>
        x_next = 0.5 * (x_n + (x / x_n));
 800029e:	edd7 6a01 	vldr	s13, [r7, #4]
 80002a2:	edd7 7a07 	vldr	s15, [r7, #28]
 80002a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80002aa:	edd7 7a07 	vldr	s15, [r7, #28]
 80002ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80002b2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80002b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80002ba:	edc7 7a06 	vstr	s15, [r7, #24]

        // Check if the change is smaller than our tolerance
        if (fabs(x_next - x_n) < epsilon)
 80002be:	ed97 7a06 	vldr	s14, [r7, #24]
 80002c2:	edd7 7a07 	vldr	s15, [r7, #28]
 80002c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80002ca:	eef0 7ae7 	vabs.f32	s15, s15
 80002ce:	ed97 7a04 	vldr	s14, [r7, #16]
 80002d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80002d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80002da:	dc09      	bgt.n	80002f0 <cSquareRoot+0x88>
            break;
        x_n = x_next;
 80002dc:	69bb      	ldr	r3, [r7, #24]
 80002de:	61fb      	str	r3, [r7, #28]
        i++;
 80002e0:	697b      	ldr	r3, [r7, #20]
 80002e2:	3301      	adds	r3, #1
 80002e4:	617b      	str	r3, [r7, #20]
    while (i < max_iterations) {
 80002e6:	697a      	ldr	r2, [r7, #20]
 80002e8:	68fb      	ldr	r3, [r7, #12]
 80002ea:	429a      	cmp	r2, r3
 80002ec:	dbd7      	blt.n	800029e <cSquareRoot+0x36>
 80002ee:	e000      	b.n	80002f2 <cSquareRoot+0x8a>
            break;
 80002f0:	bf00      	nop
    }
    *result = x_next;
 80002f2:	683b      	ldr	r3, [r7, #0]
 80002f4:	69ba      	ldr	r2, [r7, #24]
 80002f6:	601a      	str	r2, [r3, #0]
}
 80002f8:	3724      	adds	r7, #36	@ 0x24
 80002fa:	46bd      	mov	sp, r7
 80002fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000300:	4770      	bx	lr
 8000302:	bf00      	nop
 8000304:	358637bd 	.word	0x358637bd

08000308 <cTrans>:
 */

#include "lab1math.h"
#include "arm_math.h"

void cTrans(float *x, float omega, float phi, uint32_t iterations) {
 8000308:	b580      	push	{r7, lr}
 800030a:	b08c      	sub	sp, #48	@ 0x30
 800030c:	af00      	add	r7, sp, #0
 800030e:	60f8      	str	r0, [r7, #12]
 8000310:	ed87 0a02 	vstr	s0, [r7, #8]
 8000314:	edc7 0a01 	vstr	s1, [r7, #4]
 8000318:	6039      	str	r1, [r7, #0]
    float current_x = *x;
 800031a:	68fb      	ldr	r3, [r7, #12]
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float f_x;      // Function value
    float f_prime_x; // Derivative value
    float angle;    // omega * x + phi
    float cos_val, sin_val;

    for (uint32_t i = 0; i < iterations; i++) {
 8000320:	2300      	movs	r3, #0
 8000322:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000324:	e045      	b.n	80003b2 <cTrans+0xaa>
        angle = (omega * current_x) + phi;
 8000326:	ed97 7a02 	vldr	s14, [r7, #8]
 800032a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800032e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000332:	ed97 7a01 	vldr	s14, [r7, #4]
 8000336:	ee77 7a27 	vadd.f32	s15, s14, s15
 800033a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

        // trig values
        cos_val = arm_cos_f32(angle);
 800033e:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8000342:	f001 fb1d 	bl	8001980 <arm_cos_f32>
 8000346:	ed87 0a08 	vstr	s0, [r7, #32]
        sin_val = arm_sin_f32(angle);
 800034a:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 800034e:	f001 fad1 	bl	80018f4 <arm_sin_f32>
 8000352:	ed87 0a07 	vstr	s0, [r7, #28]

        // f(x) = x^2 - cos(omega*x + phi)
        f_x = (current_x * current_x) - cos_val;
 8000356:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800035a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800035e:	edd7 7a08 	vldr	s15, [r7, #32]
 8000362:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000366:	edc7 7a06 	vstr	s15, [r7, #24]

        // f'(x) = 2x + omega * sin(omega*x + phi)
        f_prime_x = (2.0f * current_x) + (omega * sin_val);
 800036a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800036e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000372:	edd7 6a02 	vldr	s13, [r7, #8]
 8000376:	edd7 7a07 	vldr	s15, [r7, #28]
 800037a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800037e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000382:	edc7 7a05 	vstr	s15, [r7, #20]

        // Update x = x - f(x)/f'(x)
        if (f_prime_x != 0.0f) {
 8000386:	edd7 7a05 	vldr	s15, [r7, #20]
 800038a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800038e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000392:	d00b      	beq.n	80003ac <cTrans+0xa4>
            current_x = current_x - (f_x / f_prime_x);
 8000394:	edd7 6a06 	vldr	s13, [r7, #24]
 8000398:	ed97 7a05 	vldr	s14, [r7, #20]
 800039c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80003a0:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80003a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80003a8:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    for (uint32_t i = 0; i < iterations; i++) {
 80003ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80003ae:	3301      	adds	r3, #1
 80003b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80003b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80003b4:	683b      	ldr	r3, [r7, #0]
 80003b6:	429a      	cmp	r2, r3
 80003b8:	d3b5      	bcc.n	8000326 <cTrans+0x1e>
        }
    }
    *x = current_x;
 80003ba:	68fb      	ldr	r3, [r7, #12]
 80003bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80003be:	601a      	str	r2, [r3, #0]
}
 80003c0:	bf00      	nop
 80003c2:	3730      	adds	r7, #48	@ 0x30
 80003c4:	46bd      	mov	sp, r7
 80003c6:	bd80      	pop	{r7, pc}

080003c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b08e      	sub	sp, #56	@ 0x38
 80003cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003ce:	f000 f9ae 	bl	800072e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003d2:	f000 f8ad 	bl	8000530 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003d6:	f000 f8fd 	bl	80005d4 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  // define our variables and array

  float x = -3285;
 80003da:	4b53      	ldr	r3, [pc, #332]	@ (8000528 <main+0x160>)
 80003dc:	623b      	str	r3, [r7, #32]
  float result = 0;
 80003de:	f04f 0300 	mov.w	r3, #0
 80003e2:	60bb      	str	r3, [r7, #8]

  // Transcendental inputs
  float x_c = 1.0f;
 80003e4:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80003e8:	607b      	str	r3, [r7, #4]
  float x_asm = 1.0f;
 80003ea:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80003ee:	603b      	str	r3, [r7, #0]
  float omega = 1.0f;
 80003f0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80003f4:	61fb      	str	r3, [r7, #28]
  float phi = 0.5f;
 80003f6:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 80003fa:	61bb      	str	r3, [r7, #24]

  uint32_t iterations = 10;
 80003fc:	230a      	movs	r3, #10
 80003fe:	617b      	str	r3, [r7, #20]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	ITM_Port32(31) = 1;
 8000400:	4b4a      	ldr	r3, [pc, #296]	@ (800052c <main+0x164>)
 8000402:	2201      	movs	r2, #1
 8000404:	601a      	str	r2, [r3, #0]

	for (uint32_t i=0; i<1000; i++)
 8000406:	2300      	movs	r3, #0
 8000408:	637b      	str	r3, [r7, #52]	@ 0x34
 800040a:	e009      	b.n	8000420 <main+0x58>
		armSquareRoot(x, &result);
 800040c:	f107 0308 	add.w	r3, r7, #8
 8000410:	4618      	mov	r0, r3
 8000412:	ed97 0a08 	vldr	s0, [r7, #32]
 8000416:	f7ff ff22 	bl	800025e <armSquareRoot>
	for (uint32_t i=0; i<1000; i++)
 800041a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800041c:	3301      	adds	r3, #1
 800041e:	637b      	str	r3, [r7, #52]	@ 0x34
 8000420:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000422:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000426:	d3f1      	bcc.n	800040c <main+0x44>

	ITM_Port32(31) = 2;
 8000428:	4b40      	ldr	r3, [pc, #256]	@ (800052c <main+0x164>)
 800042a:	2202      	movs	r2, #2
 800042c:	601a      	str	r2, [r3, #0]

	for (uint32_t i=0; i<1000; i++)
 800042e:	2300      	movs	r3, #0
 8000430:	633b      	str	r3, [r7, #48]	@ 0x30
 8000432:	e01d      	b.n	8000470 <main+0xa8>
 8000434:	6a3b      	ldr	r3, [r7, #32]
 8000436:	613b      	str	r3, [r7, #16]
 8000438:	f107 0308 	add.w	r3, r7, #8
 800043c:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 800043e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000442:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000446:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800044a:	db09      	blt.n	8000460 <main+0x98>
  #else
      *pOut = sqrtf(in);
  #endif

#else
      *pOut = sqrtf(in);
 800044c:	ed97 0a04 	vldr	s0, [r7, #16]
 8000450:	f001 fb12 	bl	8001a78 <sqrtf>
 8000454:	eef0 7a40 	vmov.f32	s15, s0
 8000458:	68fb      	ldr	r3, [r7, #12]
 800045a:	edc3 7a00 	vstr	s15, [r3]
#endif

      return (ARM_MATH_SUCCESS);
 800045e:	e004      	b.n	800046a <main+0xa2>
    }
    else
    {
      *pOut = 0.0f;
 8000460:	68fb      	ldr	r3, [r7, #12]
 8000462:	f04f 0200 	mov.w	r2, #0
 8000466:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8000468:	bf00      	nop
 800046a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800046c:	3301      	adds	r3, #1
 800046e:	633b      	str	r3, [r7, #48]	@ 0x30
 8000470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000472:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000476:	d3dd      	bcc.n	8000434 <main+0x6c>
		arm_sqrt_f32(x, &result);

	ITM_Port32(31) = 3;
 8000478:	4b2c      	ldr	r3, [pc, #176]	@ (800052c <main+0x164>)
 800047a:	2203      	movs	r2, #3
 800047c:	601a      	str	r2, [r3, #0]

	for (uint32_t i=0; i<1000; i++)
 800047e:	2300      	movs	r3, #0
 8000480:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000482:	e009      	b.n	8000498 <main+0xd0>
		cSquareRoot(x, &result);
 8000484:	f107 0308 	add.w	r3, r7, #8
 8000488:	4618      	mov	r0, r3
 800048a:	ed97 0a08 	vldr	s0, [r7, #32]
 800048e:	f7ff feeb 	bl	8000268 <cSquareRoot>
	for (uint32_t i=0; i<1000; i++)
 8000492:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000494:	3301      	adds	r3, #1
 8000496:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000498:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800049a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800049e:	d3f1      	bcc.n	8000484 <main+0xbc>

	ITM_Port32(31) = 4;
 80004a0:	4b22      	ldr	r3, [pc, #136]	@ (800052c <main+0x164>)
 80004a2:	2204      	movs	r2, #4
 80004a4:	601a      	str	r2, [r3, #0]


	  x_c = 1.0f;
 80004a6:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80004aa:	607b      	str	r3, [r7, #4]
	  ITM_Port32(31) = 5;
 80004ac:	4b1f      	ldr	r3, [pc, #124]	@ (800052c <main+0x164>)
 80004ae:	2205      	movs	r2, #5
 80004b0:	601a      	str	r2, [r3, #0]
	  for(int k=0; k<100; k++) {
 80004b2:	2300      	movs	r3, #0
 80004b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80004b6:	e00e      	b.n	80004d6 <main+0x10e>
	      x_c = 1.0f;
 80004b8:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80004bc:	607b      	str	r3, [r7, #4]
	      cTrans(&x_c, omega, phi, iterations);
 80004be:	1d3b      	adds	r3, r7, #4
 80004c0:	6979      	ldr	r1, [r7, #20]
 80004c2:	edd7 0a06 	vldr	s1, [r7, #24]
 80004c6:	ed97 0a07 	vldr	s0, [r7, #28]
 80004ca:	4618      	mov	r0, r3
 80004cc:	f7ff ff1c 	bl	8000308 <cTrans>
	  for(int k=0; k<100; k++) {
 80004d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80004d2:	3301      	adds	r3, #1
 80004d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80004d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80004d8:	2b63      	cmp	r3, #99	@ 0x63
 80004da:	dded      	ble.n	80004b8 <main+0xf0>
	  }
	  ITM_Port32(31) = 6;
 80004dc:	4b13      	ldr	r3, [pc, #76]	@ (800052c <main+0x164>)
 80004de:	2206      	movs	r2, #6
 80004e0:	601a      	str	r2, [r3, #0]


	  x_asm = 1.0f;
 80004e2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80004e6:	603b      	str	r3, [r7, #0]
	  ITM_Port32(31) = 7;
 80004e8:	4b10      	ldr	r3, [pc, #64]	@ (800052c <main+0x164>)
 80004ea:	2207      	movs	r2, #7
 80004ec:	601a      	str	r2, [r3, #0]
	  for(int k=0; k<100; k++) {
 80004ee:	2300      	movs	r3, #0
 80004f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80004f2:	e00e      	b.n	8000512 <main+0x14a>
	      x_asm = 1.0f;
 80004f4:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80004f8:	603b      	str	r3, [r7, #0]
	      asmTrans(&x_asm, omega, phi, iterations);
 80004fa:	463b      	mov	r3, r7
 80004fc:	6979      	ldr	r1, [r7, #20]
 80004fe:	edd7 0a06 	vldr	s1, [r7, #24]
 8000502:	ed97 0a07 	vldr	s0, [r7, #28]
 8000506:	4618      	mov	r0, r3
 8000508:	f7ff fe78 	bl	80001fc <asmTrans>
	  for(int k=0; k<100; k++) {
 800050c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800050e:	3301      	adds	r3, #1
 8000510:	627b      	str	r3, [r7, #36]	@ 0x24
 8000512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000514:	2b63      	cmp	r3, #99	@ 0x63
 8000516:	dded      	ble.n	80004f4 <main+0x12c>
	  }
	  ITM_Port32(31) = 8;
 8000518:	4b04      	ldr	r3, [pc, #16]	@ (800052c <main+0x164>)
 800051a:	2208      	movs	r2, #8
 800051c:	601a      	str	r2, [r3, #0]

	  HAL_Delay(1000);
 800051e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000522:	f000 f979 	bl	8000818 <HAL_Delay>
	ITM_Port32(31) = 1;
 8000526:	e76b      	b.n	8000400 <main+0x38>
 8000528:	c54d5000 	.word	0xc54d5000
 800052c:	e000007c 	.word	0xe000007c

08000530 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b096      	sub	sp, #88	@ 0x58
 8000534:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000536:	f107 0314 	add.w	r3, r7, #20
 800053a:	2244      	movs	r2, #68	@ 0x44
 800053c:	2100      	movs	r1, #0
 800053e:	4618      	mov	r0, r3
 8000540:	f001 fa68 	bl	8001a14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000544:	463b      	mov	r3, r7
 8000546:	2200      	movs	r2, #0
 8000548:	601a      	str	r2, [r3, #0]
 800054a:	605a      	str	r2, [r3, #4]
 800054c:	609a      	str	r2, [r3, #8]
 800054e:	60da      	str	r2, [r3, #12]
 8000550:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000552:	2000      	movs	r0, #0
 8000554:	f000 fa8a 	bl	8000a6c <HAL_PWREx_ControlVoltageScaling>
 8000558:	4603      	mov	r3, r0
 800055a:	2b00      	cmp	r3, #0
 800055c:	d001      	beq.n	8000562 <SystemClock_Config+0x32>
  {
    Error_Handler();
 800055e:	f000 f851 	bl	8000604 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000562:	2310      	movs	r3, #16
 8000564:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000566:	2301      	movs	r3, #1
 8000568:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800056a:	2300      	movs	r3, #0
 800056c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800056e:	2360      	movs	r3, #96	@ 0x60
 8000570:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000572:	2302      	movs	r3, #2
 8000574:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000576:	2301      	movs	r3, #1
 8000578:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800057a:	2301      	movs	r3, #1
 800057c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 800057e:	233c      	movs	r3, #60	@ 0x3c
 8000580:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000582:	2302      	movs	r3, #2
 8000584:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000586:	2302      	movs	r3, #2
 8000588:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800058a:	2302      	movs	r3, #2
 800058c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800058e:	f107 0314 	add.w	r3, r7, #20
 8000592:	4618      	mov	r0, r3
 8000594:	f000 fb0e 	bl	8000bb4 <HAL_RCC_OscConfig>
 8000598:	4603      	mov	r3, r0
 800059a:	2b00      	cmp	r3, #0
 800059c:	d001      	beq.n	80005a2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800059e:	f000 f831 	bl	8000604 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005a2:	230f      	movs	r3, #15
 80005a4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005a6:	2303      	movs	r3, #3
 80005a8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005aa:	2300      	movs	r3, #0
 80005ac:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005ae:	2300      	movs	r3, #0
 80005b0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005b2:	2300      	movs	r3, #0
 80005b4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005b6:	463b      	mov	r3, r7
 80005b8:	2105      	movs	r1, #5
 80005ba:	4618      	mov	r0, r3
 80005bc:	f000 ff14 	bl	80013e8 <HAL_RCC_ClockConfig>
 80005c0:	4603      	mov	r3, r0
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d001      	beq.n	80005ca <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80005c6:	f000 f81d 	bl	8000604 <Error_Handler>
  }
}
 80005ca:	bf00      	nop
 80005cc:	3758      	adds	r7, #88	@ 0x58
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
	...

080005d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	b083      	sub	sp, #12
 80005d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005da:	4b09      	ldr	r3, [pc, #36]	@ (8000600 <MX_GPIO_Init+0x2c>)
 80005dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005de:	4a08      	ldr	r2, [pc, #32]	@ (8000600 <MX_GPIO_Init+0x2c>)
 80005e0:	f043 0302 	orr.w	r3, r3, #2
 80005e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005e6:	4b06      	ldr	r3, [pc, #24]	@ (8000600 <MX_GPIO_Init+0x2c>)
 80005e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ea:	f003 0302 	and.w	r3, r3, #2
 80005ee:	607b      	str	r3, [r7, #4]
 80005f0:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80005f2:	bf00      	nop
 80005f4:	370c      	adds	r7, #12
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop
 8000600:	40021000 	.word	0x40021000

08000604 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000608:	b672      	cpsid	i
}
 800060a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800060c:	bf00      	nop
 800060e:	e7fd      	b.n	800060c <Error_Handler+0x8>

08000610 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000610:	b480      	push	{r7}
 8000612:	b083      	sub	sp, #12
 8000614:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000616:	4b0f      	ldr	r3, [pc, #60]	@ (8000654 <HAL_MspInit+0x44>)
 8000618:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800061a:	4a0e      	ldr	r2, [pc, #56]	@ (8000654 <HAL_MspInit+0x44>)
 800061c:	f043 0301 	orr.w	r3, r3, #1
 8000620:	6613      	str	r3, [r2, #96]	@ 0x60
 8000622:	4b0c      	ldr	r3, [pc, #48]	@ (8000654 <HAL_MspInit+0x44>)
 8000624:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000626:	f003 0301 	and.w	r3, r3, #1
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800062e:	4b09      	ldr	r3, [pc, #36]	@ (8000654 <HAL_MspInit+0x44>)
 8000630:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000632:	4a08      	ldr	r2, [pc, #32]	@ (8000654 <HAL_MspInit+0x44>)
 8000634:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000638:	6593      	str	r3, [r2, #88]	@ 0x58
 800063a:	4b06      	ldr	r3, [pc, #24]	@ (8000654 <HAL_MspInit+0x44>)
 800063c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800063e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000642:	603b      	str	r3, [r7, #0]
 8000644:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000646:	bf00      	nop
 8000648:	370c      	adds	r7, #12
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr
 8000652:	bf00      	nop
 8000654:	40021000 	.word	0x40021000

08000658 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800065c:	bf00      	nop
 800065e:	e7fd      	b.n	800065c <NMI_Handler+0x4>

08000660 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000660:	b480      	push	{r7}
 8000662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000664:	bf00      	nop
 8000666:	e7fd      	b.n	8000664 <HardFault_Handler+0x4>

08000668 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800066c:	bf00      	nop
 800066e:	e7fd      	b.n	800066c <MemManage_Handler+0x4>

08000670 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000674:	bf00      	nop
 8000676:	e7fd      	b.n	8000674 <BusFault_Handler+0x4>

08000678 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000678:	b480      	push	{r7}
 800067a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800067c:	bf00      	nop
 800067e:	e7fd      	b.n	800067c <UsageFault_Handler+0x4>

08000680 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000684:	bf00      	nop
 8000686:	46bd      	mov	sp, r7
 8000688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068c:	4770      	bx	lr

0800068e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800068e:	b480      	push	{r7}
 8000690:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000692:	bf00      	nop
 8000694:	46bd      	mov	sp, r7
 8000696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069a:	4770      	bx	lr

0800069c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800069c:	b480      	push	{r7}
 800069e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006a0:	bf00      	nop
 80006a2:	46bd      	mov	sp, r7
 80006a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a8:	4770      	bx	lr

080006aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006aa:	b580      	push	{r7, lr}
 80006ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006ae:	f000 f893 	bl	80007d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006b2:	bf00      	nop
 80006b4:	bd80      	pop	{r7, pc}
	...

080006b8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80006b8:	b480      	push	{r7}
 80006ba:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80006bc:	4b06      	ldr	r3, [pc, #24]	@ (80006d8 <SystemInit+0x20>)
 80006be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006c2:	4a05      	ldr	r2, [pc, #20]	@ (80006d8 <SystemInit+0x20>)
 80006c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80006cc:	bf00      	nop
 80006ce:	46bd      	mov	sp, r7
 80006d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d4:	4770      	bx	lr
 80006d6:	bf00      	nop
 80006d8:	e000ed00 	.word	0xe000ed00

080006dc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80006dc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000714 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80006e0:	f7ff ffea 	bl	80006b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006e4:	480c      	ldr	r0, [pc, #48]	@ (8000718 <LoopForever+0x6>)
  ldr r1, =_edata
 80006e6:	490d      	ldr	r1, [pc, #52]	@ (800071c <LoopForever+0xa>)
  ldr r2, =_sidata
 80006e8:	4a0d      	ldr	r2, [pc, #52]	@ (8000720 <LoopForever+0xe>)
  movs r3, #0
 80006ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006ec:	e002      	b.n	80006f4 <LoopCopyDataInit>

080006ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006f2:	3304      	adds	r3, #4

080006f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006f8:	d3f9      	bcc.n	80006ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006fa:	4a0a      	ldr	r2, [pc, #40]	@ (8000724 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006fc:	4c0a      	ldr	r4, [pc, #40]	@ (8000728 <LoopForever+0x16>)
  movs r3, #0
 80006fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000700:	e001      	b.n	8000706 <LoopFillZerobss>

08000702 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000702:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000704:	3204      	adds	r2, #4

08000706 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000706:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000708:	d3fb      	bcc.n	8000702 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800070a:	f001 f991 	bl	8001a30 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800070e:	f7ff fe5b 	bl	80003c8 <main>

08000712 <LoopForever>:

LoopForever:
    b LoopForever
 8000712:	e7fe      	b.n	8000712 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000714:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8000718:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800071c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000720:	08002320 	.word	0x08002320
  ldr r2, =_sbss
 8000724:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000728:	200001b4 	.word	0x200001b4

0800072c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800072c:	e7fe      	b.n	800072c <ADC1_IRQHandler>

0800072e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800072e:	b580      	push	{r7, lr}
 8000730:	b082      	sub	sp, #8
 8000732:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000734:	2300      	movs	r3, #0
 8000736:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000738:	2003      	movs	r0, #3
 800073a:	f000 f943 	bl	80009c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800073e:	2000      	movs	r0, #0
 8000740:	f000 f80e 	bl	8000760 <HAL_InitTick>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d002      	beq.n	8000750 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800074a:	2301      	movs	r3, #1
 800074c:	71fb      	strb	r3, [r7, #7]
 800074e:	e001      	b.n	8000754 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000750:	f7ff ff5e 	bl	8000610 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000754:	79fb      	ldrb	r3, [r7, #7]
}
 8000756:	4618      	mov	r0, r3
 8000758:	3708      	adds	r7, #8
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
	...

08000760 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b084      	sub	sp, #16
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000768:	2300      	movs	r3, #0
 800076a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800076c:	4b17      	ldr	r3, [pc, #92]	@ (80007cc <HAL_InitTick+0x6c>)
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	2b00      	cmp	r3, #0
 8000772:	d023      	beq.n	80007bc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000774:	4b16      	ldr	r3, [pc, #88]	@ (80007d0 <HAL_InitTick+0x70>)
 8000776:	681a      	ldr	r2, [r3, #0]
 8000778:	4b14      	ldr	r3, [pc, #80]	@ (80007cc <HAL_InitTick+0x6c>)
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	4619      	mov	r1, r3
 800077e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000782:	fbb3 f3f1 	udiv	r3, r3, r1
 8000786:	fbb2 f3f3 	udiv	r3, r2, r3
 800078a:	4618      	mov	r0, r3
 800078c:	f000 f941 	bl	8000a12 <HAL_SYSTICK_Config>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d10f      	bne.n	80007b6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	2b0f      	cmp	r3, #15
 800079a:	d809      	bhi.n	80007b0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800079c:	2200      	movs	r2, #0
 800079e:	6879      	ldr	r1, [r7, #4]
 80007a0:	f04f 30ff 	mov.w	r0, #4294967295
 80007a4:	f000 f919 	bl	80009da <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80007a8:	4a0a      	ldr	r2, [pc, #40]	@ (80007d4 <HAL_InitTick+0x74>)
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	6013      	str	r3, [r2, #0]
 80007ae:	e007      	b.n	80007c0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80007b0:	2301      	movs	r3, #1
 80007b2:	73fb      	strb	r3, [r7, #15]
 80007b4:	e004      	b.n	80007c0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80007b6:	2301      	movs	r3, #1
 80007b8:	73fb      	strb	r3, [r7, #15]
 80007ba:	e001      	b.n	80007c0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80007bc:	2301      	movs	r3, #1
 80007be:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80007c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80007c2:	4618      	mov	r0, r3
 80007c4:	3710      	adds	r7, #16
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	20000008 	.word	0x20000008
 80007d0:	20000000 	.word	0x20000000
 80007d4:	20000004 	.word	0x20000004

080007d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80007dc:	4b06      	ldr	r3, [pc, #24]	@ (80007f8 <HAL_IncTick+0x20>)
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	461a      	mov	r2, r3
 80007e2:	4b06      	ldr	r3, [pc, #24]	@ (80007fc <HAL_IncTick+0x24>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	4413      	add	r3, r2
 80007e8:	4a04      	ldr	r2, [pc, #16]	@ (80007fc <HAL_IncTick+0x24>)
 80007ea:	6013      	str	r3, [r2, #0]
}
 80007ec:	bf00      	nop
 80007ee:	46bd      	mov	sp, r7
 80007f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f4:	4770      	bx	lr
 80007f6:	bf00      	nop
 80007f8:	20000008 	.word	0x20000008
 80007fc:	20000078 	.word	0x20000078

08000800 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000800:	b480      	push	{r7}
 8000802:	af00      	add	r7, sp, #0
  return uwTick;
 8000804:	4b03      	ldr	r3, [pc, #12]	@ (8000814 <HAL_GetTick+0x14>)
 8000806:	681b      	ldr	r3, [r3, #0]
}
 8000808:	4618      	mov	r0, r3
 800080a:	46bd      	mov	sp, r7
 800080c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000810:	4770      	bx	lr
 8000812:	bf00      	nop
 8000814:	20000078 	.word	0x20000078

08000818 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b084      	sub	sp, #16
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000820:	f7ff ffee 	bl	8000800 <HAL_GetTick>
 8000824:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800082a:	68fb      	ldr	r3, [r7, #12]
 800082c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000830:	d005      	beq.n	800083e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000832:	4b0a      	ldr	r3, [pc, #40]	@ (800085c <HAL_Delay+0x44>)
 8000834:	781b      	ldrb	r3, [r3, #0]
 8000836:	461a      	mov	r2, r3
 8000838:	68fb      	ldr	r3, [r7, #12]
 800083a:	4413      	add	r3, r2
 800083c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800083e:	bf00      	nop
 8000840:	f7ff ffde 	bl	8000800 <HAL_GetTick>
 8000844:	4602      	mov	r2, r0
 8000846:	68bb      	ldr	r3, [r7, #8]
 8000848:	1ad3      	subs	r3, r2, r3
 800084a:	68fa      	ldr	r2, [r7, #12]
 800084c:	429a      	cmp	r2, r3
 800084e:	d8f7      	bhi.n	8000840 <HAL_Delay+0x28>
  {
  }
}
 8000850:	bf00      	nop
 8000852:	bf00      	nop
 8000854:	3710      	adds	r7, #16
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	20000008 	.word	0x20000008

08000860 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000860:	b480      	push	{r7}
 8000862:	b085      	sub	sp, #20
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	f003 0307 	and.w	r3, r3, #7
 800086e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000870:	4b0c      	ldr	r3, [pc, #48]	@ (80008a4 <__NVIC_SetPriorityGrouping+0x44>)
 8000872:	68db      	ldr	r3, [r3, #12]
 8000874:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000876:	68ba      	ldr	r2, [r7, #8]
 8000878:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800087c:	4013      	ands	r3, r2
 800087e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000880:	68fb      	ldr	r3, [r7, #12]
 8000882:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000884:	68bb      	ldr	r3, [r7, #8]
 8000886:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000888:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800088c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000890:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000892:	4a04      	ldr	r2, [pc, #16]	@ (80008a4 <__NVIC_SetPriorityGrouping+0x44>)
 8000894:	68bb      	ldr	r3, [r7, #8]
 8000896:	60d3      	str	r3, [r2, #12]
}
 8000898:	bf00      	nop
 800089a:	3714      	adds	r7, #20
 800089c:	46bd      	mov	sp, r7
 800089e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a2:	4770      	bx	lr
 80008a4:	e000ed00 	.word	0xe000ed00

080008a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008ac:	4b04      	ldr	r3, [pc, #16]	@ (80008c0 <__NVIC_GetPriorityGrouping+0x18>)
 80008ae:	68db      	ldr	r3, [r3, #12]
 80008b0:	0a1b      	lsrs	r3, r3, #8
 80008b2:	f003 0307 	and.w	r3, r3, #7
}
 80008b6:	4618      	mov	r0, r3
 80008b8:	46bd      	mov	sp, r7
 80008ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008be:	4770      	bx	lr
 80008c0:	e000ed00 	.word	0xe000ed00

080008c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b083      	sub	sp, #12
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	4603      	mov	r3, r0
 80008cc:	6039      	str	r1, [r7, #0]
 80008ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	db0a      	blt.n	80008ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008d8:	683b      	ldr	r3, [r7, #0]
 80008da:	b2da      	uxtb	r2, r3
 80008dc:	490c      	ldr	r1, [pc, #48]	@ (8000910 <__NVIC_SetPriority+0x4c>)
 80008de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008e2:	0112      	lsls	r2, r2, #4
 80008e4:	b2d2      	uxtb	r2, r2
 80008e6:	440b      	add	r3, r1
 80008e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008ec:	e00a      	b.n	8000904 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	b2da      	uxtb	r2, r3
 80008f2:	4908      	ldr	r1, [pc, #32]	@ (8000914 <__NVIC_SetPriority+0x50>)
 80008f4:	79fb      	ldrb	r3, [r7, #7]
 80008f6:	f003 030f 	and.w	r3, r3, #15
 80008fa:	3b04      	subs	r3, #4
 80008fc:	0112      	lsls	r2, r2, #4
 80008fe:	b2d2      	uxtb	r2, r2
 8000900:	440b      	add	r3, r1
 8000902:	761a      	strb	r2, [r3, #24]
}
 8000904:	bf00      	nop
 8000906:	370c      	adds	r7, #12
 8000908:	46bd      	mov	sp, r7
 800090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090e:	4770      	bx	lr
 8000910:	e000e100 	.word	0xe000e100
 8000914:	e000ed00 	.word	0xe000ed00

08000918 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000918:	b480      	push	{r7}
 800091a:	b089      	sub	sp, #36	@ 0x24
 800091c:	af00      	add	r7, sp, #0
 800091e:	60f8      	str	r0, [r7, #12]
 8000920:	60b9      	str	r1, [r7, #8]
 8000922:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	f003 0307 	and.w	r3, r3, #7
 800092a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800092c:	69fb      	ldr	r3, [r7, #28]
 800092e:	f1c3 0307 	rsb	r3, r3, #7
 8000932:	2b04      	cmp	r3, #4
 8000934:	bf28      	it	cs
 8000936:	2304      	movcs	r3, #4
 8000938:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800093a:	69fb      	ldr	r3, [r7, #28]
 800093c:	3304      	adds	r3, #4
 800093e:	2b06      	cmp	r3, #6
 8000940:	d902      	bls.n	8000948 <NVIC_EncodePriority+0x30>
 8000942:	69fb      	ldr	r3, [r7, #28]
 8000944:	3b03      	subs	r3, #3
 8000946:	e000      	b.n	800094a <NVIC_EncodePriority+0x32>
 8000948:	2300      	movs	r3, #0
 800094a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800094c:	f04f 32ff 	mov.w	r2, #4294967295
 8000950:	69bb      	ldr	r3, [r7, #24]
 8000952:	fa02 f303 	lsl.w	r3, r2, r3
 8000956:	43da      	mvns	r2, r3
 8000958:	68bb      	ldr	r3, [r7, #8]
 800095a:	401a      	ands	r2, r3
 800095c:	697b      	ldr	r3, [r7, #20]
 800095e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000960:	f04f 31ff 	mov.w	r1, #4294967295
 8000964:	697b      	ldr	r3, [r7, #20]
 8000966:	fa01 f303 	lsl.w	r3, r1, r3
 800096a:	43d9      	mvns	r1, r3
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000970:	4313      	orrs	r3, r2
         );
}
 8000972:	4618      	mov	r0, r3
 8000974:	3724      	adds	r7, #36	@ 0x24
 8000976:	46bd      	mov	sp, r7
 8000978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097c:	4770      	bx	lr
	...

08000980 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b082      	sub	sp, #8
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	3b01      	subs	r3, #1
 800098c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000990:	d301      	bcc.n	8000996 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000992:	2301      	movs	r3, #1
 8000994:	e00f      	b.n	80009b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000996:	4a0a      	ldr	r2, [pc, #40]	@ (80009c0 <SysTick_Config+0x40>)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	3b01      	subs	r3, #1
 800099c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800099e:	210f      	movs	r1, #15
 80009a0:	f04f 30ff 	mov.w	r0, #4294967295
 80009a4:	f7ff ff8e 	bl	80008c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009a8:	4b05      	ldr	r3, [pc, #20]	@ (80009c0 <SysTick_Config+0x40>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009ae:	4b04      	ldr	r3, [pc, #16]	@ (80009c0 <SysTick_Config+0x40>)
 80009b0:	2207      	movs	r2, #7
 80009b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009b4:	2300      	movs	r3, #0
}
 80009b6:	4618      	mov	r0, r3
 80009b8:	3708      	adds	r7, #8
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	e000e010 	.word	0xe000e010

080009c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009cc:	6878      	ldr	r0, [r7, #4]
 80009ce:	f7ff ff47 	bl	8000860 <__NVIC_SetPriorityGrouping>
}
 80009d2:	bf00      	nop
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}

080009da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009da:	b580      	push	{r7, lr}
 80009dc:	b086      	sub	sp, #24
 80009de:	af00      	add	r7, sp, #0
 80009e0:	4603      	mov	r3, r0
 80009e2:	60b9      	str	r1, [r7, #8]
 80009e4:	607a      	str	r2, [r7, #4]
 80009e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80009e8:	2300      	movs	r3, #0
 80009ea:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80009ec:	f7ff ff5c 	bl	80008a8 <__NVIC_GetPriorityGrouping>
 80009f0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009f2:	687a      	ldr	r2, [r7, #4]
 80009f4:	68b9      	ldr	r1, [r7, #8]
 80009f6:	6978      	ldr	r0, [r7, #20]
 80009f8:	f7ff ff8e 	bl	8000918 <NVIC_EncodePriority>
 80009fc:	4602      	mov	r2, r0
 80009fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a02:	4611      	mov	r1, r2
 8000a04:	4618      	mov	r0, r3
 8000a06:	f7ff ff5d 	bl	80008c4 <__NVIC_SetPriority>
}
 8000a0a:	bf00      	nop
 8000a0c:	3718      	adds	r7, #24
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}

08000a12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a12:	b580      	push	{r7, lr}
 8000a14:	b082      	sub	sp, #8
 8000a16:	af00      	add	r7, sp, #0
 8000a18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a1a:	6878      	ldr	r0, [r7, #4]
 8000a1c:	f7ff ffb0 	bl	8000980 <SysTick_Config>
 8000a20:	4603      	mov	r3, r0
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	3708      	adds	r7, #8
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
	...

08000a2c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000a30:	4b0d      	ldr	r3, [pc, #52]	@ (8000a68 <HAL_PWREx_GetVoltageRange+0x3c>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000a38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000a3c:	d102      	bne.n	8000a44 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8000a3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a42:	e00b      	b.n	8000a5c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8000a44:	4b08      	ldr	r3, [pc, #32]	@ (8000a68 <HAL_PWREx_GetVoltageRange+0x3c>)
 8000a46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000a4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000a4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000a52:	d102      	bne.n	8000a5a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8000a54:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000a58:	e000      	b.n	8000a5c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8000a5a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop
 8000a68:	40007000 	.word	0x40007000

08000a6c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	b085      	sub	sp, #20
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d141      	bne.n	8000afe <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000a7a:	4b4b      	ldr	r3, [pc, #300]	@ (8000ba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000a82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000a86:	d131      	bne.n	8000aec <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000a88:	4b47      	ldr	r3, [pc, #284]	@ (8000ba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000a8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000a8e:	4a46      	ldr	r2, [pc, #280]	@ (8000ba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000a90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000a94:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a98:	4b43      	ldr	r3, [pc, #268]	@ (8000ba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000aa0:	4a41      	ldr	r2, [pc, #260]	@ (8000ba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000aa2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000aa6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8000aa8:	4b40      	ldr	r3, [pc, #256]	@ (8000bac <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	2232      	movs	r2, #50	@ 0x32
 8000aae:	fb02 f303 	mul.w	r3, r2, r3
 8000ab2:	4a3f      	ldr	r2, [pc, #252]	@ (8000bb0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000ab4:	fba2 2303 	umull	r2, r3, r2, r3
 8000ab8:	0c9b      	lsrs	r3, r3, #18
 8000aba:	3301      	adds	r3, #1
 8000abc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000abe:	e002      	b.n	8000ac6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	3b01      	subs	r3, #1
 8000ac4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000ac6:	4b38      	ldr	r3, [pc, #224]	@ (8000ba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000ac8:	695b      	ldr	r3, [r3, #20]
 8000aca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ace:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000ad2:	d102      	bne.n	8000ada <HAL_PWREx_ControlVoltageScaling+0x6e>
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d1f2      	bne.n	8000ac0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000ada:	4b33      	ldr	r3, [pc, #204]	@ (8000ba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000adc:	695b      	ldr	r3, [r3, #20]
 8000ade:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ae2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000ae6:	d158      	bne.n	8000b9a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000ae8:	2303      	movs	r3, #3
 8000aea:	e057      	b.n	8000b9c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000aec:	4b2e      	ldr	r3, [pc, #184]	@ (8000ba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000aee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000af2:	4a2d      	ldr	r2, [pc, #180]	@ (8000ba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000af4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000af8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8000afc:	e04d      	b.n	8000b9a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000b04:	d141      	bne.n	8000b8a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000b06:	4b28      	ldr	r3, [pc, #160]	@ (8000ba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000b0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000b12:	d131      	bne.n	8000b78 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000b14:	4b24      	ldr	r3, [pc, #144]	@ (8000ba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000b1a:	4a23      	ldr	r2, [pc, #140]	@ (8000ba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b20:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b24:	4b20      	ldr	r3, [pc, #128]	@ (8000ba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000b2c:	4a1e      	ldr	r2, [pc, #120]	@ (8000ba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b2e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b32:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8000b34:	4b1d      	ldr	r3, [pc, #116]	@ (8000bac <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	2232      	movs	r2, #50	@ 0x32
 8000b3a:	fb02 f303 	mul.w	r3, r2, r3
 8000b3e:	4a1c      	ldr	r2, [pc, #112]	@ (8000bb0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000b40:	fba2 2303 	umull	r2, r3, r2, r3
 8000b44:	0c9b      	lsrs	r3, r3, #18
 8000b46:	3301      	adds	r3, #1
 8000b48:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000b4a:	e002      	b.n	8000b52 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	3b01      	subs	r3, #1
 8000b50:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000b52:	4b15      	ldr	r3, [pc, #84]	@ (8000ba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b54:	695b      	ldr	r3, [r3, #20]
 8000b56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000b5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000b5e:	d102      	bne.n	8000b66 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d1f2      	bne.n	8000b4c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000b66:	4b10      	ldr	r3, [pc, #64]	@ (8000ba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b68:	695b      	ldr	r3, [r3, #20]
 8000b6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000b6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000b72:	d112      	bne.n	8000b9a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000b74:	2303      	movs	r3, #3
 8000b76:	e011      	b.n	8000b9c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000b78:	4b0b      	ldr	r3, [pc, #44]	@ (8000ba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000b7e:	4a0a      	ldr	r2, [pc, #40]	@ (8000ba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b84:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8000b88:	e007      	b.n	8000b9a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000b8a:	4b07      	ldr	r3, [pc, #28]	@ (8000ba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000b92:	4a05      	ldr	r2, [pc, #20]	@ (8000ba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b94:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b98:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000b9a:	2300      	movs	r3, #0
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	3714      	adds	r7, #20
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba6:	4770      	bx	lr
 8000ba8:	40007000 	.word	0x40007000
 8000bac:	20000000 	.word	0x20000000
 8000bb0:	431bde83 	.word	0x431bde83

08000bb4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b088      	sub	sp, #32
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d102      	bne.n	8000bc8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	f000 bc08 	b.w	80013d8 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000bc8:	4b96      	ldr	r3, [pc, #600]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000bca:	689b      	ldr	r3, [r3, #8]
 8000bcc:	f003 030c 	and.w	r3, r3, #12
 8000bd0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000bd2:	4b94      	ldr	r3, [pc, #592]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000bd4:	68db      	ldr	r3, [r3, #12]
 8000bd6:	f003 0303 	and.w	r3, r3, #3
 8000bda:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	f003 0310 	and.w	r3, r3, #16
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	f000 80e4 	beq.w	8000db2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000bea:	69bb      	ldr	r3, [r7, #24]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d007      	beq.n	8000c00 <HAL_RCC_OscConfig+0x4c>
 8000bf0:	69bb      	ldr	r3, [r7, #24]
 8000bf2:	2b0c      	cmp	r3, #12
 8000bf4:	f040 808b 	bne.w	8000d0e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	2b01      	cmp	r3, #1
 8000bfc:	f040 8087 	bne.w	8000d0e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000c00:	4b88      	ldr	r3, [pc, #544]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	f003 0302 	and.w	r3, r3, #2
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d005      	beq.n	8000c18 <HAL_RCC_OscConfig+0x64>
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	699b      	ldr	r3, [r3, #24]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d101      	bne.n	8000c18 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8000c14:	2301      	movs	r3, #1
 8000c16:	e3df      	b.n	80013d8 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	6a1a      	ldr	r2, [r3, #32]
 8000c1c:	4b81      	ldr	r3, [pc, #516]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	f003 0308 	and.w	r3, r3, #8
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d004      	beq.n	8000c32 <HAL_RCC_OscConfig+0x7e>
 8000c28:	4b7e      	ldr	r3, [pc, #504]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000c30:	e005      	b.n	8000c3e <HAL_RCC_OscConfig+0x8a>
 8000c32:	4b7c      	ldr	r3, [pc, #496]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000c34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000c38:	091b      	lsrs	r3, r3, #4
 8000c3a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000c3e:	4293      	cmp	r3, r2
 8000c40:	d223      	bcs.n	8000c8a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	6a1b      	ldr	r3, [r3, #32]
 8000c46:	4618      	mov	r0, r3
 8000c48:	f000 fd94 	bl	8001774 <RCC_SetFlashLatencyFromMSIRange>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d001      	beq.n	8000c56 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8000c52:	2301      	movs	r3, #1
 8000c54:	e3c0      	b.n	80013d8 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000c56:	4b73      	ldr	r3, [pc, #460]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	4a72      	ldr	r2, [pc, #456]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000c5c:	f043 0308 	orr.w	r3, r3, #8
 8000c60:	6013      	str	r3, [r2, #0]
 8000c62:	4b70      	ldr	r3, [pc, #448]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	6a1b      	ldr	r3, [r3, #32]
 8000c6e:	496d      	ldr	r1, [pc, #436]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000c70:	4313      	orrs	r3, r2
 8000c72:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000c74:	4b6b      	ldr	r3, [pc, #428]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000c76:	685b      	ldr	r3, [r3, #4]
 8000c78:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	69db      	ldr	r3, [r3, #28]
 8000c80:	021b      	lsls	r3, r3, #8
 8000c82:	4968      	ldr	r1, [pc, #416]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000c84:	4313      	orrs	r3, r2
 8000c86:	604b      	str	r3, [r1, #4]
 8000c88:	e025      	b.n	8000cd6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000c8a:	4b66      	ldr	r3, [pc, #408]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	4a65      	ldr	r2, [pc, #404]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000c90:	f043 0308 	orr.w	r3, r3, #8
 8000c94:	6013      	str	r3, [r2, #0]
 8000c96:	4b63      	ldr	r3, [pc, #396]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	6a1b      	ldr	r3, [r3, #32]
 8000ca2:	4960      	ldr	r1, [pc, #384]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000ca4:	4313      	orrs	r3, r2
 8000ca6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000ca8:	4b5e      	ldr	r3, [pc, #376]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	69db      	ldr	r3, [r3, #28]
 8000cb4:	021b      	lsls	r3, r3, #8
 8000cb6:	495b      	ldr	r1, [pc, #364]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000cbc:	69bb      	ldr	r3, [r7, #24]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d109      	bne.n	8000cd6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	6a1b      	ldr	r3, [r3, #32]
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f000 fd54 	bl	8001774 <RCC_SetFlashLatencyFromMSIRange>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d001      	beq.n	8000cd6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	e380      	b.n	80013d8 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000cd6:	f000 fcc1 	bl	800165c <HAL_RCC_GetSysClockFreq>
 8000cda:	4602      	mov	r2, r0
 8000cdc:	4b51      	ldr	r3, [pc, #324]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000cde:	689b      	ldr	r3, [r3, #8]
 8000ce0:	091b      	lsrs	r3, r3, #4
 8000ce2:	f003 030f 	and.w	r3, r3, #15
 8000ce6:	4950      	ldr	r1, [pc, #320]	@ (8000e28 <HAL_RCC_OscConfig+0x274>)
 8000ce8:	5ccb      	ldrb	r3, [r1, r3]
 8000cea:	f003 031f 	and.w	r3, r3, #31
 8000cee:	fa22 f303 	lsr.w	r3, r2, r3
 8000cf2:	4a4e      	ldr	r2, [pc, #312]	@ (8000e2c <HAL_RCC_OscConfig+0x278>)
 8000cf4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000cf6:	4b4e      	ldr	r3, [pc, #312]	@ (8000e30 <HAL_RCC_OscConfig+0x27c>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f7ff fd30 	bl	8000760 <HAL_InitTick>
 8000d00:	4603      	mov	r3, r0
 8000d02:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000d04:	7bfb      	ldrb	r3, [r7, #15]
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d052      	beq.n	8000db0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8000d0a:	7bfb      	ldrb	r3, [r7, #15]
 8000d0c:	e364      	b.n	80013d8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	699b      	ldr	r3, [r3, #24]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d032      	beq.n	8000d7c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000d16:	4b43      	ldr	r3, [pc, #268]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	4a42      	ldr	r2, [pc, #264]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000d1c:	f043 0301 	orr.w	r3, r3, #1
 8000d20:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000d22:	f7ff fd6d 	bl	8000800 <HAL_GetTick>
 8000d26:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000d28:	e008      	b.n	8000d3c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000d2a:	f7ff fd69 	bl	8000800 <HAL_GetTick>
 8000d2e:	4602      	mov	r2, r0
 8000d30:	693b      	ldr	r3, [r7, #16]
 8000d32:	1ad3      	subs	r3, r2, r3
 8000d34:	2b02      	cmp	r3, #2
 8000d36:	d901      	bls.n	8000d3c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8000d38:	2303      	movs	r3, #3
 8000d3a:	e34d      	b.n	80013d8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000d3c:	4b39      	ldr	r3, [pc, #228]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	f003 0302 	and.w	r3, r3, #2
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d0f0      	beq.n	8000d2a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d48:	4b36      	ldr	r3, [pc, #216]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	4a35      	ldr	r2, [pc, #212]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000d4e:	f043 0308 	orr.w	r3, r3, #8
 8000d52:	6013      	str	r3, [r2, #0]
 8000d54:	4b33      	ldr	r3, [pc, #204]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	6a1b      	ldr	r3, [r3, #32]
 8000d60:	4930      	ldr	r1, [pc, #192]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000d62:	4313      	orrs	r3, r2
 8000d64:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d66:	4b2f      	ldr	r3, [pc, #188]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	69db      	ldr	r3, [r3, #28]
 8000d72:	021b      	lsls	r3, r3, #8
 8000d74:	492b      	ldr	r1, [pc, #172]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000d76:	4313      	orrs	r3, r2
 8000d78:	604b      	str	r3, [r1, #4]
 8000d7a:	e01a      	b.n	8000db2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000d7c:	4b29      	ldr	r3, [pc, #164]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4a28      	ldr	r2, [pc, #160]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000d82:	f023 0301 	bic.w	r3, r3, #1
 8000d86:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000d88:	f7ff fd3a 	bl	8000800 <HAL_GetTick>
 8000d8c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000d8e:	e008      	b.n	8000da2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000d90:	f7ff fd36 	bl	8000800 <HAL_GetTick>
 8000d94:	4602      	mov	r2, r0
 8000d96:	693b      	ldr	r3, [r7, #16]
 8000d98:	1ad3      	subs	r3, r2, r3
 8000d9a:	2b02      	cmp	r3, #2
 8000d9c:	d901      	bls.n	8000da2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8000d9e:	2303      	movs	r3, #3
 8000da0:	e31a      	b.n	80013d8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000da2:	4b20      	ldr	r3, [pc, #128]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	f003 0302 	and.w	r3, r3, #2
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d1f0      	bne.n	8000d90 <HAL_RCC_OscConfig+0x1dc>
 8000dae:	e000      	b.n	8000db2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000db0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	f003 0301 	and.w	r3, r3, #1
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d073      	beq.n	8000ea6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000dbe:	69bb      	ldr	r3, [r7, #24]
 8000dc0:	2b08      	cmp	r3, #8
 8000dc2:	d005      	beq.n	8000dd0 <HAL_RCC_OscConfig+0x21c>
 8000dc4:	69bb      	ldr	r3, [r7, #24]
 8000dc6:	2b0c      	cmp	r3, #12
 8000dc8:	d10e      	bne.n	8000de8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000dca:	697b      	ldr	r3, [r7, #20]
 8000dcc:	2b03      	cmp	r3, #3
 8000dce:	d10b      	bne.n	8000de8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dd0:	4b14      	ldr	r3, [pc, #80]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d063      	beq.n	8000ea4 <HAL_RCC_OscConfig+0x2f0>
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d15f      	bne.n	8000ea4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000de4:	2301      	movs	r3, #1
 8000de6:	e2f7      	b.n	80013d8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	685b      	ldr	r3, [r3, #4]
 8000dec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000df0:	d106      	bne.n	8000e00 <HAL_RCC_OscConfig+0x24c>
 8000df2:	4b0c      	ldr	r3, [pc, #48]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	4a0b      	ldr	r2, [pc, #44]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000df8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000dfc:	6013      	str	r3, [r2, #0]
 8000dfe:	e025      	b.n	8000e4c <HAL_RCC_OscConfig+0x298>
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000e08:	d114      	bne.n	8000e34 <HAL_RCC_OscConfig+0x280>
 8000e0a:	4b06      	ldr	r3, [pc, #24]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	4a05      	ldr	r2, [pc, #20]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000e10:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e14:	6013      	str	r3, [r2, #0]
 8000e16:	4b03      	ldr	r3, [pc, #12]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	4a02      	ldr	r2, [pc, #8]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000e1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e20:	6013      	str	r3, [r2, #0]
 8000e22:	e013      	b.n	8000e4c <HAL_RCC_OscConfig+0x298>
 8000e24:	40021000 	.word	0x40021000
 8000e28:	08001ad4 	.word	0x08001ad4
 8000e2c:	20000000 	.word	0x20000000
 8000e30:	20000004 	.word	0x20000004
 8000e34:	4ba0      	ldr	r3, [pc, #640]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a9f      	ldr	r2, [pc, #636]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 8000e3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e3e:	6013      	str	r3, [r2, #0]
 8000e40:	4b9d      	ldr	r3, [pc, #628]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	4a9c      	ldr	r2, [pc, #624]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 8000e46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d013      	beq.n	8000e7c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e54:	f7ff fcd4 	bl	8000800 <HAL_GetTick>
 8000e58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000e5a:	e008      	b.n	8000e6e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e5c:	f7ff fcd0 	bl	8000800 <HAL_GetTick>
 8000e60:	4602      	mov	r2, r0
 8000e62:	693b      	ldr	r3, [r7, #16]
 8000e64:	1ad3      	subs	r3, r2, r3
 8000e66:	2b64      	cmp	r3, #100	@ 0x64
 8000e68:	d901      	bls.n	8000e6e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000e6a:	2303      	movs	r3, #3
 8000e6c:	e2b4      	b.n	80013d8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000e6e:	4b92      	ldr	r3, [pc, #584]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d0f0      	beq.n	8000e5c <HAL_RCC_OscConfig+0x2a8>
 8000e7a:	e014      	b.n	8000ea6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e7c:	f7ff fcc0 	bl	8000800 <HAL_GetTick>
 8000e80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000e82:	e008      	b.n	8000e96 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e84:	f7ff fcbc 	bl	8000800 <HAL_GetTick>
 8000e88:	4602      	mov	r2, r0
 8000e8a:	693b      	ldr	r3, [r7, #16]
 8000e8c:	1ad3      	subs	r3, r2, r3
 8000e8e:	2b64      	cmp	r3, #100	@ 0x64
 8000e90:	d901      	bls.n	8000e96 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000e92:	2303      	movs	r3, #3
 8000e94:	e2a0      	b.n	80013d8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000e96:	4b88      	ldr	r3, [pc, #544]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d1f0      	bne.n	8000e84 <HAL_RCC_OscConfig+0x2d0>
 8000ea2:	e000      	b.n	8000ea6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ea4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f003 0302 	and.w	r3, r3, #2
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d060      	beq.n	8000f74 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000eb2:	69bb      	ldr	r3, [r7, #24]
 8000eb4:	2b04      	cmp	r3, #4
 8000eb6:	d005      	beq.n	8000ec4 <HAL_RCC_OscConfig+0x310>
 8000eb8:	69bb      	ldr	r3, [r7, #24]
 8000eba:	2b0c      	cmp	r3, #12
 8000ebc:	d119      	bne.n	8000ef2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	2b02      	cmp	r3, #2
 8000ec2:	d116      	bne.n	8000ef2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000ec4:	4b7c      	ldr	r3, [pc, #496]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d005      	beq.n	8000edc <HAL_RCC_OscConfig+0x328>
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	68db      	ldr	r3, [r3, #12]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d101      	bne.n	8000edc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000ed8:	2301      	movs	r3, #1
 8000eda:	e27d      	b.n	80013d8 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000edc:	4b76      	ldr	r3, [pc, #472]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	691b      	ldr	r3, [r3, #16]
 8000ee8:	061b      	lsls	r3, r3, #24
 8000eea:	4973      	ldr	r1, [pc, #460]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 8000eec:	4313      	orrs	r3, r2
 8000eee:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000ef0:	e040      	b.n	8000f74 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	68db      	ldr	r3, [r3, #12]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d023      	beq.n	8000f42 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000efa:	4b6f      	ldr	r3, [pc, #444]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	4a6e      	ldr	r2, [pc, #440]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 8000f00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f06:	f7ff fc7b 	bl	8000800 <HAL_GetTick>
 8000f0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000f0c:	e008      	b.n	8000f20 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f0e:	f7ff fc77 	bl	8000800 <HAL_GetTick>
 8000f12:	4602      	mov	r2, r0
 8000f14:	693b      	ldr	r3, [r7, #16]
 8000f16:	1ad3      	subs	r3, r2, r3
 8000f18:	2b02      	cmp	r3, #2
 8000f1a:	d901      	bls.n	8000f20 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000f1c:	2303      	movs	r3, #3
 8000f1e:	e25b      	b.n	80013d8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000f20:	4b65      	ldr	r3, [pc, #404]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d0f0      	beq.n	8000f0e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f2c:	4b62      	ldr	r3, [pc, #392]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	691b      	ldr	r3, [r3, #16]
 8000f38:	061b      	lsls	r3, r3, #24
 8000f3a:	495f      	ldr	r1, [pc, #380]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 8000f3c:	4313      	orrs	r3, r2
 8000f3e:	604b      	str	r3, [r1, #4]
 8000f40:	e018      	b.n	8000f74 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f42:	4b5d      	ldr	r3, [pc, #372]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	4a5c      	ldr	r2, [pc, #368]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 8000f48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000f4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f4e:	f7ff fc57 	bl	8000800 <HAL_GetTick>
 8000f52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000f54:	e008      	b.n	8000f68 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f56:	f7ff fc53 	bl	8000800 <HAL_GetTick>
 8000f5a:	4602      	mov	r2, r0
 8000f5c:	693b      	ldr	r3, [r7, #16]
 8000f5e:	1ad3      	subs	r3, r2, r3
 8000f60:	2b02      	cmp	r3, #2
 8000f62:	d901      	bls.n	8000f68 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8000f64:	2303      	movs	r3, #3
 8000f66:	e237      	b.n	80013d8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000f68:	4b53      	ldr	r3, [pc, #332]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d1f0      	bne.n	8000f56 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f003 0308 	and.w	r3, r3, #8
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d03c      	beq.n	8000ffa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	695b      	ldr	r3, [r3, #20]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d01c      	beq.n	8000fc2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f88:	4b4b      	ldr	r3, [pc, #300]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 8000f8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f8e:	4a4a      	ldr	r2, [pc, #296]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 8000f90:	f043 0301 	orr.w	r3, r3, #1
 8000f94:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f98:	f7ff fc32 	bl	8000800 <HAL_GetTick>
 8000f9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000f9e:	e008      	b.n	8000fb2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fa0:	f7ff fc2e 	bl	8000800 <HAL_GetTick>
 8000fa4:	4602      	mov	r2, r0
 8000fa6:	693b      	ldr	r3, [r7, #16]
 8000fa8:	1ad3      	subs	r3, r2, r3
 8000faa:	2b02      	cmp	r3, #2
 8000fac:	d901      	bls.n	8000fb2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8000fae:	2303      	movs	r3, #3
 8000fb0:	e212      	b.n	80013d8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000fb2:	4b41      	ldr	r3, [pc, #260]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 8000fb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000fb8:	f003 0302 	and.w	r3, r3, #2
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d0ef      	beq.n	8000fa0 <HAL_RCC_OscConfig+0x3ec>
 8000fc0:	e01b      	b.n	8000ffa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000fc2:	4b3d      	ldr	r3, [pc, #244]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 8000fc4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000fc8:	4a3b      	ldr	r2, [pc, #236]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 8000fca:	f023 0301 	bic.w	r3, r3, #1
 8000fce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fd2:	f7ff fc15 	bl	8000800 <HAL_GetTick>
 8000fd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000fd8:	e008      	b.n	8000fec <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fda:	f7ff fc11 	bl	8000800 <HAL_GetTick>
 8000fde:	4602      	mov	r2, r0
 8000fe0:	693b      	ldr	r3, [r7, #16]
 8000fe2:	1ad3      	subs	r3, r2, r3
 8000fe4:	2b02      	cmp	r3, #2
 8000fe6:	d901      	bls.n	8000fec <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8000fe8:	2303      	movs	r3, #3
 8000fea:	e1f5      	b.n	80013d8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000fec:	4b32      	ldr	r3, [pc, #200]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 8000fee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000ff2:	f003 0302 	and.w	r3, r3, #2
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d1ef      	bne.n	8000fda <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f003 0304 	and.w	r3, r3, #4
 8001002:	2b00      	cmp	r3, #0
 8001004:	f000 80a6 	beq.w	8001154 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001008:	2300      	movs	r3, #0
 800100a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800100c:	4b2a      	ldr	r3, [pc, #168]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 800100e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001010:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001014:	2b00      	cmp	r3, #0
 8001016:	d10d      	bne.n	8001034 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001018:	4b27      	ldr	r3, [pc, #156]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 800101a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800101c:	4a26      	ldr	r2, [pc, #152]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 800101e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001022:	6593      	str	r3, [r2, #88]	@ 0x58
 8001024:	4b24      	ldr	r3, [pc, #144]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 8001026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001028:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800102c:	60bb      	str	r3, [r7, #8]
 800102e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001030:	2301      	movs	r3, #1
 8001032:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001034:	4b21      	ldr	r3, [pc, #132]	@ (80010bc <HAL_RCC_OscConfig+0x508>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800103c:	2b00      	cmp	r3, #0
 800103e:	d118      	bne.n	8001072 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001040:	4b1e      	ldr	r3, [pc, #120]	@ (80010bc <HAL_RCC_OscConfig+0x508>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a1d      	ldr	r2, [pc, #116]	@ (80010bc <HAL_RCC_OscConfig+0x508>)
 8001046:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800104a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800104c:	f7ff fbd8 	bl	8000800 <HAL_GetTick>
 8001050:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001052:	e008      	b.n	8001066 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001054:	f7ff fbd4 	bl	8000800 <HAL_GetTick>
 8001058:	4602      	mov	r2, r0
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	1ad3      	subs	r3, r2, r3
 800105e:	2b02      	cmp	r3, #2
 8001060:	d901      	bls.n	8001066 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001062:	2303      	movs	r3, #3
 8001064:	e1b8      	b.n	80013d8 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001066:	4b15      	ldr	r3, [pc, #84]	@ (80010bc <HAL_RCC_OscConfig+0x508>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800106e:	2b00      	cmp	r3, #0
 8001070:	d0f0      	beq.n	8001054 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	689b      	ldr	r3, [r3, #8]
 8001076:	2b01      	cmp	r3, #1
 8001078:	d108      	bne.n	800108c <HAL_RCC_OscConfig+0x4d8>
 800107a:	4b0f      	ldr	r3, [pc, #60]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 800107c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001080:	4a0d      	ldr	r2, [pc, #52]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 8001082:	f043 0301 	orr.w	r3, r3, #1
 8001086:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800108a:	e029      	b.n	80010e0 <HAL_RCC_OscConfig+0x52c>
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	689b      	ldr	r3, [r3, #8]
 8001090:	2b05      	cmp	r3, #5
 8001092:	d115      	bne.n	80010c0 <HAL_RCC_OscConfig+0x50c>
 8001094:	4b08      	ldr	r3, [pc, #32]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 8001096:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800109a:	4a07      	ldr	r2, [pc, #28]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 800109c:	f043 0304 	orr.w	r3, r3, #4
 80010a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80010a4:	4b04      	ldr	r3, [pc, #16]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 80010a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010aa:	4a03      	ldr	r2, [pc, #12]	@ (80010b8 <HAL_RCC_OscConfig+0x504>)
 80010ac:	f043 0301 	orr.w	r3, r3, #1
 80010b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80010b4:	e014      	b.n	80010e0 <HAL_RCC_OscConfig+0x52c>
 80010b6:	bf00      	nop
 80010b8:	40021000 	.word	0x40021000
 80010bc:	40007000 	.word	0x40007000
 80010c0:	4b9d      	ldr	r3, [pc, #628]	@ (8001338 <HAL_RCC_OscConfig+0x784>)
 80010c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010c6:	4a9c      	ldr	r2, [pc, #624]	@ (8001338 <HAL_RCC_OscConfig+0x784>)
 80010c8:	f023 0301 	bic.w	r3, r3, #1
 80010cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80010d0:	4b99      	ldr	r3, [pc, #612]	@ (8001338 <HAL_RCC_OscConfig+0x784>)
 80010d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010d6:	4a98      	ldr	r2, [pc, #608]	@ (8001338 <HAL_RCC_OscConfig+0x784>)
 80010d8:	f023 0304 	bic.w	r3, r3, #4
 80010dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	689b      	ldr	r3, [r3, #8]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d016      	beq.n	8001116 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010e8:	f7ff fb8a 	bl	8000800 <HAL_GetTick>
 80010ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80010ee:	e00a      	b.n	8001106 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010f0:	f7ff fb86 	bl	8000800 <HAL_GetTick>
 80010f4:	4602      	mov	r2, r0
 80010f6:	693b      	ldr	r3, [r7, #16]
 80010f8:	1ad3      	subs	r3, r2, r3
 80010fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010fe:	4293      	cmp	r3, r2
 8001100:	d901      	bls.n	8001106 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001102:	2303      	movs	r3, #3
 8001104:	e168      	b.n	80013d8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001106:	4b8c      	ldr	r3, [pc, #560]	@ (8001338 <HAL_RCC_OscConfig+0x784>)
 8001108:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800110c:	f003 0302 	and.w	r3, r3, #2
 8001110:	2b00      	cmp	r3, #0
 8001112:	d0ed      	beq.n	80010f0 <HAL_RCC_OscConfig+0x53c>
 8001114:	e015      	b.n	8001142 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001116:	f7ff fb73 	bl	8000800 <HAL_GetTick>
 800111a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800111c:	e00a      	b.n	8001134 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800111e:	f7ff fb6f 	bl	8000800 <HAL_GetTick>
 8001122:	4602      	mov	r2, r0
 8001124:	693b      	ldr	r3, [r7, #16]
 8001126:	1ad3      	subs	r3, r2, r3
 8001128:	f241 3288 	movw	r2, #5000	@ 0x1388
 800112c:	4293      	cmp	r3, r2
 800112e:	d901      	bls.n	8001134 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001130:	2303      	movs	r3, #3
 8001132:	e151      	b.n	80013d8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001134:	4b80      	ldr	r3, [pc, #512]	@ (8001338 <HAL_RCC_OscConfig+0x784>)
 8001136:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800113a:	f003 0302 	and.w	r3, r3, #2
 800113e:	2b00      	cmp	r3, #0
 8001140:	d1ed      	bne.n	800111e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001142:	7ffb      	ldrb	r3, [r7, #31]
 8001144:	2b01      	cmp	r3, #1
 8001146:	d105      	bne.n	8001154 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001148:	4b7b      	ldr	r3, [pc, #492]	@ (8001338 <HAL_RCC_OscConfig+0x784>)
 800114a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800114c:	4a7a      	ldr	r2, [pc, #488]	@ (8001338 <HAL_RCC_OscConfig+0x784>)
 800114e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001152:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f003 0320 	and.w	r3, r3, #32
 800115c:	2b00      	cmp	r3, #0
 800115e:	d03c      	beq.n	80011da <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001164:	2b00      	cmp	r3, #0
 8001166:	d01c      	beq.n	80011a2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001168:	4b73      	ldr	r3, [pc, #460]	@ (8001338 <HAL_RCC_OscConfig+0x784>)
 800116a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800116e:	4a72      	ldr	r2, [pc, #456]	@ (8001338 <HAL_RCC_OscConfig+0x784>)
 8001170:	f043 0301 	orr.w	r3, r3, #1
 8001174:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001178:	f7ff fb42 	bl	8000800 <HAL_GetTick>
 800117c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800117e:	e008      	b.n	8001192 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001180:	f7ff fb3e 	bl	8000800 <HAL_GetTick>
 8001184:	4602      	mov	r2, r0
 8001186:	693b      	ldr	r3, [r7, #16]
 8001188:	1ad3      	subs	r3, r2, r3
 800118a:	2b02      	cmp	r3, #2
 800118c:	d901      	bls.n	8001192 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800118e:	2303      	movs	r3, #3
 8001190:	e122      	b.n	80013d8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001192:	4b69      	ldr	r3, [pc, #420]	@ (8001338 <HAL_RCC_OscConfig+0x784>)
 8001194:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001198:	f003 0302 	and.w	r3, r3, #2
 800119c:	2b00      	cmp	r3, #0
 800119e:	d0ef      	beq.n	8001180 <HAL_RCC_OscConfig+0x5cc>
 80011a0:	e01b      	b.n	80011da <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80011a2:	4b65      	ldr	r3, [pc, #404]	@ (8001338 <HAL_RCC_OscConfig+0x784>)
 80011a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80011a8:	4a63      	ldr	r2, [pc, #396]	@ (8001338 <HAL_RCC_OscConfig+0x784>)
 80011aa:	f023 0301 	bic.w	r3, r3, #1
 80011ae:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011b2:	f7ff fb25 	bl	8000800 <HAL_GetTick>
 80011b6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80011b8:	e008      	b.n	80011cc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80011ba:	f7ff fb21 	bl	8000800 <HAL_GetTick>
 80011be:	4602      	mov	r2, r0
 80011c0:	693b      	ldr	r3, [r7, #16]
 80011c2:	1ad3      	subs	r3, r2, r3
 80011c4:	2b02      	cmp	r3, #2
 80011c6:	d901      	bls.n	80011cc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80011c8:	2303      	movs	r3, #3
 80011ca:	e105      	b.n	80013d8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80011cc:	4b5a      	ldr	r3, [pc, #360]	@ (8001338 <HAL_RCC_OscConfig+0x784>)
 80011ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80011d2:	f003 0302 	and.w	r3, r3, #2
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d1ef      	bne.n	80011ba <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011de:	2b00      	cmp	r3, #0
 80011e0:	f000 80f9 	beq.w	80013d6 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011e8:	2b02      	cmp	r3, #2
 80011ea:	f040 80cf 	bne.w	800138c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80011ee:	4b52      	ldr	r3, [pc, #328]	@ (8001338 <HAL_RCC_OscConfig+0x784>)
 80011f0:	68db      	ldr	r3, [r3, #12]
 80011f2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	f003 0203 	and.w	r2, r3, #3
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011fe:	429a      	cmp	r2, r3
 8001200:	d12c      	bne.n	800125c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001202:	697b      	ldr	r3, [r7, #20]
 8001204:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120c:	3b01      	subs	r3, #1
 800120e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001210:	429a      	cmp	r2, r3
 8001212:	d123      	bne.n	800125c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800121e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001220:	429a      	cmp	r2, r3
 8001222:	d11b      	bne.n	800125c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800122e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001230:	429a      	cmp	r2, r3
 8001232:	d113      	bne.n	800125c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800123e:	085b      	lsrs	r3, r3, #1
 8001240:	3b01      	subs	r3, #1
 8001242:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001244:	429a      	cmp	r2, r3
 8001246:	d109      	bne.n	800125c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001248:	697b      	ldr	r3, [r7, #20]
 800124a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001252:	085b      	lsrs	r3, r3, #1
 8001254:	3b01      	subs	r3, #1
 8001256:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001258:	429a      	cmp	r2, r3
 800125a:	d071      	beq.n	8001340 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800125c:	69bb      	ldr	r3, [r7, #24]
 800125e:	2b0c      	cmp	r3, #12
 8001260:	d068      	beq.n	8001334 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001262:	4b35      	ldr	r3, [pc, #212]	@ (8001338 <HAL_RCC_OscConfig+0x784>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800126a:	2b00      	cmp	r3, #0
 800126c:	d105      	bne.n	800127a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800126e:	4b32      	ldr	r3, [pc, #200]	@ (8001338 <HAL_RCC_OscConfig+0x784>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800127a:	2301      	movs	r3, #1
 800127c:	e0ac      	b.n	80013d8 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800127e:	4b2e      	ldr	r3, [pc, #184]	@ (8001338 <HAL_RCC_OscConfig+0x784>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4a2d      	ldr	r2, [pc, #180]	@ (8001338 <HAL_RCC_OscConfig+0x784>)
 8001284:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001288:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800128a:	f7ff fab9 	bl	8000800 <HAL_GetTick>
 800128e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001290:	e008      	b.n	80012a4 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001292:	f7ff fab5 	bl	8000800 <HAL_GetTick>
 8001296:	4602      	mov	r2, r0
 8001298:	693b      	ldr	r3, [r7, #16]
 800129a:	1ad3      	subs	r3, r2, r3
 800129c:	2b02      	cmp	r3, #2
 800129e:	d901      	bls.n	80012a4 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80012a0:	2303      	movs	r3, #3
 80012a2:	e099      	b.n	80013d8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80012a4:	4b24      	ldr	r3, [pc, #144]	@ (8001338 <HAL_RCC_OscConfig+0x784>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d1f0      	bne.n	8001292 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012b0:	4b21      	ldr	r3, [pc, #132]	@ (8001338 <HAL_RCC_OscConfig+0x784>)
 80012b2:	68da      	ldr	r2, [r3, #12]
 80012b4:	4b21      	ldr	r3, [pc, #132]	@ (800133c <HAL_RCC_OscConfig+0x788>)
 80012b6:	4013      	ands	r3, r2
 80012b8:	687a      	ldr	r2, [r7, #4]
 80012ba:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80012bc:	687a      	ldr	r2, [r7, #4]
 80012be:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80012c0:	3a01      	subs	r2, #1
 80012c2:	0112      	lsls	r2, r2, #4
 80012c4:	4311      	orrs	r1, r2
 80012c6:	687a      	ldr	r2, [r7, #4]
 80012c8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80012ca:	0212      	lsls	r2, r2, #8
 80012cc:	4311      	orrs	r1, r2
 80012ce:	687a      	ldr	r2, [r7, #4]
 80012d0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80012d2:	0852      	lsrs	r2, r2, #1
 80012d4:	3a01      	subs	r2, #1
 80012d6:	0552      	lsls	r2, r2, #21
 80012d8:	4311      	orrs	r1, r2
 80012da:	687a      	ldr	r2, [r7, #4]
 80012dc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80012de:	0852      	lsrs	r2, r2, #1
 80012e0:	3a01      	subs	r2, #1
 80012e2:	0652      	lsls	r2, r2, #25
 80012e4:	4311      	orrs	r1, r2
 80012e6:	687a      	ldr	r2, [r7, #4]
 80012e8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80012ea:	06d2      	lsls	r2, r2, #27
 80012ec:	430a      	orrs	r2, r1
 80012ee:	4912      	ldr	r1, [pc, #72]	@ (8001338 <HAL_RCC_OscConfig+0x784>)
 80012f0:	4313      	orrs	r3, r2
 80012f2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80012f4:	4b10      	ldr	r3, [pc, #64]	@ (8001338 <HAL_RCC_OscConfig+0x784>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a0f      	ldr	r2, [pc, #60]	@ (8001338 <HAL_RCC_OscConfig+0x784>)
 80012fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80012fe:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001300:	4b0d      	ldr	r3, [pc, #52]	@ (8001338 <HAL_RCC_OscConfig+0x784>)
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	4a0c      	ldr	r2, [pc, #48]	@ (8001338 <HAL_RCC_OscConfig+0x784>)
 8001306:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800130a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800130c:	f7ff fa78 	bl	8000800 <HAL_GetTick>
 8001310:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001312:	e008      	b.n	8001326 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001314:	f7ff fa74 	bl	8000800 <HAL_GetTick>
 8001318:	4602      	mov	r2, r0
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	1ad3      	subs	r3, r2, r3
 800131e:	2b02      	cmp	r3, #2
 8001320:	d901      	bls.n	8001326 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8001322:	2303      	movs	r3, #3
 8001324:	e058      	b.n	80013d8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001326:	4b04      	ldr	r3, [pc, #16]	@ (8001338 <HAL_RCC_OscConfig+0x784>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800132e:	2b00      	cmp	r3, #0
 8001330:	d0f0      	beq.n	8001314 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001332:	e050      	b.n	80013d6 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001334:	2301      	movs	r3, #1
 8001336:	e04f      	b.n	80013d8 <HAL_RCC_OscConfig+0x824>
 8001338:	40021000 	.word	0x40021000
 800133c:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001340:	4b27      	ldr	r3, [pc, #156]	@ (80013e0 <HAL_RCC_OscConfig+0x82c>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001348:	2b00      	cmp	r3, #0
 800134a:	d144      	bne.n	80013d6 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800134c:	4b24      	ldr	r3, [pc, #144]	@ (80013e0 <HAL_RCC_OscConfig+0x82c>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a23      	ldr	r2, [pc, #140]	@ (80013e0 <HAL_RCC_OscConfig+0x82c>)
 8001352:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001356:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001358:	4b21      	ldr	r3, [pc, #132]	@ (80013e0 <HAL_RCC_OscConfig+0x82c>)
 800135a:	68db      	ldr	r3, [r3, #12]
 800135c:	4a20      	ldr	r2, [pc, #128]	@ (80013e0 <HAL_RCC_OscConfig+0x82c>)
 800135e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001362:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001364:	f7ff fa4c 	bl	8000800 <HAL_GetTick>
 8001368:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800136a:	e008      	b.n	800137e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800136c:	f7ff fa48 	bl	8000800 <HAL_GetTick>
 8001370:	4602      	mov	r2, r0
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	2b02      	cmp	r3, #2
 8001378:	d901      	bls.n	800137e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800137a:	2303      	movs	r3, #3
 800137c:	e02c      	b.n	80013d8 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800137e:	4b18      	ldr	r3, [pc, #96]	@ (80013e0 <HAL_RCC_OscConfig+0x82c>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d0f0      	beq.n	800136c <HAL_RCC_OscConfig+0x7b8>
 800138a:	e024      	b.n	80013d6 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800138c:	69bb      	ldr	r3, [r7, #24]
 800138e:	2b0c      	cmp	r3, #12
 8001390:	d01f      	beq.n	80013d2 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001392:	4b13      	ldr	r3, [pc, #76]	@ (80013e0 <HAL_RCC_OscConfig+0x82c>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a12      	ldr	r2, [pc, #72]	@ (80013e0 <HAL_RCC_OscConfig+0x82c>)
 8001398:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800139c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800139e:	f7ff fa2f 	bl	8000800 <HAL_GetTick>
 80013a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80013a4:	e008      	b.n	80013b8 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013a6:	f7ff fa2b 	bl	8000800 <HAL_GetTick>
 80013aa:	4602      	mov	r2, r0
 80013ac:	693b      	ldr	r3, [r7, #16]
 80013ae:	1ad3      	subs	r3, r2, r3
 80013b0:	2b02      	cmp	r3, #2
 80013b2:	d901      	bls.n	80013b8 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80013b4:	2303      	movs	r3, #3
 80013b6:	e00f      	b.n	80013d8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80013b8:	4b09      	ldr	r3, [pc, #36]	@ (80013e0 <HAL_RCC_OscConfig+0x82c>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d1f0      	bne.n	80013a6 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80013c4:	4b06      	ldr	r3, [pc, #24]	@ (80013e0 <HAL_RCC_OscConfig+0x82c>)
 80013c6:	68da      	ldr	r2, [r3, #12]
 80013c8:	4905      	ldr	r1, [pc, #20]	@ (80013e0 <HAL_RCC_OscConfig+0x82c>)
 80013ca:	4b06      	ldr	r3, [pc, #24]	@ (80013e4 <HAL_RCC_OscConfig+0x830>)
 80013cc:	4013      	ands	r3, r2
 80013ce:	60cb      	str	r3, [r1, #12]
 80013d0:	e001      	b.n	80013d6 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e000      	b.n	80013d8 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80013d6:	2300      	movs	r3, #0
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3720      	adds	r7, #32
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	40021000 	.word	0x40021000
 80013e4:	feeefffc 	.word	0xfeeefffc

080013e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b086      	sub	sp, #24
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80013f2:	2300      	movs	r3, #0
 80013f4:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d101      	bne.n	8001400 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80013fc:	2301      	movs	r3, #1
 80013fe:	e11d      	b.n	800163c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001400:	4b90      	ldr	r3, [pc, #576]	@ (8001644 <HAL_RCC_ClockConfig+0x25c>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f003 030f 	and.w	r3, r3, #15
 8001408:	683a      	ldr	r2, [r7, #0]
 800140a:	429a      	cmp	r2, r3
 800140c:	d910      	bls.n	8001430 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800140e:	4b8d      	ldr	r3, [pc, #564]	@ (8001644 <HAL_RCC_ClockConfig+0x25c>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f023 020f 	bic.w	r2, r3, #15
 8001416:	498b      	ldr	r1, [pc, #556]	@ (8001644 <HAL_RCC_ClockConfig+0x25c>)
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	4313      	orrs	r3, r2
 800141c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800141e:	4b89      	ldr	r3, [pc, #548]	@ (8001644 <HAL_RCC_ClockConfig+0x25c>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f003 030f 	and.w	r3, r3, #15
 8001426:	683a      	ldr	r2, [r7, #0]
 8001428:	429a      	cmp	r2, r3
 800142a:	d001      	beq.n	8001430 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800142c:	2301      	movs	r3, #1
 800142e:	e105      	b.n	800163c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f003 0302 	and.w	r3, r3, #2
 8001438:	2b00      	cmp	r3, #0
 800143a:	d010      	beq.n	800145e <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	689a      	ldr	r2, [r3, #8]
 8001440:	4b81      	ldr	r3, [pc, #516]	@ (8001648 <HAL_RCC_ClockConfig+0x260>)
 8001442:	689b      	ldr	r3, [r3, #8]
 8001444:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001448:	429a      	cmp	r2, r3
 800144a:	d908      	bls.n	800145e <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800144c:	4b7e      	ldr	r3, [pc, #504]	@ (8001648 <HAL_RCC_ClockConfig+0x260>)
 800144e:	689b      	ldr	r3, [r3, #8]
 8001450:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	689b      	ldr	r3, [r3, #8]
 8001458:	497b      	ldr	r1, [pc, #492]	@ (8001648 <HAL_RCC_ClockConfig+0x260>)
 800145a:	4313      	orrs	r3, r2
 800145c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f003 0301 	and.w	r3, r3, #1
 8001466:	2b00      	cmp	r3, #0
 8001468:	d079      	beq.n	800155e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	2b03      	cmp	r3, #3
 8001470:	d11e      	bne.n	80014b0 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001472:	4b75      	ldr	r3, [pc, #468]	@ (8001648 <HAL_RCC_ClockConfig+0x260>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800147a:	2b00      	cmp	r3, #0
 800147c:	d101      	bne.n	8001482 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800147e:	2301      	movs	r3, #1
 8001480:	e0dc      	b.n	800163c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8001482:	f000 f9d1 	bl	8001828 <RCC_GetSysClockFreqFromPLLSource>
 8001486:	4603      	mov	r3, r0
 8001488:	4a70      	ldr	r2, [pc, #448]	@ (800164c <HAL_RCC_ClockConfig+0x264>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d946      	bls.n	800151c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800148e:	4b6e      	ldr	r3, [pc, #440]	@ (8001648 <HAL_RCC_ClockConfig+0x260>)
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d140      	bne.n	800151c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800149a:	4b6b      	ldr	r3, [pc, #428]	@ (8001648 <HAL_RCC_ClockConfig+0x260>)
 800149c:	689b      	ldr	r3, [r3, #8]
 800149e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80014a2:	4a69      	ldr	r2, [pc, #420]	@ (8001648 <HAL_RCC_ClockConfig+0x260>)
 80014a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014a8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80014aa:	2380      	movs	r3, #128	@ 0x80
 80014ac:	617b      	str	r3, [r7, #20]
 80014ae:	e035      	b.n	800151c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	2b02      	cmp	r3, #2
 80014b6:	d107      	bne.n	80014c8 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014b8:	4b63      	ldr	r3, [pc, #396]	@ (8001648 <HAL_RCC_ClockConfig+0x260>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d115      	bne.n	80014f0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80014c4:	2301      	movs	r3, #1
 80014c6:	e0b9      	b.n	800163c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d107      	bne.n	80014e0 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80014d0:	4b5d      	ldr	r3, [pc, #372]	@ (8001648 <HAL_RCC_ClockConfig+0x260>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f003 0302 	and.w	r3, r3, #2
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d109      	bne.n	80014f0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80014dc:	2301      	movs	r3, #1
 80014de:	e0ad      	b.n	800163c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014e0:	4b59      	ldr	r3, [pc, #356]	@ (8001648 <HAL_RCC_ClockConfig+0x260>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d101      	bne.n	80014f0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80014ec:	2301      	movs	r3, #1
 80014ee:	e0a5      	b.n	800163c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80014f0:	f000 f8b4 	bl	800165c <HAL_RCC_GetSysClockFreq>
 80014f4:	4603      	mov	r3, r0
 80014f6:	4a55      	ldr	r2, [pc, #340]	@ (800164c <HAL_RCC_ClockConfig+0x264>)
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d90f      	bls.n	800151c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80014fc:	4b52      	ldr	r3, [pc, #328]	@ (8001648 <HAL_RCC_ClockConfig+0x260>)
 80014fe:	689b      	ldr	r3, [r3, #8]
 8001500:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d109      	bne.n	800151c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001508:	4b4f      	ldr	r3, [pc, #316]	@ (8001648 <HAL_RCC_ClockConfig+0x260>)
 800150a:	689b      	ldr	r3, [r3, #8]
 800150c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001510:	4a4d      	ldr	r2, [pc, #308]	@ (8001648 <HAL_RCC_ClockConfig+0x260>)
 8001512:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001516:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001518:	2380      	movs	r3, #128	@ 0x80
 800151a:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800151c:	4b4a      	ldr	r3, [pc, #296]	@ (8001648 <HAL_RCC_ClockConfig+0x260>)
 800151e:	689b      	ldr	r3, [r3, #8]
 8001520:	f023 0203 	bic.w	r2, r3, #3
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	4947      	ldr	r1, [pc, #284]	@ (8001648 <HAL_RCC_ClockConfig+0x260>)
 800152a:	4313      	orrs	r3, r2
 800152c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800152e:	f7ff f967 	bl	8000800 <HAL_GetTick>
 8001532:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001534:	e00a      	b.n	800154c <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001536:	f7ff f963 	bl	8000800 <HAL_GetTick>
 800153a:	4602      	mov	r2, r0
 800153c:	693b      	ldr	r3, [r7, #16]
 800153e:	1ad3      	subs	r3, r2, r3
 8001540:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001544:	4293      	cmp	r3, r2
 8001546:	d901      	bls.n	800154c <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8001548:	2303      	movs	r3, #3
 800154a:	e077      	b.n	800163c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800154c:	4b3e      	ldr	r3, [pc, #248]	@ (8001648 <HAL_RCC_ClockConfig+0x260>)
 800154e:	689b      	ldr	r3, [r3, #8]
 8001550:	f003 020c 	and.w	r2, r3, #12
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	009b      	lsls	r3, r3, #2
 800155a:	429a      	cmp	r2, r3
 800155c:	d1eb      	bne.n	8001536 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	2b80      	cmp	r3, #128	@ 0x80
 8001562:	d105      	bne.n	8001570 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001564:	4b38      	ldr	r3, [pc, #224]	@ (8001648 <HAL_RCC_ClockConfig+0x260>)
 8001566:	689b      	ldr	r3, [r3, #8]
 8001568:	4a37      	ldr	r2, [pc, #220]	@ (8001648 <HAL_RCC_ClockConfig+0x260>)
 800156a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800156e:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f003 0302 	and.w	r3, r3, #2
 8001578:	2b00      	cmp	r3, #0
 800157a:	d010      	beq.n	800159e <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	689a      	ldr	r2, [r3, #8]
 8001580:	4b31      	ldr	r3, [pc, #196]	@ (8001648 <HAL_RCC_ClockConfig+0x260>)
 8001582:	689b      	ldr	r3, [r3, #8]
 8001584:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001588:	429a      	cmp	r2, r3
 800158a:	d208      	bcs.n	800159e <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800158c:	4b2e      	ldr	r3, [pc, #184]	@ (8001648 <HAL_RCC_ClockConfig+0x260>)
 800158e:	689b      	ldr	r3, [r3, #8]
 8001590:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	689b      	ldr	r3, [r3, #8]
 8001598:	492b      	ldr	r1, [pc, #172]	@ (8001648 <HAL_RCC_ClockConfig+0x260>)
 800159a:	4313      	orrs	r3, r2
 800159c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800159e:	4b29      	ldr	r3, [pc, #164]	@ (8001644 <HAL_RCC_ClockConfig+0x25c>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f003 030f 	and.w	r3, r3, #15
 80015a6:	683a      	ldr	r2, [r7, #0]
 80015a8:	429a      	cmp	r2, r3
 80015aa:	d210      	bcs.n	80015ce <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015ac:	4b25      	ldr	r3, [pc, #148]	@ (8001644 <HAL_RCC_ClockConfig+0x25c>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f023 020f 	bic.w	r2, r3, #15
 80015b4:	4923      	ldr	r1, [pc, #140]	@ (8001644 <HAL_RCC_ClockConfig+0x25c>)
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	4313      	orrs	r3, r2
 80015ba:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015bc:	4b21      	ldr	r3, [pc, #132]	@ (8001644 <HAL_RCC_ClockConfig+0x25c>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f003 030f 	and.w	r3, r3, #15
 80015c4:	683a      	ldr	r2, [r7, #0]
 80015c6:	429a      	cmp	r2, r3
 80015c8:	d001      	beq.n	80015ce <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	e036      	b.n	800163c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f003 0304 	and.w	r3, r3, #4
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d008      	beq.n	80015ec <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015da:	4b1b      	ldr	r3, [pc, #108]	@ (8001648 <HAL_RCC_ClockConfig+0x260>)
 80015dc:	689b      	ldr	r3, [r3, #8]
 80015de:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	68db      	ldr	r3, [r3, #12]
 80015e6:	4918      	ldr	r1, [pc, #96]	@ (8001648 <HAL_RCC_ClockConfig+0x260>)
 80015e8:	4313      	orrs	r3, r2
 80015ea:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f003 0308 	and.w	r3, r3, #8
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d009      	beq.n	800160c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80015f8:	4b13      	ldr	r3, [pc, #76]	@ (8001648 <HAL_RCC_ClockConfig+0x260>)
 80015fa:	689b      	ldr	r3, [r3, #8]
 80015fc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	691b      	ldr	r3, [r3, #16]
 8001604:	00db      	lsls	r3, r3, #3
 8001606:	4910      	ldr	r1, [pc, #64]	@ (8001648 <HAL_RCC_ClockConfig+0x260>)
 8001608:	4313      	orrs	r3, r2
 800160a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800160c:	f000 f826 	bl	800165c <HAL_RCC_GetSysClockFreq>
 8001610:	4602      	mov	r2, r0
 8001612:	4b0d      	ldr	r3, [pc, #52]	@ (8001648 <HAL_RCC_ClockConfig+0x260>)
 8001614:	689b      	ldr	r3, [r3, #8]
 8001616:	091b      	lsrs	r3, r3, #4
 8001618:	f003 030f 	and.w	r3, r3, #15
 800161c:	490c      	ldr	r1, [pc, #48]	@ (8001650 <HAL_RCC_ClockConfig+0x268>)
 800161e:	5ccb      	ldrb	r3, [r1, r3]
 8001620:	f003 031f 	and.w	r3, r3, #31
 8001624:	fa22 f303 	lsr.w	r3, r2, r3
 8001628:	4a0a      	ldr	r2, [pc, #40]	@ (8001654 <HAL_RCC_ClockConfig+0x26c>)
 800162a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800162c:	4b0a      	ldr	r3, [pc, #40]	@ (8001658 <HAL_RCC_ClockConfig+0x270>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4618      	mov	r0, r3
 8001632:	f7ff f895 	bl	8000760 <HAL_InitTick>
 8001636:	4603      	mov	r3, r0
 8001638:	73fb      	strb	r3, [r7, #15]

  return status;
 800163a:	7bfb      	ldrb	r3, [r7, #15]
}
 800163c:	4618      	mov	r0, r3
 800163e:	3718      	adds	r7, #24
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	40022000 	.word	0x40022000
 8001648:	40021000 	.word	0x40021000
 800164c:	04c4b400 	.word	0x04c4b400
 8001650:	08001ad4 	.word	0x08001ad4
 8001654:	20000000 	.word	0x20000000
 8001658:	20000004 	.word	0x20000004

0800165c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800165c:	b480      	push	{r7}
 800165e:	b089      	sub	sp, #36	@ 0x24
 8001660:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001662:	2300      	movs	r3, #0
 8001664:	61fb      	str	r3, [r7, #28]
 8001666:	2300      	movs	r3, #0
 8001668:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800166a:	4b3e      	ldr	r3, [pc, #248]	@ (8001764 <HAL_RCC_GetSysClockFreq+0x108>)
 800166c:	689b      	ldr	r3, [r3, #8]
 800166e:	f003 030c 	and.w	r3, r3, #12
 8001672:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001674:	4b3b      	ldr	r3, [pc, #236]	@ (8001764 <HAL_RCC_GetSysClockFreq+0x108>)
 8001676:	68db      	ldr	r3, [r3, #12]
 8001678:	f003 0303 	and.w	r3, r3, #3
 800167c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d005      	beq.n	8001690 <HAL_RCC_GetSysClockFreq+0x34>
 8001684:	693b      	ldr	r3, [r7, #16]
 8001686:	2b0c      	cmp	r3, #12
 8001688:	d121      	bne.n	80016ce <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	2b01      	cmp	r3, #1
 800168e:	d11e      	bne.n	80016ce <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001690:	4b34      	ldr	r3, [pc, #208]	@ (8001764 <HAL_RCC_GetSysClockFreq+0x108>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f003 0308 	and.w	r3, r3, #8
 8001698:	2b00      	cmp	r3, #0
 800169a:	d107      	bne.n	80016ac <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800169c:	4b31      	ldr	r3, [pc, #196]	@ (8001764 <HAL_RCC_GetSysClockFreq+0x108>)
 800169e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016a2:	0a1b      	lsrs	r3, r3, #8
 80016a4:	f003 030f 	and.w	r3, r3, #15
 80016a8:	61fb      	str	r3, [r7, #28]
 80016aa:	e005      	b.n	80016b8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80016ac:	4b2d      	ldr	r3, [pc, #180]	@ (8001764 <HAL_RCC_GetSysClockFreq+0x108>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	091b      	lsrs	r3, r3, #4
 80016b2:	f003 030f 	and.w	r3, r3, #15
 80016b6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80016b8:	4a2b      	ldr	r2, [pc, #172]	@ (8001768 <HAL_RCC_GetSysClockFreq+0x10c>)
 80016ba:	69fb      	ldr	r3, [r7, #28]
 80016bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016c0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80016c2:	693b      	ldr	r3, [r7, #16]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d10d      	bne.n	80016e4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80016c8:	69fb      	ldr	r3, [r7, #28]
 80016ca:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80016cc:	e00a      	b.n	80016e4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	2b04      	cmp	r3, #4
 80016d2:	d102      	bne.n	80016da <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80016d4:	4b25      	ldr	r3, [pc, #148]	@ (800176c <HAL_RCC_GetSysClockFreq+0x110>)
 80016d6:	61bb      	str	r3, [r7, #24]
 80016d8:	e004      	b.n	80016e4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	2b08      	cmp	r3, #8
 80016de:	d101      	bne.n	80016e4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80016e0:	4b23      	ldr	r3, [pc, #140]	@ (8001770 <HAL_RCC_GetSysClockFreq+0x114>)
 80016e2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	2b0c      	cmp	r3, #12
 80016e8:	d134      	bne.n	8001754 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80016ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001764 <HAL_RCC_GetSysClockFreq+0x108>)
 80016ec:	68db      	ldr	r3, [r3, #12]
 80016ee:	f003 0303 	and.w	r3, r3, #3
 80016f2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	2b02      	cmp	r3, #2
 80016f8:	d003      	beq.n	8001702 <HAL_RCC_GetSysClockFreq+0xa6>
 80016fa:	68bb      	ldr	r3, [r7, #8]
 80016fc:	2b03      	cmp	r3, #3
 80016fe:	d003      	beq.n	8001708 <HAL_RCC_GetSysClockFreq+0xac>
 8001700:	e005      	b.n	800170e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001702:	4b1a      	ldr	r3, [pc, #104]	@ (800176c <HAL_RCC_GetSysClockFreq+0x110>)
 8001704:	617b      	str	r3, [r7, #20]
      break;
 8001706:	e005      	b.n	8001714 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001708:	4b19      	ldr	r3, [pc, #100]	@ (8001770 <HAL_RCC_GetSysClockFreq+0x114>)
 800170a:	617b      	str	r3, [r7, #20]
      break;
 800170c:	e002      	b.n	8001714 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800170e:	69fb      	ldr	r3, [r7, #28]
 8001710:	617b      	str	r3, [r7, #20]
      break;
 8001712:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001714:	4b13      	ldr	r3, [pc, #76]	@ (8001764 <HAL_RCC_GetSysClockFreq+0x108>)
 8001716:	68db      	ldr	r3, [r3, #12]
 8001718:	091b      	lsrs	r3, r3, #4
 800171a:	f003 030f 	and.w	r3, r3, #15
 800171e:	3301      	adds	r3, #1
 8001720:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001722:	4b10      	ldr	r3, [pc, #64]	@ (8001764 <HAL_RCC_GetSysClockFreq+0x108>)
 8001724:	68db      	ldr	r3, [r3, #12]
 8001726:	0a1b      	lsrs	r3, r3, #8
 8001728:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800172c:	697a      	ldr	r2, [r7, #20]
 800172e:	fb03 f202 	mul.w	r2, r3, r2
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	fbb2 f3f3 	udiv	r3, r2, r3
 8001738:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800173a:	4b0a      	ldr	r3, [pc, #40]	@ (8001764 <HAL_RCC_GetSysClockFreq+0x108>)
 800173c:	68db      	ldr	r3, [r3, #12]
 800173e:	0e5b      	lsrs	r3, r3, #25
 8001740:	f003 0303 	and.w	r3, r3, #3
 8001744:	3301      	adds	r3, #1
 8001746:	005b      	lsls	r3, r3, #1
 8001748:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800174a:	697a      	ldr	r2, [r7, #20]
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001752:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001754:	69bb      	ldr	r3, [r7, #24]
}
 8001756:	4618      	mov	r0, r3
 8001758:	3724      	adds	r7, #36	@ 0x24
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop
 8001764:	40021000 	.word	0x40021000
 8001768:	08001ae4 	.word	0x08001ae4
 800176c:	00f42400 	.word	0x00f42400
 8001770:	007a1200 	.word	0x007a1200

08001774 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b086      	sub	sp, #24
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800177c:	2300      	movs	r3, #0
 800177e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001780:	4b27      	ldr	r3, [pc, #156]	@ (8001820 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001782:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001784:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001788:	2b00      	cmp	r3, #0
 800178a:	d003      	beq.n	8001794 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800178c:	f7ff f94e 	bl	8000a2c <HAL_PWREx_GetVoltageRange>
 8001790:	6178      	str	r0, [r7, #20]
 8001792:	e014      	b.n	80017be <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001794:	4b22      	ldr	r3, [pc, #136]	@ (8001820 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001796:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001798:	4a21      	ldr	r2, [pc, #132]	@ (8001820 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800179a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800179e:	6593      	str	r3, [r2, #88]	@ 0x58
 80017a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001820 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80017a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017a8:	60fb      	str	r3, [r7, #12]
 80017aa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80017ac:	f7ff f93e 	bl	8000a2c <HAL_PWREx_GetVoltageRange>
 80017b0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80017b2:	4b1b      	ldr	r3, [pc, #108]	@ (8001820 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80017b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017b6:	4a1a      	ldr	r2, [pc, #104]	@ (8001820 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80017b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80017bc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80017c4:	d10b      	bne.n	80017de <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2b80      	cmp	r3, #128	@ 0x80
 80017ca:	d913      	bls.n	80017f4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2ba0      	cmp	r3, #160	@ 0xa0
 80017d0:	d902      	bls.n	80017d8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80017d2:	2302      	movs	r3, #2
 80017d4:	613b      	str	r3, [r7, #16]
 80017d6:	e00d      	b.n	80017f4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80017d8:	2301      	movs	r3, #1
 80017da:	613b      	str	r3, [r7, #16]
 80017dc:	e00a      	b.n	80017f4 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	2b7f      	cmp	r3, #127	@ 0x7f
 80017e2:	d902      	bls.n	80017ea <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80017e4:	2302      	movs	r3, #2
 80017e6:	613b      	str	r3, [r7, #16]
 80017e8:	e004      	b.n	80017f4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2b70      	cmp	r3, #112	@ 0x70
 80017ee:	d101      	bne.n	80017f4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80017f0:	2301      	movs	r3, #1
 80017f2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80017f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001824 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f023 020f 	bic.w	r2, r3, #15
 80017fc:	4909      	ldr	r1, [pc, #36]	@ (8001824 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80017fe:	693b      	ldr	r3, [r7, #16]
 8001800:	4313      	orrs	r3, r2
 8001802:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001804:	4b07      	ldr	r3, [pc, #28]	@ (8001824 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f003 030f 	and.w	r3, r3, #15
 800180c:	693a      	ldr	r2, [r7, #16]
 800180e:	429a      	cmp	r2, r3
 8001810:	d001      	beq.n	8001816 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8001812:	2301      	movs	r3, #1
 8001814:	e000      	b.n	8001818 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8001816:	2300      	movs	r3, #0
}
 8001818:	4618      	mov	r0, r3
 800181a:	3718      	adds	r7, #24
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	40021000 	.word	0x40021000
 8001824:	40022000 	.word	0x40022000

08001828 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001828:	b480      	push	{r7}
 800182a:	b087      	sub	sp, #28
 800182c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800182e:	4b2d      	ldr	r3, [pc, #180]	@ (80018e4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001830:	68db      	ldr	r3, [r3, #12]
 8001832:	f003 0303 	and.w	r3, r3, #3
 8001836:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	2b03      	cmp	r3, #3
 800183c:	d00b      	beq.n	8001856 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	2b03      	cmp	r3, #3
 8001842:	d825      	bhi.n	8001890 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	2b01      	cmp	r3, #1
 8001848:	d008      	beq.n	800185c <RCC_GetSysClockFreqFromPLLSource+0x34>
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	2b02      	cmp	r3, #2
 800184e:	d11f      	bne.n	8001890 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8001850:	4b25      	ldr	r3, [pc, #148]	@ (80018e8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8001852:	613b      	str	r3, [r7, #16]
    break;
 8001854:	e01f      	b.n	8001896 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8001856:	4b25      	ldr	r3, [pc, #148]	@ (80018ec <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8001858:	613b      	str	r3, [r7, #16]
    break;
 800185a:	e01c      	b.n	8001896 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800185c:	4b21      	ldr	r3, [pc, #132]	@ (80018e4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f003 0308 	and.w	r3, r3, #8
 8001864:	2b00      	cmp	r3, #0
 8001866:	d107      	bne.n	8001878 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001868:	4b1e      	ldr	r3, [pc, #120]	@ (80018e4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800186a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800186e:	0a1b      	lsrs	r3, r3, #8
 8001870:	f003 030f 	and.w	r3, r3, #15
 8001874:	617b      	str	r3, [r7, #20]
 8001876:	e005      	b.n	8001884 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001878:	4b1a      	ldr	r3, [pc, #104]	@ (80018e4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	091b      	lsrs	r3, r3, #4
 800187e:	f003 030f 	and.w	r3, r3, #15
 8001882:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8001884:	4a1a      	ldr	r2, [pc, #104]	@ (80018f0 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800188c:	613b      	str	r3, [r7, #16]
    break;
 800188e:	e002      	b.n	8001896 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8001890:	2300      	movs	r3, #0
 8001892:	613b      	str	r3, [r7, #16]
    break;
 8001894:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001896:	4b13      	ldr	r3, [pc, #76]	@ (80018e4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001898:	68db      	ldr	r3, [r3, #12]
 800189a:	091b      	lsrs	r3, r3, #4
 800189c:	f003 030f 	and.w	r3, r3, #15
 80018a0:	3301      	adds	r3, #1
 80018a2:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80018a4:	4b0f      	ldr	r3, [pc, #60]	@ (80018e4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	0a1b      	lsrs	r3, r3, #8
 80018aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80018ae:	693a      	ldr	r2, [r7, #16]
 80018b0:	fb03 f202 	mul.w	r2, r3, r2
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ba:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80018bc:	4b09      	ldr	r3, [pc, #36]	@ (80018e4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80018be:	68db      	ldr	r3, [r3, #12]
 80018c0:	0e5b      	lsrs	r3, r3, #25
 80018c2:	f003 0303 	and.w	r3, r3, #3
 80018c6:	3301      	adds	r3, #1
 80018c8:	005b      	lsls	r3, r3, #1
 80018ca:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80018cc:	693a      	ldr	r2, [r7, #16]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80018d4:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80018d6:	683b      	ldr	r3, [r7, #0]
}
 80018d8:	4618      	mov	r0, r3
 80018da:	371c      	adds	r7, #28
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr
 80018e4:	40021000 	.word	0x40021000
 80018e8:	00f42400 	.word	0x00f42400
 80018ec:	007a1200 	.word	0x007a1200
 80018f0:	08001ae4 	.word	0x08001ae4

080018f4 <arm_sin_f32>:
 80018f4:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 8001974 <arm_sin_f32+0x80>
 80018f8:	ee20 0a27 	vmul.f32	s0, s0, s15
 80018fc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8001900:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001904:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8001908:	d504      	bpl.n	8001914 <arm_sin_f32+0x20>
 800190a:	ee17 3a90 	vmov	r3, s15
 800190e:	3b01      	subs	r3, #1
 8001910:	ee07 3a90 	vmov	s15, r3
 8001914:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001918:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001978 <arm_sin_f32+0x84>
 800191c:	ee30 0a67 	vsub.f32	s0, s0, s15
 8001920:	ee20 0a07 	vmul.f32	s0, s0, s14
 8001924:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8001928:	ee17 3a90 	vmov	r3, s15
 800192c:	b29b      	uxth	r3, r3
 800192e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001932:	d21a      	bcs.n	800196a <arm_sin_f32+0x76>
 8001934:	ee07 3a90 	vmov	s15, r3
 8001938:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800193c:	1c59      	adds	r1, r3, #1
 800193e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8001942:	4a0e      	ldr	r2, [pc, #56]	@ (800197c <arm_sin_f32+0x88>)
 8001944:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8001948:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800194c:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8001950:	ed93 7a00 	vldr	s14, [r3]
 8001954:	edd2 6a00 	vldr	s13, [r2]
 8001958:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800195c:	ee20 0a26 	vmul.f32	s0, s0, s13
 8001960:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001964:	ee37 0a80 	vadd.f32	s0, s15, s0
 8001968:	4770      	bx	lr
 800196a:	ee30 0a47 	vsub.f32	s0, s0, s14
 800196e:	2101      	movs	r1, #1
 8001970:	2300      	movs	r3, #0
 8001972:	e7e6      	b.n	8001942 <arm_sin_f32+0x4e>
 8001974:	3e22f983 	.word	0x3e22f983
 8001978:	44000000 	.word	0x44000000
 800197c:	08001b14 	.word	0x08001b14

08001980 <arm_cos_f32>:
 8001980:	eddf 7a21 	vldr	s15, [pc, #132]	@ 8001a08 <arm_cos_f32+0x88>
 8001984:	ee20 0a27 	vmul.f32	s0, s0, s15
 8001988:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800198c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8001990:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8001994:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001998:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800199c:	d504      	bpl.n	80019a8 <arm_cos_f32+0x28>
 800199e:	ee17 3a90 	vmov	r3, s15
 80019a2:	3b01      	subs	r3, #1
 80019a4:	ee07 3a90 	vmov	s15, r3
 80019a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019ac:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001a0c <arm_cos_f32+0x8c>
 80019b0:	ee30 0a67 	vsub.f32	s0, s0, s15
 80019b4:	ee20 0a07 	vmul.f32	s0, s0, s14
 80019b8:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 80019bc:	ee17 3a90 	vmov	r3, s15
 80019c0:	b29b      	uxth	r3, r3
 80019c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80019c6:	d21a      	bcs.n	80019fe <arm_cos_f32+0x7e>
 80019c8:	ee07 3a90 	vmov	s15, r3
 80019cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019d0:	1c59      	adds	r1, r3, #1
 80019d2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80019d6:	4a0e      	ldr	r2, [pc, #56]	@ (8001a10 <arm_cos_f32+0x90>)
 80019d8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80019dc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80019e0:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80019e4:	ed93 7a00 	vldr	s14, [r3]
 80019e8:	edd2 6a00 	vldr	s13, [r2]
 80019ec:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80019f0:	ee20 0a26 	vmul.f32	s0, s0, s13
 80019f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019f8:	ee37 0a80 	vadd.f32	s0, s15, s0
 80019fc:	4770      	bx	lr
 80019fe:	ee30 0a47 	vsub.f32	s0, s0, s14
 8001a02:	2101      	movs	r1, #1
 8001a04:	2300      	movs	r3, #0
 8001a06:	e7e6      	b.n	80019d6 <arm_cos_f32+0x56>
 8001a08:	3e22f983 	.word	0x3e22f983
 8001a0c:	44000000 	.word	0x44000000
 8001a10:	08001b14 	.word	0x08001b14

08001a14 <memset>:
 8001a14:	4402      	add	r2, r0
 8001a16:	4603      	mov	r3, r0
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d100      	bne.n	8001a1e <memset+0xa>
 8001a1c:	4770      	bx	lr
 8001a1e:	f803 1b01 	strb.w	r1, [r3], #1
 8001a22:	e7f9      	b.n	8001a18 <memset+0x4>

08001a24 <__errno>:
 8001a24:	4b01      	ldr	r3, [pc, #4]	@ (8001a2c <__errno+0x8>)
 8001a26:	6818      	ldr	r0, [r3, #0]
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	2000000c 	.word	0x2000000c

08001a30 <__libc_init_array>:
 8001a30:	b570      	push	{r4, r5, r6, lr}
 8001a32:	4d0d      	ldr	r5, [pc, #52]	@ (8001a68 <__libc_init_array+0x38>)
 8001a34:	4c0d      	ldr	r4, [pc, #52]	@ (8001a6c <__libc_init_array+0x3c>)
 8001a36:	1b64      	subs	r4, r4, r5
 8001a38:	10a4      	asrs	r4, r4, #2
 8001a3a:	2600      	movs	r6, #0
 8001a3c:	42a6      	cmp	r6, r4
 8001a3e:	d109      	bne.n	8001a54 <__libc_init_array+0x24>
 8001a40:	4d0b      	ldr	r5, [pc, #44]	@ (8001a70 <__libc_init_array+0x40>)
 8001a42:	4c0c      	ldr	r4, [pc, #48]	@ (8001a74 <__libc_init_array+0x44>)
 8001a44:	f000 f83a 	bl	8001abc <_init>
 8001a48:	1b64      	subs	r4, r4, r5
 8001a4a:	10a4      	asrs	r4, r4, #2
 8001a4c:	2600      	movs	r6, #0
 8001a4e:	42a6      	cmp	r6, r4
 8001a50:	d105      	bne.n	8001a5e <__libc_init_array+0x2e>
 8001a52:	bd70      	pop	{r4, r5, r6, pc}
 8001a54:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a58:	4798      	blx	r3
 8001a5a:	3601      	adds	r6, #1
 8001a5c:	e7ee      	b.n	8001a3c <__libc_init_array+0xc>
 8001a5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a62:	4798      	blx	r3
 8001a64:	3601      	adds	r6, #1
 8001a66:	e7f2      	b.n	8001a4e <__libc_init_array+0x1e>
 8001a68:	08002318 	.word	0x08002318
 8001a6c:	08002318 	.word	0x08002318
 8001a70:	08002318 	.word	0x08002318
 8001a74:	0800231c 	.word	0x0800231c

08001a78 <sqrtf>:
 8001a78:	b508      	push	{r3, lr}
 8001a7a:	ed2d 8b02 	vpush	{d8}
 8001a7e:	eeb0 8a40 	vmov.f32	s16, s0
 8001a82:	f000 f817 	bl	8001ab4 <__ieee754_sqrtf>
 8001a86:	eeb4 8a48 	vcmp.f32	s16, s16
 8001a8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a8e:	d60c      	bvs.n	8001aaa <sqrtf+0x32>
 8001a90:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8001ab0 <sqrtf+0x38>
 8001a94:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8001a98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a9c:	d505      	bpl.n	8001aaa <sqrtf+0x32>
 8001a9e:	f7ff ffc1 	bl	8001a24 <__errno>
 8001aa2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8001aa6:	2321      	movs	r3, #33	@ 0x21
 8001aa8:	6003      	str	r3, [r0, #0]
 8001aaa:	ecbd 8b02 	vpop	{d8}
 8001aae:	bd08      	pop	{r3, pc}
 8001ab0:	00000000 	.word	0x00000000

08001ab4 <__ieee754_sqrtf>:
 8001ab4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8001ab8:	4770      	bx	lr
	...

08001abc <_init>:
 8001abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001abe:	bf00      	nop
 8001ac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ac2:	bc08      	pop	{r3}
 8001ac4:	469e      	mov	lr, r3
 8001ac6:	4770      	bx	lr

08001ac8 <_fini>:
 8001ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001aca:	bf00      	nop
 8001acc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ace:	bc08      	pop	{r3}
 8001ad0:	469e      	mov	lr, r3
 8001ad2:	4770      	bx	lr
