0.7
2020.2
Nov 14 2025
19:37:27
D:/MyProjects/dachuang/show_time/show_time.sim/sim_1/behav/xsim/glbl.v,1756381829,verilog,,,,glbl,,uvm,,,,,,
D:/MyProjects/dachuang/show_time/show_time.srcs/sim_1/new/tb_top.sv,1768458220,systemVerilog,,,,tb_top,,uvm,../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
D:/MyProjects/dachuang/show_time/show_time.srcs/sources_1/new/top.sv,1768462538,systemVerilog,,D:/MyProjects/dachuang/show_time/show_time.srcs/sim_1/new/tb_top.sv,,counter;display;key_detector;scaler;top,,uvm,../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
