# ğŸš€ VIVADO_DOCS - Xilinx Vivado FPGA AI Assistant

**Xilinx Vivado Design Suite iÃ§in AI destekli dÃ¶kÃ¼man arama ve kod asistanÄ±**

[![VS Code](https://img.shields.io/badge/VS%20Code-Extension-blue)](https://code.visualstudio.com/)
[![Python](https://img.shields.io/badge/Python-3.8+-green)](https://www.python.org/)
[![OpenAI](https://img.shields.io/badge/OpenAI-GPT--4-orange)](https://openai.com/)
[![ChromaDB](https://img.shields.io/badge/ChromaDB-RAG-purple)](https://www.trychroma.com/)

---

## ğŸ“‹ Ä°Ã§indekiler

- [Proje HakkÄ±nda](#proje-hakkÄ±nda)
- [Ã–zellikler](#Ã¶zellikler)
- [Kurulum](#kurulum)
- [KullanÄ±m](#kullanÄ±m)
- [Proje YapÄ±sÄ±](#proje-yapÄ±sÄ±)
- [DÃ¶kÃ¼manlar](#dÃ¶kÃ¼manlar)

---

## ğŸ¯ Proje HakkÄ±nda

VIVADO_DOCS, Xilinx Vivado Design Suite kullanÄ±cÄ±larÄ± iÃ§in geliÅŸtirilmiÅŸ **RAG (Retrieval-Augmented Generation)** tabanlÄ± bir AI asistanÄ±dÄ±r. 

### Ne yapar?

- ğŸ“š **Vivado dÃ¶kÃ¼manlarÄ±nda semantik arama** - ChromaDB vektÃ¶r database
- ğŸ’¬ **GPT-4 ile akÄ±llÄ± soru-cevap** - Context-aware yanÄ±tlar
- ğŸ’» **Verilog/VHDL/TCL kod Ã¶rnekleri** - Best practices ile
- ğŸ” **VS Code entegrasyonu** - @vivado komutlarÄ±yla chat Ã¼zerinden
- ğŸ¤– **MCP Server desteÄŸi** - Model Context Protocol

### Kimler iÃ§in?

- Xilinx FPGA geliÅŸtiricileri
- Vivado Design Suite kullanan mÃ¼hendisler
- Zynq/UltraScale+ SoC tasarÄ±mcÄ±larÄ±
- FPGA Ã¶ÄŸrencileri ve eÄŸitmenler

---

## âœ¨ Ã–zellikler

### 1ï¸âƒ£ RAG Pipeline

```
KullanÄ±cÄ± Sorusu â†’ ChromaDB Arama â†’ Ä°lgili DÃ¶kÃ¼manlar â†’ GPT-4 â†’ YanÄ±t + Kaynaklar
```

- **Semantik Arama:** OpenAI embeddings ile akÄ±llÄ± dÃ¶kÃ¼man eÅŸleÅŸtirme
- **Context Injection:** Ä°lgili dÃ¶kÃ¼man bÃ¶lÃ¼mleri GPT-4'e beslenir
- **Kaynak Takibi:** Her yanÄ±tta hangi PDF/sayfa kullanÄ±ldÄ±ÄŸÄ± gÃ¶sterilir
- **Ã‡oklu Format:** Verilog, VHDL, TCL, SystemVerilog, C/C++

### 2ï¸âƒ£ VS Code Extension

```bash
@vivado AXI4-Stream interface nasÄ±l kullanÄ±lÄ±r?
@vivado /search UltraScale+ clock manager
@vivado /code FIFO generator TCL script
```

- **Chat Entegrasyonu:** VS Code Chat panel Ã¼zerinden
- **Komut DesteÄŸi:** `/search`, `/code`, `/explain`
- **Syntax Highlighting:** Kod bloklarÄ± formatlanmÄ±ÅŸ
- **HÄ±zlÄ± EriÅŸim:** Ctrl+Shift+I ile chat aÃ§Ä±lÄ±r

### 3ï¸âƒ£ MCP Server

Model Context Protocol ile standardize edilmiÅŸ AI etkileÅŸimi:

- `vivado_search` - DÃ¶kÃ¼man arama
- `vivado_code` - Kod Ã¶rneÄŸi
- `vivado_explain` - Kavram aÃ§Ä±klama
- `vivado_debug` - Hata ayÄ±klama yardÄ±mÄ±

### 4ï¸âƒ£ Kapsanan Konular

#### ğŸ“˜ Vivado Design Suite
- IP Integrator (Block Design)
- Synthesis & Implementation
- Timing Analysis
- Constraints (XDC)
- Simulation (XSIM)
- TCL scripting

#### ğŸ”Œ IP Cores
- AXI4/AXI4-Lite/AXI4-Stream
- FIFO Generator
- Clock Manager (MMCM/PLL)
- Block Memory Generator
- DMA Controller
- Gigabit Transceivers (GTH/GTY)

#### ğŸ’» Embedded Systems
- Zynq-7000 SoC
- Zynq UltraScale+ MPSoC
- MicroBlaze
- Vitis Software Platform

#### ğŸ¨ High-Level Synthesis
- Vitis HLS
- C/C++ to RTL
- Optimization directives

---

## ğŸ› ï¸ Kurulum

### Ã–n Gereksinimler

- **Python 3.8+**
- **VS Code 1.80+**
- **OpenAI API Key** ([alÄ±n](https://platform.openai.com/api-keys))
- **Git**

### 1ï¸âƒ£ Repository'yi KlonlayÄ±n

```powershell
cd C:\Users\<username>\Documents\GitHub
git clone <VIVADO_DOCS_REPO_URL>
cd VIVADO_DOCS
```

### 2ï¸âƒ£ Python OrtamÄ±nÄ± HazÄ±rlayÄ±n

```powershell
# Virtual environment oluÅŸtur
python -m venv venv

# Aktive et (Windows)
.\venv\Scripts\Activate.ps1

# Paketleri yÃ¼kle
pip install -r ai_assistant/requirements.txt
```

### 3ï¸âƒ£ OpenAI API Key AyarlayÄ±n

```powershell
# Ortam deÄŸiÅŸkeni olarak (Windows)
$env:OPENAI_API_KEY = "sk-proj-..."

# veya .env dosyasÄ± oluÅŸtur
echo OPENAI_API_KEY=sk-proj-... > .env
```

### 4ï¸âƒ£ VS Code Extension'Ä± YÃ¼kleyin

```powershell
cd ai_assistant/vscode-extension
npm install
npm run compile
```

VS Code'da **F5** ile Extension Development Host'u baÅŸlatÄ±n.

### 5ï¸âƒ£ DÃ¶kÃ¼manlarÄ± Ä°ndirin ve Indexleyin

```powershell
# official_docs klasÃ¶rÃ¼ne Vivado PDF'leri yerleÅŸtirin
# Ã–rnek: UG902, UG912, UG949, vb.

# Indexleme yapÄ±n
python ai_assistant/setup_vivado_ai.py
```

---

## ğŸš€ KullanÄ±m

### YÃ¶ntem 1: VS Code Extension (Ã–NERÄ°LEN)

1. **Workspace'i aÃ§:** `VIVADO_DOCS.code-workspace`
2. **Extension'Ä± baÅŸlat:** `F5` (Debug mode)
3. **Chat'i aÃ§:** `Ctrl+Shift+I`
4. **Sorular sorun:**

```
@vivado AXI4-Lite master interface nasÄ±l oluÅŸturulur?
@vivado /search Zynq clock configuration
@vivado /code FIFO verilog
@vivado /explain MMCM phase shift
```

### YÃ¶ntem 2: Terminal Demo

```powershell
cd ai_assistant
python demo.py

# Demo menÃ¼sÃ¼nden seÃ§im yapÄ±n:
# 1. Semantik Arama Testi
# 2. RAG Pipeline Testi  
# 3. Kod Ã–rneÄŸi Testi
```

### YÃ¶ntem 3: Python Agent

```powershell
cd ai_assistant
python vivado_agent.py

# Interaktif chat modu
# SorularÄ±nÄ±zÄ± yazÄ±n, AI yanÄ±tlar
```

### YÃ¶ntem 4: MCP Server

```powershell
cd ai_assistant
python vivado_mcp_server.py

# MCP protocol ile haberleÅŸme
# Claude Desktop, VS Code vb. istemcilerle
```

---

## ğŸ“ Proje YapÄ±sÄ±

```
VIVADO_DOCS/
â”‚
â”œâ”€â”€ README.md                          # Bu dosya
â”œâ”€â”€ VIVADO_DOCS.code-workspace         # VS Code workspace
â”œâ”€â”€ DEMO_ORNEKLERI.md                  # Demo kullanÄ±m senaryolarÄ±
â”œâ”€â”€ KOD_ORNEKLERI.md                   # Kod Ã¶rnekleri (Verilog/VHDL/TCL)
â”œâ”€â”€ EGITIM_PLANI.md                    # Vivado Ã¶ÄŸrenme yol haritasÄ±
â”œâ”€â”€ OFFICIAL_DOCS_INDEX.md             # DÃ¶kÃ¼man kataloÄŸu
â”‚
â”œâ”€â”€ ai_assistant/                      # AI altyapÄ±sÄ±
â”‚   â”œâ”€â”€ vivado_agent.py                # Ana RAG agent
â”‚   â”œâ”€â”€ vivado_mcp_server.py           # MCP server
â”‚   â”œâ”€â”€ setup_vivado_ai.py             # DÃ¶kÃ¼man indexleme
â”‚   â”œâ”€â”€ demo.py                        # Test script'leri
â”‚   â”œâ”€â”€ requirements.txt               # Python baÄŸÄ±mlÄ±lÄ±klarÄ±
â”‚   â”œâ”€â”€ MCP_SERVER_KURULUM.md          # MCP kurulum rehberi
â”‚   â”œâ”€â”€ vivado_vectordb/               # ChromaDB vektÃ¶r database
â”‚   â””â”€â”€ vscode-extension/              # VS Code eklentisi
â”‚       â”œâ”€â”€ package.json
â”‚       â”œâ”€â”€ src/
â”‚       â””â”€â”€ resources/
â”‚
â”œâ”€â”€ official_docs/                     # Xilinx resmi dÃ¶kÃ¼manlarÄ±
â”‚   â”œâ”€â”€ README.md
â”‚   â”œâ”€â”€ DOSYA_LISTESI.txt
â”‚   â”œâ”€â”€ Design_Tools/                  # Vivado/Vitis UG'ler
â”‚   â”œâ”€â”€ IP_Cores/                      # IP datasheet'leri
â”‚   â”œâ”€â”€ SoC_Embedded/                  # Zynq/UltraScale+ docs
â”‚   â”œâ”€â”€ Transceivers/                  # GTH/GTY guides
â”‚   â””â”€â”€ Datasheets/                    # FPGA datasheets
â”‚
â”œâ”€â”€ code_examples/                     # Kod Ã¶rnekleri
â”‚   â”œâ”€â”€ verilog/
â”‚   â”œâ”€â”€ vhdl/
â”‚   â”œâ”€â”€ tcl/
â”‚   â””â”€â”€ hls/
â”‚
â””â”€â”€ vivado-examples/                   # Ã–rnek projeler
    â”œâ”€â”€ axi_dma_example/
    â”œâ”€â”€ zynq_minimal_design/
    â””â”€â”€ ultrascale_clock_example/
```

---

## ğŸ“š DÃ¶kÃ¼manlar

### Ä°ndirmeniz Gereken PDF'ler

Xilinx [Documentation Portal](https://www.xilinx.com/support/documentation.html) Ã¼zerinden:

#### ğŸ”§ Vivado Design Suite
- **UG835** - Vivado Design Suite Tcl Command Reference
- **UG912** - Vivado Design Suite Properties Reference
- **UG949** - UltraFast Design Methodology Guide
- **UG906** - Vivado Design Suite User Guide: Design Analysis and Closure
- **UG904** - Vivado Design Suite User Guide: Implementation

#### ğŸ”Œ IP Cores
- **PG057** - AXI Interconnect
- **PG058** - FIFO Generator
- **PG065** - Block Memory Generator
- **PG080** - AXI DMA
- **PG094** - XADC Wizard

#### ğŸ’» Zynq/UltraScale+
- **UG585** - Zynq-7000 SoC Technical Reference Manual
- **UG1085** - Zynq UltraScale+ MPSoC Technical Reference Manual
- **UG1144** - PetaLinux Tools Documentation Reference Guide

#### ğŸ¨ Vitis HLS
- **UG1399** - Vitis HLS User Guide
- **UG1393** - Vitis Unified Software Platform Documentation

**Not:** PDF'leri `official_docs/` altÄ±ndaki ilgili klasÃ¶rlere yerleÅŸtirin.

---

## ğŸ’¡ Demo SenaryolarÄ±

### 1. AXI4 Interface OluÅŸturma

```
@vivado AXI4-Lite slave nasÄ±l oluÅŸturulur?
```

**Cevap iÃ§erir:**
- IP Integrator adÄ±mlarÄ±
- Verilog kod Ã¶rneÄŸi
- TCL scripting
- Kaynak: PG057, UG994

### 2. Zynq PS-PL BaÄŸlantÄ±sÄ±

```
@vivado Zynq PS ile PL fabric arasÄ±nda veri aktarÄ±mÄ± nasÄ±l yapÄ±lÄ±r?
```

**Cevap iÃ§erir:**
- AXI GP/HP portlarÄ±
- DMA kullanÄ±mÄ±
- Linux driver'Ä±
- Kaynak: UG585, UG1085

### 3. Timing Constraint

```
@vivado /code XDC timing constraints
```

**DÃ¶ner:**
```tcl
# Clock tanÄ±mlamalarÄ±
create_clock -period 10.000 -name clk100 [get_ports clk]
create_generated_clock -name clk200 -source [get_ports clk] \\
    -multiply_by 2 [get_pins MMCM_inst/CLKOUT0]

# I/O gecikmeleri
set_input_delay -clock clk100 -max 3.000 [get_ports data_in]
set_output_delay -clock clk100 -max 2.000 [get_ports data_out]

# False path
set_false_path -from [get_clocks clk100] -to [get_clocks clk200]
```

### 4. FIFO Generator

```
@vivado FIFO generator IP nasÄ±l yapÄ±landÄ±rÄ±lÄ±r?
```

**Cevap iÃ§erir:**
- IP Integrator configurator
- Read/write interface
- Full/empty flags
- Kaynak: PG057

---

## ğŸ”§ GeliÅŸtirme

### Extension'Ä± Debug Etme

```powershell
cd ai_assistant/vscode-extension
code .
# F5 ile debug baÅŸlat
```

### Test Ã‡alÄ±ÅŸtÄ±rma

```powershell
# Unit testler
pytest ai_assistant/tests/

# Integration test
python ai_assistant/demo.py
```

### DÃ¶kÃ¼man Yeniden Ä°ndexleme

```powershell
# Yeni PDF ekledikten sonra
python ai_assistant/setup_vivado_ai.py --reindex
```

---

## ğŸ“Š Performans

| Metrik | DeÄŸer |
|--------|-------|
| Ortalama cevap sÃ¼resi | < 3 saniye |
| DÃ¶kÃ¼man bulma doÄŸruluÄŸu | ~90% |
| Kod syntax doÄŸruluÄŸu | ~95% |
| Token kullanÄ±mÄ±/sorgu | ~2500 |

---

## ğŸ¤ KatkÄ±da Bulunma

1. Fork edin
2. Feature branch oluÅŸturun (`git checkout -b feature/YeniOzellik`)
3. Commit yapÄ±n (`git commit -m 'Yeni Ã¶zellik eklendi'`)
4. Push edin (`git push origin feature/YeniOzellik`)
5. Pull Request aÃ§Ä±n

---

## ğŸ“„ Lisans

Bu proje **MIT LisansÄ±** altÄ±nda lisanslanmÄ±ÅŸtÄ±r.

**Not:** Xilinx Vivado dÃ¶kÃ¼manlarÄ± Xilinx/AMD'nin telif hakkÄ±dÄ±r. Bu proje yalnÄ±zca arama ve referans amaÃ§lÄ±dÄ±r.

---

## ğŸ™ TeÅŸekkÃ¼rler

- **OpenAI** - GPT-4 API
- **ChromaDB** - VektÃ¶r database
- **Xilinx/AMD** - Vivado Design Suite dÃ¶kÃ¼manlarÄ±
- **VS Code Team** - Extension API

---

## ğŸ“ Ä°letiÅŸim

SorularÄ±nÄ±z iÃ§in:
- **Issues** - GitHub Issues kullanÄ±n
- **Discussions** - Topluluk forumu

---

## ğŸ“ Ã–ÄŸrenme KaynaklarÄ±

- [EGITIM_PLANI.md](EGITIM_PLANI.md) - AdÄ±m adÄ±m Vivado Ã¶ÄŸrenme
- [DEMO_ORNEKLERI.md](DEMO_ORNEKLERI.md) - HazÄ±r demo sorgularÄ±
- [KOD_ORNEKLERI.md](KOD_ORNEKLERI.md) - Verilog/VHDL/TCL kodu

---

ğŸš€ **Åimdi baÅŸlayÄ±n! Extension'Ä± debug modda Ã§alÄ±ÅŸtÄ±rÄ±n ve @vivado ile sorularÄ±nÄ±zÄ± sorun!**
