# Tue Apr 12 15:01:22 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Generating a type div divider 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[5] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[6] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[15] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[14] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[13] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[12] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[3] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[11] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[4] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[7] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[10] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[8] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[9] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.func_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|User-specified initial value defined for instance b2v_inst11.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.count_off[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[2] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[1] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.count_clk[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|User-specified initial value defined for instance b2v_inst11.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|User-specified initial value defined for instance b2v_inst16.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|User-specified initial value defined for instance b2v_inst16.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|User-specified initial value defined for instance b2v_inst16.delayed_vddq_pwrgd is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|User-specified initial value defined for instance b2v_inst20.counter[31:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|User-specified initial value defined for instance b2v_inst20.tmp is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|User-specified initial value defined for instance b2v_inst200.count[17:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|User-specified initial value defined for instance b2v_inst200.curr_state[2:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|User-specified initial value defined for instance b2v_inst36.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|User-specified initial value defined for instance b2v_inst36.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|User-specified initial value defined for instance b2v_inst5.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|User-specified initial value defined for instance b2v_inst5.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|User-specified initial value defined for instance b2v_inst6.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|User-specified initial value defined for instance b2v_inst6.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|User-specified initial value defined for instance b2v_inst6.delayed_vccin_vccinaux_ok is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

@W: MO129 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Sequential instance b2v_inst11.curr_state[1] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 144MB)

@N: BN362 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Removing sequential instance b2v_inst20.tmp (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Removing sequential instance b2v_inst20.tmp_0 (in view: work.TOP(bdf_type)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 145MB)

Warning: Found 203 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.curr_state[0]
1) instance b2v_inst11.curr_state_latmux (in view: work.TOP(bdf_type)), output net b2v_inst11.curr_state[0] (in view: work.TOP(bdf_type))
    net        b2v_inst11.curr_state[0]
    input  pin b2v_inst11.curr_state_3_i_m2[0]/SEL
    instance   b2v_inst11.curr_state_3_i_m2[0] (cell mux)
    output pin b2v_inst11.curr_state_3_i_m2[0]/OUT[0]
    net        b2v_inst11.curr_state_3[0]
    input  pin b2v_inst11.curr_state_latmux/B[0]
    instance   b2v_inst11.curr_state_latmux (cell mux)
    output pin b2v_inst11.curr_state_latmux/OUT[0]
    net        b2v_inst11.curr_state[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":160:4:160:17|Found combinational loop during mapping at net b2v_inst11.pwm_out_0_sqmuxa
2) instance b2v_inst11.pwm_out_0_sqmuxa (in view: work.TOP(bdf_type)), output net b2v_inst11.pwm_out_0_sqmuxa (in view: work.TOP(bdf_type))
    net        b2v_inst11.pwm_out_0_sqmuxa
    input  pin b2v_inst11.count_0_sqmuxa/I[0]
    instance   b2v_inst11.count_0_sqmuxa (cell and)
    output pin b2v_inst11.count_0_sqmuxa/OUT
    net        b2v_inst11.count_0_sqmuxa
    input  pin b2v_inst11.count_0_sqmuxa_i/I[0]
    instance   b2v_inst11.count_0_sqmuxa_i (cell inv)
    output pin b2v_inst11.count_0_sqmuxa_i/OUT[0]
    net        b2v_inst11.count_0_sqmuxa_i_4
    input  pin b2v_inst11.count_1[14]/I[0]
    instance   b2v_inst11.count_1[14] (cell and)
    output pin b2v_inst11.count_1[14]/OUT
    net        b2v_inst11.count_1[14]
    input  pin b2v_inst11.count_latmux_0/B[0]
    instance   b2v_inst11.count_latmux_0 (cell mux)
    output pin b2v_inst11.count_latmux_0/OUT[0]
    net        b2v_inst11.count[14]
    input  pin b2v_inst11.count_i[14]/I[0]
    instance   b2v_inst11.count_i[14] (cell inv)
    output pin b2v_inst11.count_i[14]/OUT[0]
    net        b2v_inst11.count_i_4[14]
    input  pin b2v_inst11.un79_clk_100khzlto15_5/I[0]
    instance   b2v_inst11.un79_clk_100khzlto15_5 (cell and)
    output pin b2v_inst11.un79_clk_100khzlto15_5/OUT
    net        b2v_inst11.un79_clk_100khz_5
    input  pin b2v_inst11.un79_clk_100khzlto15/I[0]
    instance   b2v_inst11.un79_clk_100khzlto15 (cell and)
    output pin b2v_inst11.un79_clk_100khzlto15/OUT
    net        b2v_inst11.un79_clk_100khz
    input  pin b2v_inst11.un79_clk_100khz_i/I[0]
    instance   b2v_inst11.un79_clk_100khz_i (cell inv)
    output pin b2v_inst11.un79_clk_100khz_i/OUT[0]
    net        b2v_inst11.un79_clk_100khz_i_3
    input  pin b2v_inst11.curr_state_3_i_m2[0]/A[0]
    instance   b2v_inst11.curr_state_3_i_m2[0] (cell mux)
    output pin b2v_inst11.curr_state_3_i_m2[0]/OUT[0]
    net        b2v_inst11.curr_state_3[0]
    input  pin b2v_inst11.curr_state_latmux/B[0]
    instance   b2v_inst11.curr_state_latmux (cell mux)
    output pin b2v_inst11.curr_state_latmux/OUT[0]
    net        b2v_inst11.curr_state[0]
    input  pin b2v_inst11.curr_state_i[0]/I[0]
    instance   b2v_inst11.curr_state_i[0] (cell inv)
    output pin b2v_inst11.curr_state_i[0]/OUT[0]
    net        b2v_inst11.curr_state_i_3[0]
    input  pin b2v_inst11.pwm_out_0_sqmuxa/I[1]
    instance   b2v_inst11.pwm_out_0_sqmuxa (cell and)
    output pin b2v_inst11.pwm_out_0_sqmuxa/OUT
    net        b2v_inst11.pwm_out_0_sqmuxa
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":137:3:137:6|Found combinational loop during mapping at net b2v_inst11.un79_clk_100khz_i_3
3) instance b2v_inst11.un79_clk_100khz_i (in view: work.TOP(bdf_type)), output net b2v_inst11.un79_clk_100khz_i_3 (in view: work.TOP(bdf_type))
    net        b2v_inst11.un79_clk_100khz_i_3
    input  pin b2v_inst11.count_0_sqmuxa/I[1]
    instance   b2v_inst11.count_0_sqmuxa (cell and)
    output pin b2v_inst11.count_0_sqmuxa/OUT
    net        b2v_inst11.count_0_sqmuxa
    input  pin b2v_inst11.count_0_sqmuxa_i/I[0]
    instance   b2v_inst11.count_0_sqmuxa_i (cell inv)
    output pin b2v_inst11.count_0_sqmuxa_i/OUT[0]
    net        b2v_inst11.count_0_sqmuxa_i_4
    input  pin b2v_inst11.count_1[14]/I[0]
    instance   b2v_inst11.count_1[14] (cell and)
    output pin b2v_inst11.count_1[14]/OUT
    net        b2v_inst11.count_1[14]
    input  pin b2v_inst11.count_latmux_0/B[0]
    instance   b2v_inst11.count_latmux_0 (cell mux)
    output pin b2v_inst11.count_latmux_0/OUT[0]
    net        b2v_inst11.count[14]
    input  pin b2v_inst11.count_i[14]/I[0]
    instance   b2v_inst11.count_i[14] (cell inv)
    output pin b2v_inst11.count_i[14]/OUT[0]
    net        b2v_inst11.count_i_4[14]
    input  pin b2v_inst11.un79_clk_100khzlto15_5/I[0]
    instance   b2v_inst11.un79_clk_100khzlto15_5 (cell and)
    output pin b2v_inst11.un79_clk_100khzlto15_5/OUT
    net        b2v_inst11.un79_clk_100khz_5
    input  pin b2v_inst11.un79_clk_100khzlto15/I[0]
    instance   b2v_inst11.un79_clk_100khzlto15 (cell and)
    output pin b2v_inst11.un79_clk_100khzlto15/OUT
    net        b2v_inst11.un79_clk_100khz
    input  pin b2v_inst11.un79_clk_100khz_i/I[0]
    instance   b2v_inst11.un79_clk_100khz_i (cell inv)
    output pin b2v_inst11.un79_clk_100khz_i/OUT[0]
    net        b2v_inst11.un79_clk_100khz_i_3
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[0]
4) instance b2v_inst11.count_latmux_14 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[0] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count[0]
    input  pin b2v_inst11.un1_count[15:0]/D0[0]
    instance   b2v_inst11.un1_count[15:0] (cell add)
    output pin b2v_inst11.un1_count[15:0]/OUT[0]
    net        b2v_inst11.un1_count[0]
    input  pin b2v_inst11.count_1[0]/I[1]
    instance   b2v_inst11.count_1[0] (cell and)
    output pin b2v_inst11.count_1[0]/OUT
    net        b2v_inst11.count_1[0]
    input  pin b2v_inst11.count_latmux_14/B[0]
    instance   b2v_inst11.count_latmux_14 (cell mux)
    output pin b2v_inst11.count_latmux_14/OUT[0]
    net        b2v_inst11.count[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[1]
5) instance b2v_inst11.count_latmux_13 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[1] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count[1]
    input  pin b2v_inst11.un1_count[15:0]/D0[1]
    instance   b2v_inst11.un1_count[15:0] (cell add)
    output pin b2v_inst11.un1_count[15:0]/OUT[1]
    net        b2v_inst11.un1_count[1]
    input  pin b2v_inst11.count_1[1]/I[1]
    instance   b2v_inst11.count_1[1] (cell and)
    output pin b2v_inst11.count_1[1]/OUT
    net        b2v_inst11.count_1[1]
    input  pin b2v_inst11.count_latmux_13/B[0]
    instance   b2v_inst11.count_latmux_13 (cell mux)
    output pin b2v_inst11.count_latmux_13/OUT[0]
    net        b2v_inst11.count[1]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[2]
6) instance b2v_inst11.count_latmux_12 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[2] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count[2]
    input  pin b2v_inst11.un1_count[15:0]/D0[2]
    instance   b2v_inst11.un1_count[15:0] (cell add)
    output pin b2v_inst11.un1_count[15:0]/OUT[2]
    net        b2v_inst11.un1_count[2]
    input  pin b2v_inst11.count_1[2]/I[1]
    instance   b2v_inst11.count_1[2] (cell and)
    output pin b2v_inst11.count_1[2]/OUT
    net        b2v_inst11.count_1[2]
    input  pin b2v_inst11.count_latmux_12/B[0]
    instance   b2v_inst11.count_latmux_12 (cell mux)
    output pin b2v_inst11.count_latmux_12/OUT[0]
    net        b2v_inst11.count[2]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[3]
7) instance b2v_inst11.count_latmux_11 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[3] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count[3]
    input  pin b2v_inst11.un1_count[15:0]/D0[3]
    instance   b2v_inst11.un1_count[15:0] (cell add)
    output pin b2v_inst11.un1_count[15:0]/OUT[3]
    net        b2v_inst11.un1_count[3]
    input  pin b2v_inst11.count_1[3]/I[1]
    instance   b2v_inst11.count_1[3] (cell and)
    output pin b2v_inst11.count_1[3]/OUT
    net        b2v_inst11.count_1[3]
    input  pin b2v_inst11.count_latmux_11/B[0]
    instance   b2v_inst11.count_latmux_11 (cell mux)
    output pin b2v_inst11.count_latmux_11/OUT[0]
    net        b2v_inst11.count[3]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[4]
8) instance b2v_inst11.count_latmux_10 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[4] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count[4]
    input  pin b2v_inst11.un1_count[15:0]/D0[4]
    instance   b2v_inst11.un1_count[15:0] (cell add)
    output pin b2v_inst11.un1_count[15:0]/OUT[4]
    net        b2v_inst11.un1_count[4]
    input  pin b2v_inst11.count_1[4]/I[1]
    instance   b2v_inst11.count_1[4] (cell and)
    output pin b2v_inst11.count_1[4]/OUT
    net        b2v_inst11.count_1[4]
    input  pin b2v_inst11.count_latmux_10/B[0]
    instance   b2v_inst11.count_latmux_10 (cell mux)
    output pin b2v_inst11.count_latmux_10/OUT[0]
    net        b2v_inst11.count[4]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[5]
9) instance b2v_inst11.count_latmux_9 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[5] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count[5]
    input  pin b2v_inst11.un1_count[15:0]/D0[5]
    instance   b2v_inst11.un1_count[15:0] (cell add)
    output pin b2v_inst11.un1_count[15:0]/OUT[5]
    net        b2v_inst11.un1_count[5]
    input  pin b2v_inst11.count_1[5]/I[1]
    instance   b2v_inst11.count_1[5] (cell and)
    output pin b2v_inst11.count_1[5]/OUT
    net        b2v_inst11.count_1[5]
    input  pin b2v_inst11.count_latmux_9/B[0]
    instance   b2v_inst11.count_latmux_9 (cell mux)
    output pin b2v_inst11.count_latmux_9/OUT[0]
    net        b2v_inst11.count[5]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[6]
10) instance b2v_inst11.count_latmux_8 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[6] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count[6]
    input  pin b2v_inst11.un1_count[15:0]/D0[6]
    instance   b2v_inst11.un1_count[15:0] (cell add)
    output pin b2v_inst11.un1_count[15:0]/OUT[6]
    net        b2v_inst11.un1_count[6]
    input  pin b2v_inst11.count_1[6]/I[1]
    instance   b2v_inst11.count_1[6] (cell and)
    output pin b2v_inst11.count_1[6]/OUT
    net        b2v_inst11.count_1[6]
    input  pin b2v_inst11.count_latmux_8/B[0]
    instance   b2v_inst11.count_latmux_8 (cell mux)
    output pin b2v_inst11.count_latmux_8/OUT[0]
    net        b2v_inst11.count[6]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[7]
11) instance b2v_inst11.count_latmux_7 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[7] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count[7]
    input  pin b2v_inst11.un1_count[15:0]/D0[7]
    instance   b2v_inst11.un1_count[15:0] (cell add)
    output pin b2v_inst11.un1_count[15:0]/OUT[7]
    net        b2v_inst11.un1_count[7]
    input  pin b2v_inst11.count_1[7]/I[1]
    instance   b2v_inst11.count_1[7] (cell and)
    output pin b2v_inst11.count_1[7]/OUT
    net        b2v_inst11.count_1[7]
    input  pin b2v_inst11.count_latmux_7/B[0]
    instance   b2v_inst11.count_latmux_7 (cell mux)
    output pin b2v_inst11.count_latmux_7/OUT[0]
    net        b2v_inst11.count[7]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[8]
12) instance b2v_inst11.count_latmux_6 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[8] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count[8]
    input  pin b2v_inst11.un1_count[15:0]/D0[8]
    instance   b2v_inst11.un1_count[15:0] (cell add)
    output pin b2v_inst11.un1_count[15:0]/OUT[8]
    net        b2v_inst11.un1_count[8]
    input  pin b2v_inst11.count_1[8]/I[1]
    instance   b2v_inst11.count_1[8] (cell and)
    output pin b2v_inst11.count_1[8]/OUT
    net        b2v_inst11.count_1[8]
    input  pin b2v_inst11.count_latmux_6/B[0]
    instance   b2v_inst11.count_latmux_6 (cell mux)
    output pin b2v_inst11.count_latmux_6/OUT[0]
    net        b2v_inst11.count[8]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[9]
13) instance b2v_inst11.count_latmux_5 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[9] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count[9]
    input  pin b2v_inst11.un1_count[15:0]/D0[9]
    instance   b2v_inst11.un1_count[15:0] (cell add)
    output pin b2v_inst11.un1_count[15:0]/OUT[9]
    net        b2v_inst11.un1_count[9]
    input  pin b2v_inst11.count_1[9]/I[1]
    instance   b2v_inst11.count_1[9] (cell and)
    output pin b2v_inst11.count_1[9]/OUT
    net        b2v_inst11.count_1[9]
    input  pin b2v_inst11.count_latmux_5/B[0]
    instance   b2v_inst11.count_latmux_5 (cell mux)
    output pin b2v_inst11.count_latmux_5/OUT[0]
    net        b2v_inst11.count[9]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[10]
14) instance b2v_inst11.count_latmux_4 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[10] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count[10]
    input  pin b2v_inst11.un1_count[15:0]/D0[10]
    instance   b2v_inst11.un1_count[15:0] (cell add)
    output pin b2v_inst11.un1_count[15:0]/OUT[10]
    net        b2v_inst11.un1_count[10]
    input  pin b2v_inst11.count_1[10]/I[1]
    instance   b2v_inst11.count_1[10] (cell and)
    output pin b2v_inst11.count_1[10]/OUT
    net        b2v_inst11.count_1[10]
    input  pin b2v_inst11.count_latmux_4/B[0]
    instance   b2v_inst11.count_latmux_4 (cell mux)
    output pin b2v_inst11.count_latmux_4/OUT[0]
    net        b2v_inst11.count[10]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[11]
15) instance b2v_inst11.count_latmux_3 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[11] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count[11]
    input  pin b2v_inst11.un1_count[15:0]/D0[11]
    instance   b2v_inst11.un1_count[15:0] (cell add)
    output pin b2v_inst11.un1_count[15:0]/OUT[11]
    net        b2v_inst11.un1_count[11]
    input  pin b2v_inst11.count_1[11]/I[1]
    instance   b2v_inst11.count_1[11] (cell and)
    output pin b2v_inst11.count_1[11]/OUT
    net        b2v_inst11.count_1[11]
    input  pin b2v_inst11.count_latmux_3/B[0]
    instance   b2v_inst11.count_latmux_3 (cell mux)
    output pin b2v_inst11.count_latmux_3/OUT[0]
    net        b2v_inst11.count[11]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[12]
16) instance b2v_inst11.count_latmux_2 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[12] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count[12]
    input  pin b2v_inst11.un1_count[15:0]/D0[12]
    instance   b2v_inst11.un1_count[15:0] (cell add)
    output pin b2v_inst11.un1_count[15:0]/OUT[12]
    net        b2v_inst11.un1_count[12]
    input  pin b2v_inst11.count_1[12]/I[1]
    instance   b2v_inst11.count_1[12] (cell and)
    output pin b2v_inst11.count_1[12]/OUT
    net        b2v_inst11.count_1[12]
    input  pin b2v_inst11.count_latmux_2/B[0]
    instance   b2v_inst11.count_latmux_2 (cell mux)
    output pin b2v_inst11.count_latmux_2/OUT[0]
    net        b2v_inst11.count[12]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[13]
17) instance b2v_inst11.count_latmux_1 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[13] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count[13]
    input  pin b2v_inst11.un1_count[15:0]/D0[13]
    instance   b2v_inst11.un1_count[15:0] (cell add)
    output pin b2v_inst11.un1_count[15:0]/OUT[13]
    net        b2v_inst11.un1_count[13]
    input  pin b2v_inst11.count_1[13]/I[1]
    instance   b2v_inst11.count_1[13] (cell and)
    output pin b2v_inst11.count_1[13]/OUT
    net        b2v_inst11.count_1[13]
    input  pin b2v_inst11.count_latmux_1/B[0]
    instance   b2v_inst11.count_latmux_1 (cell mux)
    output pin b2v_inst11.count_latmux_1/OUT[0]
    net        b2v_inst11.count[13]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[14]
18) instance b2v_inst11.count_latmux_0 (in view: work.TOP(bdf_type)), output net b2v_inst11.count[14] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count[14]
    input  pin b2v_inst11.un1_count[15:0]/D0[14]
    instance   b2v_inst11.un1_count[15:0] (cell add)
    output pin b2v_inst11.un1_count[15:0]/OUT[14]
    net        b2v_inst11.un1_count[14]
    input  pin b2v_inst11.count_1[14]/I[1]
    instance   b2v_inst11.count_1[14] (cell and)
    output pin b2v_inst11.count_1[14]/OUT
    net        b2v_inst11.count_1[14]
    input  pin b2v_inst11.count_latmux_0/B[0]
    instance   b2v_inst11.count_latmux_0 (cell mux)
    output pin b2v_inst11.count_latmux_0/OUT[0]
    net        b2v_inst11.count[14]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[15]
19) instance b2v_inst11.count_latmux (in view: work.TOP(bdf_type)), output net b2v_inst11.count[15] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count[15]
    input  pin b2v_inst11.un1_count[15:0]/D0[15]
    instance   b2v_inst11.un1_count[15:0] (cell add)
    output pin b2v_inst11.un1_count[15:0]/OUT[15]
    net        b2v_inst11.un1_count[15]
    input  pin b2v_inst11.count_1[15]/I[1]
    instance   b2v_inst11.count_1[15] (cell and)
    output pin b2v_inst11.count_1[15]/OUT
    net        b2v_inst11.count_1[15]
    input  pin b2v_inst11.count_latmux/B[0]
    instance   b2v_inst11.count_latmux (cell mux)
    output pin b2v_inst11.count_latmux/OUT[0]
    net        b2v_inst11.count[15]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst5.curr_state[0]
20) instance b2v_inst5.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net b2v_inst5.curr_state[0] (in view: work.TOP(bdf_type))
    net        b2v_inst5.curr_state[0]
    input  pin b2v_inst5.curr_state_i[0]/I[0]
    instance   b2v_inst5.curr_state_i[0] (cell inv)
    output pin b2v_inst5.curr_state_i[0]/OUT[0]
    net        b2v_inst5.curr_state_i_2[0]
    input  pin b2v_inst5.count_0_sqmuxa_0_a3_2/I[0]
    instance   b2v_inst5.count_0_sqmuxa_0_a3_2 (cell and)
    output pin b2v_inst5.count_0_sqmuxa_0_a3_2/OUT
    net        b2v_inst5.count_0_sqmuxa_2
    input  pin b2v_inst5.count_0_sqmuxa_0_a3/I[1]
    instance   b2v_inst5.count_0_sqmuxa_0_a3 (cell and)
    output pin b2v_inst5.count_0_sqmuxa_0_a3/OUT
    net        b2v_inst5.count_0_sqmuxa
    input  pin b2v_inst5.count_eena/I[0]
    instance   b2v_inst5.count_eena (cell or)
    output pin b2v_inst5.count_eena/OUT
    net        b2v_inst5.count_eena
    input  pin b2v_inst5.count_en/I[0]
    instance   b2v_inst5.count_en (cell and)
    output pin b2v_inst5.count_en/OUT
    net        b2v_inst5.count_en
    input  pin b2v_inst5.count_fb/SEL
    instance   b2v_inst5.count_fb (cell mux)
    output pin b2v_inst5.count_fb/OUT[0]
    net        b2v_inst5.count_fb
    input  pin b2v_inst5.count_latmux/B[0]
    instance   b2v_inst5.count_latmux (cell mux)
    output pin b2v_inst5.count_latmux/OUT[0]
    net        b2v_inst5.count[15]
    input  pin b2v_inst5.count_i[15]/I[0]
    instance   b2v_inst5.count_i[15] (cell inv)
    output pin b2v_inst5.count_i[15]/OUT[0]
    net        b2v_inst5.count_i_3[15]
    input  pin b2v_inst5.count_1_i_a2_0[0]/I[0]
    instance   b2v_inst5.count_1_i_a2_0[0] (cell and)
    output pin b2v_inst5.count_1_i_a2_0[0]/OUT
    net        N_381
    input  pin b2v_inst5.count_1_i_a2[0]/I[0]
    instance   b2v_inst5.count_1_i_a2[0] (cell and)
    output pin b2v_inst5.count_1_i_a2[0]/OUT
    net        N_383
    input  pin b2v_inst5.N_1_i_i_i_a2/I[0]
    instance   b2v_inst5.N_1_i_i_i_a2 (cell and)
    output pin b2v_inst5.N_1_i_i_i_a2/OUT
    net        N_390
    input  pin b2v_inst5.curr_state_7_1_0_.m6_i_a2_0/I[0]
    instance   b2v_inst5.curr_state_7_1_0_.m6_i_a2_0 (cell and)
    output pin b2v_inst5.curr_state_7_1_0_.m6_i_a2_0/OUT
    net        N_411
    input  pin b2v_inst5.curr_state_7_1_0_.m4_0_a3/I[0]
    instance   b2v_inst5.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin b2v_inst5.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_274
    input  pin b2v_inst5.curr_state_7_1_0_.m4_0/I[0]
    instance   b2v_inst5.curr_state_7_1_0_.m4_0 (cell or)
    output pin b2v_inst5.curr_state_7_1_0_.m4_0/OUT
    net        b2v_inst5.curr_state_7[0]
    input  pin b2v_inst5.curr_state_latmux_0/B[0]
    instance   b2v_inst5.curr_state_latmux_0 (cell mux)
    output pin b2v_inst5.curr_state_latmux_0/OUT[0]
    net        b2v_inst5.curr_state[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":42:9:42:26|Found combinational loop during mapping at net b2v_inst5.curr_state_i_2[1]
21) instance b2v_inst5.curr_state_i_0[1] (in view: work.TOP(bdf_type)), output net b2v_inst5.curr_state_i_2[1] (in view: work.TOP(bdf_type))
    net        b2v_inst5.curr_state_i_2[1]
    input  pin b2v_inst5.curr_state_7_1_0_.m6_i_a2_1/I[1]
    instance   b2v_inst5.curr_state_7_1_0_.m6_i_a2_1 (cell and)
    output pin b2v_inst5.curr_state_7_1_0_.m6_i_a2_1/OUT
    net        N_389_0
    input  pin b2v_inst5.curr_state_7_1_0_.m6_i_o3_0/I[0]
    instance   b2v_inst5.curr_state_7_1_0_.m6_i_o3_0 (cell or)
    output pin b2v_inst5.curr_state_7_1_0_.m6_i_o3_0/OUT
    net        N_229
    input  pin b2v_inst5.curr_state_7_1_0_.m6_i/I[0]
    instance   b2v_inst5.curr_state_7_1_0_.m6_i (cell or)
    output pin b2v_inst5.curr_state_7_1_0_.m6_i/OUT
    net        N_48
    input  pin b2v_inst5.curr_state_7_1_0_.N_48_i/I[0]
    instance   b2v_inst5.curr_state_7_1_0_.N_48_i (cell inv)
    output pin b2v_inst5.curr_state_7_1_0_.N_48_i/OUT[0]
    net        N_48_i_1
    input  pin b2v_inst5.curr_state_latmux/B[0]
    instance   b2v_inst5.curr_state_latmux (cell mux)
    output pin b2v_inst5.curr_state_latmux/OUT[0]
    net        b2v_inst5.curr_state[1]
    input  pin b2v_inst5.curr_state_i_0[1]/I[0]
    instance   b2v_inst5.curr_state_i_0[1] (cell inv)
    output pin b2v_inst5.curr_state_i_0[1]/OUT[0]
    net        b2v_inst5.curr_state_i_2[1]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":39:3:39:6|Found combinational loop during mapping at net N_411
22) instance b2v_inst5.curr_state_7_1_0_.m6_i_a2_0 (in view: work.TOP(bdf_type)), output net N_411 (in view: work.TOP(bdf_type))
    net        N_411
    input  pin b2v_inst5.curr_state_7_1_0_.m6_i/I[1]
    instance   b2v_inst5.curr_state_7_1_0_.m6_i (cell or)
    output pin b2v_inst5.curr_state_7_1_0_.m6_i/OUT
    net        N_48
    input  pin b2v_inst5.curr_state_7_1_0_.N_48_i/I[0]
    instance   b2v_inst5.curr_state_7_1_0_.N_48_i (cell inv)
    output pin b2v_inst5.curr_state_7_1_0_.N_48_i/OUT[0]
    net        N_48_i_1
    input  pin b2v_inst5.curr_state_latmux/B[0]
    instance   b2v_inst5.curr_state_latmux (cell mux)
    output pin b2v_inst5.curr_state_latmux/OUT[0]
    net        b2v_inst5.curr_state[1]
    input  pin b2v_inst5.curr_state_i_0[1]/I[0]
    instance   b2v_inst5.curr_state_i_0[1] (cell inv)
    output pin b2v_inst5.curr_state_i_0[1]/OUT[0]
    net        b2v_inst5.curr_state_i_2[1]
    input  pin b2v_inst5.count_0_sqmuxa_0_a3_2/I[1]
    instance   b2v_inst5.count_0_sqmuxa_0_a3_2 (cell and)
    output pin b2v_inst5.count_0_sqmuxa_0_a3_2/OUT
    net        b2v_inst5.count_0_sqmuxa_2
    input  pin b2v_inst5.count_0_sqmuxa_0_a3/I[1]
    instance   b2v_inst5.count_0_sqmuxa_0_a3 (cell and)
    output pin b2v_inst5.count_0_sqmuxa_0_a3/OUT
    net        b2v_inst5.count_0_sqmuxa
    input  pin b2v_inst5.count_eena/I[0]
    instance   b2v_inst5.count_eena (cell or)
    output pin b2v_inst5.count_eena/OUT
    net        b2v_inst5.count_eena
    input  pin b2v_inst5.count_en/I[0]
    instance   b2v_inst5.count_en (cell and)
    output pin b2v_inst5.count_en/OUT
    net        b2v_inst5.count_en
    input  pin b2v_inst5.count_fb/SEL
    instance   b2v_inst5.count_fb (cell mux)
    output pin b2v_inst5.count_fb/OUT[0]
    net        b2v_inst5.count_fb
    input  pin b2v_inst5.count_latmux/B[0]
    instance   b2v_inst5.count_latmux (cell mux)
    output pin b2v_inst5.count_latmux/OUT[0]
    net        b2v_inst5.count[15]
    input  pin b2v_inst5.count_i[15]/I[0]
    instance   b2v_inst5.count_i[15] (cell inv)
    output pin b2v_inst5.count_i[15]/OUT[0]
    net        b2v_inst5.count_i_3[15]
    input  pin b2v_inst5.count_1_i_a2_0[0]/I[0]
    instance   b2v_inst5.count_1_i_a2_0[0] (cell and)
    output pin b2v_inst5.count_1_i_a2_0[0]/OUT
    net        N_381
    input  pin b2v_inst5.count_1_i_a2[0]/I[0]
    instance   b2v_inst5.count_1_i_a2[0] (cell and)
    output pin b2v_inst5.count_1_i_a2[0]/OUT
    net        N_383
    input  pin b2v_inst5.N_1_i_i_i_a2/I[0]
    instance   b2v_inst5.N_1_i_i_i_a2 (cell and)
    output pin b2v_inst5.N_1_i_i_i_a2/OUT
    net        N_390
    input  pin b2v_inst5.curr_state_7_1_0_.m6_i_a2_0/I[0]
    instance   b2v_inst5.curr_state_7_1_0_.m6_i_a2_0 (cell and)
    output pin b2v_inst5.curr_state_7_1_0_.m6_i_a2_0/OUT
    net        N_411
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Found combinational loop during mapping at net N_383
23) instance b2v_inst5.count_1_i_a2[0] (in view: work.TOP(bdf_type)), output net N_383 (in view: work.TOP(bdf_type))
    net        N_383
    input  pin b2v_inst5.count_1_i[0]/I[0]
    instance   b2v_inst5.count_1_i[0] (cell or)
    output pin b2v_inst5.count_1_i[0]/OUT
    net        N_50
    input  pin b2v_inst5.N_50_i/I[0]
    instance   b2v_inst5.N_50_i (cell inv)
    output pin b2v_inst5.N_50_i/OUT[0]
    net        N_50_i_1
    input  pin b2v_inst5.count_rst_14/I[0]
    instance   b2v_inst5.count_rst_14 (cell and)
    output pin b2v_inst5.count_rst_14/OUT
    net        b2v_inst5.count_rst_14
    input  pin b2v_inst5.count_fb_14/B[0]
    instance   b2v_inst5.count_fb_14 (cell mux)
    output pin b2v_inst5.count_fb_14/OUT[0]
    net        b2v_inst5.count_fb_14
    input  pin b2v_inst5.count_latmux_14/B[0]
    instance   b2v_inst5.count_latmux_14 (cell mux)
    output pin b2v_inst5.count_latmux_14/OUT[0]
    net        b2v_inst5.count[0]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[0]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[15]
    net        b2v_inst5.un2_count_1[15]
    input  pin b2v_inst5.count_rst/I[0]
    instance   b2v_inst5.count_rst (cell and)
    output pin b2v_inst5.count_rst/OUT
    net        b2v_inst5.count_rst
    input  pin b2v_inst5.count_fb/B[0]
    instance   b2v_inst5.count_fb (cell mux)
    output pin b2v_inst5.count_fb/OUT[0]
    net        b2v_inst5.count_fb
    input  pin b2v_inst5.count_latmux/B[0]
    instance   b2v_inst5.count_latmux (cell mux)
    output pin b2v_inst5.count_latmux/OUT[0]
    net        b2v_inst5.count[15]
    input  pin b2v_inst5.count_i[15]/I[0]
    instance   b2v_inst5.count_i[15] (cell inv)
    output pin b2v_inst5.count_i[15]/OUT[0]
    net        b2v_inst5.count_i_3[15]
    input  pin b2v_inst5.count_1_i_a2_0[0]/I[0]
    instance   b2v_inst5.count_1_i_a2_0[0] (cell and)
    output pin b2v_inst5.count_1_i_a2_0[0]/OUT
    net        N_381
    input  pin b2v_inst5.count_1_i_a2[0]/I[0]
    instance   b2v_inst5.count_1_i_a2[0] (cell and)
    output pin b2v_inst5.count_1_i_a2[0]/OUT
    net        N_383
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst5.count[0]
24) instance b2v_inst5.count_latmux_14 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[0] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[0]
    input  pin b2v_inst5.count_1_i[0]/I[1]
    instance   b2v_inst5.count_1_i[0] (cell or)
    output pin b2v_inst5.count_1_i[0]/OUT
    net        N_50
    input  pin b2v_inst5.N_50_i/I[0]
    instance   b2v_inst5.N_50_i (cell inv)
    output pin b2v_inst5.N_50_i/OUT[0]
    net        N_50_i_1
    input  pin b2v_inst5.count_rst_14/I[0]
    instance   b2v_inst5.count_rst_14 (cell and)
    output pin b2v_inst5.count_rst_14/OUT
    net        b2v_inst5.count_rst_14
    input  pin b2v_inst5.count_fb_14/B[0]
    instance   b2v_inst5.count_fb_14 (cell mux)
    output pin b2v_inst5.count_fb_14/OUT[0]
    net        b2v_inst5.count_fb_14
    input  pin b2v_inst5.count_latmux_14/B[0]
    instance   b2v_inst5.count_latmux_14 (cell mux)
    output pin b2v_inst5.count_latmux_14/OUT[0]
    net        b2v_inst5.count[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst5.count[1]
25) instance b2v_inst5.count_latmux_13 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[1] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[1]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[1]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[1]
    net        b2v_inst5.un2_count_1[1]
    input  pin b2v_inst5.count_rst_13/I[0]
    instance   b2v_inst5.count_rst_13 (cell and)
    output pin b2v_inst5.count_rst_13/OUT
    net        b2v_inst5.count_rst_13
    input  pin b2v_inst5.count_fb_13/B[0]
    instance   b2v_inst5.count_fb_13 (cell mux)
    output pin b2v_inst5.count_fb_13/OUT[0]
    net        b2v_inst5.count_fb_13
    input  pin b2v_inst5.count_latmux_13/B[0]
    instance   b2v_inst5.count_latmux_13 (cell mux)
    output pin b2v_inst5.count_latmux_13/OUT[0]
    net        b2v_inst5.count[1]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst5.count[2]
26) instance b2v_inst5.count_latmux_12 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[2] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[2]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[2]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[2]
    net        b2v_inst5.un2_count_1[2]
    input  pin b2v_inst5.count_rst_12/I[0]
    instance   b2v_inst5.count_rst_12 (cell and)
    output pin b2v_inst5.count_rst_12/OUT
    net        b2v_inst5.count_rst_12
    input  pin b2v_inst5.count_fb_12/B[0]
    instance   b2v_inst5.count_fb_12 (cell mux)
    output pin b2v_inst5.count_fb_12/OUT[0]
    net        b2v_inst5.count_fb_12
    input  pin b2v_inst5.count_latmux_12/B[0]
    instance   b2v_inst5.count_latmux_12 (cell mux)
    output pin b2v_inst5.count_latmux_12/OUT[0]
    net        b2v_inst5.count[2]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst5.count[3]
27) instance b2v_inst5.count_latmux_11 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[3] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[3]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[3]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[3]
    net        b2v_inst5.un2_count_1[3]
    input  pin b2v_inst5.count_rst_11/I[0]
    instance   b2v_inst5.count_rst_11 (cell and)
    output pin b2v_inst5.count_rst_11/OUT
    net        b2v_inst5.count_rst_11
    input  pin b2v_inst5.count_fb_11/B[0]
    instance   b2v_inst5.count_fb_11 (cell mux)
    output pin b2v_inst5.count_fb_11/OUT[0]
    net        b2v_inst5.count_fb_11
    input  pin b2v_inst5.count_latmux_11/B[0]
    instance   b2v_inst5.count_latmux_11 (cell mux)
    output pin b2v_inst5.count_latmux_11/OUT[0]
    net        b2v_inst5.count[3]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":39:3:39:6|Found combinational loop during mapping at net N_390
28) instance b2v_inst5.N_1_i_i_i_a2 (in view: work.TOP(bdf_type)), output net N_390 (in view: work.TOP(bdf_type))
    net        N_390
    input  pin b2v_inst5.N_390_i/I[0]
    instance   b2v_inst5.N_390_i (cell inv)
    output pin b2v_inst5.N_390_i/OUT[0]
    net        N_390_i_1
    input  pin b2v_inst5.count_1[4]/I[0]
    instance   b2v_inst5.count_1[4] (cell and)
    output pin b2v_inst5.count_1[4]/OUT
    net        b2v_inst5.count_1[4]
    input  pin b2v_inst5.count_rst_10/I[0]
    instance   b2v_inst5.count_rst_10 (cell and)
    output pin b2v_inst5.count_rst_10/OUT
    net        b2v_inst5.count_rst_10
    input  pin b2v_inst5.count_fb_10/B[0]
    instance   b2v_inst5.count_fb_10 (cell mux)
    output pin b2v_inst5.count_fb_10/OUT[0]
    net        b2v_inst5.count_fb_10
    input  pin b2v_inst5.count_latmux_10/B[0]
    instance   b2v_inst5.count_latmux_10 (cell mux)
    output pin b2v_inst5.count_latmux_10/OUT[0]
    net        b2v_inst5.count[4]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[4]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[15]
    net        b2v_inst5.un2_count_1[15]
    input  pin b2v_inst5.count_rst/I[0]
    instance   b2v_inst5.count_rst (cell and)
    output pin b2v_inst5.count_rst/OUT
    net        b2v_inst5.count_rst
    input  pin b2v_inst5.count_fb/B[0]
    instance   b2v_inst5.count_fb (cell mux)
    output pin b2v_inst5.count_fb/OUT[0]
    net        b2v_inst5.count_fb
    input  pin b2v_inst5.count_latmux/B[0]
    instance   b2v_inst5.count_latmux (cell mux)
    output pin b2v_inst5.count_latmux/OUT[0]
    net        b2v_inst5.count[15]
    input  pin b2v_inst5.count_i[15]/I[0]
    instance   b2v_inst5.count_i[15] (cell inv)
    output pin b2v_inst5.count_i[15]/OUT[0]
    net        b2v_inst5.count_i_3[15]
    input  pin b2v_inst5.count_1_i_a2_0[0]/I[0]
    instance   b2v_inst5.count_1_i_a2_0[0] (cell and)
    output pin b2v_inst5.count_1_i_a2_0[0]/OUT
    net        N_381
    input  pin b2v_inst5.count_1_i_a2[0]/I[0]
    instance   b2v_inst5.count_1_i_a2[0] (cell and)
    output pin b2v_inst5.count_1_i_a2[0]/OUT
    net        N_383
    input  pin b2v_inst5.N_1_i_i_i_a2/I[0]
    instance   b2v_inst5.N_1_i_i_i_a2 (cell and)
    output pin b2v_inst5.N_1_i_i_i_a2/OUT
    net        N_390
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst5.count[4]
29) instance b2v_inst5.count_latmux_10 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[4] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[4]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[4]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[4]
    net        b2v_inst5.un2_count_1[4]
    input  pin b2v_inst5.count_1[4]/I[1]
    instance   b2v_inst5.count_1[4] (cell and)
    output pin b2v_inst5.count_1[4]/OUT
    net        b2v_inst5.count_1[4]
    input  pin b2v_inst5.count_rst_10/I[0]
    instance   b2v_inst5.count_rst_10 (cell and)
    output pin b2v_inst5.count_rst_10/OUT
    net        b2v_inst5.count_rst_10
    input  pin b2v_inst5.count_fb_10/B[0]
    instance   b2v_inst5.count_fb_10 (cell mux)
    output pin b2v_inst5.count_fb_10/OUT[0]
    net        b2v_inst5.count_fb_10
    input  pin b2v_inst5.count_latmux_10/B[0]
    instance   b2v_inst5.count_latmux_10 (cell mux)
    output pin b2v_inst5.count_latmux_10/OUT[0]
    net        b2v_inst5.count[4]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst5.count[5]
30) instance b2v_inst5.count_latmux_9 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[5] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[5]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[5]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[5]
    net        b2v_inst5.un2_count_1[5]
    input  pin b2v_inst5.count_rst_9/I[0]
    instance   b2v_inst5.count_rst_9 (cell and)
    output pin b2v_inst5.count_rst_9/OUT
    net        b2v_inst5.count_rst_9
    input  pin b2v_inst5.count_fb_9/B[0]
    instance   b2v_inst5.count_fb_9 (cell mux)
    output pin b2v_inst5.count_fb_9/OUT[0]
    net        b2v_inst5.count_fb_9
    input  pin b2v_inst5.count_latmux_9/B[0]
    instance   b2v_inst5.count_latmux_9 (cell mux)
    output pin b2v_inst5.count_latmux_9/OUT[0]
    net        b2v_inst5.count[5]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst5.count[6]
31) instance b2v_inst5.count_latmux_8 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[6] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[6]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[6]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[6]
    net        b2v_inst5.un2_count_1[6]
    input  pin b2v_inst5.count_rst_8/I[0]
    instance   b2v_inst5.count_rst_8 (cell and)
    output pin b2v_inst5.count_rst_8/OUT
    net        b2v_inst5.count_rst_8
    input  pin b2v_inst5.count_fb_8/B[0]
    instance   b2v_inst5.count_fb_8 (cell mux)
    output pin b2v_inst5.count_fb_8/OUT[0]
    net        b2v_inst5.count_fb_8
    input  pin b2v_inst5.count_latmux_8/B[0]
    instance   b2v_inst5.count_latmux_8 (cell mux)
    output pin b2v_inst5.count_latmux_8/OUT[0]
    net        b2v_inst5.count[6]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst5.count[7]
32) instance b2v_inst5.count_latmux_7 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[7] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[7]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[7]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[7]
    net        b2v_inst5.un2_count_1[7]
    input  pin b2v_inst5.count_rst_7/I[0]
    instance   b2v_inst5.count_rst_7 (cell and)
    output pin b2v_inst5.count_rst_7/OUT
    net        b2v_inst5.count_rst_7
    input  pin b2v_inst5.count_fb_7/B[0]
    instance   b2v_inst5.count_fb_7 (cell mux)
    output pin b2v_inst5.count_fb_7/OUT[0]
    net        b2v_inst5.count_fb_7
    input  pin b2v_inst5.count_latmux_7/B[0]
    instance   b2v_inst5.count_latmux_7 (cell mux)
    output pin b2v_inst5.count_latmux_7/OUT[0]
    net        b2v_inst5.count[7]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst5.count[8]
33) instance b2v_inst5.count_latmux_6 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[8] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[8]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[8]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[8]
    net        b2v_inst5.un2_count_1[8]
    input  pin b2v_inst5.count_1[8]/I[1]
    instance   b2v_inst5.count_1[8] (cell and)
    output pin b2v_inst5.count_1[8]/OUT
    net        b2v_inst5.count_1[8]
    input  pin b2v_inst5.count_rst_6/I[0]
    instance   b2v_inst5.count_rst_6 (cell and)
    output pin b2v_inst5.count_rst_6/OUT
    net        b2v_inst5.count_rst_6
    input  pin b2v_inst5.count_fb_6/B[0]
    instance   b2v_inst5.count_fb_6 (cell mux)
    output pin b2v_inst5.count_fb_6/OUT[0]
    net        b2v_inst5.count_fb_6
    input  pin b2v_inst5.count_latmux_6/B[0]
    instance   b2v_inst5.count_latmux_6 (cell mux)
    output pin b2v_inst5.count_latmux_6/OUT[0]
    net        b2v_inst5.count[8]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst5.count[9]
34) instance b2v_inst5.count_latmux_5 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[9] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[9]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[9]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[9]
    net        b2v_inst5.un2_count_1[9]
    input  pin b2v_inst5.count_1[9]/I[1]
    instance   b2v_inst5.count_1[9] (cell and)
    output pin b2v_inst5.count_1[9]/OUT
    net        b2v_inst5.count_1[9]
    input  pin b2v_inst5.count_rst_5/I[0]
    instance   b2v_inst5.count_rst_5 (cell and)
    output pin b2v_inst5.count_rst_5/OUT
    net        b2v_inst5.count_rst_5
    input  pin b2v_inst5.count_fb_5/B[0]
    instance   b2v_inst5.count_fb_5 (cell mux)
    output pin b2v_inst5.count_fb_5/OUT[0]
    net        b2v_inst5.count_fb_5
    input  pin b2v_inst5.count_latmux_5/B[0]
    instance   b2v_inst5.count_latmux_5 (cell mux)
    output pin b2v_inst5.count_latmux_5/OUT[0]
    net        b2v_inst5.count[9]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst5.count[10]
35) instance b2v_inst5.count_latmux_4 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[10] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[10]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[10]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[10]
    net        b2v_inst5.un2_count_1[10]
    input  pin b2v_inst5.count_1[10]/I[1]
    instance   b2v_inst5.count_1[10] (cell and)
    output pin b2v_inst5.count_1[10]/OUT
    net        b2v_inst5.count_1[10]
    input  pin b2v_inst5.count_rst_4/I[0]
    instance   b2v_inst5.count_rst_4 (cell and)
    output pin b2v_inst5.count_rst_4/OUT
    net        b2v_inst5.count_rst_4
    input  pin b2v_inst5.count_fb_4/B[0]
    instance   b2v_inst5.count_fb_4 (cell mux)
    output pin b2v_inst5.count_fb_4/OUT[0]
    net        b2v_inst5.count_fb_4
    input  pin b2v_inst5.count_latmux_4/B[0]
    instance   b2v_inst5.count_latmux_4 (cell mux)
    output pin b2v_inst5.count_latmux_4/OUT[0]
    net        b2v_inst5.count[10]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst5.count[11]
36) instance b2v_inst5.count_latmux_3 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[11] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[11]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[11]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[11]
    net        b2v_inst5.un2_count_1[11]
    input  pin b2v_inst5.count_rst_3/I[0]
    instance   b2v_inst5.count_rst_3 (cell and)
    output pin b2v_inst5.count_rst_3/OUT
    net        b2v_inst5.count_rst_3
    input  pin b2v_inst5.count_fb_3/B[0]
    instance   b2v_inst5.count_fb_3 (cell mux)
    output pin b2v_inst5.count_fb_3/OUT[0]
    net        b2v_inst5.count_fb_3
    input  pin b2v_inst5.count_latmux_3/B[0]
    instance   b2v_inst5.count_latmux_3 (cell mux)
    output pin b2v_inst5.count_latmux_3/OUT[0]
    net        b2v_inst5.count[11]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst5.count[12]
37) instance b2v_inst5.count_latmux_2 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[12] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[12]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[12]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[12]
    net        b2v_inst5.un2_count_1[12]
    input  pin b2v_inst5.count_rst_2/I[0]
    instance   b2v_inst5.count_rst_2 (cell and)
    output pin b2v_inst5.count_rst_2/OUT
    net        b2v_inst5.count_rst_2
    input  pin b2v_inst5.count_fb_2/B[0]
    instance   b2v_inst5.count_fb_2 (cell mux)
    output pin b2v_inst5.count_fb_2/OUT[0]
    net        b2v_inst5.count_fb_2
    input  pin b2v_inst5.count_latmux_2/B[0]
    instance   b2v_inst5.count_latmux_2 (cell mux)
    output pin b2v_inst5.count_latmux_2/OUT[0]
    net        b2v_inst5.count[12]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst5.count[13]
38) instance b2v_inst5.count_latmux_1 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[13] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[13]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[13]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[13]
    net        b2v_inst5.un2_count_1[13]
    input  pin b2v_inst5.count_1[13]/I[1]
    instance   b2v_inst5.count_1[13] (cell and)
    output pin b2v_inst5.count_1[13]/OUT
    net        b2v_inst5.count_1[13]
    input  pin b2v_inst5.count_rst_1/I[0]
    instance   b2v_inst5.count_rst_1 (cell and)
    output pin b2v_inst5.count_rst_1/OUT
    net        b2v_inst5.count_rst_1
    input  pin b2v_inst5.count_fb_1/B[0]
    instance   b2v_inst5.count_fb_1 (cell mux)
    output pin b2v_inst5.count_fb_1/OUT[0]
    net        b2v_inst5.count_fb_1
    input  pin b2v_inst5.count_latmux_1/B[0]
    instance   b2v_inst5.count_latmux_1 (cell mux)
    output pin b2v_inst5.count_latmux_1/OUT[0]
    net        b2v_inst5.count[13]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst5.count[14]
39) instance b2v_inst5.count_latmux_0 (in view: work.TOP(bdf_type)), output net b2v_inst5.count[14] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[14]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[14]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[14]
    net        b2v_inst5.un2_count_1[14]
    input  pin b2v_inst5.count_rst_0/I[0]
    instance   b2v_inst5.count_rst_0 (cell and)
    output pin b2v_inst5.count_rst_0/OUT
    net        b2v_inst5.count_rst_0
    input  pin b2v_inst5.count_fb_0/B[0]
    instance   b2v_inst5.count_fb_0 (cell mux)
    output pin b2v_inst5.count_fb_0/OUT[0]
    net        b2v_inst5.count_fb_0
    input  pin b2v_inst5.count_latmux_0/B[0]
    instance   b2v_inst5.count_latmux_0 (cell mux)
    output pin b2v_inst5.count_latmux_0/OUT[0]
    net        b2v_inst5.count[14]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst5.count[15]
40) instance b2v_inst5.count_latmux (in view: work.TOP(bdf_type)), output net b2v_inst5.count[15] (in view: work.TOP(bdf_type))
    net        b2v_inst5.count[15]
    input  pin b2v_inst5.un2_count_1[15:0]/D0[15]
    instance   b2v_inst5.un2_count_1[15:0] (cell add)
    output pin b2v_inst5.un2_count_1[15:0]/OUT[15]
    net        b2v_inst5.un2_count_1[15]
    input  pin b2v_inst5.count_rst/I[0]
    instance   b2v_inst5.count_rst (cell and)
    output pin b2v_inst5.count_rst/OUT
    net        b2v_inst5.count_rst
    input  pin b2v_inst5.count_fb/B[0]
    instance   b2v_inst5.count_fb (cell mux)
    output pin b2v_inst5.count_fb/OUT[0]
    net        b2v_inst5.count_fb
    input  pin b2v_inst5.count_latmux/B[0]
    instance   b2v_inst5.count_latmux (cell mux)
    output pin b2v_inst5.count_latmux/OUT[0]
    net        b2v_inst5.count[15]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":42:9:42:26|Found combinational loop during mapping at net b2v_inst5.RSMRSTn_latmux
41) instance b2v_inst5.RSMRSTn_0_sqmuxa_0_a3 (in view: work.TOP(bdf_type)), output net b2v_inst5.RSMRSTn_latmux (in view: work.TOP(bdf_type))
    net        b2v_inst5.RSMRSTn_latmux
    input  pin b2v_inst5.curr_state_7_1_0_.m4_0/I[1]
    instance   b2v_inst5.curr_state_7_1_0_.m4_0 (cell or)
    output pin b2v_inst5.curr_state_7_1_0_.m4_0/OUT
    net        b2v_inst5.curr_state_7[0]
    input  pin b2v_inst5.curr_state_latmux_0/B[0]
    instance   b2v_inst5.curr_state_latmux_0 (cell mux)
    output pin b2v_inst5.curr_state_latmux_0/OUT[0]
    net        b2v_inst5.curr_state[0]
    input  pin b2v_inst5.RSMRSTn_0_sqmuxa_0_a3/I[1]
    instance   b2v_inst5.RSMRSTn_0_sqmuxa_0_a3 (cell and)
    output pin b2v_inst5.RSMRSTn_0_sqmuxa_0_a3/OUT
    net        b2v_inst5.RSMRSTn_latmux
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.func_state[1]
42) instance b2v_inst11.func_state_latmux (in view: work.TOP(bdf_type)), output net b2v_inst11.func_state[1] (in view: work.TOP(bdf_type))
    net        b2v_inst11.func_state[1]
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_a2_5/I[1]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_a2_5 (cell and)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_a2_5/OUT
    net        N_375
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o2_2/I[1]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o2_2 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o2_2/OUT
    net        N_213
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o2_1/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o2_1 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o2_1/OUT
    net        N_217
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o2_4 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o2_4/OUT
    net        N_137_N
    input  pin b2v_inst11.N_137_N_i/I[0]
    instance   b2v_inst11.N_137_N_i (cell inv)
    output pin b2v_inst11.N_137_N_i/OUT[0]
    net        N_137_N_i
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o3_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o3_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o3_0/OUT
    net        N_232_N
    input  pin b2v_inst11.un1_clk_100khz_39_and_i_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_39_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_39_and_i_0/OUT
    net        N_102_f0
    input  pin b2v_inst11.N_102_f0_i/I[0]
    instance   b2v_inst11.N_102_f0_i (cell inv)
    output pin b2v_inst11.N_102_f0_i/OUT[0]
    net        N_102_f0_i
    input  pin b2v_inst11.dutycycle_eena_7/I[1]
    instance   b2v_inst11.dutycycle_eena_7 (cell or)
    output pin b2v_inst11.dutycycle_eena_7/OUT
    net        b2v_inst11.dutycycle_eena_7
    input  pin b2v_inst11.dutycycle_en_7/I[0]
    instance   b2v_inst11.dutycycle_en_7 (cell and)
    output pin b2v_inst11.dutycycle_en_7/OUT
    net        b2v_inst11.dutycycle_en_7
    input  pin b2v_inst11.dutycycle_fb_7/SEL
    instance   b2v_inst11.dutycycle_fb_7 (cell mux)
    output pin b2v_inst11.dutycycle_fb_7/OUT[0]
    net        b2v_inst11.dutycycle_fb_7
    input  pin b2v_inst11.dutycycle_latmux_7/B[0]
    instance   b2v_inst11.dutycycle_latmux_7 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_7/OUT[0]
    net        b2v_inst11.dutycycle[11]
    input  pin b2v_inst11.dutycycle_i[11]/I[0]
    instance   b2v_inst11.dutycycle_i[11] (cell inv)
    output pin b2v_inst11.dutycycle_i[11]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[11]
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_a2_2/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_a2_2 (cell and)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_a2_2/OUT
    net        N_354
    input  pin b2v_inst11.un2_count_clk_17_0_a2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2/OUT
    net        N_359
    input  pin b2v_inst11.un1_dutycycle_71_0_a2/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2/OUT
    net        N_360
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_419
    input  pin b2v_inst11.func_state_1_m2s2_i_a3/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i_a3 (cell and)
    output pin b2v_inst11.func_state_1_m2s2_i_a3/OUT
    net        N_291
    input  pin b2v_inst11.func_state_1_m2s2_i/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i (cell or)
    output pin b2v_inst11.func_state_1_m2s2_i/OUT
    net        N_73
    input  pin b2v_inst11.func_state_1_m2[1]/SEL
    instance   b2v_inst11.func_state_1_m2[1] (cell mux)
    output pin b2v_inst11.func_state_1_m2[1]/OUT[0]
    net        b2v_inst11.func_state_1_m2[1]
    input  pin b2v_inst11.func_state_1[1]/I[1]
    instance   b2v_inst11.func_state_1[1] (cell and)
    output pin b2v_inst11.func_state_1[1]/OUT
    net        b2v_inst11.func_state_1[1]
    input  pin b2v_inst11.func_state_fb/B[0]
    instance   b2v_inst11.func_state_fb (cell mux)
    output pin b2v_inst11.func_state_fb/OUT[0]
    net        b2v_inst11.func_state_fb
    input  pin b2v_inst11.func_state_latmux/B[0]
    instance   b2v_inst11.func_state_latmux (cell mux)
    output pin b2v_inst11.func_state_latmux/OUT[0]
    net        b2v_inst11.func_state[1]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_73
43) instance b2v_inst11.func_state_1_m2s2_i (in view: work.TOP(bdf_type)), output net N_73 (in view: work.TOP(bdf_type))
    net        N_73
    input  pin b2v_inst11.func_state_1_m2[0]/SEL
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_314
    input  pin b2v_inst11.un1_func_state25_4_i_o2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o2 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o2/OUT
    net        N_192
    input  pin b2v_inst11.N_192_i/I[0]
    instance   b2v_inst11.N_192_i (cell inv)
    output pin b2v_inst11.N_192_i/OUT[0]
    net        N_192_i_1
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_321
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_140_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_120_f0
    input  pin b2v_inst11.N_120_f0_i/I[0]
    instance   b2v_inst11.N_120_f0_i (cell inv)
    output pin b2v_inst11.N_120_f0_i/OUT[0]
    net        N_120_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_10/SEL
    instance   b2v_inst11.count_clk_fb_10 (cell mux)
    output pin b2v_inst11.count_clk_fb_10/OUT[0]
    net        b2v_inst11.count_clk_fb_10
    input  pin b2v_inst11.count_clk_latmux_10/B[0]
    instance   b2v_inst11.count_clk_latmux_10 (cell mux)
    output pin b2v_inst11.count_clk_latmux_10/OUT[0]
    net        b2v_inst11.count_clk[14]
    input  pin b2v_inst11.un2_count_clk_17_0_o2_5/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_5 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_5/OUT
    net        N_166
    input  pin b2v_inst11.un2_count_clk_17_0_o2_1/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_1 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_1/OUT
    net        N_172
    input  pin b2v_inst11.un2_count_clk_17_0_o2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2/OUT
    net        N_187
    input  pin b2v_inst11.un2_count_clk_17_0_o3_0/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o3_0 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o3_0/OUT
    net        N_195
    input  pin b2v_inst11.N_195_i/I[0]
    instance   b2v_inst11.N_195_i (cell inv)
    output pin b2v_inst11.N_195_i/OUT[0]
    net        N_195_i_1
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_a2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_a2_4 (cell and)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_a2_4/OUT
    net        N_378
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o2_1/I[1]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o2_1 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o2_1/OUT
    net        N_217
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o2_4 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o2_4/OUT
    net        N_137_N
    input  pin b2v_inst11.N_137_N_i/I[0]
    instance   b2v_inst11.N_137_N_i (cell inv)
    output pin b2v_inst11.N_137_N_i/OUT[0]
    net        N_137_N_i
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o3_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o3_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o3_0/OUT
    net        N_232_N
    input  pin b2v_inst11.un1_clk_100khz_39_and_i_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_39_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_39_and_i_0/OUT
    net        N_102_f0
    input  pin b2v_inst11.N_102_f0_i/I[0]
    instance   b2v_inst11.N_102_f0_i (cell inv)
    output pin b2v_inst11.N_102_f0_i/OUT[0]
    net        N_102_f0_i
    input  pin b2v_inst11.dutycycle_eena_7/I[1]
    instance   b2v_inst11.dutycycle_eena_7 (cell or)
    output pin b2v_inst11.dutycycle_eena_7/OUT
    net        b2v_inst11.dutycycle_eena_7
    input  pin b2v_inst11.dutycycle_en_7/I[0]
    instance   b2v_inst11.dutycycle_en_7 (cell and)
    output pin b2v_inst11.dutycycle_en_7/OUT
    net        b2v_inst11.dutycycle_en_7
    input  pin b2v_inst11.dutycycle_fb_7/SEL
    instance   b2v_inst11.dutycycle_fb_7 (cell mux)
    output pin b2v_inst11.dutycycle_fb_7/OUT[0]
    net        b2v_inst11.dutycycle_fb_7
    input  pin b2v_inst11.dutycycle_latmux_7/B[0]
    instance   b2v_inst11.dutycycle_latmux_7 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_7/OUT[0]
    net        b2v_inst11.dutycycle[11]
    input  pin b2v_inst11.dutycycle_i[11]/I[0]
    instance   b2v_inst11.dutycycle_i[11] (cell inv)
    output pin b2v_inst11.dutycycle_i[11]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[11]
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_a2_2/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_a2_2 (cell and)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_a2_2/OUT
    net        N_354
    input  pin b2v_inst11.un2_count_clk_17_0_a2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2/OUT
    net        N_359
    input  pin b2v_inst11.un1_dutycycle_71_0_a2/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2/OUT
    net        N_360
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_419
    input  pin b2v_inst11.func_state_1_m2s2_i_a3/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i_a3 (cell and)
    output pin b2v_inst11.func_state_1_m2s2_i_a3/OUT
    net        N_291
    input  pin b2v_inst11.func_state_1_m2s2_i/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i (cell or)
    output pin b2v_inst11.func_state_1_m2s2_i/OUT
    net        N_73
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.func_state[0]
44) instance b2v_inst11.func_state_latmux_0 (in view: work.TOP(bdf_type)), output net b2v_inst11.func_state[0] (in view: work.TOP(bdf_type))
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.func_state_i[0]/I[0]
    instance   b2v_inst11.func_state_i[0] (cell inv)
    output pin b2v_inst11.func_state_i[0]/OUT[0]
    net        b2v_inst11.func_state_i_2[0]
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_323_3_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_323_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_141_1_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_141_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_363
    input  pin b2v_inst11.func_state_1_m0_0_a2[0]/I[1]
    instance   b2v_inst11.func_state_1_m0_0_a2[0] (cell and)
    output pin b2v_inst11.func_state_1_m0_0_a2[0]/OUT
    net        N_327
    input  pin b2v_inst11.func_state_1_m0_0_o3[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_o3[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0_o3[0]/OUT
    net        N_142
    input  pin b2v_inst11.func_state_1_m0_0[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0[0]/OUT
    net        b2v_inst11.func_state_1_m0[0]
    input  pin b2v_inst11.func_state_1_m2[0]/A[0]
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_363
45) instance b2v_inst11.un1_count_clk_1_sqmuxa_0_a2 (in view: work.TOP(bdf_type)), output net N_363 (in view: work.TOP(bdf_type))
    net        N_363
    input  pin b2v_inst11.un1_func_state25_6_0_a2_2_0/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_a2_2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_a2_2_0/OUT
    net        N_323_2
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_323_3_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_323_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_141_1_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_141_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_363
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_172
46) instance b2v_inst11.un2_count_clk_17_0_o2_1 (in view: work.TOP(bdf_type)), output net N_172 (in view: work.TOP(bdf_type))
    net        N_172
    input  pin b2v_inst11.N_172_i/I[0]
    instance   b2v_inst11.N_172_i (cell inv)
    output pin b2v_inst11.N_172_i/OUT[0]
    net        N_172_i_1
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1/OUT
    net        N_417
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_0/I[2]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_324_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_141_1_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_141_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_363
    input  pin b2v_inst11.func_state_1_m0_0_a2[0]/I[1]
    instance   b2v_inst11.func_state_1_m0_0_a2[0] (cell and)
    output pin b2v_inst11.func_state_1_m0_0_a2[0]/OUT
    net        N_327
    input  pin b2v_inst11.func_state_1_m0_0_o3[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_o3[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0_o3[0]/OUT
    net        N_142
    input  pin b2v_inst11.func_state_1_m0_0[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0[0]/OUT
    net        b2v_inst11.func_state_1_m0[0]
    input  pin b2v_inst11.func_state_1_m2[0]/A[0]
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_314
    input  pin b2v_inst11.un1_func_state25_4_i_o2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o2 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o2/OUT
    net        N_192
    input  pin b2v_inst11.N_192_i/I[0]
    instance   b2v_inst11.N_192_i (cell inv)
    output pin b2v_inst11.N_192_i/OUT[0]
    net        N_192_i_1
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_321
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_140_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_120_f0
    input  pin b2v_inst11.N_120_f0_i/I[0]
    instance   b2v_inst11.N_120_f0_i (cell inv)
    output pin b2v_inst11.N_120_f0_i/OUT[0]
    net        N_120_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_10/SEL
    instance   b2v_inst11.count_clk_fb_10 (cell mux)
    output pin b2v_inst11.count_clk_fb_10/OUT[0]
    net        b2v_inst11.count_clk_fb_10
    input  pin b2v_inst11.count_clk_latmux_10/B[0]
    instance   b2v_inst11.count_clk_latmux_10 (cell mux)
    output pin b2v_inst11.count_clk_latmux_10/OUT[0]
    net        b2v_inst11.count_clk[14]
    input  pin b2v_inst11.un2_count_clk_17_0_o2_5/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_5 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_5/OUT
    net        N_166
    input  pin b2v_inst11.un2_count_clk_17_0_o2_1/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_1 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_1/OUT
    net        N_172
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk_en
47) instance b2v_inst11.count_clk_en (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk_en (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_6/SEL
    instance   b2v_inst11.count_clk_fb_6 (cell mux)
    output pin b2v_inst11.count_clk_fb_6/OUT[0]
    net        b2v_inst11.count_clk_fb_6
    input  pin b2v_inst11.count_clk_latmux_6/B[0]
    instance   b2v_inst11.count_clk_latmux_6 (cell mux)
    output pin b2v_inst11.count_clk_latmux_6/OUT[0]
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.count_clk_i[2]/I[0]
    instance   b2v_inst11.count_clk_i[2] (cell inv)
    output pin b2v_inst11.count_clk_i[2]/OUT[0]
    net        b2v_inst11.count_clk_i_2[2]
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_7/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_7 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_7/OUT
    net        N_369
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5/OUT
    net        N_373
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_4/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_4 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_4/OUT
    net        N_412
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1/I[1]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1/OUT
    net        N_417
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_0/I[2]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_324_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_141_1_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_141_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_363
    input  pin b2v_inst11.func_state_1_m0_0_a2[0]/I[1]
    instance   b2v_inst11.func_state_1_m0_0_a2[0] (cell and)
    output pin b2v_inst11.func_state_1_m0_0_a2[0]/OUT
    net        N_327
    input  pin b2v_inst11.func_state_1_m0_0_o3[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_o3[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0_o3[0]/OUT
    net        N_142
    input  pin b2v_inst11.func_state_1_m0_0[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0[0]/OUT
    net        b2v_inst11.func_state_1_m0[0]
    input  pin b2v_inst11.func_state_1_m2[0]/A[0]
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_314
    input  pin b2v_inst11.un1_func_state25_4_i_o2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o2 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o2/OUT
    net        N_192
    input  pin b2v_inst11.N_192_i/I[0]
    instance   b2v_inst11.N_192_i (cell inv)
    output pin b2v_inst11.N_192_i/OUT[0]
    net        N_192_i_1
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_321
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_140_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_120_f0
    input  pin b2v_inst11.N_120_f0_i/I[0]
    instance   b2v_inst11.N_120_f0_i (cell inv)
    output pin b2v_inst11.N_120_f0_i/OUT[0]
    net        N_120_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":68:10:68:33|Found combinational loop during mapping at net b2v_inst11.un34_clk_100khz
48) instance b2v_inst11.un34_clk_100khz (in view: work.TOP(bdf_type)), output net b2v_inst11.un34_clk_100khz (in view: work.TOP(bdf_type))
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_o2_1/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_o2_1 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_o2_1/OUT
    net        N_242
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_o2_0/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_o2_0 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_o2_0/OUT
    net        N_243
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3/OUT
    net        N_311
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_1/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_1 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_1/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_1
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_4/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_4 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_4/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_4
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_i_3
    input  pin b2v_inst11.count_clk_1[2]/I[0]
    instance   b2v_inst11.count_clk_1[2] (cell and)
    output pin b2v_inst11.count_clk_1[2]/OUT
    net        b2v_inst11.count_clk_1[2]
    input  pin b2v_inst11.count_clk_fb_6/B[0]
    instance   b2v_inst11.count_clk_fb_6 (cell mux)
    output pin b2v_inst11.count_clk_fb_6/OUT[0]
    net        b2v_inst11.count_clk_fb_6
    input  pin b2v_inst11.count_clk_latmux_6/B[0]
    instance   b2v_inst11.count_clk_latmux_6 (cell mux)
    output pin b2v_inst11.count_clk_latmux_6/OUT[0]
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.count_clk_i[2]/I[0]
    instance   b2v_inst11.count_clk_i[2] (cell inv)
    output pin b2v_inst11.count_clk_i[2]/OUT[0]
    net        b2v_inst11.count_clk_i_2[2]
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_7/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_7 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_7/OUT
    net        N_369
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5/OUT
    net        N_373
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_4/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_4 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_4/OUT
    net        N_412
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1/I[1]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1/OUT
    net        N_417
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_0/I[2]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_324_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_141_1_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_141_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_187
49) instance b2v_inst11.un2_count_clk_17_0_o2 (in view: work.TOP(bdf_type)), output net N_187 (in view: work.TOP(bdf_type))
    net        N_187
    input  pin b2v_inst11.N_187_i/I[0]
    instance   b2v_inst11.N_187_i (cell inv)
    output pin b2v_inst11.N_187_i/OUT[0]
    net        N_187_i_1
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_2/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_2 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_2/OUT
    net        N_421
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_0/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_0 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_0/OUT
    net        N_312
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_2/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_2 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_2/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_2
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_4/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_4 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_4/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_4
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_i_3
    input  pin b2v_inst11.count_clk_1[2]/I[0]
    instance   b2v_inst11.count_clk_1[2] (cell and)
    output pin b2v_inst11.count_clk_1[2]/OUT
    net        b2v_inst11.count_clk_1[2]
    input  pin b2v_inst11.count_clk_fb_6/B[0]
    instance   b2v_inst11.count_clk_fb_6 (cell mux)
    output pin b2v_inst11.count_clk_fb_6/OUT[0]
    net        b2v_inst11.count_clk_fb_6
    input  pin b2v_inst11.count_clk_latmux_6/B[0]
    instance   b2v_inst11.count_clk_latmux_6 (cell mux)
    output pin b2v_inst11.count_clk_latmux_6/OUT[0]
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.count_clk_i[2]/I[0]
    instance   b2v_inst11.count_clk_i[2] (cell inv)
    output pin b2v_inst11.count_clk_i[2]/OUT[0]
    net        b2v_inst11.count_clk_i_2[2]
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_7/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_7 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_7/OUT
    net        N_369
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5/OUT
    net        N_373
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_4/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_4 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_4/OUT
    net        N_412
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1/I[1]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1/OUT
    net        N_417
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_0/I[2]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_324_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_141_1_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_141_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_363
    input  pin b2v_inst11.func_state_1_m0_0_a2[0]/I[1]
    instance   b2v_inst11.func_state_1_m0_0_a2[0] (cell and)
    output pin b2v_inst11.func_state_1_m0_0_a2[0]/OUT
    net        N_327
    input  pin b2v_inst11.func_state_1_m0_0_o3[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_o3[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0_o3[0]/OUT
    net        N_142
    input  pin b2v_inst11.func_state_1_m0_0[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0[0]/OUT
    net        b2v_inst11.func_state_1_m0[0]
    input  pin b2v_inst11.func_state_1_m2[0]/A[0]
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_314
    input  pin b2v_inst11.un1_func_state25_4_i_o2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o2 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o2/OUT
    net        N_192
    input  pin b2v_inst11.N_192_i/I[0]
    instance   b2v_inst11.N_192_i (cell inv)
    output pin b2v_inst11.N_192_i/OUT[0]
    net        N_192_i_1
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_321
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_140_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_120_f0
    input  pin b2v_inst11.N_120_f0_i/I[0]
    instance   b2v_inst11.N_120_f0_i (cell inv)
    output pin b2v_inst11.N_120_f0_i/OUT[0]
    net        N_120_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_10/SEL
    instance   b2v_inst11.count_clk_fb_10 (cell mux)
    output pin b2v_inst11.count_clk_fb_10/OUT[0]
    net        b2v_inst11.count_clk_fb_10
    input  pin b2v_inst11.count_clk_latmux_10/B[0]
    instance   b2v_inst11.count_clk_latmux_10 (cell mux)
    output pin b2v_inst11.count_clk_latmux_10/OUT[0]
    net        b2v_inst11.count_clk[14]
    input  pin b2v_inst11.un2_count_clk_17_0_o2_5/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_5 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_5/OUT
    net        N_166
    input  pin b2v_inst11.un2_count_clk_17_0_o2_1/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_1 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_1/OUT
    net        N_172
    input  pin b2v_inst11.un2_count_clk_17_0_o2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2/OUT
    net        N_187
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_373
50) instance b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5 (in view: work.TOP(bdf_type)), output net N_373 (in view: work.TOP(bdf_type))
    net        N_373
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_3/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_3 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_3/OUT
    net        N_410
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_2/I[1]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_2 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_2/OUT
    net        N_421
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_0/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_0 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_0/OUT
    net        N_312
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_2/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_2 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_2/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_2
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_4/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_4 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_4/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_4
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_i_3
    input  pin b2v_inst11.count_clk_1[2]/I[0]
    instance   b2v_inst11.count_clk_1[2] (cell and)
    output pin b2v_inst11.count_clk_1[2]/OUT
    net        b2v_inst11.count_clk_1[2]
    input  pin b2v_inst11.count_clk_fb_6/B[0]
    instance   b2v_inst11.count_clk_fb_6 (cell mux)
    output pin b2v_inst11.count_clk_fb_6/OUT[0]
    net        b2v_inst11.count_clk_fb_6
    input  pin b2v_inst11.count_clk_latmux_6/B[0]
    instance   b2v_inst11.count_clk_latmux_6 (cell mux)
    output pin b2v_inst11.count_clk_latmux_6/OUT[0]
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.count_clk_i[2]/I[0]
    instance   b2v_inst11.count_clk_i[2] (cell inv)
    output pin b2v_inst11.count_clk_i[2]/OUT[0]
    net        b2v_inst11.count_clk_i_2[2]
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_7/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_7 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_7/OUT
    net        N_369
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5/OUT
    net        N_373
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.un1_count_clk_1_sqmuxa_0_i_3
51) instance b2v_inst11.un1_count_clk_1_sqmuxa_0_i (in view: work.TOP(bdf_type)), output net b2v_inst11.un1_count_clk_1_sqmuxa_0_i_3 (in view: work.TOP(bdf_type))
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_i_3
    input  pin b2v_inst11.count_clk_1[7]/I[0]
    instance   b2v_inst11.count_clk_1[7] (cell and)
    output pin b2v_inst11.count_clk_1[7]/OUT
    net        b2v_inst11.count_clk_1[7]
    input  pin b2v_inst11.count_clk_fb_1/B[0]
    instance   b2v_inst11.count_clk_fb_1 (cell mux)
    output pin b2v_inst11.count_clk_fb_1/OUT[0]
    net        b2v_inst11.count_clk_fb_1
    input  pin b2v_inst11.count_clk_latmux_1/B[0]
    instance   b2v_inst11.count_clk_latmux_1 (cell mux)
    output pin b2v_inst11.count_clk_latmux_1/OUT[0]
    net        b2v_inst11.count_clk[7]
    input  pin b2v_inst11.count_clk_i[7]/I[0]
    instance   b2v_inst11.count_clk_i[7] (cell inv)
    output pin b2v_inst11.count_clk_i[7]/OUT[0]
    net        b2v_inst11.count_clk_i_2[7]
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_3/I[1]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_3 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_3/OUT
    net        N_410
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_2/I[1]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_2 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_2/OUT
    net        N_421
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_0/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_0 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_0/OUT
    net        N_312
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_2/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_2 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_2/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_2
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_4/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_4 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_4/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_4
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_i_3
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[0]
52) instance b2v_inst11.count_clk_latmux_8 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[0] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_clk[0]
    input  pin b2v_inst11.un1_count_clk_2[15:0]/D0[0]
    instance   b2v_inst11.un1_count_clk_2[15:0] (cell add)
    output pin b2v_inst11.un1_count_clk_2[15:0]/OUT[0]
    net        b2v_inst11.un1_count_clk_2[0]
    input  pin b2v_inst11.count_clk_1[0]/I[1]
    instance   b2v_inst11.count_clk_1[0] (cell and)
    output pin b2v_inst11.count_clk_1[0]/OUT
    net        b2v_inst11.count_clk_1[0]
    input  pin b2v_inst11.count_clk_fb_8/B[0]
    instance   b2v_inst11.count_clk_fb_8 (cell mux)
    output pin b2v_inst11.count_clk_fb_8/OUT[0]
    net        b2v_inst11.count_clk_fb_8
    input  pin b2v_inst11.count_clk_latmux_8/B[0]
    instance   b2v_inst11.count_clk_latmux_8 (cell mux)
    output pin b2v_inst11.count_clk_latmux_8/OUT[0]
    net        b2v_inst11.count_clk[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[1]
53) instance b2v_inst11.count_clk_latmux_7 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[1] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_clk[1]
    input  pin b2v_inst11.un1_count_clk_2[15:0]/D0[1]
    instance   b2v_inst11.un1_count_clk_2[15:0] (cell add)
    output pin b2v_inst11.un1_count_clk_2[15:0]/OUT[1]
    net        b2v_inst11.un1_count_clk_2[1]
    input  pin b2v_inst11.count_clk_1[1]/I[1]
    instance   b2v_inst11.count_clk_1[1] (cell and)
    output pin b2v_inst11.count_clk_1[1]/OUT
    net        b2v_inst11.count_clk_1[1]
    input  pin b2v_inst11.count_clk_fb_7/B[0]
    instance   b2v_inst11.count_clk_fb_7 (cell mux)
    output pin b2v_inst11.count_clk_fb_7/OUT[0]
    net        b2v_inst11.count_clk_fb_7
    input  pin b2v_inst11.count_clk_latmux_7/B[0]
    instance   b2v_inst11.count_clk_latmux_7 (cell mux)
    output pin b2v_inst11.count_clk_latmux_7/OUT[0]
    net        b2v_inst11.count_clk[1]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[2]
54) instance b2v_inst11.count_clk_latmux_6 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[2] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.un1_count_clk_2[15:0]/D0[2]
    instance   b2v_inst11.un1_count_clk_2[15:0] (cell add)
    output pin b2v_inst11.un1_count_clk_2[15:0]/OUT[7]
    net        b2v_inst11.un1_count_clk_2[7]
    input  pin b2v_inst11.count_clk_1[7]/I[1]
    instance   b2v_inst11.count_clk_1[7] (cell and)
    output pin b2v_inst11.count_clk_1[7]/OUT
    net        b2v_inst11.count_clk_1[7]
    input  pin b2v_inst11.count_clk_fb_1/B[0]
    instance   b2v_inst11.count_clk_fb_1 (cell mux)
    output pin b2v_inst11.count_clk_fb_1/OUT[0]
    net        b2v_inst11.count_clk_fb_1
    input  pin b2v_inst11.count_clk_latmux_1/B[0]
    instance   b2v_inst11.count_clk_latmux_1 (cell mux)
    output pin b2v_inst11.count_clk_latmux_1/OUT[0]
    net        b2v_inst11.count_clk[7]
    input  pin b2v_inst11.count_clk_i[7]/I[0]
    instance   b2v_inst11.count_clk_i[7] (cell inv)
    output pin b2v_inst11.count_clk_i[7]/OUT[0]
    net        b2v_inst11.count_clk_i_2[7]
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_3/I[1]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_3 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_3/OUT
    net        N_410
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_2/I[1]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_2 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_2/OUT
    net        N_421
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_0/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_0 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_0/OUT
    net        N_312
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_2/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_2 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_2/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_2
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_4/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_4 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_4/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_4
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_i_3
    input  pin b2v_inst11.count_clk_1[2]/I[0]
    instance   b2v_inst11.count_clk_1[2] (cell and)
    output pin b2v_inst11.count_clk_1[2]/OUT
    net        b2v_inst11.count_clk_1[2]
    input  pin b2v_inst11.count_clk_fb_6/B[0]
    instance   b2v_inst11.count_clk_fb_6 (cell mux)
    output pin b2v_inst11.count_clk_fb_6/OUT[0]
    net        b2v_inst11.count_clk_fb_6
    input  pin b2v_inst11.count_clk_latmux_6/B[0]
    instance   b2v_inst11.count_clk_latmux_6 (cell mux)
    output pin b2v_inst11.count_clk_latmux_6/OUT[0]
    net        b2v_inst11.count_clk[2]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[3]
55) instance b2v_inst11.count_clk_latmux_5 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[3] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_clk[3]
    input  pin b2v_inst11.un1_count_clk_2[15:0]/D0[3]
    instance   b2v_inst11.un1_count_clk_2[15:0] (cell add)
    output pin b2v_inst11.un1_count_clk_2[15:0]/OUT[3]
    net        b2v_inst11.un1_count_clk_2[3]
    input  pin b2v_inst11.count_clk_1[3]/I[1]
    instance   b2v_inst11.count_clk_1[3] (cell and)
    output pin b2v_inst11.count_clk_1[3]/OUT
    net        b2v_inst11.count_clk_1[3]
    input  pin b2v_inst11.count_clk_fb_5/B[0]
    instance   b2v_inst11.count_clk_fb_5 (cell mux)
    output pin b2v_inst11.count_clk_fb_5/OUT[0]
    net        b2v_inst11.count_clk_fb_5
    input  pin b2v_inst11.count_clk_latmux_5/B[0]
    instance   b2v_inst11.count_clk_latmux_5 (cell mux)
    output pin b2v_inst11.count_clk_latmux_5/OUT[0]
    net        b2v_inst11.count_clk[3]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[4]
56) instance b2v_inst11.count_clk_latmux_4 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[4] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_clk[4]
    input  pin b2v_inst11.un1_count_clk_2[15:0]/D0[4]
    instance   b2v_inst11.un1_count_clk_2[15:0] (cell add)
    output pin b2v_inst11.un1_count_clk_2[15:0]/OUT[4]
    net        b2v_inst11.un1_count_clk_2[4]
    input  pin b2v_inst11.count_clk_1[4]/I[1]
    instance   b2v_inst11.count_clk_1[4] (cell and)
    output pin b2v_inst11.count_clk_1[4]/OUT
    net        b2v_inst11.count_clk_1[4]
    input  pin b2v_inst11.count_clk_fb_4/B[0]
    instance   b2v_inst11.count_clk_fb_4 (cell mux)
    output pin b2v_inst11.count_clk_fb_4/OUT[0]
    net        b2v_inst11.count_clk_fb_4
    input  pin b2v_inst11.count_clk_latmux_4/B[0]
    instance   b2v_inst11.count_clk_latmux_4 (cell mux)
    output pin b2v_inst11.count_clk_latmux_4/OUT[0]
    net        b2v_inst11.count_clk[4]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[5]
57) instance b2v_inst11.count_clk_latmux_3 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[5] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_clk[5]
    input  pin b2v_inst11.un1_count_clk_2[15:0]/D0[5]
    instance   b2v_inst11.un1_count_clk_2[15:0] (cell add)
    output pin b2v_inst11.un1_count_clk_2[15:0]/OUT[5]
    net        b2v_inst11.un1_count_clk_2[5]
    input  pin b2v_inst11.count_clk_1[5]/I[1]
    instance   b2v_inst11.count_clk_1[5] (cell and)
    output pin b2v_inst11.count_clk_1[5]/OUT
    net        b2v_inst11.count_clk_1[5]
    input  pin b2v_inst11.count_clk_fb_3/B[0]
    instance   b2v_inst11.count_clk_fb_3 (cell mux)
    output pin b2v_inst11.count_clk_fb_3/OUT[0]
    net        b2v_inst11.count_clk_fb_3
    input  pin b2v_inst11.count_clk_latmux_3/B[0]
    instance   b2v_inst11.count_clk_latmux_3 (cell mux)
    output pin b2v_inst11.count_clk_latmux_3/OUT[0]
    net        b2v_inst11.count_clk[5]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[6]
58) instance b2v_inst11.count_clk_latmux_2 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[6] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_clk[6]
    input  pin b2v_inst11.un1_count_clk_2[15:0]/D0[6]
    instance   b2v_inst11.un1_count_clk_2[15:0] (cell add)
    output pin b2v_inst11.un1_count_clk_2[15:0]/OUT[6]
    net        b2v_inst11.un1_count_clk_2[6]
    input  pin b2v_inst11.count_clk_1[6]/I[1]
    instance   b2v_inst11.count_clk_1[6] (cell and)
    output pin b2v_inst11.count_clk_1[6]/OUT
    net        b2v_inst11.count_clk_1[6]
    input  pin b2v_inst11.count_clk_fb_2/B[0]
    instance   b2v_inst11.count_clk_fb_2 (cell mux)
    output pin b2v_inst11.count_clk_fb_2/OUT[0]
    net        b2v_inst11.count_clk_fb_2
    input  pin b2v_inst11.count_clk_latmux_2/B[0]
    instance   b2v_inst11.count_clk_latmux_2 (cell mux)
    output pin b2v_inst11.count_clk_latmux_2/OUT[0]
    net        b2v_inst11.count_clk[6]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[7]
59) instance b2v_inst11.count_clk_latmux_1 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[7] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_clk[7]
    input  pin b2v_inst11.un1_count_clk_2[15:0]/D0[7]
    instance   b2v_inst11.un1_count_clk_2[15:0] (cell add)
    output pin b2v_inst11.un1_count_clk_2[15:0]/OUT[7]
    net        b2v_inst11.un1_count_clk_2[7]
    input  pin b2v_inst11.count_clk_1[7]/I[1]
    instance   b2v_inst11.count_clk_1[7] (cell and)
    output pin b2v_inst11.count_clk_1[7]/OUT
    net        b2v_inst11.count_clk_1[7]
    input  pin b2v_inst11.count_clk_fb_1/B[0]
    instance   b2v_inst11.count_clk_fb_1 (cell mux)
    output pin b2v_inst11.count_clk_fb_1/OUT[0]
    net        b2v_inst11.count_clk_fb_1
    input  pin b2v_inst11.count_clk_latmux_1/B[0]
    instance   b2v_inst11.count_clk_latmux_1 (cell mux)
    output pin b2v_inst11.count_clk_latmux_1/OUT[0]
    net        b2v_inst11.count_clk[7]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_195_i_1
60) instance b2v_inst11.N_195_i (in view: work.TOP(bdf_type)), output net N_195_i_1 (in view: work.TOP(bdf_type))
    net        N_195_i_1
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_1/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_1 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_1/OUT
    net        N_313
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_2/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_2 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_2/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_2
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_4/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_4 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_4/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_4
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_i_3
    input  pin b2v_inst11.count_clk_1[2]/I[0]
    instance   b2v_inst11.count_clk_1[2] (cell and)
    output pin b2v_inst11.count_clk_1[2]/OUT
    net        b2v_inst11.count_clk_1[2]
    input  pin b2v_inst11.count_clk_fb_6/B[0]
    instance   b2v_inst11.count_clk_fb_6 (cell mux)
    output pin b2v_inst11.count_clk_fb_6/OUT[0]
    net        b2v_inst11.count_clk_fb_6
    input  pin b2v_inst11.count_clk_latmux_6/B[0]
    instance   b2v_inst11.count_clk_latmux_6 (cell mux)
    output pin b2v_inst11.count_clk_latmux_6/OUT[0]
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.count_clk_i[2]/I[0]
    instance   b2v_inst11.count_clk_i[2] (cell inv)
    output pin b2v_inst11.count_clk_i[2]/OUT[0]
    net        b2v_inst11.count_clk_i_2[2]
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_7/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_7 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_7/OUT
    net        N_369
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5/OUT
    net        N_373
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_4/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_4 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_4/OUT
    net        N_412
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1/I[1]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1/OUT
    net        N_417
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_0/I[2]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_324_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_141_1_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_141_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_363
    input  pin b2v_inst11.func_state_1_m0_0_a2[0]/I[1]
    instance   b2v_inst11.func_state_1_m0_0_a2[0] (cell and)
    output pin b2v_inst11.func_state_1_m0_0_a2[0]/OUT
    net        N_327
    input  pin b2v_inst11.func_state_1_m0_0_o3[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_o3[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0_o3[0]/OUT
    net        N_142
    input  pin b2v_inst11.func_state_1_m0_0[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0[0]/OUT
    net        b2v_inst11.func_state_1_m0[0]
    input  pin b2v_inst11.func_state_1_m2[0]/A[0]
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_314
    input  pin b2v_inst11.un1_func_state25_4_i_o2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o2 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o2/OUT
    net        N_192
    input  pin b2v_inst11.N_192_i/I[0]
    instance   b2v_inst11.N_192_i (cell inv)
    output pin b2v_inst11.N_192_i/OUT[0]
    net        N_192_i_1
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_321
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_140_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_120_f0
    input  pin b2v_inst11.N_120_f0_i/I[0]
    instance   b2v_inst11.N_120_f0_i (cell inv)
    output pin b2v_inst11.N_120_f0_i/OUT[0]
    net        N_120_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_10/SEL
    instance   b2v_inst11.count_clk_fb_10 (cell mux)
    output pin b2v_inst11.count_clk_fb_10/OUT[0]
    net        b2v_inst11.count_clk_fb_10
    input  pin b2v_inst11.count_clk_latmux_10/B[0]
    instance   b2v_inst11.count_clk_latmux_10 (cell mux)
    output pin b2v_inst11.count_clk_latmux_10/OUT[0]
    net        b2v_inst11.count_clk[14]
    input  pin b2v_inst11.un2_count_clk_17_0_o2_5/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_5 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_5/OUT
    net        N_166
    input  pin b2v_inst11.un2_count_clk_17_0_o2_1/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_1 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_1/OUT
    net        N_172
    input  pin b2v_inst11.un2_count_clk_17_0_o2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2/OUT
    net        N_187
    input  pin b2v_inst11.un2_count_clk_17_0_o3_0/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o3_0 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o3_0/OUT
    net        N_195
    input  pin b2v_inst11.N_195_i/I[0]
    instance   b2v_inst11.N_195_i (cell inv)
    output pin b2v_inst11.N_195_i/OUT[0]
    net        N_195_i_1
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_417
61) instance b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1 (in view: work.TOP(bdf_type)), output net N_417 (in view: work.TOP(bdf_type))
    net        N_417
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_3/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_3 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_3/OUT
    net        N_315
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_5/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_5 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_5/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_5
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_i_3
    input  pin b2v_inst11.count_clk_1[2]/I[0]
    instance   b2v_inst11.count_clk_1[2] (cell and)
    output pin b2v_inst11.count_clk_1[2]/OUT
    net        b2v_inst11.count_clk_1[2]
    input  pin b2v_inst11.count_clk_fb_6/B[0]
    instance   b2v_inst11.count_clk_fb_6 (cell mux)
    output pin b2v_inst11.count_clk_fb_6/OUT[0]
    net        b2v_inst11.count_clk_fb_6
    input  pin b2v_inst11.count_clk_latmux_6/B[0]
    instance   b2v_inst11.count_clk_latmux_6 (cell mux)
    output pin b2v_inst11.count_clk_latmux_6/OUT[0]
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.count_clk_i[2]/I[0]
    instance   b2v_inst11.count_clk_i[2] (cell inv)
    output pin b2v_inst11.count_clk_i[2]/OUT[0]
    net        b2v_inst11.count_clk_i_2[2]
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_7/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_7 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_7/OUT
    net        N_369
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5/OUT
    net        N_373
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_4/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_4 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_4/OUT
    net        N_412
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1/I[1]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1/OUT
    net        N_417
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_314
62) instance b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2 (in view: work.TOP(bdf_type)), output net N_314 (in view: work.TOP(bdf_type))
    net        N_314
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_3/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_3 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_3/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_3
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_5/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_5 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_5/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_5
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0 (cell or)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0/OUT
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_i_3
    input  pin b2v_inst11.count_clk_1[2]/I[0]
    instance   b2v_inst11.count_clk_1[2] (cell and)
    output pin b2v_inst11.count_clk_1[2]/OUT
    net        b2v_inst11.count_clk_1[2]
    input  pin b2v_inst11.count_clk_fb_6/B[0]
    instance   b2v_inst11.count_clk_fb_6 (cell mux)
    output pin b2v_inst11.count_clk_fb_6/OUT[0]
    net        b2v_inst11.count_clk_fb_6
    input  pin b2v_inst11.count_clk_latmux_6/B[0]
    instance   b2v_inst11.count_clk_latmux_6 (cell mux)
    output pin b2v_inst11.count_clk_latmux_6/OUT[0]
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.count_clk_i[2]/I[0]
    instance   b2v_inst11.count_clk_i[2] (cell inv)
    output pin b2v_inst11.count_clk_i[2]/OUT[0]
    net        b2v_inst11.count_clk_i_2[2]
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_7/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_7 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_7/OUT
    net        N_369
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5/OUT
    net        N_373
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_4/I[0]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_4 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_4/OUT
    net        N_412
    input  pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1/I[1]
    instance   b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1 (cell and)
    output pin b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1/OUT
    net        N_417
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_0/I[2]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_0 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_324_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_1/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_141_1_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_141_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_363
    input  pin b2v_inst11.func_state_1_m0_0_a2[0]/I[1]
    instance   b2v_inst11.func_state_1_m0_0_a2[0] (cell and)
    output pin b2v_inst11.func_state_1_m0_0_a2[0]/OUT
    net        N_327
    input  pin b2v_inst11.func_state_1_m0_0_o3[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_o3[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0_o3[0]/OUT
    net        N_142
    input  pin b2v_inst11.func_state_1_m0_0[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0[0]/OUT
    net        b2v_inst11.func_state_1_m0[0]
    input  pin b2v_inst11.func_state_1_m2[0]/A[0]
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_314
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[8]
63) instance b2v_inst11.count_clk_latmux_0 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[8] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_clk[8]
    input  pin b2v_inst11.un1_count_clk_2[15:0]/D0[8]
    instance   b2v_inst11.un1_count_clk_2[15:0] (cell add)
    output pin b2v_inst11.un1_count_clk_2[15:0]/OUT[8]
    net        b2v_inst11.un1_count_clk_2[8]
    input  pin b2v_inst11.count_clk_1[8]/I[1]
    instance   b2v_inst11.count_clk_1[8] (cell and)
    output pin b2v_inst11.count_clk_1[8]/OUT
    net        b2v_inst11.count_clk_1[8]
    input  pin b2v_inst11.count_clk_fb_0/B[0]
    instance   b2v_inst11.count_clk_fb_0 (cell mux)
    output pin b2v_inst11.count_clk_fb_0/OUT[0]
    net        b2v_inst11.count_clk_fb_0
    input  pin b2v_inst11.count_clk_latmux_0/B[0]
    instance   b2v_inst11.count_clk_latmux_0 (cell mux)
    output pin b2v_inst11.count_clk_latmux_0/OUT[0]
    net        b2v_inst11.count_clk[8]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[9]
64) instance b2v_inst11.count_clk_latmux (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[9] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_clk[9]
    input  pin b2v_inst11.un1_count_clk_2[15:0]/D0[9]
    instance   b2v_inst11.un1_count_clk_2[15:0] (cell add)
    output pin b2v_inst11.un1_count_clk_2[15:0]/OUT[9]
    net        b2v_inst11.un1_count_clk_2[9]
    input  pin b2v_inst11.count_clk_1[9]/I[1]
    instance   b2v_inst11.count_clk_1[9] (cell and)
    output pin b2v_inst11.count_clk_1[9]/OUT
    net        b2v_inst11.count_clk_1[9]
    input  pin b2v_inst11.count_clk_fb/B[0]
    instance   b2v_inst11.count_clk_fb (cell mux)
    output pin b2v_inst11.count_clk_fb/OUT[0]
    net        b2v_inst11.count_clk_fb
    input  pin b2v_inst11.count_clk_latmux/B[0]
    instance   b2v_inst11.count_clk_latmux (cell mux)
    output pin b2v_inst11.count_clk_latmux/OUT[0]
    net        b2v_inst11.count_clk[9]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_169_i_1
65) instance b2v_inst11.N_169_i (in view: work.TOP(bdf_type)), output net N_169_i_1 (in view: work.TOP(bdf_type))
    net        N_169_i_1
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_1/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_1 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_1/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_325_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_2/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_2 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3_2/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_141_2_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_o3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_141_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_363
    input  pin b2v_inst11.func_state_1_m0_0_a2[0]/I[1]
    instance   b2v_inst11.func_state_1_m0_0_a2[0] (cell and)
    output pin b2v_inst11.func_state_1_m0_0_a2[0]/OUT
    net        N_327
    input  pin b2v_inst11.func_state_1_m0_0_o3[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_o3[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0_o3[0]/OUT
    net        N_142
    input  pin b2v_inst11.func_state_1_m0_0[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0[0]/OUT
    net        b2v_inst11.func_state_1_m0[0]
    input  pin b2v_inst11.func_state_1_m2[0]/A[0]
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_314
    input  pin b2v_inst11.un1_func_state25_4_i_o2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o2 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o2/OUT
    net        N_192
    input  pin b2v_inst11.N_192_i/I[0]
    instance   b2v_inst11.N_192_i (cell inv)
    output pin b2v_inst11.N_192_i/OUT[0]
    net        N_192_i_1
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_321
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_140_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_120_f0
    input  pin b2v_inst11.N_120_f0_i/I[0]
    instance   b2v_inst11.N_120_f0_i (cell inv)
    output pin b2v_inst11.N_120_f0_i/OUT[0]
    net        N_120_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_10/SEL
    instance   b2v_inst11.count_clk_fb_10 (cell mux)
    output pin b2v_inst11.count_clk_fb_10/OUT[0]
    net        b2v_inst11.count_clk_fb_10
    input  pin b2v_inst11.count_clk_latmux_10/B[0]
    instance   b2v_inst11.count_clk_latmux_10 (cell mux)
    output pin b2v_inst11.count_clk_latmux_10/OUT[0]
    net        b2v_inst11.count_clk[14]
    input  pin b2v_inst11.un2_count_clk_17_0_o2_5/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_5 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_5/OUT
    net        N_166
    input  pin b2v_inst11.un2_count_clk_17_0_o2_1/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_1 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_1/OUT
    net        N_172
    input  pin b2v_inst11.un2_count_clk_17_0_o2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2/OUT
    net        N_187
    input  pin b2v_inst11.un2_count_clk_17_0_o3_0/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o3_0 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o3_0/OUT
    net        N_195
    input  pin b2v_inst11.N_195_i/I[0]
    instance   b2v_inst11.N_195_i (cell inv)
    output pin b2v_inst11.N_195_i/OUT[0]
    net        N_195_i_1
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_a2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_a2_4 (cell and)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_a2_4/OUT
    net        N_378
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o2_1/I[1]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o2_1 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o2_1/OUT
    net        N_217
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o2_4 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o2_4/OUT
    net        N_137_N
    input  pin b2v_inst11.N_137_N_i/I[0]
    instance   b2v_inst11.N_137_N_i (cell inv)
    output pin b2v_inst11.N_137_N_i/OUT[0]
    net        N_137_N_i
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o3_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o3_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o3_0/OUT
    net        N_232_N
    input  pin b2v_inst11.un1_clk_100khz_39_and_i_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_39_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_39_and_i_0/OUT
    net        N_102_f0
    input  pin b2v_inst11.N_102_f0_i/I[0]
    instance   b2v_inst11.N_102_f0_i (cell inv)
    output pin b2v_inst11.N_102_f0_i/OUT[0]
    net        N_102_f0_i
    input  pin b2v_inst11.dutycycle_eena_7/I[1]
    instance   b2v_inst11.dutycycle_eena_7 (cell or)
    output pin b2v_inst11.dutycycle_eena_7/OUT
    net        b2v_inst11.dutycycle_eena_7
    input  pin b2v_inst11.dutycycle_en_7/I[0]
    instance   b2v_inst11.dutycycle_en_7 (cell and)
    output pin b2v_inst11.dutycycle_en_7/OUT
    net        b2v_inst11.dutycycle_en_7
    input  pin b2v_inst11.dutycycle_fb_7/SEL
    instance   b2v_inst11.dutycycle_fb_7 (cell mux)
    output pin b2v_inst11.dutycycle_fb_7/OUT[0]
    net        b2v_inst11.dutycycle_fb_7
    input  pin b2v_inst11.dutycycle_latmux_7/B[0]
    instance   b2v_inst11.dutycycle_latmux_7 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_7/OUT[0]
    net        b2v_inst11.dutycycle[11]
    input  pin b2v_inst11.dutycycle_i[11]/I[0]
    instance   b2v_inst11.dutycycle_i[11] (cell inv)
    output pin b2v_inst11.dutycycle_i[11]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[11]
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_a2_2/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_a2_2 (cell and)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_a2_2/OUT
    net        N_354
    input  pin b2v_inst11.un2_count_clk_17_0_a2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2/OUT
    net        N_359
    input  pin b2v_inst11.un1_dutycycle_71_0_a2/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2/OUT
    net        N_360
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_419
    input  pin b2v_inst11.func_state_1_m2s2_i_a3/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i_a3 (cell and)
    output pin b2v_inst11.func_state_1_m2s2_i_a3/OUT
    net        N_291
    input  pin b2v_inst11.func_state_1_m2s2_i/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i (cell or)
    output pin b2v_inst11.func_state_1_m2s2_i/OUT
    net        N_73
    input  pin b2v_inst11.func_state_1_m2[1]/SEL
    instance   b2v_inst11.func_state_1_m2[1] (cell mux)
    output pin b2v_inst11.func_state_1_m2[1]/OUT[0]
    net        b2v_inst11.func_state_1_m2[1]
    input  pin b2v_inst11.func_state_1[1]/I[1]
    instance   b2v_inst11.func_state_1[1] (cell and)
    output pin b2v_inst11.func_state_1[1]/OUT
    net        b2v_inst11.func_state_1[1]
    input  pin b2v_inst11.func_state_fb/B[0]
    instance   b2v_inst11.func_state_fb (cell mux)
    output pin b2v_inst11.func_state_fb/OUT[0]
    net        b2v_inst11.func_state_fb
    input  pin b2v_inst11.func_state_latmux/B[0]
    instance   b2v_inst11.func_state_latmux (cell mux)
    output pin b2v_inst11.func_state_latmux/OUT[0]
    net        b2v_inst11.func_state[1]
    input  pin b2v_inst11.un2_count_clk_17_0_o3/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o3 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o3/OUT
    net        N_169
    input  pin b2v_inst11.N_169_i/I[0]
    instance   b2v_inst11.N_169_i (cell inv)
    output pin b2v_inst11.N_169_i/OUT[0]
    net        N_169_i_1
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_360
66) instance b2v_inst11.un1_dutycycle_71_0_a2 (in view: work.TOP(bdf_type)), output net N_360 (in view: work.TOP(bdf_type))
    net        N_360
    input  pin b2v_inst11.un1_func_state25_6_0_a3_2/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_a3_2 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_a3_2/OUT
    net        N_307_2
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3_3/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3_3 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3_3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_307_3_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3/I[0]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_307_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_363
    input  pin b2v_inst11.func_state_1_m0_0_a2[0]/I[1]
    instance   b2v_inst11.func_state_1_m0_0_a2[0] (cell and)
    output pin b2v_inst11.func_state_1_m0_0_a2[0]/OUT
    net        N_327
    input  pin b2v_inst11.func_state_1_m0_0_o3[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_o3[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0_o3[0]/OUT
    net        N_142
    input  pin b2v_inst11.func_state_1_m0_0[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0[0]/OUT
    net        b2v_inst11.func_state_1_m0[0]
    input  pin b2v_inst11.func_state_1_m2[0]/A[0]
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_314
    input  pin b2v_inst11.un1_func_state25_4_i_o2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o2 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o2/OUT
    net        N_192
    input  pin b2v_inst11.N_192_i/I[0]
    instance   b2v_inst11.N_192_i (cell inv)
    output pin b2v_inst11.N_192_i/OUT[0]
    net        N_192_i_1
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_321
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_140_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_120_f0
    input  pin b2v_inst11.N_120_f0_i/I[0]
    instance   b2v_inst11.N_120_f0_i (cell inv)
    output pin b2v_inst11.N_120_f0_i/OUT[0]
    net        N_120_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_10/SEL
    instance   b2v_inst11.count_clk_fb_10 (cell mux)
    output pin b2v_inst11.count_clk_fb_10/OUT[0]
    net        b2v_inst11.count_clk_fb_10
    input  pin b2v_inst11.count_clk_latmux_10/B[0]
    instance   b2v_inst11.count_clk_latmux_10 (cell mux)
    output pin b2v_inst11.count_clk_latmux_10/OUT[0]
    net        b2v_inst11.count_clk[14]
    input  pin b2v_inst11.un2_count_clk_17_0_o2_5/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_5 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_5/OUT
    net        N_166
    input  pin b2v_inst11.un2_count_clk_17_0_o2_1/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_1 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_1/OUT
    net        N_172
    input  pin b2v_inst11.un2_count_clk_17_0_o2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2/OUT
    net        N_187
    input  pin b2v_inst11.un2_count_clk_17_0_o3_0/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o3_0 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o3_0/OUT
    net        N_195
    input  pin b2v_inst11.N_195_i/I[0]
    instance   b2v_inst11.N_195_i (cell inv)
    output pin b2v_inst11.N_195_i/OUT[0]
    net        N_195_i_1
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_a2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_a2_4 (cell and)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_a2_4/OUT
    net        N_378
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o2_1/I[1]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o2_1 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o2_1/OUT
    net        N_217
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o2_4 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o2_4/OUT
    net        N_137_N
    input  pin b2v_inst11.N_137_N_i/I[0]
    instance   b2v_inst11.N_137_N_i (cell inv)
    output pin b2v_inst11.N_137_N_i/OUT[0]
    net        N_137_N_i
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o3_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o3_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o3_0/OUT
    net        N_232_N
    input  pin b2v_inst11.un1_clk_100khz_39_and_i_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_39_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_39_and_i_0/OUT
    net        N_102_f0
    input  pin b2v_inst11.N_102_f0_i/I[0]
    instance   b2v_inst11.N_102_f0_i (cell inv)
    output pin b2v_inst11.N_102_f0_i/OUT[0]
    net        N_102_f0_i
    input  pin b2v_inst11.dutycycle_eena_7/I[1]
    instance   b2v_inst11.dutycycle_eena_7 (cell or)
    output pin b2v_inst11.dutycycle_eena_7/OUT
    net        b2v_inst11.dutycycle_eena_7
    input  pin b2v_inst11.dutycycle_en_7/I[0]
    instance   b2v_inst11.dutycycle_en_7 (cell and)
    output pin b2v_inst11.dutycycle_en_7/OUT
    net        b2v_inst11.dutycycle_en_7
    input  pin b2v_inst11.dutycycle_fb_7/SEL
    instance   b2v_inst11.dutycycle_fb_7 (cell mux)
    output pin b2v_inst11.dutycycle_fb_7/OUT[0]
    net        b2v_inst11.dutycycle_fb_7
    input  pin b2v_inst11.dutycycle_latmux_7/B[0]
    instance   b2v_inst11.dutycycle_latmux_7 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_7/OUT[0]
    net        b2v_inst11.dutycycle[11]
    input  pin b2v_inst11.dutycycle_i[11]/I[0]
    instance   b2v_inst11.dutycycle_i[11] (cell inv)
    output pin b2v_inst11.dutycycle_i[11]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[11]
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_a2_2/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_a2_2 (cell and)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_a2_2/OUT
    net        N_354
    input  pin b2v_inst11.un2_count_clk_17_0_a2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2/OUT
    net        N_359
    input  pin b2v_inst11.un1_dutycycle_71_0_a2/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2/OUT
    net        N_360
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[0]
67) instance b2v_inst11.dutycycle_latmux (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[0] (in view: work.TOP(bdf_type))
    net        b2v_inst11.dutycycle[0]
    input  pin b2v_inst11.un1_dutycycle_96_0_a2_0/I[0]
    instance   b2v_inst11.un1_dutycycle_96_0_a2_0 (cell and)
    output pin b2v_inst11.un1_dutycycle_96_0_a2_0/OUT
    net        N_362
    input  pin b2v_inst11.un2_count_clk_17_0_a2_0/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2_0 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_0/OUT
    net        N_364
    input  pin b2v_inst11.un1_dutycycle_71_0_a2_0/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2_0 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2_0/OUT
    net        N_367
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_307_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_363
    input  pin b2v_inst11.func_state_1_m0_0_a2[0]/I[1]
    instance   b2v_inst11.func_state_1_m0_0_a2[0] (cell and)
    output pin b2v_inst11.func_state_1_m0_0_a2[0]/OUT
    net        N_327
    input  pin b2v_inst11.func_state_1_m0_0_o3[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_o3[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0_o3[0]/OUT
    net        N_142
    input  pin b2v_inst11.func_state_1_m0_0[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0[0]/OUT
    net        b2v_inst11.func_state_1_m0[0]
    input  pin b2v_inst11.func_state_1_m2[0]/A[0]
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_314
    input  pin b2v_inst11.un1_func_state25_4_i_o2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o2 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o2/OUT
    net        N_192
    input  pin b2v_inst11.N_192_i/I[0]
    instance   b2v_inst11.N_192_i (cell inv)
    output pin b2v_inst11.N_192_i/OUT[0]
    net        N_192_i_1
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_321
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_140_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_120_f0
    input  pin b2v_inst11.N_120_f0_i/I[0]
    instance   b2v_inst11.N_120_f0_i (cell inv)
    output pin b2v_inst11.N_120_f0_i/OUT[0]
    net        N_120_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_10/SEL
    instance   b2v_inst11.count_clk_fb_10 (cell mux)
    output pin b2v_inst11.count_clk_fb_10/OUT[0]
    net        b2v_inst11.count_clk_fb_10
    input  pin b2v_inst11.count_clk_latmux_10/B[0]
    instance   b2v_inst11.count_clk_latmux_10 (cell mux)
    output pin b2v_inst11.count_clk_latmux_10/OUT[0]
    net        b2v_inst11.count_clk[14]
    input  pin b2v_inst11.un2_count_clk_17_0_o2_5/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_5 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_5/OUT
    net        N_166
    input  pin b2v_inst11.un2_count_clk_17_0_o2_1/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_1 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_1/OUT
    net        N_172
    input  pin b2v_inst11.un2_count_clk_17_0_o2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2/OUT
    net        N_187
    input  pin b2v_inst11.un2_count_clk_17_0_o3_0/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o3_0 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o3_0/OUT
    net        N_195
    input  pin b2v_inst11.N_195_i/I[0]
    instance   b2v_inst11.N_195_i (cell inv)
    output pin b2v_inst11.N_195_i/OUT[0]
    net        N_195_i_1
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_a2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_a2_4 (cell and)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_a2_4/OUT
    net        N_378
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o2_1/I[1]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o2_1 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o2_1/OUT
    net        N_217
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o2_4 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o2_4/OUT
    net        N_137_N
    input  pin b2v_inst11.N_137_N_i/I[0]
    instance   b2v_inst11.N_137_N_i (cell inv)
    output pin b2v_inst11.N_137_N_i/OUT[0]
    net        N_137_N_i
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o3_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o3_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o3_0/OUT
    net        N_232_N
    input  pin b2v_inst11.un1_clk_100khz_39_and_i_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_39_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_39_and_i_0/OUT
    net        N_102_f0
    input  pin b2v_inst11.N_102_f0_i/I[0]
    instance   b2v_inst11.N_102_f0_i (cell inv)
    output pin b2v_inst11.N_102_f0_i/OUT[0]
    net        N_102_f0_i
    input  pin b2v_inst11.dutycycle_eena_7/I[1]
    instance   b2v_inst11.dutycycle_eena_7 (cell or)
    output pin b2v_inst11.dutycycle_eena_7/OUT
    net        b2v_inst11.dutycycle_eena_7
    input  pin b2v_inst11.dutycycle_en_7/I[0]
    instance   b2v_inst11.dutycycle_en_7 (cell and)
    output pin b2v_inst11.dutycycle_en_7/OUT
    net        b2v_inst11.dutycycle_en_7
    input  pin b2v_inst11.dutycycle_fb_7/SEL
    instance   b2v_inst11.dutycycle_fb_7 (cell mux)
    output pin b2v_inst11.dutycycle_fb_7/OUT[0]
    net        b2v_inst11.dutycycle_fb_7
    input  pin b2v_inst11.dutycycle_latmux_7/B[0]
    instance   b2v_inst11.dutycycle_latmux_7 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_7/OUT[0]
    net        b2v_inst11.dutycycle[11]
    input  pin b2v_inst11.dutycycle_i[11]/I[0]
    instance   b2v_inst11.dutycycle_i[11] (cell inv)
    output pin b2v_inst11.dutycycle_i[11]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[11]
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_a2_2/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_a2_2 (cell and)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_a2_2/OUT
    net        N_354
    input  pin b2v_inst11.un2_count_clk_17_0_a2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2/OUT
    net        N_359
    input  pin b2v_inst11.un1_dutycycle_71_0_a2/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2/OUT
    net        N_360
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_419
    input  pin b2v_inst11.func_state_1_m2s2_i_a3/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i_a3 (cell and)
    output pin b2v_inst11.func_state_1_m2s2_i_a3/OUT
    net        N_291
    input  pin b2v_inst11.func_state_1_m2s2_i/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i (cell or)
    output pin b2v_inst11.func_state_1_m2s2_i/OUT
    net        N_73
    input  pin b2v_inst11.func_state_1_m2[1]/SEL
    instance   b2v_inst11.func_state_1_m2[1] (cell mux)
    output pin b2v_inst11.func_state_1_m2[1]/OUT[0]
    net        b2v_inst11.func_state_1_m2[1]
    input  pin b2v_inst11.func_state_1[1]/I[1]
    instance   b2v_inst11.func_state_1[1] (cell and)
    output pin b2v_inst11.func_state_1[1]/OUT
    net        b2v_inst11.func_state_1[1]
    input  pin b2v_inst11.func_state_fb/B[0]
    instance   b2v_inst11.func_state_fb (cell mux)
    output pin b2v_inst11.func_state_fb/OUT[0]
    net        b2v_inst11.func_state_fb
    input  pin b2v_inst11.func_state_latmux/B[0]
    instance   b2v_inst11.func_state_latmux (cell mux)
    output pin b2v_inst11.func_state_latmux/OUT[0]
    net        b2v_inst11.func_state[1]
    input  pin b2v_inst11.un2_count_clk_17_0_o3/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o3 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o3/OUT
    net        N_169
    input  pin b2v_inst11.N_169_i/I[0]
    instance   b2v_inst11.N_169_i (cell inv)
    output pin b2v_inst11.N_169_i/OUT[0]
    net        N_169_i_1
    input  pin b2v_inst11.un1_clk_100khz_inv_i/I[0]
    instance   b2v_inst11.un1_clk_100khz_inv_i (cell or)
    output pin b2v_inst11.un1_clk_100khz_inv_i/OUT
    net        N_19
    input  pin b2v_inst11.N_19_i/I[0]
    instance   b2v_inst11.N_19_i (cell inv)
    output pin b2v_inst11.N_19_i/OUT[0]
    net        N_19_i_1
    input  pin b2v_inst11.un1_count_off_1_sqmuxa_8/D0[0]
    instance   b2v_inst11.un1_count_off_1_sqmuxa_8 (cell primux)
    output pin b2v_inst11.un1_count_off_1_sqmuxa_8/OUT[0]
    net        b2v_inst11.un1_count_off_1_sqmuxa_8
    input  pin b2v_inst11.un1_clk_100khz_26_and_i_a2/I[1]
    instance   b2v_inst11.un1_clk_100khz_26_and_i_a2 (cell and)
    output pin b2v_inst11.un1_clk_100khz_26_and_i_a2/OUT
    net        N_358
    input  pin b2v_inst11.un1_clk_100khz_26_and_i_o2/I[0]
    instance   b2v_inst11.un1_clk_100khz_26_and_i_o2 (cell or)
    output pin b2v_inst11.un1_clk_100khz_26_and_i_o2/OUT
    net        N_183
    input  pin b2v_inst11.N_183_i/I[0]
    instance   b2v_inst11.N_183_i (cell inv)
    output pin b2v_inst11.N_183_i/OUT[0]
    net        N_183_i_1
    input  pin b2v_inst11.un1_clk_100khz_25_and_i_o3/I[0]
    instance   b2v_inst11.un1_clk_100khz_25_and_i_o3 (cell or)
    output pin b2v_inst11.un1_clk_100khz_25_and_i_o3/OUT
    net        N_238
    input  pin b2v_inst11.un1_clk_100khz_25_and_i_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_25_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_25_and_i_0/OUT
    net        N_114_f0
    input  pin b2v_inst11.N_114_f0_i/I[0]
    instance   b2v_inst11.N_114_f0_i (cell inv)
    output pin b2v_inst11.N_114_f0_i/OUT[0]
    net        N_114_f0_i
    input  pin b2v_inst11.dutycycle_eena/I[1]
    instance   b2v_inst11.dutycycle_eena (cell or)
    output pin b2v_inst11.dutycycle_eena/OUT
    net        b2v_inst11.dutycycle_eena
    input  pin b2v_inst11.dutycycle_en/I[0]
    instance   b2v_inst11.dutycycle_en (cell and)
    output pin b2v_inst11.dutycycle_en/OUT
    net        b2v_inst11.dutycycle_en
    input  pin b2v_inst11.dutycycle_fb/SEL
    instance   b2v_inst11.dutycycle_fb (cell mux)
    output pin b2v_inst11.dutycycle_fb/OUT[0]
    net        b2v_inst11.dutycycle_fb
    input  pin b2v_inst11.dutycycle_latmux/B[0]
    instance   b2v_inst11.dutycycle_latmux (cell mux)
    output pin b2v_inst11.dutycycle_latmux/OUT[0]
    net        b2v_inst11.dutycycle[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Found combinational loop during mapping at net N_238
68) instance b2v_inst11.un1_clk_100khz_25_and_i_o3 (in view: work.TOP(bdf_type)), output net N_238 (in view: work.TOP(bdf_type))
    net        N_238
    input  pin b2v_inst11.un1_clk_100khz_24_and_i_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_24_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_24_and_i_0/OUT
    net        N_116_f0
    input  pin b2v_inst11.N_116_f0_i/I[0]
    instance   b2v_inst11.N_116_f0_i (cell inv)
    output pin b2v_inst11.N_116_f0_i/OUT[0]
    net        N_116_f0_i
    input  pin b2v_inst11.dutycycle_eena_0/I[1]
    instance   b2v_inst11.dutycycle_eena_0 (cell or)
    output pin b2v_inst11.dutycycle_eena_0/OUT
    net        b2v_inst11.dutycycle_eena_0
    input  pin b2v_inst11.dutycycle_en_0/I[0]
    instance   b2v_inst11.dutycycle_en_0 (cell and)
    output pin b2v_inst11.dutycycle_en_0/OUT
    net        b2v_inst11.dutycycle_en_0
    input  pin b2v_inst11.dutycycle_fb_0/SEL
    instance   b2v_inst11.dutycycle_fb_0 (cell mux)
    output pin b2v_inst11.dutycycle_fb_0/OUT[0]
    net        b2v_inst11.dutycycle_fb_0
    input  pin b2v_inst11.dutycycle_latmux_0/B[0]
    instance   b2v_inst11.dutycycle_latmux_0 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_0/OUT[0]
    net        b2v_inst11.dutycycle[1]
    input  pin b2v_inst11.un1_dutycycle_96_0_a2_0/I[1]
    instance   b2v_inst11.un1_dutycycle_96_0_a2_0 (cell and)
    output pin b2v_inst11.un1_dutycycle_96_0_a2_0/OUT
    net        N_362
    input  pin b2v_inst11.un2_count_clk_17_0_a2_0/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2_0 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_0/OUT
    net        N_364
    input  pin b2v_inst11.un1_dutycycle_71_0_a2_0/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2_0 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2_0/OUT
    net        N_367
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_307_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_363
    input  pin b2v_inst11.func_state_1_m0_0_a2[0]/I[1]
    instance   b2v_inst11.func_state_1_m0_0_a2[0] (cell and)
    output pin b2v_inst11.func_state_1_m0_0_a2[0]/OUT
    net        N_327
    input  pin b2v_inst11.func_state_1_m0_0_o3[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_o3[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0_o3[0]/OUT
    net        N_142
    input  pin b2v_inst11.func_state_1_m0_0[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0[0]/OUT
    net        b2v_inst11.func_state_1_m0[0]
    input  pin b2v_inst11.func_state_1_m2[0]/A[0]
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_314
    input  pin b2v_inst11.un1_func_state25_4_i_o2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o2 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o2/OUT
    net        N_192
    input  pin b2v_inst11.N_192_i/I[0]
    instance   b2v_inst11.N_192_i (cell inv)
    output pin b2v_inst11.N_192_i/OUT[0]
    net        N_192_i_1
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_321
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_140_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_120_f0
    input  pin b2v_inst11.N_120_f0_i/I[0]
    instance   b2v_inst11.N_120_f0_i (cell inv)
    output pin b2v_inst11.N_120_f0_i/OUT[0]
    net        N_120_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_10/SEL
    instance   b2v_inst11.count_clk_fb_10 (cell mux)
    output pin b2v_inst11.count_clk_fb_10/OUT[0]
    net        b2v_inst11.count_clk_fb_10
    input  pin b2v_inst11.count_clk_latmux_10/B[0]
    instance   b2v_inst11.count_clk_latmux_10 (cell mux)
    output pin b2v_inst11.count_clk_latmux_10/OUT[0]
    net        b2v_inst11.count_clk[14]
    input  pin b2v_inst11.un2_count_clk_17_0_o2_5/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_5 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_5/OUT
    net        N_166
    input  pin b2v_inst11.un2_count_clk_17_0_o2_1/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_1 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_1/OUT
    net        N_172
    input  pin b2v_inst11.un2_count_clk_17_0_o2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2/OUT
    net        N_187
    input  pin b2v_inst11.un2_count_clk_17_0_o3_0/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o3_0 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o3_0/OUT
    net        N_195
    input  pin b2v_inst11.N_195_i/I[0]
    instance   b2v_inst11.N_195_i (cell inv)
    output pin b2v_inst11.N_195_i/OUT[0]
    net        N_195_i_1
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_a2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_a2_4 (cell and)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_a2_4/OUT
    net        N_378
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o2_1/I[1]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o2_1 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o2_1/OUT
    net        N_217
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o2_4 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o2_4/OUT
    net        N_137_N
    input  pin b2v_inst11.N_137_N_i/I[0]
    instance   b2v_inst11.N_137_N_i (cell inv)
    output pin b2v_inst11.N_137_N_i/OUT[0]
    net        N_137_N_i
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o3_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o3_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o3_0/OUT
    net        N_232_N
    input  pin b2v_inst11.un1_clk_100khz_39_and_i_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_39_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_39_and_i_0/OUT
    net        N_102_f0
    input  pin b2v_inst11.N_102_f0_i/I[0]
    instance   b2v_inst11.N_102_f0_i (cell inv)
    output pin b2v_inst11.N_102_f0_i/OUT[0]
    net        N_102_f0_i
    input  pin b2v_inst11.dutycycle_eena_7/I[1]
    instance   b2v_inst11.dutycycle_eena_7 (cell or)
    output pin b2v_inst11.dutycycle_eena_7/OUT
    net        b2v_inst11.dutycycle_eena_7
    input  pin b2v_inst11.dutycycle_en_7/I[0]
    instance   b2v_inst11.dutycycle_en_7 (cell and)
    output pin b2v_inst11.dutycycle_en_7/OUT
    net        b2v_inst11.dutycycle_en_7
    input  pin b2v_inst11.dutycycle_fb_7/SEL
    instance   b2v_inst11.dutycycle_fb_7 (cell mux)
    output pin b2v_inst11.dutycycle_fb_7/OUT[0]
    net        b2v_inst11.dutycycle_fb_7
    input  pin b2v_inst11.dutycycle_latmux_7/B[0]
    instance   b2v_inst11.dutycycle_latmux_7 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_7/OUT[0]
    net        b2v_inst11.dutycycle[11]
    input  pin b2v_inst11.dutycycle_i[11]/I[0]
    instance   b2v_inst11.dutycycle_i[11] (cell inv)
    output pin b2v_inst11.dutycycle_i[11]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[11]
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_a2_2/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_a2_2 (cell and)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_a2_2/OUT
    net        N_354
    input  pin b2v_inst11.un2_count_clk_17_0_a2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2/OUT
    net        N_359
    input  pin b2v_inst11.un1_dutycycle_71_0_a2/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2/OUT
    net        N_360
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_419
    input  pin b2v_inst11.func_state_1_m2s2_i_a3/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i_a3 (cell and)
    output pin b2v_inst11.func_state_1_m2s2_i_a3/OUT
    net        N_291
    input  pin b2v_inst11.func_state_1_m2s2_i/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i (cell or)
    output pin b2v_inst11.func_state_1_m2s2_i/OUT
    net        N_73
    input  pin b2v_inst11.func_state_1_m2[1]/SEL
    instance   b2v_inst11.func_state_1_m2[1] (cell mux)
    output pin b2v_inst11.func_state_1_m2[1]/OUT[0]
    net        b2v_inst11.func_state_1_m2[1]
    input  pin b2v_inst11.func_state_1[1]/I[1]
    instance   b2v_inst11.func_state_1[1] (cell and)
    output pin b2v_inst11.func_state_1[1]/OUT
    net        b2v_inst11.func_state_1[1]
    input  pin b2v_inst11.func_state_fb/B[0]
    instance   b2v_inst11.func_state_fb (cell mux)
    output pin b2v_inst11.func_state_fb/OUT[0]
    net        b2v_inst11.func_state_fb
    input  pin b2v_inst11.func_state_latmux/B[0]
    instance   b2v_inst11.func_state_latmux (cell mux)
    output pin b2v_inst11.func_state_latmux/OUT[0]
    net        b2v_inst11.func_state[1]
    input  pin b2v_inst11.un2_count_clk_17_0_o3/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o3 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o3/OUT
    net        N_169
    input  pin b2v_inst11.N_169_i/I[0]
    instance   b2v_inst11.N_169_i (cell inv)
    output pin b2v_inst11.N_169_i/OUT[0]
    net        N_169_i_1
    input  pin b2v_inst11.un1_clk_100khz_inv_i/I[0]
    instance   b2v_inst11.un1_clk_100khz_inv_i (cell or)
    output pin b2v_inst11.un1_clk_100khz_inv_i/OUT
    net        N_19
    input  pin b2v_inst11.N_19_i/I[0]
    instance   b2v_inst11.N_19_i (cell inv)
    output pin b2v_inst11.N_19_i/OUT[0]
    net        N_19_i_1
    input  pin b2v_inst11.un1_count_off_1_sqmuxa_8/D0[0]
    instance   b2v_inst11.un1_count_off_1_sqmuxa_8 (cell primux)
    output pin b2v_inst11.un1_count_off_1_sqmuxa_8/OUT[0]
    net        b2v_inst11.un1_count_off_1_sqmuxa_8
    input  pin b2v_inst11.un1_clk_100khz_26_and_i_a2/I[1]
    instance   b2v_inst11.un1_clk_100khz_26_and_i_a2 (cell and)
    output pin b2v_inst11.un1_clk_100khz_26_and_i_a2/OUT
    net        N_358
    input  pin b2v_inst11.un1_clk_100khz_26_and_i_o2/I[0]
    instance   b2v_inst11.un1_clk_100khz_26_and_i_o2 (cell or)
    output pin b2v_inst11.un1_clk_100khz_26_and_i_o2/OUT
    net        N_183
    input  pin b2v_inst11.N_183_i/I[0]
    instance   b2v_inst11.N_183_i (cell inv)
    output pin b2v_inst11.N_183_i/OUT[0]
    net        N_183_i_1
    input  pin b2v_inst11.un1_clk_100khz_25_and_i_o3/I[0]
    instance   b2v_inst11.un1_clk_100khz_25_and_i_o3 (cell or)
    output pin b2v_inst11.un1_clk_100khz_25_and_i_o3/OUT
    net        N_238
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[1]
69) instance b2v_inst11.dutycycle_latmux_0 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[1] (in view: work.TOP(bdf_type))
    net        b2v_inst11.dutycycle[1]
    input  pin b2v_inst11.dutycycle_i[1]/I[0]
    instance   b2v_inst11.dutycycle_i[1] (cell inv)
    output pin b2v_inst11.dutycycle_i[1]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[1]
    input  pin b2v_inst11.un1_clk_100khz_24_and_i_a3/I[1]
    instance   b2v_inst11.un1_clk_100khz_24_and_i_a3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_24_and_i_a3/OUT
    net        N_305
    input  pin b2v_inst11.un1_clk_100khz_24_and_i_0/I[2]
    instance   b2v_inst11.un1_clk_100khz_24_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_24_and_i_0/OUT
    net        N_116_f0
    input  pin b2v_inst11.N_116_f0_i/I[0]
    instance   b2v_inst11.N_116_f0_i (cell inv)
    output pin b2v_inst11.N_116_f0_i/OUT[0]
    net        N_116_f0_i
    input  pin b2v_inst11.dutycycle_eena_0/I[1]
    instance   b2v_inst11.dutycycle_eena_0 (cell or)
    output pin b2v_inst11.dutycycle_eena_0/OUT
    net        b2v_inst11.dutycycle_eena_0
    input  pin b2v_inst11.dutycycle_en_0/I[0]
    instance   b2v_inst11.dutycycle_en_0 (cell and)
    output pin b2v_inst11.dutycycle_en_0/OUT
    net        b2v_inst11.dutycycle_en_0
    input  pin b2v_inst11.dutycycle_fb_0/SEL
    instance   b2v_inst11.dutycycle_fb_0 (cell mux)
    output pin b2v_inst11.dutycycle_fb_0/OUT[0]
    net        b2v_inst11.dutycycle_fb_0
    input  pin b2v_inst11.dutycycle_latmux_0/B[0]
    instance   b2v_inst11.dutycycle_latmux_0 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_0/OUT[0]
    net        b2v_inst11.dutycycle[1]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[6]
70) instance b2v_inst11.dutycycle_latmux_13 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[6] (in view: work.TOP(bdf_type))
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_m2_0/SEL
    instance   b2v_inst11.un1_clk_100khz_51_and_i_m2_0 (cell mux)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_m2_0/OUT[0]
    net        N_228_N
    input  pin b2v_inst11.N_228_N_i/I[0]
    instance   b2v_inst11.N_228_N_i (cell inv)
    output pin b2v_inst11.N_228_N_i/OUT[0]
    net        N_228_N_i
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_0/OUT
    net        N_88_f0
    input  pin b2v_inst11.N_88_f0_i/I[0]
    instance   b2v_inst11.N_88_f0_i (cell inv)
    output pin b2v_inst11.N_88_f0_i/OUT[0]
    net        N_88_f0_i
    input  pin b2v_inst11.dutycycle_eena_13/I[1]
    instance   b2v_inst11.dutycycle_eena_13 (cell or)
    output pin b2v_inst11.dutycycle_eena_13/OUT
    net        b2v_inst11.dutycycle_eena_13
    input  pin b2v_inst11.dutycycle_en_13/I[0]
    instance   b2v_inst11.dutycycle_en_13 (cell and)
    output pin b2v_inst11.dutycycle_en_13/OUT
    net        b2v_inst11.dutycycle_en_13
    input  pin b2v_inst11.dutycycle_fb_13/SEL
    instance   b2v_inst11.dutycycle_fb_13 (cell mux)
    output pin b2v_inst11.dutycycle_fb_13/OUT[0]
    net        b2v_inst11.dutycycle_fb_13
    input  pin b2v_inst11.dutycycle_latmux_13/B[0]
    instance   b2v_inst11.dutycycle_latmux_13 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_13/OUT[0]
    net        b2v_inst11.dutycycle[6]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Found combinational loop during mapping at net N_217
71) instance b2v_inst11.un1_clk_100khz_42_and_i_o2_1 (in view: work.TOP(bdf_type)), output net N_217 (in view: work.TOP(bdf_type))
    net        N_217
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_m2_0/B[0]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_m2_0 (cell mux)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_m2_0/OUT[0]
    net        N_228_N
    input  pin b2v_inst11.N_228_N_i/I[0]
    instance   b2v_inst11.N_228_N_i (cell inv)
    output pin b2v_inst11.N_228_N_i/OUT[0]
    net        N_228_N_i
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_0/OUT
    net        N_88_f0
    input  pin b2v_inst11.N_88_f0_i/I[0]
    instance   b2v_inst11.N_88_f0_i (cell inv)
    output pin b2v_inst11.N_88_f0_i/OUT[0]
    net        N_88_f0_i
    input  pin b2v_inst11.dutycycle_eena_13/I[1]
    instance   b2v_inst11.dutycycle_eena_13 (cell or)
    output pin b2v_inst11.dutycycle_eena_13/OUT
    net        b2v_inst11.dutycycle_eena_13
    input  pin b2v_inst11.dutycycle_en_13/I[0]
    instance   b2v_inst11.dutycycle_en_13 (cell and)
    output pin b2v_inst11.dutycycle_en_13/OUT
    net        b2v_inst11.dutycycle_en_13
    input  pin b2v_inst11.dutycycle_fb_13/SEL
    instance   b2v_inst11.dutycycle_fb_13 (cell mux)
    output pin b2v_inst11.dutycycle_fb_13/OUT[0]
    net        b2v_inst11.dutycycle_fb_13
    input  pin b2v_inst11.dutycycle_latmux_13/B[0]
    instance   b2v_inst11.dutycycle_latmux_13 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_13/OUT[0]
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.dutycycle_i[6]/I[0]
    instance   b2v_inst11.dutycycle_i[6] (cell inv)
    output pin b2v_inst11.dutycycle_i[6]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[6]
    input  pin b2v_inst11.un2_count_clk_17_0_a2_0/I[1]
    instance   b2v_inst11.un2_count_clk_17_0_a2_0 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_0/OUT
    net        N_364
    input  pin b2v_inst11.un1_dutycycle_71_0_a2_0/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2_0 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2_0/OUT
    net        N_367
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_307_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_363
    input  pin b2v_inst11.func_state_1_m0_0_a2[0]/I[1]
    instance   b2v_inst11.func_state_1_m0_0_a2[0] (cell and)
    output pin b2v_inst11.func_state_1_m0_0_a2[0]/OUT
    net        N_327
    input  pin b2v_inst11.func_state_1_m0_0_o3[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_o3[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0_o3[0]/OUT
    net        N_142
    input  pin b2v_inst11.func_state_1_m0_0[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0[0]/OUT
    net        b2v_inst11.func_state_1_m0[0]
    input  pin b2v_inst11.func_state_1_m2[0]/A[0]
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_314
    input  pin b2v_inst11.un1_func_state25_4_i_o2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o2 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o2/OUT
    net        N_192
    input  pin b2v_inst11.N_192_i/I[0]
    instance   b2v_inst11.N_192_i (cell inv)
    output pin b2v_inst11.N_192_i/OUT[0]
    net        N_192_i_1
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_321
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_140_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_120_f0
    input  pin b2v_inst11.N_120_f0_i/I[0]
    instance   b2v_inst11.N_120_f0_i (cell inv)
    output pin b2v_inst11.N_120_f0_i/OUT[0]
    net        N_120_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_10/SEL
    instance   b2v_inst11.count_clk_fb_10 (cell mux)
    output pin b2v_inst11.count_clk_fb_10/OUT[0]
    net        b2v_inst11.count_clk_fb_10
    input  pin b2v_inst11.count_clk_latmux_10/B[0]
    instance   b2v_inst11.count_clk_latmux_10 (cell mux)
    output pin b2v_inst11.count_clk_latmux_10/OUT[0]
    net        b2v_inst11.count_clk[14]
    input  pin b2v_inst11.un2_count_clk_17_0_o2_5/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_5 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_5/OUT
    net        N_166
    input  pin b2v_inst11.un2_count_clk_17_0_o2_1/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_1 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_1/OUT
    net        N_172
    input  pin b2v_inst11.un2_count_clk_17_0_o2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2/OUT
    net        N_187
    input  pin b2v_inst11.un2_count_clk_17_0_o3_0/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o3_0 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o3_0/OUT
    net        N_195
    input  pin b2v_inst11.N_195_i/I[0]
    instance   b2v_inst11.N_195_i (cell inv)
    output pin b2v_inst11.N_195_i/OUT[0]
    net        N_195_i_1
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_a2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_a2_4 (cell and)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_a2_4/OUT
    net        N_378
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o2_1/I[1]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o2_1 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o2_1/OUT
    net        N_217
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_367
72) instance b2v_inst11.un1_dutycycle_71_0_a2_0 (in view: work.TOP(bdf_type)), output net N_367 (in view: work.TOP(bdf_type))
    net        N_367
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a2_1/I[0]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a2_1 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a2_1/OUT
    net        N_374
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a2_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a2_0 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a2_0/OUT
    net        N_400
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a3/I[0]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a3/OUT
    net        N_299
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_0/OUT
    net        N_88_f0
    input  pin b2v_inst11.N_88_f0_i/I[0]
    instance   b2v_inst11.N_88_f0_i (cell inv)
    output pin b2v_inst11.N_88_f0_i/OUT[0]
    net        N_88_f0_i
    input  pin b2v_inst11.dutycycle_eena_13/I[1]
    instance   b2v_inst11.dutycycle_eena_13 (cell or)
    output pin b2v_inst11.dutycycle_eena_13/OUT
    net        b2v_inst11.dutycycle_eena_13
    input  pin b2v_inst11.dutycycle_en_13/I[0]
    instance   b2v_inst11.dutycycle_en_13 (cell and)
    output pin b2v_inst11.dutycycle_en_13/OUT
    net        b2v_inst11.dutycycle_en_13
    input  pin b2v_inst11.dutycycle_fb_13/SEL
    instance   b2v_inst11.dutycycle_fb_13 (cell mux)
    output pin b2v_inst11.dutycycle_fb_13/OUT[0]
    net        b2v_inst11.dutycycle_fb_13
    input  pin b2v_inst11.dutycycle_latmux_13/B[0]
    instance   b2v_inst11.dutycycle_latmux_13 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_13/OUT[0]
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.dutycycle_i[6]/I[0]
    instance   b2v_inst11.dutycycle_i[6] (cell inv)
    output pin b2v_inst11.dutycycle_i[6]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[6]
    input  pin b2v_inst11.un2_count_clk_17_0_a2_0/I[1]
    instance   b2v_inst11.un2_count_clk_17_0_a2_0 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_0/OUT
    net        N_364
    input  pin b2v_inst11.un1_dutycycle_71_0_a2_0/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2_0 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2_0/OUT
    net        N_367
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":84:3:84:4|Found combinational loop during mapping at net N_419
73) instance b2v_inst11.dutycycle_0_sqmuxa_i_i_a2 (in view: work.TOP(bdf_type)), output net N_419 (in view: work.TOP(bdf_type))
    net        N_419
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_a3_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_a3_0 (cell and)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_a3_0/OUT
    net        N_300
    input  pin b2v_inst11.un1_clk_100khz_51_and_i_0/I[2]
    instance   b2v_inst11.un1_clk_100khz_51_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_51_and_i_0/OUT
    net        N_88_f0
    input  pin b2v_inst11.N_88_f0_i/I[0]
    instance   b2v_inst11.N_88_f0_i (cell inv)
    output pin b2v_inst11.N_88_f0_i/OUT[0]
    net        N_88_f0_i
    input  pin b2v_inst11.dutycycle_eena_13/I[1]
    instance   b2v_inst11.dutycycle_eena_13 (cell or)
    output pin b2v_inst11.dutycycle_eena_13/OUT
    net        b2v_inst11.dutycycle_eena_13
    input  pin b2v_inst11.dutycycle_en_13/I[0]
    instance   b2v_inst11.dutycycle_en_13 (cell and)
    output pin b2v_inst11.dutycycle_en_13/OUT
    net        b2v_inst11.dutycycle_en_13
    input  pin b2v_inst11.dutycycle_fb_13/SEL
    instance   b2v_inst11.dutycycle_fb_13 (cell mux)
    output pin b2v_inst11.dutycycle_fb_13/OUT[0]
    net        b2v_inst11.dutycycle_fb_13
    input  pin b2v_inst11.dutycycle_latmux_13/B[0]
    instance   b2v_inst11.dutycycle_latmux_13 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_13/OUT[0]
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.dutycycle_i[6]/I[0]
    instance   b2v_inst11.dutycycle_i[6] (cell inv)
    output pin b2v_inst11.dutycycle_i[6]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[6]
    input  pin b2v_inst11.un2_count_clk_17_0_a2_0/I[1]
    instance   b2v_inst11.un2_count_clk_17_0_a2_0 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_0/OUT
    net        N_364
    input  pin b2v_inst11.un1_dutycycle_71_0_a2_0/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2_0 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2_0/OUT
    net        N_367
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_307_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_363
    input  pin b2v_inst11.func_state_1_m0_0_a2[0]/I[1]
    instance   b2v_inst11.func_state_1_m0_0_a2[0] (cell and)
    output pin b2v_inst11.func_state_1_m0_0_a2[0]/OUT
    net        N_327
    input  pin b2v_inst11.func_state_1_m0_0_o3[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_o3[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0_o3[0]/OUT
    net        N_142
    input  pin b2v_inst11.func_state_1_m0_0[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0[0]/OUT
    net        b2v_inst11.func_state_1_m0[0]
    input  pin b2v_inst11.func_state_1_m2[0]/A[0]
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_314
    input  pin b2v_inst11.un1_func_state25_4_i_o2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o2 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o2/OUT
    net        N_192
    input  pin b2v_inst11.N_192_i/I[0]
    instance   b2v_inst11.N_192_i (cell inv)
    output pin b2v_inst11.N_192_i/OUT[0]
    net        N_192_i_1
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_321
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_140_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_120_f0
    input  pin b2v_inst11.N_120_f0_i/I[0]
    instance   b2v_inst11.N_120_f0_i (cell inv)
    output pin b2v_inst11.N_120_f0_i/OUT[0]
    net        N_120_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_10/SEL
    instance   b2v_inst11.count_clk_fb_10 (cell mux)
    output pin b2v_inst11.count_clk_fb_10/OUT[0]
    net        b2v_inst11.count_clk_fb_10
    input  pin b2v_inst11.count_clk_latmux_10/B[0]
    instance   b2v_inst11.count_clk_latmux_10 (cell mux)
    output pin b2v_inst11.count_clk_latmux_10/OUT[0]
    net        b2v_inst11.count_clk[14]
    input  pin b2v_inst11.un2_count_clk_17_0_o2_5/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_5 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_5/OUT
    net        N_166
    input  pin b2v_inst11.un2_count_clk_17_0_o2_1/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_1 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_1/OUT
    net        N_172
    input  pin b2v_inst11.un2_count_clk_17_0_o2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2/OUT
    net        N_187
    input  pin b2v_inst11.un2_count_clk_17_0_o3_0/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o3_0 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o3_0/OUT
    net        N_195
    input  pin b2v_inst11.N_195_i/I[0]
    instance   b2v_inst11.N_195_i (cell inv)
    output pin b2v_inst11.N_195_i/OUT[0]
    net        N_195_i_1
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_a2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_a2_4 (cell and)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_a2_4/OUT
    net        N_378
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o2_1/I[1]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o2_1 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o2_1/OUT
    net        N_217
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o2_4 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o2_4/OUT
    net        N_137_N
    input  pin b2v_inst11.N_137_N_i/I[0]
    instance   b2v_inst11.N_137_N_i (cell inv)
    output pin b2v_inst11.N_137_N_i/OUT[0]
    net        N_137_N_i
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o3_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o3_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o3_0/OUT
    net        N_232_N
    input  pin b2v_inst11.un1_clk_100khz_39_and_i_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_39_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_39_and_i_0/OUT
    net        N_102_f0
    input  pin b2v_inst11.N_102_f0_i/I[0]
    instance   b2v_inst11.N_102_f0_i (cell inv)
    output pin b2v_inst11.N_102_f0_i/OUT[0]
    net        N_102_f0_i
    input  pin b2v_inst11.dutycycle_eena_7/I[1]
    instance   b2v_inst11.dutycycle_eena_7 (cell or)
    output pin b2v_inst11.dutycycle_eena_7/OUT
    net        b2v_inst11.dutycycle_eena_7
    input  pin b2v_inst11.dutycycle_en_7/I[0]
    instance   b2v_inst11.dutycycle_en_7 (cell and)
    output pin b2v_inst11.dutycycle_en_7/OUT
    net        b2v_inst11.dutycycle_en_7
    input  pin b2v_inst11.dutycycle_fb_7/SEL
    instance   b2v_inst11.dutycycle_fb_7 (cell mux)
    output pin b2v_inst11.dutycycle_fb_7/OUT[0]
    net        b2v_inst11.dutycycle_fb_7
    input  pin b2v_inst11.dutycycle_latmux_7/B[0]
    instance   b2v_inst11.dutycycle_latmux_7 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_7/OUT[0]
    net        b2v_inst11.dutycycle[11]
    input  pin b2v_inst11.dutycycle_i[11]/I[0]
    instance   b2v_inst11.dutycycle_i[11] (cell inv)
    output pin b2v_inst11.dutycycle_i[11]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[11]
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_a2_2/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_a2_2 (cell and)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_a2_2/OUT
    net        N_354
    input  pin b2v_inst11.un2_count_clk_17_0_a2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2/OUT
    net        N_359
    input  pin b2v_inst11.un1_dutycycle_71_0_a2/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2/OUT
    net        N_360
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_419
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Found combinational loop during mapping at net N_183_i_1
74) instance b2v_inst11.N_183_i (in view: work.TOP(bdf_type)), output net N_183_i_1 (in view: work.TOP(bdf_type))
    net        N_183_i_1
    input  pin b2v_inst11.un1_clk_100khz_26_and_i_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_26_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_26_and_i_0/OUT
    net        N_112_f0
    input  pin b2v_inst11.N_112_f0_i/I[0]
    instance   b2v_inst11.N_112_f0_i (cell inv)
    output pin b2v_inst11.N_112_f0_i/OUT[0]
    net        N_112_f0_i
    input  pin b2v_inst11.dutycycle_eena_1/I[1]
    instance   b2v_inst11.dutycycle_eena_1 (cell or)
    output pin b2v_inst11.dutycycle_eena_1/OUT
    net        b2v_inst11.dutycycle_eena_1
    input  pin b2v_inst11.dutycycle_en_1/I[0]
    instance   b2v_inst11.dutycycle_en_1 (cell and)
    output pin b2v_inst11.dutycycle_en_1/OUT
    net        b2v_inst11.dutycycle_en_1
    input  pin b2v_inst11.dutycycle_fb_1/SEL
    instance   b2v_inst11.dutycycle_fb_1 (cell mux)
    output pin b2v_inst11.dutycycle_fb_1/OUT[0]
    net        b2v_inst11.dutycycle_fb_1
    input  pin b2v_inst11.dutycycle_latmux_1/B[0]
    instance   b2v_inst11.dutycycle_latmux_1 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_1/OUT[0]
    net        b2v_inst11.dutycycle[2]
    input  pin b2v_inst11.un1_dutycycle_94[15:0]/D0[2]
    instance   b2v_inst11.un1_dutycycle_94[15:0] (cell add)
    output pin b2v_inst11.un1_dutycycle_94[15:0]/OUT[6]
    net        b2v_inst11.un1_dutycycle_94[6]
    input  pin b2v_inst11.dutycycle_1_0_iv_i_a3_0[6]/I[1]
    instance   b2v_inst11.dutycycle_1_0_iv_i_a3_0[6] (cell and)
    output pin b2v_inst11.dutycycle_1_0_iv_i_a3_0[6]/OUT
    net        N_295
    input  pin b2v_inst11.dutycycle_1_0_iv_i[6]/I[1]
    instance   b2v_inst11.dutycycle_1_0_iv_i[6] (cell or)
    output pin b2v_inst11.dutycycle_1_0_iv_i[6]/OUT
    net        N_77
    input  pin b2v_inst11.dutycycle_set_0/I[0]
    instance   b2v_inst11.dutycycle_set_0 (cell or)
    output pin b2v_inst11.dutycycle_set_0/OUT
    net        b2v_inst11.dutycycle_set_0
    input  pin b2v_inst11.dutycycle_fb_13/B[0]
    instance   b2v_inst11.dutycycle_fb_13 (cell mux)
    output pin b2v_inst11.dutycycle_fb_13/OUT[0]
    net        b2v_inst11.dutycycle_fb_13
    input  pin b2v_inst11.dutycycle_latmux_13/B[0]
    instance   b2v_inst11.dutycycle_latmux_13 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_13/OUT[0]
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.dutycycle_i[6]/I[0]
    instance   b2v_inst11.dutycycle_i[6] (cell inv)
    output pin b2v_inst11.dutycycle_i[6]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[6]
    input  pin b2v_inst11.un2_count_clk_17_0_a2_0/I[1]
    instance   b2v_inst11.un2_count_clk_17_0_a2_0 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_0/OUT
    net        N_364
    input  pin b2v_inst11.un1_dutycycle_71_0_a2_0/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2_0 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2_0/OUT
    net        N_367
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_307_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_363
    input  pin b2v_inst11.func_state_1_m0_0_a2[0]/I[1]
    instance   b2v_inst11.func_state_1_m0_0_a2[0] (cell and)
    output pin b2v_inst11.func_state_1_m0_0_a2[0]/OUT
    net        N_327
    input  pin b2v_inst11.func_state_1_m0_0_o3[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_o3[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0_o3[0]/OUT
    net        N_142
    input  pin b2v_inst11.func_state_1_m0_0[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0[0]/OUT
    net        b2v_inst11.func_state_1_m0[0]
    input  pin b2v_inst11.func_state_1_m2[0]/A[0]
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_314
    input  pin b2v_inst11.un1_func_state25_4_i_o2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o2 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o2/OUT
    net        N_192
    input  pin b2v_inst11.N_192_i/I[0]
    instance   b2v_inst11.N_192_i (cell inv)
    output pin b2v_inst11.N_192_i/OUT[0]
    net        N_192_i_1
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_321
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_140_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_120_f0
    input  pin b2v_inst11.N_120_f0_i/I[0]
    instance   b2v_inst11.N_120_f0_i (cell inv)
    output pin b2v_inst11.N_120_f0_i/OUT[0]
    net        N_120_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_10/SEL
    instance   b2v_inst11.count_clk_fb_10 (cell mux)
    output pin b2v_inst11.count_clk_fb_10/OUT[0]
    net        b2v_inst11.count_clk_fb_10
    input  pin b2v_inst11.count_clk_latmux_10/B[0]
    instance   b2v_inst11.count_clk_latmux_10 (cell mux)
    output pin b2v_inst11.count_clk_latmux_10/OUT[0]
    net        b2v_inst11.count_clk[14]
    input  pin b2v_inst11.un2_count_clk_17_0_o2_5/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_5 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_5/OUT
    net        N_166
    input  pin b2v_inst11.un2_count_clk_17_0_o2_1/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_1 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_1/OUT
    net        N_172
    input  pin b2v_inst11.un2_count_clk_17_0_o2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2/OUT
    net        N_187
    input  pin b2v_inst11.un2_count_clk_17_0_o3_0/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o3_0 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o3_0/OUT
    net        N_195
    input  pin b2v_inst11.N_195_i/I[0]
    instance   b2v_inst11.N_195_i (cell inv)
    output pin b2v_inst11.N_195_i/OUT[0]
    net        N_195_i_1
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_a2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_a2_4 (cell and)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_a2_4/OUT
    net        N_378
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o2_1/I[1]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o2_1 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o2_1/OUT
    net        N_217
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o2_4 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o2_4/OUT
    net        N_137_N
    input  pin b2v_inst11.N_137_N_i/I[0]
    instance   b2v_inst11.N_137_N_i (cell inv)
    output pin b2v_inst11.N_137_N_i/OUT[0]
    net        N_137_N_i
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o3_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o3_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o3_0/OUT
    net        N_232_N
    input  pin b2v_inst11.un1_clk_100khz_39_and_i_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_39_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_39_and_i_0/OUT
    net        N_102_f0
    input  pin b2v_inst11.N_102_f0_i/I[0]
    instance   b2v_inst11.N_102_f0_i (cell inv)
    output pin b2v_inst11.N_102_f0_i/OUT[0]
    net        N_102_f0_i
    input  pin b2v_inst11.dutycycle_eena_7/I[1]
    instance   b2v_inst11.dutycycle_eena_7 (cell or)
    output pin b2v_inst11.dutycycle_eena_7/OUT
    net        b2v_inst11.dutycycle_eena_7
    input  pin b2v_inst11.dutycycle_en_7/I[0]
    instance   b2v_inst11.dutycycle_en_7 (cell and)
    output pin b2v_inst11.dutycycle_en_7/OUT
    net        b2v_inst11.dutycycle_en_7
    input  pin b2v_inst11.dutycycle_fb_7/SEL
    instance   b2v_inst11.dutycycle_fb_7 (cell mux)
    output pin b2v_inst11.dutycycle_fb_7/OUT[0]
    net        b2v_inst11.dutycycle_fb_7
    input  pin b2v_inst11.dutycycle_latmux_7/B[0]
    instance   b2v_inst11.dutycycle_latmux_7 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_7/OUT[0]
    net        b2v_inst11.dutycycle[11]
    input  pin b2v_inst11.dutycycle_i[11]/I[0]
    instance   b2v_inst11.dutycycle_i[11] (cell inv)
    output pin b2v_inst11.dutycycle_i[11]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[11]
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_a2_2/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_a2_2 (cell and)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_a2_2/OUT
    net        N_354
    input  pin b2v_inst11.un2_count_clk_17_0_a2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2/OUT
    net        N_359
    input  pin b2v_inst11.un1_dutycycle_71_0_a2/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2/OUT
    net        N_360
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_419
    input  pin b2v_inst11.func_state_1_m2s2_i_a3/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i_a3 (cell and)
    output pin b2v_inst11.func_state_1_m2s2_i_a3/OUT
    net        N_291
    input  pin b2v_inst11.func_state_1_m2s2_i/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i (cell or)
    output pin b2v_inst11.func_state_1_m2s2_i/OUT
    net        N_73
    input  pin b2v_inst11.func_state_1_m2[1]/SEL
    instance   b2v_inst11.func_state_1_m2[1] (cell mux)
    output pin b2v_inst11.func_state_1_m2[1]/OUT[0]
    net        b2v_inst11.func_state_1_m2[1]
    input  pin b2v_inst11.func_state_1[1]/I[1]
    instance   b2v_inst11.func_state_1[1] (cell and)
    output pin b2v_inst11.func_state_1[1]/OUT
    net        b2v_inst11.func_state_1[1]
    input  pin b2v_inst11.func_state_fb/B[0]
    instance   b2v_inst11.func_state_fb (cell mux)
    output pin b2v_inst11.func_state_fb/OUT[0]
    net        b2v_inst11.func_state_fb
    input  pin b2v_inst11.func_state_latmux/B[0]
    instance   b2v_inst11.func_state_latmux (cell mux)
    output pin b2v_inst11.func_state_latmux/OUT[0]
    net        b2v_inst11.func_state[1]
    input  pin b2v_inst11.un2_count_clk_17_0_o3/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o3 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o3/OUT
    net        N_169
    input  pin b2v_inst11.N_169_i/I[0]
    instance   b2v_inst11.N_169_i (cell inv)
    output pin b2v_inst11.N_169_i/OUT[0]
    net        N_169_i_1
    input  pin b2v_inst11.un1_clk_100khz_inv_i/I[0]
    instance   b2v_inst11.un1_clk_100khz_inv_i (cell or)
    output pin b2v_inst11.un1_clk_100khz_inv_i/OUT
    net        N_19
    input  pin b2v_inst11.N_19_i/I[0]
    instance   b2v_inst11.N_19_i (cell inv)
    output pin b2v_inst11.N_19_i/OUT[0]
    net        N_19_i_1
    input  pin b2v_inst11.un1_count_off_1_sqmuxa_8/D0[0]
    instance   b2v_inst11.un1_count_off_1_sqmuxa_8 (cell primux)
    output pin b2v_inst11.un1_count_off_1_sqmuxa_8/OUT[0]
    net        b2v_inst11.un1_count_off_1_sqmuxa_8
    input  pin b2v_inst11.un1_clk_100khz_26_and_i_a2/I[1]
    instance   b2v_inst11.un1_clk_100khz_26_and_i_a2 (cell and)
    output pin b2v_inst11.un1_clk_100khz_26_and_i_a2/OUT
    net        N_358
    input  pin b2v_inst11.un1_clk_100khz_26_and_i_o2/I[0]
    instance   b2v_inst11.un1_clk_100khz_26_and_i_o2 (cell or)
    output pin b2v_inst11.un1_clk_100khz_26_and_i_o2/OUT
    net        N_183
    input  pin b2v_inst11.N_183_i/I[0]
    instance   b2v_inst11.N_183_i (cell inv)
    output pin b2v_inst11.N_183_i/OUT[0]
    net        N_183_i_1
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[2]
75) instance b2v_inst11.dutycycle_latmux_1 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[2] (in view: work.TOP(bdf_type))
    net        b2v_inst11.dutycycle[2]
    input  pin b2v_inst11.un1_clk_100khz_26_and_i_m2/SEL
    instance   b2v_inst11.un1_clk_100khz_26_and_i_m2 (cell mux)
    output pin b2v_inst11.un1_clk_100khz_26_and_i_m2/OUT[0]
    net        N_235
    input  pin b2v_inst11.N_235_i/I[0]
    instance   b2v_inst11.N_235_i (cell inv)
    output pin b2v_inst11.N_235_i/OUT[0]
    net        N_235_i_1
    input  pin b2v_inst11.un1_clk_100khz_26_and_i_a3/I[0]
    instance   b2v_inst11.un1_clk_100khz_26_and_i_a3 (cell and)
    output pin b2v_inst11.un1_clk_100khz_26_and_i_a3/OUT
    net        N_303
    input  pin b2v_inst11.un1_clk_100khz_26_and_i_0/I[2]
    instance   b2v_inst11.un1_clk_100khz_26_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_26_and_i_0/OUT
    net        N_112_f0
    input  pin b2v_inst11.N_112_f0_i/I[0]
    instance   b2v_inst11.N_112_f0_i (cell inv)
    output pin b2v_inst11.N_112_f0_i/OUT[0]
    net        N_112_f0_i
    input  pin b2v_inst11.dutycycle_eena_1/I[1]
    instance   b2v_inst11.dutycycle_eena_1 (cell or)
    output pin b2v_inst11.dutycycle_eena_1/OUT
    net        b2v_inst11.dutycycle_eena_1
    input  pin b2v_inst11.dutycycle_en_1/I[0]
    instance   b2v_inst11.dutycycle_en_1 (cell and)
    output pin b2v_inst11.dutycycle_en_1/OUT
    net        b2v_inst11.dutycycle_en_1
    input  pin b2v_inst11.dutycycle_fb_1/SEL
    instance   b2v_inst11.dutycycle_fb_1 (cell mux)
    output pin b2v_inst11.dutycycle_fb_1/OUT[0]
    net        b2v_inst11.dutycycle_fb_1
    input  pin b2v_inst11.dutycycle_latmux_1/B[0]
    instance   b2v_inst11.dutycycle_latmux_1 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_1/OUT[0]
    net        b2v_inst11.dutycycle[2]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Found combinational loop during mapping at net N_137_N
76) instance b2v_inst11.un1_clk_100khz_42_and_i_o2_4 (in view: work.TOP(bdf_type)), output net N_137_N (in view: work.TOP(bdf_type))
    net        N_137_N
    input  pin b2v_inst11.un1_clk_100khz_43_and_i_a2_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_43_and_i_a2_0 (cell and)
    output pin b2v_inst11.un1_clk_100khz_43_and_i_a2_0/OUT
    net        N_337_N
    input  pin b2v_inst11.un1_clk_100khz_43_and_i_o2_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_43_and_i_o2_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_43_and_i_o2_0/OUT
    net        N_147_N
    input  pin b2v_inst11.N_147_N_i/I[0]
    instance   b2v_inst11.N_147_N_i (cell inv)
    output pin b2v_inst11.N_147_N_i/OUT[0]
    net        N_147_N_i
    input  pin b2v_inst11.un1_clk_100khz_43_and_i_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_43_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_43_and_i_0/OUT
    net        N_96_f0
    input  pin b2v_inst11.N_96_f0_i/I[0]
    instance   b2v_inst11.N_96_f0_i (cell inv)
    output pin b2v_inst11.N_96_f0_i/OUT[0]
    net        N_96_f0_i
    input  pin b2v_inst11.dutycycle_eena_8/I[1]
    instance   b2v_inst11.dutycycle_eena_8 (cell or)
    output pin b2v_inst11.dutycycle_eena_8/OUT
    net        b2v_inst11.dutycycle_eena_8
    input  pin b2v_inst11.dutycycle_en_8/I[0]
    instance   b2v_inst11.dutycycle_en_8 (cell and)
    output pin b2v_inst11.dutycycle_en_8/OUT
    net        b2v_inst11.dutycycle_en_8
    input  pin b2v_inst11.dutycycle_fb_8/SEL
    instance   b2v_inst11.dutycycle_fb_8 (cell mux)
    output pin b2v_inst11.dutycycle_fb_8/OUT[0]
    net        b2v_inst11.dutycycle_fb_8
    input  pin b2v_inst11.dutycycle_latmux_8/B[0]
    instance   b2v_inst11.dutycycle_latmux_8 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_8/OUT[0]
    net        b2v_inst11.dutycycle[3]
    input  pin b2v_inst11.un1_dutycycle_94[15:0]/D0[3]
    instance   b2v_inst11.un1_dutycycle_94[15:0] (cell add)
    output pin b2v_inst11.un1_dutycycle_94[15:0]/OUT[6]
    net        b2v_inst11.un1_dutycycle_94[6]
    input  pin b2v_inst11.dutycycle_1_0_iv_i_a3_0[6]/I[1]
    instance   b2v_inst11.dutycycle_1_0_iv_i_a3_0[6] (cell and)
    output pin b2v_inst11.dutycycle_1_0_iv_i_a3_0[6]/OUT
    net        N_295
    input  pin b2v_inst11.dutycycle_1_0_iv_i[6]/I[1]
    instance   b2v_inst11.dutycycle_1_0_iv_i[6] (cell or)
    output pin b2v_inst11.dutycycle_1_0_iv_i[6]/OUT
    net        N_77
    input  pin b2v_inst11.dutycycle_set_0/I[0]
    instance   b2v_inst11.dutycycle_set_0 (cell or)
    output pin b2v_inst11.dutycycle_set_0/OUT
    net        b2v_inst11.dutycycle_set_0
    input  pin b2v_inst11.dutycycle_fb_13/B[0]
    instance   b2v_inst11.dutycycle_fb_13 (cell mux)
    output pin b2v_inst11.dutycycle_fb_13/OUT[0]
    net        b2v_inst11.dutycycle_fb_13
    input  pin b2v_inst11.dutycycle_latmux_13/B[0]
    instance   b2v_inst11.dutycycle_latmux_13 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_13/OUT[0]
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.dutycycle_i[6]/I[0]
    instance   b2v_inst11.dutycycle_i[6] (cell inv)
    output pin b2v_inst11.dutycycle_i[6]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[6]
    input  pin b2v_inst11.un2_count_clk_17_0_a2_0/I[1]
    instance   b2v_inst11.un2_count_clk_17_0_a2_0 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_0/OUT
    net        N_364
    input  pin b2v_inst11.un1_dutycycle_71_0_a2_0/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2_0 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2_0/OUT
    net        N_367
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_307_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_363
    input  pin b2v_inst11.func_state_1_m0_0_a2[0]/I[1]
    instance   b2v_inst11.func_state_1_m0_0_a2[0] (cell and)
    output pin b2v_inst11.func_state_1_m0_0_a2[0]/OUT
    net        N_327
    input  pin b2v_inst11.func_state_1_m0_0_o3[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_o3[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0_o3[0]/OUT
    net        N_142
    input  pin b2v_inst11.func_state_1_m0_0[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0[0]/OUT
    net        b2v_inst11.func_state_1_m0[0]
    input  pin b2v_inst11.func_state_1_m2[0]/A[0]
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_314
    input  pin b2v_inst11.un1_func_state25_4_i_o2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o2 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o2/OUT
    net        N_192
    input  pin b2v_inst11.N_192_i/I[0]
    instance   b2v_inst11.N_192_i (cell inv)
    output pin b2v_inst11.N_192_i/OUT[0]
    net        N_192_i_1
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_321
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_140_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_120_f0
    input  pin b2v_inst11.N_120_f0_i/I[0]
    instance   b2v_inst11.N_120_f0_i (cell inv)
    output pin b2v_inst11.N_120_f0_i/OUT[0]
    net        N_120_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_10/SEL
    instance   b2v_inst11.count_clk_fb_10 (cell mux)
    output pin b2v_inst11.count_clk_fb_10/OUT[0]
    net        b2v_inst11.count_clk_fb_10
    input  pin b2v_inst11.count_clk_latmux_10/B[0]
    instance   b2v_inst11.count_clk_latmux_10 (cell mux)
    output pin b2v_inst11.count_clk_latmux_10/OUT[0]
    net        b2v_inst11.count_clk[14]
    input  pin b2v_inst11.un2_count_clk_17_0_o2_5/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_5 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_5/OUT
    net        N_166
    input  pin b2v_inst11.un2_count_clk_17_0_o2_1/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_1 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_1/OUT
    net        N_172
    input  pin b2v_inst11.un2_count_clk_17_0_o2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2/OUT
    net        N_187
    input  pin b2v_inst11.un2_count_clk_17_0_o3_0/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o3_0 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o3_0/OUT
    net        N_195
    input  pin b2v_inst11.N_195_i/I[0]
    instance   b2v_inst11.N_195_i (cell inv)
    output pin b2v_inst11.N_195_i/OUT[0]
    net        N_195_i_1
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_a2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_a2_4 (cell and)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_a2_4/OUT
    net        N_378
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o2_1/I[1]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o2_1 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o2_1/OUT
    net        N_217
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o2_4 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o2_4/OUT
    net        N_137_N
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[3]
77) instance b2v_inst11.dutycycle_latmux_8 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[3] (in view: work.TOP(bdf_type))
    net        b2v_inst11.dutycycle[3]
    input  pin b2v_inst11.un1_clk_100khz_43_and_i_a2_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_43_and_i_a2_0 (cell and)
    output pin b2v_inst11.un1_clk_100khz_43_and_i_a2_0/OUT
    net        N_337_N
    input  pin b2v_inst11.un1_clk_100khz_43_and_i_o2_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_43_and_i_o2_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_43_and_i_o2_0/OUT
    net        N_147_N
    input  pin b2v_inst11.N_147_N_i/I[0]
    instance   b2v_inst11.N_147_N_i (cell inv)
    output pin b2v_inst11.N_147_N_i/OUT[0]
    net        N_147_N_i
    input  pin b2v_inst11.un1_clk_100khz_43_and_i_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_43_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_43_and_i_0/OUT
    net        N_96_f0
    input  pin b2v_inst11.N_96_f0_i/I[0]
    instance   b2v_inst11.N_96_f0_i (cell inv)
    output pin b2v_inst11.N_96_f0_i/OUT[0]
    net        N_96_f0_i
    input  pin b2v_inst11.dutycycle_eena_8/I[1]
    instance   b2v_inst11.dutycycle_eena_8 (cell or)
    output pin b2v_inst11.dutycycle_eena_8/OUT
    net        b2v_inst11.dutycycle_eena_8
    input  pin b2v_inst11.dutycycle_en_8/I[0]
    instance   b2v_inst11.dutycycle_en_8 (cell and)
    output pin b2v_inst11.dutycycle_en_8/OUT
    net        b2v_inst11.dutycycle_en_8
    input  pin b2v_inst11.dutycycle_fb_8/SEL
    instance   b2v_inst11.dutycycle_fb_8 (cell mux)
    output pin b2v_inst11.dutycycle_fb_8/OUT[0]
    net        b2v_inst11.dutycycle_fb_8
    input  pin b2v_inst11.dutycycle_latmux_8/B[0]
    instance   b2v_inst11.dutycycle_latmux_8 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_8/OUT[0]
    net        b2v_inst11.dutycycle[3]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_19_i_1
78) instance b2v_inst11.N_19_i (in view: work.TOP(bdf_type)), output net N_19_i_1 (in view: work.TOP(bdf_type))
    net        N_19_i_1
    input  pin b2v_inst11.un1_dutycycle_172/D0[0]
    instance   b2v_inst11.un1_dutycycle_172 (cell primux)
    output pin b2v_inst11.un1_dutycycle_172/OUT[0]
    net        b2v_inst11.un1_dutycycle_172
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_a2_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_a2_0 (cell and)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_a2_0/OUT
    net        N_398
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_o2/I[0]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_o2 (cell or)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_o2/OUT
    net        N_236
    input  pin b2v_inst11.N_236_i/I[0]
    instance   b2v_inst11.N_236_i (cell inv)
    output pin b2v_inst11.N_236_i/OUT[0]
    net        N_236_i_1
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_0/OUT
    net        N_86_f0
    input  pin b2v_inst11.N_86_f0_i/I[0]
    instance   b2v_inst11.N_86_f0_i (cell inv)
    output pin b2v_inst11.N_86_f0_i/OUT[0]
    net        N_86_f0_i
    input  pin b2v_inst11.dutycycle_eena_14/I[1]
    instance   b2v_inst11.dutycycle_eena_14 (cell or)
    output pin b2v_inst11.dutycycle_eena_14/OUT
    net        b2v_inst11.dutycycle_eena_14
    input  pin b2v_inst11.dutycycle_en_14/I[0]
    instance   b2v_inst11.dutycycle_en_14 (cell and)
    output pin b2v_inst11.dutycycle_en_14/OUT
    net        b2v_inst11.dutycycle_en_14
    input  pin b2v_inst11.dutycycle_fb_14/SEL
    instance   b2v_inst11.dutycycle_fb_14 (cell mux)
    output pin b2v_inst11.dutycycle_fb_14/OUT[0]
    net        b2v_inst11.dutycycle_fb_14
    input  pin b2v_inst11.dutycycle_latmux_14/B[0]
    instance   b2v_inst11.dutycycle_latmux_14 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_14/OUT[0]
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0/I[1]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0/OUT
    net        N_391
    input  pin b2v_inst11.un1_clk_100khz_48_and_i_a2_1/I[0]
    instance   b2v_inst11.un1_clk_100khz_48_and_i_a2_1 (cell and)
    output pin b2v_inst11.un1_clk_100khz_48_and_i_a2_1/OUT
    net        N_346
    input  pin b2v_inst11.un1_clk_100khz_48_and_i_o2_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_48_and_i_o2_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_48_and_i_o2_0/OUT
    net        N_156
    input  pin b2v_inst11.un1_clk_100khz_48_and_i_a2/I[0]
    instance   b2v_inst11.un1_clk_100khz_48_and_i_a2 (cell and)
    output pin b2v_inst11.un1_clk_100khz_48_and_i_a2/OUT
    net        N_418
    input  pin b2v_inst11.un1_clk_100khz_43_and_i_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_43_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_43_and_i_0/OUT
    net        N_96_f0
    input  pin b2v_inst11.N_96_f0_i/I[0]
    instance   b2v_inst11.N_96_f0_i (cell inv)
    output pin b2v_inst11.N_96_f0_i/OUT[0]
    net        N_96_f0_i
    input  pin b2v_inst11.dutycycle_eena_8/I[1]
    instance   b2v_inst11.dutycycle_eena_8 (cell or)
    output pin b2v_inst11.dutycycle_eena_8/OUT
    net        b2v_inst11.dutycycle_eena_8
    input  pin b2v_inst11.dutycycle_en_8/I[0]
    instance   b2v_inst11.dutycycle_en_8 (cell and)
    output pin b2v_inst11.dutycycle_en_8/OUT
    net        b2v_inst11.dutycycle_en_8
    input  pin b2v_inst11.dutycycle_fb_8/SEL
    instance   b2v_inst11.dutycycle_fb_8 (cell mux)
    output pin b2v_inst11.dutycycle_fb_8/OUT[0]
    net        b2v_inst11.dutycycle_fb_8
    input  pin b2v_inst11.dutycycle_latmux_8/B[0]
    instance   b2v_inst11.dutycycle_latmux_8 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_8/OUT[0]
    net        b2v_inst11.dutycycle[3]
    input  pin b2v_inst11.un1_dutycycle_94[15:0]/D0[3]
    instance   b2v_inst11.un1_dutycycle_94[15:0] (cell add)
    output pin b2v_inst11.un1_dutycycle_94[15:0]/OUT[6]
    net        b2v_inst11.un1_dutycycle_94[6]
    input  pin b2v_inst11.dutycycle_1_0_iv_i_a3_0[6]/I[1]
    instance   b2v_inst11.dutycycle_1_0_iv_i_a3_0[6] (cell and)
    output pin b2v_inst11.dutycycle_1_0_iv_i_a3_0[6]/OUT
    net        N_295
    input  pin b2v_inst11.dutycycle_1_0_iv_i[6]/I[1]
    instance   b2v_inst11.dutycycle_1_0_iv_i[6] (cell or)
    output pin b2v_inst11.dutycycle_1_0_iv_i[6]/OUT
    net        N_77
    input  pin b2v_inst11.dutycycle_set_0/I[0]
    instance   b2v_inst11.dutycycle_set_0 (cell or)
    output pin b2v_inst11.dutycycle_set_0/OUT
    net        b2v_inst11.dutycycle_set_0
    input  pin b2v_inst11.dutycycle_fb_13/B[0]
    instance   b2v_inst11.dutycycle_fb_13 (cell mux)
    output pin b2v_inst11.dutycycle_fb_13/OUT[0]
    net        b2v_inst11.dutycycle_fb_13
    input  pin b2v_inst11.dutycycle_latmux_13/B[0]
    instance   b2v_inst11.dutycycle_latmux_13 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_13/OUT[0]
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.dutycycle_i[6]/I[0]
    instance   b2v_inst11.dutycycle_i[6] (cell inv)
    output pin b2v_inst11.dutycycle_i[6]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[6]
    input  pin b2v_inst11.un2_count_clk_17_0_a2_0/I[1]
    instance   b2v_inst11.un2_count_clk_17_0_a2_0 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_0/OUT
    net        N_364
    input  pin b2v_inst11.un1_dutycycle_71_0_a2_0/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2_0 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2_0/OUT
    net        N_367
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_307_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_363
    input  pin b2v_inst11.func_state_1_m0_0_a2[0]/I[1]
    instance   b2v_inst11.func_state_1_m0_0_a2[0] (cell and)
    output pin b2v_inst11.func_state_1_m0_0_a2[0]/OUT
    net        N_327
    input  pin b2v_inst11.func_state_1_m0_0_o3[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_o3[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0_o3[0]/OUT
    net        N_142
    input  pin b2v_inst11.func_state_1_m0_0[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0[0]/OUT
    net        b2v_inst11.func_state_1_m0[0]
    input  pin b2v_inst11.func_state_1_m2[0]/A[0]
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_314
    input  pin b2v_inst11.un1_func_state25_4_i_o2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o2 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o2/OUT
    net        N_192
    input  pin b2v_inst11.N_192_i/I[0]
    instance   b2v_inst11.N_192_i (cell inv)
    output pin b2v_inst11.N_192_i/OUT[0]
    net        N_192_i_1
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_321
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_140_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_120_f0
    input  pin b2v_inst11.N_120_f0_i/I[0]
    instance   b2v_inst11.N_120_f0_i (cell inv)
    output pin b2v_inst11.N_120_f0_i/OUT[0]
    net        N_120_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_10/SEL
    instance   b2v_inst11.count_clk_fb_10 (cell mux)
    output pin b2v_inst11.count_clk_fb_10/OUT[0]
    net        b2v_inst11.count_clk_fb_10
    input  pin b2v_inst11.count_clk_latmux_10/B[0]
    instance   b2v_inst11.count_clk_latmux_10 (cell mux)
    output pin b2v_inst11.count_clk_latmux_10/OUT[0]
    net        b2v_inst11.count_clk[14]
    input  pin b2v_inst11.un2_count_clk_17_0_o2_5/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_5 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_5/OUT
    net        N_166
    input  pin b2v_inst11.un2_count_clk_17_0_o2_1/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_1 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_1/OUT
    net        N_172
    input  pin b2v_inst11.un2_count_clk_17_0_o2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2/OUT
    net        N_187
    input  pin b2v_inst11.un2_count_clk_17_0_o3_0/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o3_0 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o3_0/OUT
    net        N_195
    input  pin b2v_inst11.N_195_i/I[0]
    instance   b2v_inst11.N_195_i (cell inv)
    output pin b2v_inst11.N_195_i/OUT[0]
    net        N_195_i_1
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_a2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_a2_4 (cell and)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_a2_4/OUT
    net        N_378
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o2_1/I[1]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o2_1 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o2_1/OUT
    net        N_217
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o2_4 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o2_4/OUT
    net        N_137_N
    input  pin b2v_inst11.N_137_N_i/I[0]
    instance   b2v_inst11.N_137_N_i (cell inv)
    output pin b2v_inst11.N_137_N_i/OUT[0]
    net        N_137_N_i
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o3_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o3_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o3_0/OUT
    net        N_232_N
    input  pin b2v_inst11.un1_clk_100khz_39_and_i_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_39_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_39_and_i_0/OUT
    net        N_102_f0
    input  pin b2v_inst11.N_102_f0_i/I[0]
    instance   b2v_inst11.N_102_f0_i (cell inv)
    output pin b2v_inst11.N_102_f0_i/OUT[0]
    net        N_102_f0_i
    input  pin b2v_inst11.dutycycle_eena_7/I[1]
    instance   b2v_inst11.dutycycle_eena_7 (cell or)
    output pin b2v_inst11.dutycycle_eena_7/OUT
    net        b2v_inst11.dutycycle_eena_7
    input  pin b2v_inst11.dutycycle_en_7/I[0]
    instance   b2v_inst11.dutycycle_en_7 (cell and)
    output pin b2v_inst11.dutycycle_en_7/OUT
    net        b2v_inst11.dutycycle_en_7
    input  pin b2v_inst11.dutycycle_fb_7/SEL
    instance   b2v_inst11.dutycycle_fb_7 (cell mux)
    output pin b2v_inst11.dutycycle_fb_7/OUT[0]
    net        b2v_inst11.dutycycle_fb_7
    input  pin b2v_inst11.dutycycle_latmux_7/B[0]
    instance   b2v_inst11.dutycycle_latmux_7 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_7/OUT[0]
    net        b2v_inst11.dutycycle[11]
    input  pin b2v_inst11.dutycycle_i[11]/I[0]
    instance   b2v_inst11.dutycycle_i[11] (cell inv)
    output pin b2v_inst11.dutycycle_i[11]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[11]
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_a2_2/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_a2_2 (cell and)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_a2_2/OUT
    net        N_354
    input  pin b2v_inst11.un2_count_clk_17_0_a2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2/OUT
    net        N_359
    input  pin b2v_inst11.un1_dutycycle_71_0_a2/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2/OUT
    net        N_360
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_419
    input  pin b2v_inst11.func_state_1_m2s2_i_a3/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i_a3 (cell and)
    output pin b2v_inst11.func_state_1_m2s2_i_a3/OUT
    net        N_291
    input  pin b2v_inst11.func_state_1_m2s2_i/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i (cell or)
    output pin b2v_inst11.func_state_1_m2s2_i/OUT
    net        N_73
    input  pin b2v_inst11.func_state_1_m2[1]/SEL
    instance   b2v_inst11.func_state_1_m2[1] (cell mux)
    output pin b2v_inst11.func_state_1_m2[1]/OUT[0]
    net        b2v_inst11.func_state_1_m2[1]
    input  pin b2v_inst11.func_state_1[1]/I[1]
    instance   b2v_inst11.func_state_1[1] (cell and)
    output pin b2v_inst11.func_state_1[1]/OUT
    net        b2v_inst11.func_state_1[1]
    input  pin b2v_inst11.func_state_fb/B[0]
    instance   b2v_inst11.func_state_fb (cell mux)
    output pin b2v_inst11.func_state_fb/OUT[0]
    net        b2v_inst11.func_state_fb
    input  pin b2v_inst11.func_state_latmux/B[0]
    instance   b2v_inst11.func_state_latmux (cell mux)
    output pin b2v_inst11.func_state_latmux/OUT[0]
    net        b2v_inst11.func_state[1]
    input  pin b2v_inst11.un2_count_clk_17_0_o3/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o3 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o3/OUT
    net        N_169
    input  pin b2v_inst11.N_169_i/I[0]
    instance   b2v_inst11.N_169_i (cell inv)
    output pin b2v_inst11.N_169_i/OUT[0]
    net        N_169_i_1
    input  pin b2v_inst11.un1_clk_100khz_inv_i/I[0]
    instance   b2v_inst11.un1_clk_100khz_inv_i (cell or)
    output pin b2v_inst11.un1_clk_100khz_inv_i/OUT
    net        N_19
    input  pin b2v_inst11.N_19_i/I[0]
    instance   b2v_inst11.N_19_i (cell inv)
    output pin b2v_inst11.N_19_i/OUT[0]
    net        N_19_i_1
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[5]
79) instance b2v_inst11.dutycycle_latmux_14 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[5] (in view: work.TOP(bdf_type))
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.dutycycle_i[5]/I[0]
    instance   b2v_inst11.dutycycle_i[5] (cell inv)
    output pin b2v_inst11.dutycycle_i[5]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[5]
    input  pin b2v_inst11.un1_dutycycle_58_i/I[1]
    instance   b2v_inst11.un1_dutycycle_58_i (cell or)
    output pin b2v_inst11.un1_dutycycle_58_i/OUT
    net        N_128
    input  pin b2v_inst11.N_128_i/I[0]
    instance   b2v_inst11.N_128_i (cell inv)
    output pin b2v_inst11.N_128_i/OUT[0]
    net        N_128_i_1
    input  pin b2v_inst11.un1_dutycycle_172/D0[1]
    instance   b2v_inst11.un1_dutycycle_172 (cell primux)
    output pin b2v_inst11.un1_dutycycle_172/OUT[0]
    net        b2v_inst11.un1_dutycycle_172
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_a2_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_a2_0 (cell and)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_a2_0/OUT
    net        N_398
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_o2/I[0]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_o2 (cell or)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_o2/OUT
    net        N_236
    input  pin b2v_inst11.N_236_i/I[0]
    instance   b2v_inst11.N_236_i (cell inv)
    output pin b2v_inst11.N_236_i/OUT[0]
    net        N_236_i_1
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_0/OUT
    net        N_86_f0
    input  pin b2v_inst11.N_86_f0_i/I[0]
    instance   b2v_inst11.N_86_f0_i (cell inv)
    output pin b2v_inst11.N_86_f0_i/OUT[0]
    net        N_86_f0_i
    input  pin b2v_inst11.dutycycle_eena_14/I[1]
    instance   b2v_inst11.dutycycle_eena_14 (cell or)
    output pin b2v_inst11.dutycycle_eena_14/OUT
    net        b2v_inst11.dutycycle_eena_14
    input  pin b2v_inst11.dutycycle_en_14/I[0]
    instance   b2v_inst11.dutycycle_en_14 (cell and)
    output pin b2v_inst11.dutycycle_en_14/OUT
    net        b2v_inst11.dutycycle_en_14
    input  pin b2v_inst11.dutycycle_fb_14/SEL
    instance   b2v_inst11.dutycycle_fb_14 (cell mux)
    output pin b2v_inst11.dutycycle_fb_14/OUT[0]
    net        b2v_inst11.dutycycle_fb_14
    input  pin b2v_inst11.dutycycle_latmux_14/B[0]
    instance   b2v_inst11.dutycycle_latmux_14 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_14/OUT[0]
    net        b2v_inst11.dutycycle[5]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_169
80) instance b2v_inst11.un2_count_clk_17_0_o3 (in view: work.TOP(bdf_type)), output net N_169 (in view: work.TOP(bdf_type))
    net        N_169
    input  pin b2v_inst11.un2_count_clk_17_0/I[0]
    instance   b2v_inst11.un2_count_clk_17_0 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0/OUT
    net        b2v_inst11.un2_count_clk_17_0
    input  pin b2v_inst11.un2_count_clk_17_0_i/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_i (cell inv)
    output pin b2v_inst11.un2_count_clk_17_0_i/OUT[0]
    net        b2v_inst11.un2_count_clk_17_0_i_3
    input  pin b2v_inst11.un1_dutycycle_172/D1[0]
    instance   b2v_inst11.un1_dutycycle_172 (cell primux)
    output pin b2v_inst11.un1_dutycycle_172/OUT[0]
    net        b2v_inst11.un1_dutycycle_172
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_a2_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_a2_0 (cell and)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_a2_0/OUT
    net        N_398
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_o2/I[0]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_o2 (cell or)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_o2/OUT
    net        N_236
    input  pin b2v_inst11.N_236_i/I[0]
    instance   b2v_inst11.N_236_i (cell inv)
    output pin b2v_inst11.N_236_i/OUT[0]
    net        N_236_i_1
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_0/OUT
    net        N_86_f0
    input  pin b2v_inst11.N_86_f0_i/I[0]
    instance   b2v_inst11.N_86_f0_i (cell inv)
    output pin b2v_inst11.N_86_f0_i/OUT[0]
    net        N_86_f0_i
    input  pin b2v_inst11.dutycycle_eena_14/I[1]
    instance   b2v_inst11.dutycycle_eena_14 (cell or)
    output pin b2v_inst11.dutycycle_eena_14/OUT
    net        b2v_inst11.dutycycle_eena_14
    input  pin b2v_inst11.dutycycle_en_14/I[0]
    instance   b2v_inst11.dutycycle_en_14 (cell and)
    output pin b2v_inst11.dutycycle_en_14/OUT
    net        b2v_inst11.dutycycle_en_14
    input  pin b2v_inst11.dutycycle_fb_14/SEL
    instance   b2v_inst11.dutycycle_fb_14 (cell mux)
    output pin b2v_inst11.dutycycle_fb_14/OUT[0]
    net        b2v_inst11.dutycycle_fb_14
    input  pin b2v_inst11.dutycycle_latmux_14/B[0]
    instance   b2v_inst11.dutycycle_latmux_14 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_14/OUT[0]
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0/I[1]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0/OUT
    net        N_391
    input  pin b2v_inst11.un1_clk_100khz_48_and_i_a2_1/I[0]
    instance   b2v_inst11.un1_clk_100khz_48_and_i_a2_1 (cell and)
    output pin b2v_inst11.un1_clk_100khz_48_and_i_a2_1/OUT
    net        N_346
    input  pin b2v_inst11.un1_clk_100khz_48_and_i_o2_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_48_and_i_o2_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_48_and_i_o2_0/OUT
    net        N_156
    input  pin b2v_inst11.un1_clk_100khz_48_and_i_a2/I[0]
    instance   b2v_inst11.un1_clk_100khz_48_and_i_a2 (cell and)
    output pin b2v_inst11.un1_clk_100khz_48_and_i_a2/OUT
    net        N_418
    input  pin b2v_inst11.un1_clk_100khz_43_and_i_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_43_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_43_and_i_0/OUT
    net        N_96_f0
    input  pin b2v_inst11.N_96_f0_i/I[0]
    instance   b2v_inst11.N_96_f0_i (cell inv)
    output pin b2v_inst11.N_96_f0_i/OUT[0]
    net        N_96_f0_i
    input  pin b2v_inst11.dutycycle_eena_8/I[1]
    instance   b2v_inst11.dutycycle_eena_8 (cell or)
    output pin b2v_inst11.dutycycle_eena_8/OUT
    net        b2v_inst11.dutycycle_eena_8
    input  pin b2v_inst11.dutycycle_en_8/I[0]
    instance   b2v_inst11.dutycycle_en_8 (cell and)
    output pin b2v_inst11.dutycycle_en_8/OUT
    net        b2v_inst11.dutycycle_en_8
    input  pin b2v_inst11.dutycycle_fb_8/SEL
    instance   b2v_inst11.dutycycle_fb_8 (cell mux)
    output pin b2v_inst11.dutycycle_fb_8/OUT[0]
    net        b2v_inst11.dutycycle_fb_8
    input  pin b2v_inst11.dutycycle_latmux_8/B[0]
    instance   b2v_inst11.dutycycle_latmux_8 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_8/OUT[0]
    net        b2v_inst11.dutycycle[3]
    input  pin b2v_inst11.un1_dutycycle_94[15:0]/D0[3]
    instance   b2v_inst11.un1_dutycycle_94[15:0] (cell add)
    output pin b2v_inst11.un1_dutycycle_94[15:0]/OUT[6]
    net        b2v_inst11.un1_dutycycle_94[6]
    input  pin b2v_inst11.dutycycle_1_0_iv_i_a3_0[6]/I[1]
    instance   b2v_inst11.dutycycle_1_0_iv_i_a3_0[6] (cell and)
    output pin b2v_inst11.dutycycle_1_0_iv_i_a3_0[6]/OUT
    net        N_295
    input  pin b2v_inst11.dutycycle_1_0_iv_i[6]/I[1]
    instance   b2v_inst11.dutycycle_1_0_iv_i[6] (cell or)
    output pin b2v_inst11.dutycycle_1_0_iv_i[6]/OUT
    net        N_77
    input  pin b2v_inst11.dutycycle_set_0/I[0]
    instance   b2v_inst11.dutycycle_set_0 (cell or)
    output pin b2v_inst11.dutycycle_set_0/OUT
    net        b2v_inst11.dutycycle_set_0
    input  pin b2v_inst11.dutycycle_fb_13/B[0]
    instance   b2v_inst11.dutycycle_fb_13 (cell mux)
    output pin b2v_inst11.dutycycle_fb_13/OUT[0]
    net        b2v_inst11.dutycycle_fb_13
    input  pin b2v_inst11.dutycycle_latmux_13/B[0]
    instance   b2v_inst11.dutycycle_latmux_13 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_13/OUT[0]
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.dutycycle_i[6]/I[0]
    instance   b2v_inst11.dutycycle_i[6] (cell inv)
    output pin b2v_inst11.dutycycle_i[6]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[6]
    input  pin b2v_inst11.un2_count_clk_17_0_a2_0/I[1]
    instance   b2v_inst11.un2_count_clk_17_0_a2_0 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_0/OUT
    net        N_364
    input  pin b2v_inst11.un1_dutycycle_71_0_a2_0/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2_0 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2_0/OUT
    net        N_367
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_307_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_363
    input  pin b2v_inst11.func_state_1_m0_0_a2[0]/I[1]
    instance   b2v_inst11.func_state_1_m0_0_a2[0] (cell and)
    output pin b2v_inst11.func_state_1_m0_0_a2[0]/OUT
    net        N_327
    input  pin b2v_inst11.func_state_1_m0_0_o3[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_o3[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0_o3[0]/OUT
    net        N_142
    input  pin b2v_inst11.func_state_1_m0_0[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0[0]/OUT
    net        b2v_inst11.func_state_1_m0[0]
    input  pin b2v_inst11.func_state_1_m2[0]/A[0]
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_314
    input  pin b2v_inst11.un1_func_state25_4_i_o2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o2 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o2/OUT
    net        N_192
    input  pin b2v_inst11.N_192_i/I[0]
    instance   b2v_inst11.N_192_i (cell inv)
    output pin b2v_inst11.N_192_i/OUT[0]
    net        N_192_i_1
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_321
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_140_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_120_f0
    input  pin b2v_inst11.N_120_f0_i/I[0]
    instance   b2v_inst11.N_120_f0_i (cell inv)
    output pin b2v_inst11.N_120_f0_i/OUT[0]
    net        N_120_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_10/SEL
    instance   b2v_inst11.count_clk_fb_10 (cell mux)
    output pin b2v_inst11.count_clk_fb_10/OUT[0]
    net        b2v_inst11.count_clk_fb_10
    input  pin b2v_inst11.count_clk_latmux_10/B[0]
    instance   b2v_inst11.count_clk_latmux_10 (cell mux)
    output pin b2v_inst11.count_clk_latmux_10/OUT[0]
    net        b2v_inst11.count_clk[14]
    input  pin b2v_inst11.un2_count_clk_17_0_o2_5/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_5 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_5/OUT
    net        N_166
    input  pin b2v_inst11.un2_count_clk_17_0_o2_1/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_1 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_1/OUT
    net        N_172
    input  pin b2v_inst11.un2_count_clk_17_0_o2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2/OUT
    net        N_187
    input  pin b2v_inst11.un2_count_clk_17_0_o3_0/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o3_0 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o3_0/OUT
    net        N_195
    input  pin b2v_inst11.N_195_i/I[0]
    instance   b2v_inst11.N_195_i (cell inv)
    output pin b2v_inst11.N_195_i/OUT[0]
    net        N_195_i_1
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_a2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_a2_4 (cell and)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_a2_4/OUT
    net        N_378
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o2_1/I[1]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o2_1 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o2_1/OUT
    net        N_217
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o2_4 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o2_4/OUT
    net        N_137_N
    input  pin b2v_inst11.N_137_N_i/I[0]
    instance   b2v_inst11.N_137_N_i (cell inv)
    output pin b2v_inst11.N_137_N_i/OUT[0]
    net        N_137_N_i
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o3_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o3_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o3_0/OUT
    net        N_232_N
    input  pin b2v_inst11.un1_clk_100khz_39_and_i_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_39_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_39_and_i_0/OUT
    net        N_102_f0
    input  pin b2v_inst11.N_102_f0_i/I[0]
    instance   b2v_inst11.N_102_f0_i (cell inv)
    output pin b2v_inst11.N_102_f0_i/OUT[0]
    net        N_102_f0_i
    input  pin b2v_inst11.dutycycle_eena_7/I[1]
    instance   b2v_inst11.dutycycle_eena_7 (cell or)
    output pin b2v_inst11.dutycycle_eena_7/OUT
    net        b2v_inst11.dutycycle_eena_7
    input  pin b2v_inst11.dutycycle_en_7/I[0]
    instance   b2v_inst11.dutycycle_en_7 (cell and)
    output pin b2v_inst11.dutycycle_en_7/OUT
    net        b2v_inst11.dutycycle_en_7
    input  pin b2v_inst11.dutycycle_fb_7/SEL
    instance   b2v_inst11.dutycycle_fb_7 (cell mux)
    output pin b2v_inst11.dutycycle_fb_7/OUT[0]
    net        b2v_inst11.dutycycle_fb_7
    input  pin b2v_inst11.dutycycle_latmux_7/B[0]
    instance   b2v_inst11.dutycycle_latmux_7 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_7/OUT[0]
    net        b2v_inst11.dutycycle[11]
    input  pin b2v_inst11.dutycycle_i[11]/I[0]
    instance   b2v_inst11.dutycycle_i[11] (cell inv)
    output pin b2v_inst11.dutycycle_i[11]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[11]
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_a2_2/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_a2_2 (cell and)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_a2_2/OUT
    net        N_354
    input  pin b2v_inst11.un2_count_clk_17_0_a2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2/OUT
    net        N_359
    input  pin b2v_inst11.un1_dutycycle_71_0_a2/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2/OUT
    net        N_360
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_419
    input  pin b2v_inst11.func_state_1_m2s2_i_a3/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i_a3 (cell and)
    output pin b2v_inst11.func_state_1_m2s2_i_a3/OUT
    net        N_291
    input  pin b2v_inst11.func_state_1_m2s2_i/I[0]
    instance   b2v_inst11.func_state_1_m2s2_i (cell or)
    output pin b2v_inst11.func_state_1_m2s2_i/OUT
    net        N_73
    input  pin b2v_inst11.func_state_1_m2[1]/SEL
    instance   b2v_inst11.func_state_1_m2[1] (cell mux)
    output pin b2v_inst11.func_state_1_m2[1]/OUT[0]
    net        b2v_inst11.func_state_1_m2[1]
    input  pin b2v_inst11.func_state_1[1]/I[1]
    instance   b2v_inst11.func_state_1[1] (cell and)
    output pin b2v_inst11.func_state_1[1]/OUT
    net        b2v_inst11.func_state_1[1]
    input  pin b2v_inst11.func_state_fb/B[0]
    instance   b2v_inst11.func_state_fb (cell mux)
    output pin b2v_inst11.func_state_fb/OUT[0]
    net        b2v_inst11.func_state_fb
    input  pin b2v_inst11.func_state_latmux/B[0]
    instance   b2v_inst11.func_state_latmux (cell mux)
    output pin b2v_inst11.func_state_latmux/OUT[0]
    net        b2v_inst11.func_state[1]
    input  pin b2v_inst11.un2_count_clk_17_0_o3/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o3 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o3/OUT
    net        N_169
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_195
81) instance b2v_inst11.un2_count_clk_17_0_o3_0 (in view: work.TOP(bdf_type)), output net N_195 (in view: work.TOP(bdf_type))
    net        N_195
    input  pin b2v_inst11.un2_count_clk_17_0/I[1]
    instance   b2v_inst11.un2_count_clk_17_0 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0/OUT
    net        b2v_inst11.un2_count_clk_17_0
    input  pin b2v_inst11.un2_count_clk_17_0_i/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_i (cell inv)
    output pin b2v_inst11.un2_count_clk_17_0_i/OUT[0]
    net        b2v_inst11.un2_count_clk_17_0_i_3
    input  pin b2v_inst11.un1_dutycycle_172/D1[0]
    instance   b2v_inst11.un1_dutycycle_172 (cell primux)
    output pin b2v_inst11.un1_dutycycle_172/OUT[0]
    net        b2v_inst11.un1_dutycycle_172
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_a2_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_a2_0 (cell and)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_a2_0/OUT
    net        N_398
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_o2/I[0]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_o2 (cell or)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_o2/OUT
    net        N_236
    input  pin b2v_inst11.N_236_i/I[0]
    instance   b2v_inst11.N_236_i (cell inv)
    output pin b2v_inst11.N_236_i/OUT[0]
    net        N_236_i_1
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_0/OUT
    net        N_86_f0
    input  pin b2v_inst11.N_86_f0_i/I[0]
    instance   b2v_inst11.N_86_f0_i (cell inv)
    output pin b2v_inst11.N_86_f0_i/OUT[0]
    net        N_86_f0_i
    input  pin b2v_inst11.dutycycle_eena_14/I[1]
    instance   b2v_inst11.dutycycle_eena_14 (cell or)
    output pin b2v_inst11.dutycycle_eena_14/OUT
    net        b2v_inst11.dutycycle_eena_14
    input  pin b2v_inst11.dutycycle_en_14/I[0]
    instance   b2v_inst11.dutycycle_en_14 (cell and)
    output pin b2v_inst11.dutycycle_en_14/OUT
    net        b2v_inst11.dutycycle_en_14
    input  pin b2v_inst11.dutycycle_fb_14/SEL
    instance   b2v_inst11.dutycycle_fb_14 (cell mux)
    output pin b2v_inst11.dutycycle_fb_14/OUT[0]
    net        b2v_inst11.dutycycle_fb_14
    input  pin b2v_inst11.dutycycle_latmux_14/B[0]
    instance   b2v_inst11.dutycycle_latmux_14 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_14/OUT[0]
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0/I[1]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0/OUT
    net        N_391
    input  pin b2v_inst11.un1_clk_100khz_48_and_i_a2_1/I[0]
    instance   b2v_inst11.un1_clk_100khz_48_and_i_a2_1 (cell and)
    output pin b2v_inst11.un1_clk_100khz_48_and_i_a2_1/OUT
    net        N_346
    input  pin b2v_inst11.un1_clk_100khz_48_and_i_o2_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_48_and_i_o2_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_48_and_i_o2_0/OUT
    net        N_156
    input  pin b2v_inst11.un1_clk_100khz_48_and_i_a2/I[0]
    instance   b2v_inst11.un1_clk_100khz_48_and_i_a2 (cell and)
    output pin b2v_inst11.un1_clk_100khz_48_and_i_a2/OUT
    net        N_418
    input  pin b2v_inst11.un1_clk_100khz_43_and_i_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_43_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_43_and_i_0/OUT
    net        N_96_f0
    input  pin b2v_inst11.N_96_f0_i/I[0]
    instance   b2v_inst11.N_96_f0_i (cell inv)
    output pin b2v_inst11.N_96_f0_i/OUT[0]
    net        N_96_f0_i
    input  pin b2v_inst11.dutycycle_eena_8/I[1]
    instance   b2v_inst11.dutycycle_eena_8 (cell or)
    output pin b2v_inst11.dutycycle_eena_8/OUT
    net        b2v_inst11.dutycycle_eena_8
    input  pin b2v_inst11.dutycycle_en_8/I[0]
    instance   b2v_inst11.dutycycle_en_8 (cell and)
    output pin b2v_inst11.dutycycle_en_8/OUT
    net        b2v_inst11.dutycycle_en_8
    input  pin b2v_inst11.dutycycle_fb_8/SEL
    instance   b2v_inst11.dutycycle_fb_8 (cell mux)
    output pin b2v_inst11.dutycycle_fb_8/OUT[0]
    net        b2v_inst11.dutycycle_fb_8
    input  pin b2v_inst11.dutycycle_latmux_8/B[0]
    instance   b2v_inst11.dutycycle_latmux_8 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_8/OUT[0]
    net        b2v_inst11.dutycycle[3]
    input  pin b2v_inst11.un1_dutycycle_94[15:0]/D0[3]
    instance   b2v_inst11.un1_dutycycle_94[15:0] (cell add)
    output pin b2v_inst11.un1_dutycycle_94[15:0]/OUT[6]
    net        b2v_inst11.un1_dutycycle_94[6]
    input  pin b2v_inst11.dutycycle_1_0_iv_i_a3_0[6]/I[1]
    instance   b2v_inst11.dutycycle_1_0_iv_i_a3_0[6] (cell and)
    output pin b2v_inst11.dutycycle_1_0_iv_i_a3_0[6]/OUT
    net        N_295
    input  pin b2v_inst11.dutycycle_1_0_iv_i[6]/I[1]
    instance   b2v_inst11.dutycycle_1_0_iv_i[6] (cell or)
    output pin b2v_inst11.dutycycle_1_0_iv_i[6]/OUT
    net        N_77
    input  pin b2v_inst11.dutycycle_set_0/I[0]
    instance   b2v_inst11.dutycycle_set_0 (cell or)
    output pin b2v_inst11.dutycycle_set_0/OUT
    net        b2v_inst11.dutycycle_set_0
    input  pin b2v_inst11.dutycycle_fb_13/B[0]
    instance   b2v_inst11.dutycycle_fb_13 (cell mux)
    output pin b2v_inst11.dutycycle_fb_13/OUT[0]
    net        b2v_inst11.dutycycle_fb_13
    input  pin b2v_inst11.dutycycle_latmux_13/B[0]
    instance   b2v_inst11.dutycycle_latmux_13 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_13/OUT[0]
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.dutycycle_i[6]/I[0]
    instance   b2v_inst11.dutycycle_i[6] (cell inv)
    output pin b2v_inst11.dutycycle_i[6]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[6]
    input  pin b2v_inst11.un2_count_clk_17_0_a2_0/I[1]
    instance   b2v_inst11.un2_count_clk_17_0_a2_0 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_0/OUT
    net        N_364
    input  pin b2v_inst11.un1_dutycycle_71_0_a2_0/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2_0 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2_0/OUT
    net        N_367
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_307_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_363
    input  pin b2v_inst11.func_state_1_m0_0_a2[0]/I[1]
    instance   b2v_inst11.func_state_1_m0_0_a2[0] (cell and)
    output pin b2v_inst11.func_state_1_m0_0_a2[0]/OUT
    net        N_327
    input  pin b2v_inst11.func_state_1_m0_0_o3[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_o3[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0_o3[0]/OUT
    net        N_142
    input  pin b2v_inst11.func_state_1_m0_0[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0[0]/OUT
    net        b2v_inst11.func_state_1_m0[0]
    input  pin b2v_inst11.func_state_1_m2[0]/A[0]
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_314
    input  pin b2v_inst11.un1_func_state25_4_i_o2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o2 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o2/OUT
    net        N_192
    input  pin b2v_inst11.N_192_i/I[0]
    instance   b2v_inst11.N_192_i (cell inv)
    output pin b2v_inst11.N_192_i/OUT[0]
    net        N_192_i_1
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_321
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_140_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_120_f0
    input  pin b2v_inst11.N_120_f0_i/I[0]
    instance   b2v_inst11.N_120_f0_i (cell inv)
    output pin b2v_inst11.N_120_f0_i/OUT[0]
    net        N_120_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_10/SEL
    instance   b2v_inst11.count_clk_fb_10 (cell mux)
    output pin b2v_inst11.count_clk_fb_10/OUT[0]
    net        b2v_inst11.count_clk_fb_10
    input  pin b2v_inst11.count_clk_latmux_10/B[0]
    instance   b2v_inst11.count_clk_latmux_10 (cell mux)
    output pin b2v_inst11.count_clk_latmux_10/OUT[0]
    net        b2v_inst11.count_clk[14]
    input  pin b2v_inst11.un2_count_clk_17_0_o2_5/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_5 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_5/OUT
    net        N_166
    input  pin b2v_inst11.un2_count_clk_17_0_o2_1/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_1 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_1/OUT
    net        N_172
    input  pin b2v_inst11.un2_count_clk_17_0_o2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2/OUT
    net        N_187
    input  pin b2v_inst11.un2_count_clk_17_0_o3_0/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o3_0 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o3_0/OUT
    net        N_195
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_359
82) instance b2v_inst11.un2_count_clk_17_0_a2 (in view: work.TOP(bdf_type)), output net N_359 (in view: work.TOP(bdf_type))
    net        N_359
    input  pin b2v_inst11.un2_count_clk_17_0_a3/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a3 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a3/OUT
    net        N_287
    input  pin b2v_inst11.un2_count_clk_17_0/I[2]
    instance   b2v_inst11.un2_count_clk_17_0 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0/OUT
    net        b2v_inst11.un2_count_clk_17_0
    input  pin b2v_inst11.un2_count_clk_17_0_i/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_i (cell inv)
    output pin b2v_inst11.un2_count_clk_17_0_i/OUT[0]
    net        b2v_inst11.un2_count_clk_17_0_i_3
    input  pin b2v_inst11.un1_dutycycle_172/D1[0]
    instance   b2v_inst11.un1_dutycycle_172 (cell primux)
    output pin b2v_inst11.un1_dutycycle_172/OUT[0]
    net        b2v_inst11.un1_dutycycle_172
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_a2_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_a2_0 (cell and)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_a2_0/OUT
    net        N_398
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_o2/I[0]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_o2 (cell or)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_o2/OUT
    net        N_236
    input  pin b2v_inst11.N_236_i/I[0]
    instance   b2v_inst11.N_236_i (cell inv)
    output pin b2v_inst11.N_236_i/OUT[0]
    net        N_236_i_1
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_0/OUT
    net        N_86_f0
    input  pin b2v_inst11.N_86_f0_i/I[0]
    instance   b2v_inst11.N_86_f0_i (cell inv)
    output pin b2v_inst11.N_86_f0_i/OUT[0]
    net        N_86_f0_i
    input  pin b2v_inst11.dutycycle_eena_14/I[1]
    instance   b2v_inst11.dutycycle_eena_14 (cell or)
    output pin b2v_inst11.dutycycle_eena_14/OUT
    net        b2v_inst11.dutycycle_eena_14
    input  pin b2v_inst11.dutycycle_en_14/I[0]
    instance   b2v_inst11.dutycycle_en_14 (cell and)
    output pin b2v_inst11.dutycycle_en_14/OUT
    net        b2v_inst11.dutycycle_en_14
    input  pin b2v_inst11.dutycycle_fb_14/SEL
    instance   b2v_inst11.dutycycle_fb_14 (cell mux)
    output pin b2v_inst11.dutycycle_fb_14/OUT[0]
    net        b2v_inst11.dutycycle_fb_14
    input  pin b2v_inst11.dutycycle_latmux_14/B[0]
    instance   b2v_inst11.dutycycle_latmux_14 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_14/OUT[0]
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0/I[1]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0/OUT
    net        N_391
    input  pin b2v_inst11.un1_clk_100khz_48_and_i_a2_1/I[0]
    instance   b2v_inst11.un1_clk_100khz_48_and_i_a2_1 (cell and)
    output pin b2v_inst11.un1_clk_100khz_48_and_i_a2_1/OUT
    net        N_346
    input  pin b2v_inst11.un1_clk_100khz_48_and_i_o2_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_48_and_i_o2_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_48_and_i_o2_0/OUT
    net        N_156
    input  pin b2v_inst11.un1_clk_100khz_48_and_i_a2/I[0]
    instance   b2v_inst11.un1_clk_100khz_48_and_i_a2 (cell and)
    output pin b2v_inst11.un1_clk_100khz_48_and_i_a2/OUT
    net        N_418
    input  pin b2v_inst11.un1_clk_100khz_43_and_i_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_43_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_43_and_i_0/OUT
    net        N_96_f0
    input  pin b2v_inst11.N_96_f0_i/I[0]
    instance   b2v_inst11.N_96_f0_i (cell inv)
    output pin b2v_inst11.N_96_f0_i/OUT[0]
    net        N_96_f0_i
    input  pin b2v_inst11.dutycycle_eena_8/I[1]
    instance   b2v_inst11.dutycycle_eena_8 (cell or)
    output pin b2v_inst11.dutycycle_eena_8/OUT
    net        b2v_inst11.dutycycle_eena_8
    input  pin b2v_inst11.dutycycle_en_8/I[0]
    instance   b2v_inst11.dutycycle_en_8 (cell and)
    output pin b2v_inst11.dutycycle_en_8/OUT
    net        b2v_inst11.dutycycle_en_8
    input  pin b2v_inst11.dutycycle_fb_8/SEL
    instance   b2v_inst11.dutycycle_fb_8 (cell mux)
    output pin b2v_inst11.dutycycle_fb_8/OUT[0]
    net        b2v_inst11.dutycycle_fb_8
    input  pin b2v_inst11.dutycycle_latmux_8/B[0]
    instance   b2v_inst11.dutycycle_latmux_8 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_8/OUT[0]
    net        b2v_inst11.dutycycle[3]
    input  pin b2v_inst11.un1_dutycycle_94[15:0]/D0[3]
    instance   b2v_inst11.un1_dutycycle_94[15:0] (cell add)
    output pin b2v_inst11.un1_dutycycle_94[15:0]/OUT[6]
    net        b2v_inst11.un1_dutycycle_94[6]
    input  pin b2v_inst11.dutycycle_1_0_iv_i_a3_0[6]/I[1]
    instance   b2v_inst11.dutycycle_1_0_iv_i_a3_0[6] (cell and)
    output pin b2v_inst11.dutycycle_1_0_iv_i_a3_0[6]/OUT
    net        N_295
    input  pin b2v_inst11.dutycycle_1_0_iv_i[6]/I[1]
    instance   b2v_inst11.dutycycle_1_0_iv_i[6] (cell or)
    output pin b2v_inst11.dutycycle_1_0_iv_i[6]/OUT
    net        N_77
    input  pin b2v_inst11.dutycycle_set_0/I[0]
    instance   b2v_inst11.dutycycle_set_0 (cell or)
    output pin b2v_inst11.dutycycle_set_0/OUT
    net        b2v_inst11.dutycycle_set_0
    input  pin b2v_inst11.dutycycle_fb_13/B[0]
    instance   b2v_inst11.dutycycle_fb_13 (cell mux)
    output pin b2v_inst11.dutycycle_fb_13/OUT[0]
    net        b2v_inst11.dutycycle_fb_13
    input  pin b2v_inst11.dutycycle_latmux_13/B[0]
    instance   b2v_inst11.dutycycle_latmux_13 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_13/OUT[0]
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.dutycycle_i[6]/I[0]
    instance   b2v_inst11.dutycycle_i[6] (cell inv)
    output pin b2v_inst11.dutycycle_i[6]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[6]
    input  pin b2v_inst11.un2_count_clk_17_0_a2_0/I[1]
    instance   b2v_inst11.un2_count_clk_17_0_a2_0 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_0/OUT
    net        N_364
    input  pin b2v_inst11.un1_dutycycle_71_0_a2_0/I[0]
    instance   b2v_inst11.un1_dutycycle_71_0_a2_0 (cell and)
    output pin b2v_inst11.un1_dutycycle_71_0_a2_0/OUT
    net        N_367
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3 (cell and)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a3/OUT
    net        b2v_inst11.un1_func_state25_6_0_o_N_307_N
    input  pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/I[1]
    instance   b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0 (cell or)
    output pin b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0/OUT
    net        b2v_inst11.un1_func_state25_6_0_f1
    input  pin b2v_inst11.count_off_en/I[0]
    instance   b2v_inst11.count_off_en (cell and)
    output pin b2v_inst11.count_off_en/OUT
    net        b2v_inst11.count_off_en
    input  pin b2v_inst11.count_off_fb_1/SEL
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un34_clk_100khz_1/I[0]
    instance   b2v_inst11.un34_clk_100khz_1 (cell and)
    output pin b2v_inst11.un34_clk_100khz_1/OUT
    net        b2v_inst11.un34_clk_100khz_1
    input  pin b2v_inst11.un34_clk_100khz_9/I[0]
    instance   b2v_inst11.un34_clk_100khz_9 (cell and)
    output pin b2v_inst11.un34_clk_100khz_9/OUT
    net        b2v_inst11.un34_clk_100khz_9
    input  pin b2v_inst11.un34_clk_100khz_13/I[0]
    instance   b2v_inst11.un34_clk_100khz_13 (cell and)
    output pin b2v_inst11.un34_clk_100khz_13/OUT
    net        b2v_inst11.un34_clk_100khz_13
    input  pin b2v_inst11.un34_clk_100khz/I[0]
    instance   b2v_inst11.un34_clk_100khz (cell and)
    output pin b2v_inst11.un34_clk_100khz/OUT
    net        b2v_inst11.un34_clk_100khz
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_363
    input  pin b2v_inst11.func_state_1_m0_0_a2[0]/I[1]
    instance   b2v_inst11.func_state_1_m0_0_a2[0] (cell and)
    output pin b2v_inst11.func_state_1_m0_0_a2[0]/OUT
    net        N_327
    input  pin b2v_inst11.func_state_1_m0_0_o3[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0_o3[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0_o3[0]/OUT
    net        N_142
    input  pin b2v_inst11.func_state_1_m0_0[0]/I[0]
    instance   b2v_inst11.func_state_1_m0_0[0] (cell or)
    output pin b2v_inst11.func_state_1_m0_0[0]/OUT
    net        b2v_inst11.func_state_1_m0[0]
    input  pin b2v_inst11.func_state_1_m2[0]/A[0]
    instance   b2v_inst11.func_state_1_m2[0] (cell mux)
    output pin b2v_inst11.func_state_1_m2[0]/OUT[0]
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_1[0]/I[1]
    instance   b2v_inst11.func_state_1[0] (cell and)
    output pin b2v_inst11.func_state_1[0]/OUT
    net        b2v_inst11.func_state_1[0]
    input  pin b2v_inst11.func_state_fb_0/B[0]
    instance   b2v_inst11.func_state_fb_0 (cell mux)
    output pin b2v_inst11.func_state_fb_0/OUT[0]
    net        b2v_inst11.func_state_fb_0
    input  pin b2v_inst11.func_state_latmux_0/B[0]
    instance   b2v_inst11.func_state_latmux_0 (cell mux)
    output pin b2v_inst11.func_state_latmux_0/OUT[0]
    net        b2v_inst11.func_state[0]
    input  pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin b2v_inst11.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_314
    input  pin b2v_inst11.un1_func_state25_4_i_o2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_o2 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o2/OUT
    net        N_192
    input  pin b2v_inst11.N_192_i/I[0]
    instance   b2v_inst11.N_192_i (cell inv)
    output pin b2v_inst11.N_192_i/OUT[0]
    net        N_192_i_1
    input  pin b2v_inst11.un1_func_state25_4_i_a2/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_a2 (cell and)
    output pin b2v_inst11.un1_func_state25_4_i_a2/OUT
    net        N_321
    input  pin b2v_inst11.un1_func_state25_4_i_o3_0/I[1]
    instance   b2v_inst11.un1_func_state25_4_i_o3_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_o3_0/OUT
    net        N_140_N
    input  pin b2v_inst11.un1_func_state25_4_i_0/I[0]
    instance   b2v_inst11.un1_func_state25_4_i_0 (cell or)
    output pin b2v_inst11.un1_func_state25_4_i_0/OUT
    net        N_120_f0
    input  pin b2v_inst11.N_120_f0_i/I[0]
    instance   b2v_inst11.N_120_f0_i (cell inv)
    output pin b2v_inst11.N_120_f0_i/OUT[0]
    net        N_120_f0_i
    input  pin b2v_inst11.count_clk_en/I[0]
    instance   b2v_inst11.count_clk_en (cell and)
    output pin b2v_inst11.count_clk_en/OUT
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_fb_10/SEL
    instance   b2v_inst11.count_clk_fb_10 (cell mux)
    output pin b2v_inst11.count_clk_fb_10/OUT[0]
    net        b2v_inst11.count_clk_fb_10
    input  pin b2v_inst11.count_clk_latmux_10/B[0]
    instance   b2v_inst11.count_clk_latmux_10 (cell mux)
    output pin b2v_inst11.count_clk_latmux_10/OUT[0]
    net        b2v_inst11.count_clk[14]
    input  pin b2v_inst11.un2_count_clk_17_0_o2_5/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_5 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_5/OUT
    net        N_166
    input  pin b2v_inst11.un2_count_clk_17_0_o2_1/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2_1 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2_1/OUT
    net        N_172
    input  pin b2v_inst11.un2_count_clk_17_0_o2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o2 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o2/OUT
    net        N_187
    input  pin b2v_inst11.un2_count_clk_17_0_o3_0/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_o3_0 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0_o3_0/OUT
    net        N_195
    input  pin b2v_inst11.N_195_i/I[0]
    instance   b2v_inst11.N_195_i (cell inv)
    output pin b2v_inst11.N_195_i/OUT[0]
    net        N_195_i_1
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_a2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_a2_4 (cell and)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_a2_4/OUT
    net        N_378
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o2_1/I[1]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o2_1 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o2_1/OUT
    net        N_217
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o2_4/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o2_4 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o2_4/OUT
    net        N_137_N
    input  pin b2v_inst11.N_137_N_i/I[0]
    instance   b2v_inst11.N_137_N_i (cell inv)
    output pin b2v_inst11.N_137_N_i/OUT[0]
    net        N_137_N_i
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_o3_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_o3_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_o3_0/OUT
    net        N_232_N
    input  pin b2v_inst11.un1_clk_100khz_39_and_i_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_39_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_39_and_i_0/OUT
    net        N_102_f0
    input  pin b2v_inst11.N_102_f0_i/I[0]
    instance   b2v_inst11.N_102_f0_i (cell inv)
    output pin b2v_inst11.N_102_f0_i/OUT[0]
    net        N_102_f0_i
    input  pin b2v_inst11.dutycycle_eena_7/I[1]
    instance   b2v_inst11.dutycycle_eena_7 (cell or)
    output pin b2v_inst11.dutycycle_eena_7/OUT
    net        b2v_inst11.dutycycle_eena_7
    input  pin b2v_inst11.dutycycle_en_7/I[0]
    instance   b2v_inst11.dutycycle_en_7 (cell and)
    output pin b2v_inst11.dutycycle_en_7/OUT
    net        b2v_inst11.dutycycle_en_7
    input  pin b2v_inst11.dutycycle_fb_7/SEL
    instance   b2v_inst11.dutycycle_fb_7 (cell mux)
    output pin b2v_inst11.dutycycle_fb_7/OUT[0]
    net        b2v_inst11.dutycycle_fb_7
    input  pin b2v_inst11.dutycycle_latmux_7/B[0]
    instance   b2v_inst11.dutycycle_latmux_7 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_7/OUT[0]
    net        b2v_inst11.dutycycle[11]
    input  pin b2v_inst11.dutycycle_i[11]/I[0]
    instance   b2v_inst11.dutycycle_i[11] (cell inv)
    output pin b2v_inst11.dutycycle_i[11]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[11]
    input  pin b2v_inst11.un1_clk_100khz_42_and_i_a2_2/I[0]
    instance   b2v_inst11.un1_clk_100khz_42_and_i_a2_2 (cell and)
    output pin b2v_inst11.un1_clk_100khz_42_and_i_a2_2/OUT
    net        N_354
    input  pin b2v_inst11.un2_count_clk_17_0_a2/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_a2 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2/OUT
    net        N_359
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_364
83) instance b2v_inst11.un2_count_clk_17_0_a2_0 (in view: work.TOP(bdf_type)), output net N_364 (in view: work.TOP(bdf_type))
    net        N_364
    input  pin b2v_inst11.un2_count_clk_17_0_a3/I[1]
    instance   b2v_inst11.un2_count_clk_17_0_a3 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a3/OUT
    net        N_287
    input  pin b2v_inst11.un2_count_clk_17_0/I[2]
    instance   b2v_inst11.un2_count_clk_17_0 (cell or)
    output pin b2v_inst11.un2_count_clk_17_0/OUT
    net        b2v_inst11.un2_count_clk_17_0
    input  pin b2v_inst11.un2_count_clk_17_0_i/I[0]
    instance   b2v_inst11.un2_count_clk_17_0_i (cell inv)
    output pin b2v_inst11.un2_count_clk_17_0_i/OUT[0]
    net        b2v_inst11.un2_count_clk_17_0_i_3
    input  pin b2v_inst11.un1_dutycycle_172/D1[0]
    instance   b2v_inst11.un1_dutycycle_172 (cell primux)
    output pin b2v_inst11.un1_dutycycle_172/OUT[0]
    net        b2v_inst11.un1_dutycycle_172
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_a2_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_a2_0 (cell and)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_a2_0/OUT
    net        N_398
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_o2/I[0]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_o2 (cell or)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_o2/OUT
    net        N_236
    input  pin b2v_inst11.N_236_i/I[0]
    instance   b2v_inst11.N_236_i (cell inv)
    output pin b2v_inst11.N_236_i/OUT[0]
    net        N_236_i_1
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_0/OUT
    net        N_86_f0
    input  pin b2v_inst11.N_86_f0_i/I[0]
    instance   b2v_inst11.N_86_f0_i (cell inv)
    output pin b2v_inst11.N_86_f0_i/OUT[0]
    net        N_86_f0_i
    input  pin b2v_inst11.dutycycle_eena_14/I[1]
    instance   b2v_inst11.dutycycle_eena_14 (cell or)
    output pin b2v_inst11.dutycycle_eena_14/OUT
    net        b2v_inst11.dutycycle_eena_14
    input  pin b2v_inst11.dutycycle_en_14/I[0]
    instance   b2v_inst11.dutycycle_en_14 (cell and)
    output pin b2v_inst11.dutycycle_en_14/OUT
    net        b2v_inst11.dutycycle_en_14
    input  pin b2v_inst11.dutycycle_fb_14/SEL
    instance   b2v_inst11.dutycycle_fb_14 (cell mux)
    output pin b2v_inst11.dutycycle_fb_14/OUT[0]
    net        b2v_inst11.dutycycle_fb_14
    input  pin b2v_inst11.dutycycle_latmux_14/B[0]
    instance   b2v_inst11.dutycycle_latmux_14 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_14/OUT[0]
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0/I[1]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0/OUT
    net        N_391
    input  pin b2v_inst11.un1_clk_100khz_48_and_i_a2_1/I[0]
    instance   b2v_inst11.un1_clk_100khz_48_and_i_a2_1 (cell and)
    output pin b2v_inst11.un1_clk_100khz_48_and_i_a2_1/OUT
    net        N_346
    input  pin b2v_inst11.un1_clk_100khz_48_and_i_o2_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_48_and_i_o2_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_48_and_i_o2_0/OUT
    net        N_156
    input  pin b2v_inst11.un1_clk_100khz_48_and_i_a2/I[0]
    instance   b2v_inst11.un1_clk_100khz_48_and_i_a2 (cell and)
    output pin b2v_inst11.un1_clk_100khz_48_and_i_a2/OUT
    net        N_418
    input  pin b2v_inst11.un1_clk_100khz_43_and_i_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_43_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_43_and_i_0/OUT
    net        N_96_f0
    input  pin b2v_inst11.N_96_f0_i/I[0]
    instance   b2v_inst11.N_96_f0_i (cell inv)
    output pin b2v_inst11.N_96_f0_i/OUT[0]
    net        N_96_f0_i
    input  pin b2v_inst11.dutycycle_eena_8/I[1]
    instance   b2v_inst11.dutycycle_eena_8 (cell or)
    output pin b2v_inst11.dutycycle_eena_8/OUT
    net        b2v_inst11.dutycycle_eena_8
    input  pin b2v_inst11.dutycycle_en_8/I[0]
    instance   b2v_inst11.dutycycle_en_8 (cell and)
    output pin b2v_inst11.dutycycle_en_8/OUT
    net        b2v_inst11.dutycycle_en_8
    input  pin b2v_inst11.dutycycle_fb_8/SEL
    instance   b2v_inst11.dutycycle_fb_8 (cell mux)
    output pin b2v_inst11.dutycycle_fb_8/OUT[0]
    net        b2v_inst11.dutycycle_fb_8
    input  pin b2v_inst11.dutycycle_latmux_8/B[0]
    instance   b2v_inst11.dutycycle_latmux_8 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_8/OUT[0]
    net        b2v_inst11.dutycycle[3]
    input  pin b2v_inst11.un1_dutycycle_94[15:0]/D0[3]
    instance   b2v_inst11.un1_dutycycle_94[15:0] (cell add)
    output pin b2v_inst11.un1_dutycycle_94[15:0]/OUT[6]
    net        b2v_inst11.un1_dutycycle_94[6]
    input  pin b2v_inst11.dutycycle_1_0_iv_i_a3_0[6]/I[1]
    instance   b2v_inst11.dutycycle_1_0_iv_i_a3_0[6] (cell and)
    output pin b2v_inst11.dutycycle_1_0_iv_i_a3_0[6]/OUT
    net        N_295
    input  pin b2v_inst11.dutycycle_1_0_iv_i[6]/I[1]
    instance   b2v_inst11.dutycycle_1_0_iv_i[6] (cell or)
    output pin b2v_inst11.dutycycle_1_0_iv_i[6]/OUT
    net        N_77
    input  pin b2v_inst11.dutycycle_set_0/I[0]
    instance   b2v_inst11.dutycycle_set_0 (cell or)
    output pin b2v_inst11.dutycycle_set_0/OUT
    net        b2v_inst11.dutycycle_set_0
    input  pin b2v_inst11.dutycycle_fb_13/B[0]
    instance   b2v_inst11.dutycycle_fb_13 (cell mux)
    output pin b2v_inst11.dutycycle_fb_13/OUT[0]
    net        b2v_inst11.dutycycle_fb_13
    input  pin b2v_inst11.dutycycle_latmux_13/B[0]
    instance   b2v_inst11.dutycycle_latmux_13 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_13/OUT[0]
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.dutycycle_i[6]/I[0]
    instance   b2v_inst11.dutycycle_i[6] (cell inv)
    output pin b2v_inst11.dutycycle_i[6]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[6]
    input  pin b2v_inst11.un2_count_clk_17_0_a2_0/I[1]
    instance   b2v_inst11.un2_count_clk_17_0_a2_0 (cell and)
    output pin b2v_inst11.un2_count_clk_17_0_a2_0/OUT
    net        N_364
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[4]
84) instance b2v_inst11.dutycycle_latmux_6 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[4] (in view: work.TOP(bdf_type))
    net        b2v_inst11.dutycycle[4]
    input  pin b2v_inst11.un1_clk_100khz_40_and_i_a2_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_40_and_i_a2_0 (cell and)
    output pin b2v_inst11.un1_clk_100khz_40_and_i_a2_0/OUT
    net        N_338_N
    input  pin b2v_inst11.un1_clk_100khz_40_and_i_o2_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_40_and_i_o2_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_40_and_i_o2_0/OUT
    net        N_148_N
    input  pin b2v_inst11.N_148_N_i/I[0]
    instance   b2v_inst11.N_148_N_i (cell inv)
    output pin b2v_inst11.N_148_N_i/OUT[0]
    net        N_148_N_i
    input  pin b2v_inst11.un1_clk_100khz_40_and_i_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_40_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_40_and_i_0/OUT
    net        N_100_f0
    input  pin b2v_inst11.N_100_f0_i/I[0]
    instance   b2v_inst11.N_100_f0_i (cell inv)
    output pin b2v_inst11.N_100_f0_i/OUT[0]
    net        N_100_f0_i
    input  pin b2v_inst11.dutycycle_eena_6/I[1]
    instance   b2v_inst11.dutycycle_eena_6 (cell or)
    output pin b2v_inst11.dutycycle_eena_6/OUT
    net        b2v_inst11.dutycycle_eena_6
    input  pin b2v_inst11.dutycycle_en_6/I[0]
    instance   b2v_inst11.dutycycle_en_6 (cell and)
    output pin b2v_inst11.dutycycle_en_6/OUT
    net        b2v_inst11.dutycycle_en_6
    input  pin b2v_inst11.dutycycle_fb_6/SEL
    instance   b2v_inst11.dutycycle_fb_6 (cell mux)
    output pin b2v_inst11.dutycycle_fb_6/OUT[0]
    net        b2v_inst11.dutycycle_fb_6
    input  pin b2v_inst11.dutycycle_latmux_6/B[0]
    instance   b2v_inst11.dutycycle_latmux_6 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_6/OUT[0]
    net        b2v_inst11.dutycycle[4]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Found combinational loop during mapping at net N_418
85) instance b2v_inst11.un1_clk_100khz_48_and_i_a2 (in view: work.TOP(bdf_type)), output net N_418 (in view: work.TOP(bdf_type))
    net        N_418
    input  pin b2v_inst11.un1_clk_100khz_40_and_i_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_40_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_40_and_i_0/OUT
    net        N_100_f0
    input  pin b2v_inst11.N_100_f0_i/I[0]
    instance   b2v_inst11.N_100_f0_i (cell inv)
    output pin b2v_inst11.N_100_f0_i/OUT[0]
    net        N_100_f0_i
    input  pin b2v_inst11.dutycycle_eena_6/I[1]
    instance   b2v_inst11.dutycycle_eena_6 (cell or)
    output pin b2v_inst11.dutycycle_eena_6/OUT
    net        b2v_inst11.dutycycle_eena_6
    input  pin b2v_inst11.dutycycle_en_6/I[0]
    instance   b2v_inst11.dutycycle_en_6 (cell and)
    output pin b2v_inst11.dutycycle_en_6/OUT
    net        b2v_inst11.dutycycle_en_6
    input  pin b2v_inst11.dutycycle_fb_6/SEL
    instance   b2v_inst11.dutycycle_fb_6 (cell mux)
    output pin b2v_inst11.dutycycle_fb_6/OUT[0]
    net        b2v_inst11.dutycycle_fb_6
    input  pin b2v_inst11.dutycycle_latmux_6/B[0]
    instance   b2v_inst11.dutycycle_latmux_6 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_6/OUT[0]
    net        b2v_inst11.dutycycle[4]
    input  pin b2v_inst11.dutycycle_i[4]/I[0]
    instance   b2v_inst11.dutycycle_i[4] (cell inv)
    output pin b2v_inst11.dutycycle_i[4]/OUT[0]
    net        b2v_inst11.dutycycle_i_2[4]
    input  pin b2v_inst11.un1_dutycycle_96_0_a2/I[1]
    instance   b2v_inst11.un1_dutycycle_96_0_a2 (cell and)
    output pin b2v_inst11.un1_dutycycle_96_0_a2/OUT
    net        N_348
    input  pin b2v_inst11.un1_dutycycle_96_0_a3_1/I[1]
    instance   b2v_inst11.un1_dutycycle_96_0_a3_1 (cell and)
    output pin b2v_inst11.un1_dutycycle_96_0_a3_1/OUT
    net        b2v_inst11.un1_dutycycle_96_1
    input  pin b2v_inst11.un1_dutycycle_96_0_a3/I[0]
    instance   b2v_inst11.un1_dutycycle_96_0_a3 (cell and)
    output pin b2v_inst11.un1_dutycycle_96_0_a3/OUT
    net        b2v_inst11.un1_dutycycle_96
    input  pin b2v_inst11.un1_dutycycle_172/D2[0]
    instance   b2v_inst11.un1_dutycycle_172 (cell primux)
    output pin b2v_inst11.un1_dutycycle_172/OUT[0]
    net        b2v_inst11.un1_dutycycle_172
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_a2_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_a2_0 (cell and)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_a2_0/OUT
    net        N_398
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_o2/I[0]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_o2 (cell or)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_o2/OUT
    net        N_236
    input  pin b2v_inst11.N_236_i/I[0]
    instance   b2v_inst11.N_236_i (cell inv)
    output pin b2v_inst11.N_236_i/OUT[0]
    net        N_236_i_1
    input  pin b2v_inst11.un1_clk_100khz_52_and_i_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_52_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_52_and_i_0/OUT
    net        N_86_f0
    input  pin b2v_inst11.N_86_f0_i/I[0]
    instance   b2v_inst11.N_86_f0_i (cell inv)
    output pin b2v_inst11.N_86_f0_i/OUT[0]
    net        N_86_f0_i
    input  pin b2v_inst11.dutycycle_eena_14/I[1]
    instance   b2v_inst11.dutycycle_eena_14 (cell or)
    output pin b2v_inst11.dutycycle_eena_14/OUT
    net        b2v_inst11.dutycycle_eena_14
    input  pin b2v_inst11.dutycycle_en_14/I[0]
    instance   b2v_inst11.dutycycle_en_14 (cell and)
    output pin b2v_inst11.dutycycle_en_14/OUT
    net        b2v_inst11.dutycycle_en_14
    input  pin b2v_inst11.dutycycle_fb_14/SEL
    instance   b2v_inst11.dutycycle_fb_14 (cell mux)
    output pin b2v_inst11.dutycycle_fb_14/OUT[0]
    net        b2v_inst11.dutycycle_fb_14
    input  pin b2v_inst11.dutycycle_latmux_14/B[0]
    instance   b2v_inst11.dutycycle_latmux_14 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_14/OUT[0]
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0/I[1]
    instance   b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0 (cell and)
    output pin b2v_inst11.dutycycle_0_sqmuxa_i_i_a2_0/OUT
    net        N_391
    input  pin b2v_inst11.un1_clk_100khz_48_and_i_a2_1/I[0]
    instance   b2v_inst11.un1_clk_100khz_48_and_i_a2_1 (cell and)
    output pin b2v_inst11.un1_clk_100khz_48_and_i_a2_1/OUT
    net        N_346
    input  pin b2v_inst11.un1_clk_100khz_48_and_i_o2_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_48_and_i_o2_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_48_and_i_o2_0/OUT
    net        N_156
    input  pin b2v_inst11.un1_clk_100khz_48_and_i_a2/I[0]
    instance   b2v_inst11.un1_clk_100khz_48_and_i_a2 (cell and)
    output pin b2v_inst11.un1_clk_100khz_48_and_i_a2/OUT
    net        N_418
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[7]
86) instance b2v_inst11.dutycycle_latmux_5 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[7] (in view: work.TOP(bdf_type))
    net        b2v_inst11.dutycycle[7]
    input  pin b2v_inst11.un1_clk_100khz_36_and_i_a2_4/I[1]
    instance   b2v_inst11.un1_clk_100khz_36_and_i_a2_4 (cell and)
    output pin b2v_inst11.un1_clk_100khz_36_and_i_a2_4/OUT
    net        N_336_N
    input  pin b2v_inst11.un1_clk_100khz_36_and_i_o2_0/I[1]
    instance   b2v_inst11.un1_clk_100khz_36_and_i_o2_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_36_and_i_o2_0/OUT
    net        N_146_N
    input  pin b2v_inst11.N_146_N_i/I[0]
    instance   b2v_inst11.N_146_N_i (cell inv)
    output pin b2v_inst11.N_146_N_i/OUT[0]
    net        N_146_N_i
    input  pin b2v_inst11.un1_clk_100khz_36_and_i_0/I[0]
    instance   b2v_inst11.un1_clk_100khz_36_and_i_0 (cell or)
    output pin b2v_inst11.un1_clk_100khz_36_and_i_0/OUT
    net        N_104_f0
    input  pin b2v_inst11.N_104_f0_i/I[0]
    instance   b2v_inst11.N_104_f0_i (cell inv)
    output pin b2v_inst11.N_104_f0_i/OUT[0]
    net        N_104_f0_i
    input  pin b2v_inst11.dutycycle_eena_5/I[1]
    instance   b2v_inst11.dutycycle_eena_5 (cell or)
    output pin b2v_inst11.dutycycle_eena_5/OUT
    net        b2v_inst11.dutycycle_eena_5
    input  pin b2v_inst11.dutycycle_en_5/I[0]
    instance   b2v_inst11.dutycycle_en_5 (cell and)
    output pin b2v_inst11.dutycycle_en_5/OUT
    net        b2v_inst11.dutycycle_en_5
    input  pin b2v_inst11.dutycycle_fb_5/SEL
    instance   b2v_inst11.dutycycle_fb_5 (cell mux)
    output pin b2v_inst11.dutycycle_fb_5/OUT[0]
    net        b2v_inst11.dutycycle_fb_5
    input  pin b2v_inst11.dutycycle_latmux_5/B[0]
    instance   b2v_inst11.dutycycle_latmux_5 (cell mux)
    output pin b2v_inst11.dutycycle_latmux_5/OUT[0]
    net        b2v_inst11.dutycycle[7]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[0]
87) instance b2v_inst11.count_off_latmux (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[0] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[0]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[0]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[0]
    net        b2v_inst11.un3_count_off_1[0]
    input  pin b2v_inst11.count_off_1[0]/I[1]
    instance   b2v_inst11.count_off_1[0] (cell and)
    output pin b2v_inst11.count_off_1[0]/OUT
    net        b2v_inst11.count_off_1[0]
    input  pin b2v_inst11.count_off_fb/B[0]
    instance   b2v_inst11.count_off_fb (cell mux)
    output pin b2v_inst11.count_off_fb/OUT[0]
    net        b2v_inst11.count_off_fb
    input  pin b2v_inst11.count_off_latmux/B[0]
    instance   b2v_inst11.count_off_latmux (cell mux)
    output pin b2v_inst11.count_off_latmux/OUT[0]
    net        b2v_inst11.count_off[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[1]
88) instance b2v_inst11.count_off_latmux_0 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[1] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[1]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[1]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[1]
    net        b2v_inst11.un3_count_off_1[1]
    input  pin b2v_inst11.count_off_1[1]/I[1]
    instance   b2v_inst11.count_off_1[1] (cell and)
    output pin b2v_inst11.count_off_1[1]/OUT
    net        b2v_inst11.count_off_1[1]
    input  pin b2v_inst11.count_off_fb_0/B[0]
    instance   b2v_inst11.count_off_fb_0 (cell mux)
    output pin b2v_inst11.count_off_fb_0/OUT[0]
    net        b2v_inst11.count_off_fb_0
    input  pin b2v_inst11.count_off_latmux_0/B[0]
    instance   b2v_inst11.count_off_latmux_0 (cell mux)
    output pin b2v_inst11.count_off_latmux_0/OUT[0]
    net        b2v_inst11.count_off[1]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[2]
89) instance b2v_inst11.count_off_latmux_1 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[2] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[2]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[2]
    net        b2v_inst11.un3_count_off_1[2]
    input  pin b2v_inst11.count_off_1[2]/I[1]
    instance   b2v_inst11.count_off_1[2] (cell and)
    output pin b2v_inst11.count_off_1[2]/OUT
    net        b2v_inst11.count_off_1[2]
    input  pin b2v_inst11.count_off_fb_1/B[0]
    instance   b2v_inst11.count_off_fb_1 (cell mux)
    output pin b2v_inst11.count_off_fb_1/OUT[0]
    net        b2v_inst11.count_off_fb_1
    input  pin b2v_inst11.count_off_latmux_1/B[0]
    instance   b2v_inst11.count_off_latmux_1 (cell mux)
    output pin b2v_inst11.count_off_latmux_1/OUT[0]
    net        b2v_inst11.count_off[2]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[3]
90) instance b2v_inst11.count_off_latmux_2 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[3] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[3]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[3]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[3]
    net        b2v_inst11.un3_count_off_1[3]
    input  pin b2v_inst11.count_off_1[3]/I[1]
    instance   b2v_inst11.count_off_1[3] (cell and)
    output pin b2v_inst11.count_off_1[3]/OUT
    net        b2v_inst11.count_off_1[3]
    input  pin b2v_inst11.count_off_fb_2/B[0]
    instance   b2v_inst11.count_off_fb_2 (cell mux)
    output pin b2v_inst11.count_off_fb_2/OUT[0]
    net        b2v_inst11.count_off_fb_2
    input  pin b2v_inst11.count_off_latmux_2/B[0]
    instance   b2v_inst11.count_off_latmux_2 (cell mux)
    output pin b2v_inst11.count_off_latmux_2/OUT[0]
    net        b2v_inst11.count_off[3]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[4]
91) instance b2v_inst11.count_off_latmux_3 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[4] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[4]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[4]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[4]
    net        b2v_inst11.un3_count_off_1[4]
    input  pin b2v_inst11.count_off_1[4]/I[1]
    instance   b2v_inst11.count_off_1[4] (cell and)
    output pin b2v_inst11.count_off_1[4]/OUT
    net        b2v_inst11.count_off_1[4]
    input  pin b2v_inst11.count_off_fb_3/B[0]
    instance   b2v_inst11.count_off_fb_3 (cell mux)
    output pin b2v_inst11.count_off_fb_3/OUT[0]
    net        b2v_inst11.count_off_fb_3
    input  pin b2v_inst11.count_off_latmux_3/B[0]
    instance   b2v_inst11.count_off_latmux_3 (cell mux)
    output pin b2v_inst11.count_off_latmux_3/OUT[0]
    net        b2v_inst11.count_off[4]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[5]
92) instance b2v_inst11.count_off_latmux_4 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[5] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[5]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[5]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[5]
    net        b2v_inst11.un3_count_off_1[5]
    input  pin b2v_inst11.count_off_1[5]/I[1]
    instance   b2v_inst11.count_off_1[5] (cell and)
    output pin b2v_inst11.count_off_1[5]/OUT
    net        b2v_inst11.count_off_1[5]
    input  pin b2v_inst11.count_off_fb_4/B[0]
    instance   b2v_inst11.count_off_fb_4 (cell mux)
    output pin b2v_inst11.count_off_fb_4/OUT[0]
    net        b2v_inst11.count_off_fb_4
    input  pin b2v_inst11.count_off_latmux_4/B[0]
    instance   b2v_inst11.count_off_latmux_4 (cell mux)
    output pin b2v_inst11.count_off_latmux_4/OUT[0]
    net        b2v_inst11.count_off[5]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[6]
93) instance b2v_inst11.count_off_latmux_5 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[6] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[6]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[6]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[6]
    net        b2v_inst11.un3_count_off_1[6]
    input  pin b2v_inst11.count_off_1[6]/I[1]
    instance   b2v_inst11.count_off_1[6] (cell and)
    output pin b2v_inst11.count_off_1[6]/OUT
    net        b2v_inst11.count_off_1[6]
    input  pin b2v_inst11.count_off_fb_5/B[0]
    instance   b2v_inst11.count_off_fb_5 (cell mux)
    output pin b2v_inst11.count_off_fb_5/OUT[0]
    net        b2v_inst11.count_off_fb_5
    input  pin b2v_inst11.count_off_latmux_5/B[0]
    instance   b2v_inst11.count_off_latmux_5 (cell mux)
    output pin b2v_inst11.count_off_latmux_5/OUT[0]
    net        b2v_inst11.count_off[6]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[7]
94) instance b2v_inst11.count_off_latmux_6 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[7] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[7]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[7]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[7]
    net        b2v_inst11.un3_count_off_1[7]
    input  pin b2v_inst11.count_off_1[7]/I[1]
    instance   b2v_inst11.count_off_1[7] (cell and)
    output pin b2v_inst11.count_off_1[7]/OUT
    net        b2v_inst11.count_off_1[7]
    input  pin b2v_inst11.count_off_fb_6/B[0]
    instance   b2v_inst11.count_off_fb_6 (cell mux)
    output pin b2v_inst11.count_off_fb_6/OUT[0]
    net        b2v_inst11.count_off_fb_6
    input  pin b2v_inst11.count_off_latmux_6/B[0]
    instance   b2v_inst11.count_off_latmux_6 (cell mux)
    output pin b2v_inst11.count_off_latmux_6/OUT[0]
    net        b2v_inst11.count_off[7]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[8]
95) instance b2v_inst11.count_off_latmux_7 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[8] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[8]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[8]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[8]
    net        b2v_inst11.un3_count_off_1[8]
    input  pin b2v_inst11.count_off_1[8]/I[1]
    instance   b2v_inst11.count_off_1[8] (cell and)
    output pin b2v_inst11.count_off_1[8]/OUT
    net        b2v_inst11.count_off_1[8]
    input  pin b2v_inst11.count_off_fb_7/B[0]
    instance   b2v_inst11.count_off_fb_7 (cell mux)
    output pin b2v_inst11.count_off_fb_7/OUT[0]
    net        b2v_inst11.count_off_fb_7
    input  pin b2v_inst11.count_off_latmux_7/B[0]
    instance   b2v_inst11.count_off_latmux_7 (cell mux)
    output pin b2v_inst11.count_off_latmux_7/OUT[0]
    net        b2v_inst11.count_off[8]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[9]
96) instance b2v_inst11.count_off_latmux_8 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[9] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[9]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[9]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[9]
    net        b2v_inst11.un3_count_off_1[9]
    input  pin b2v_inst11.count_off_1[9]/I[1]
    instance   b2v_inst11.count_off_1[9] (cell and)
    output pin b2v_inst11.count_off_1[9]/OUT
    net        b2v_inst11.count_off_1[9]
    input  pin b2v_inst11.count_off_fb_8/B[0]
    instance   b2v_inst11.count_off_fb_8 (cell mux)
    output pin b2v_inst11.count_off_fb_8/OUT[0]
    net        b2v_inst11.count_off_fb_8
    input  pin b2v_inst11.count_off_latmux_8/B[0]
    instance   b2v_inst11.count_off_latmux_8 (cell mux)
    output pin b2v_inst11.count_off_latmux_8/OUT[0]
    net        b2v_inst11.count_off[9]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[10]
97) instance b2v_inst11.count_off_latmux_9 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[10] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[10]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[10]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[10]
    net        b2v_inst11.un3_count_off_1[10]
    input  pin b2v_inst11.count_off_1[10]/I[1]
    instance   b2v_inst11.count_off_1[10] (cell and)
    output pin b2v_inst11.count_off_1[10]/OUT
    net        b2v_inst11.count_off_1[10]
    input  pin b2v_inst11.count_off_fb_9/B[0]
    instance   b2v_inst11.count_off_fb_9 (cell mux)
    output pin b2v_inst11.count_off_fb_9/OUT[0]
    net        b2v_inst11.count_off_fb_9
    input  pin b2v_inst11.count_off_latmux_9/B[0]
    instance   b2v_inst11.count_off_latmux_9 (cell mux)
    output pin b2v_inst11.count_off_latmux_9/OUT[0]
    net        b2v_inst11.count_off[10]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[11]
98) instance b2v_inst11.count_off_latmux_10 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[11] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[11]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[11]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[11]
    net        b2v_inst11.un3_count_off_1[11]
    input  pin b2v_inst11.count_off_1[11]/I[1]
    instance   b2v_inst11.count_off_1[11] (cell and)
    output pin b2v_inst11.count_off_1[11]/OUT
    net        b2v_inst11.count_off_1[11]
    input  pin b2v_inst11.count_off_fb_10/B[0]
    instance   b2v_inst11.count_off_fb_10 (cell mux)
    output pin b2v_inst11.count_off_fb_10/OUT[0]
    net        b2v_inst11.count_off_fb_10
    input  pin b2v_inst11.count_off_latmux_10/B[0]
    instance   b2v_inst11.count_off_latmux_10 (cell mux)
    output pin b2v_inst11.count_off_latmux_10/OUT[0]
    net        b2v_inst11.count_off[11]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[12]
99) instance b2v_inst11.count_off_latmux_11 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[12] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[12]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[12]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[12]
    net        b2v_inst11.un3_count_off_1[12]
    input  pin b2v_inst11.count_off_1[12]/I[1]
    instance   b2v_inst11.count_off_1[12] (cell and)
    output pin b2v_inst11.count_off_1[12]/OUT
    net        b2v_inst11.count_off_1[12]
    input  pin b2v_inst11.count_off_fb_11/B[0]
    instance   b2v_inst11.count_off_fb_11 (cell mux)
    output pin b2v_inst11.count_off_fb_11/OUT[0]
    net        b2v_inst11.count_off_fb_11
    input  pin b2v_inst11.count_off_latmux_11/B[0]
    instance   b2v_inst11.count_off_latmux_11 (cell mux)
    output pin b2v_inst11.count_off_latmux_11/OUT[0]
    net        b2v_inst11.count_off[12]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[13]
100) instance b2v_inst11.count_off_latmux_12 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[13] (in view: work.TOP(bdf_type))
    net        b2v_inst11.count_off[13]
    input  pin b2v_inst11.un3_count_off_1[15:0]/D0[13]
    instance   b2v_inst11.un3_count_off_1[15:0] (cell add)
    output pin b2v_inst11.un3_count_off_1[15:0]/OUT[13]
    net        b2v_inst11.un3_count_off_1[13]
    input  pin b2v_inst11.count_off_1[13]/I[1]
    instance   b2v_inst11.count_off_1[13] (cell and)
    output pin b2v_inst11.count_off_1[13]/OUT
    net        b2v_inst11.count_off_1[13]
    input  pin b2v_inst11.count_off_fb_12/B[0]
    instance   b2v_inst11.count_off_fb_12 (cell mux)
    output pin b2v_inst11.count_off_fb_12/OUT[0]
    net        b2v_inst11.count_off_fb_12
    input  pin b2v_inst11.count_off_latmux_12/B[0]
    instance   b2v_inst11.count_off_latmux_12 (cell mux)
    output pin b2v_inst11.count_off_latmux_12/OUT[0]
    net        b2v_inst11.count_off[13]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[14]
101) instance b2v_inst11.count_off_latmux_13 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[15]
102) instance b2v_inst11.count_off_latmux_14 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_off[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[10]
103) instance b2v_inst11.count_clk_latmux_14 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[11]
104) instance b2v_inst11.count_clk_latmux_13 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[12]
105) instance b2v_inst11.count_clk_latmux_12 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[13]
106) instance b2v_inst11.count_clk_latmux_11 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[14]
107) instance b2v_inst11.count_clk_latmux_10 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[15]
108) instance b2v_inst11.count_clk_latmux_9 (in view: work.TOP(bdf_type)), output net b2v_inst11.count_clk[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Found combinational loop during mapping at net N_354
109) instance b2v_inst11.un1_clk_100khz_42_and_i_a2_2 (in view: work.TOP(bdf_type)), output net N_354 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[8]
110) instance b2v_inst11.dutycycle_latmux_3 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[8] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[13]
111) instance b2v_inst11.dutycycle_latmux_10 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[9]
112) instance b2v_inst11.dutycycle_latmux_2 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[10]
113) instance b2v_inst11.dutycycle_latmux_4 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[11]
114) instance b2v_inst11.dutycycle_latmux_7 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Found combinational loop during mapping at net N_232_N
115) instance b2v_inst11.un1_clk_100khz_42_and_i_o3_0 (in view: work.TOP(bdf_type)), output net N_232_N (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[12]
116) instance b2v_inst11.dutycycle_latmux_9 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[14]
117) instance b2v_inst11.dutycycle_latmux_11 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[15]
118) instance b2v_inst11.dutycycle_latmux_12 (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Found combinational loop during mapping at net b2v_inst11.dutycycle_i_2[11]
119) instance b2v_inst11.dutycycle_i[11] (in view: work.TOP(bdf_type)), output net b2v_inst11.dutycycle_i_2[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.curr_state[1]
120) instance b2v_inst6.curr_state_latmux (in view: work.TOP(bdf_type)), output net b2v_inst6.curr_state[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":65:9:65:28|Found combinational loop during mapping at net b2v_inst6.curr_state_7_1_0_.N_1_i
121) instance b2v_inst6.un12_clk_100khz (in view: work.TOP(bdf_type)), output net b2v_inst6.curr_state_7_1_0_.N_1_i (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":53:3:53:6|Found combinational loop during mapping at net b2v_inst6.curr_state_i_2[0]
122) instance b2v_inst6.curr_state_i_1[0] (in view: work.TOP(bdf_type)), output net b2v_inst6.curr_state_i_2[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.curr_state[0]
123) instance b2v_inst6.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net b2v_inst6.curr_state[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net N_237
124) instance b2v_inst6.un1_count_1_sqmuxa_i_o2_7 (in view: work.TOP(bdf_type)), output net N_237 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.curr_state_7_1_0_.N_1_i_i_3
125) instance b2v_inst6.N_1_i_i (in view: work.TOP(bdf_type)), output net b2v_inst6.curr_state_7_1_0_.N_1_i_i_3 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[0]
126) instance b2v_inst6.count_latmux (in view: work.TOP(bdf_type)), output net b2v_inst6.count[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[1]
127) instance b2v_inst6.count_latmux_0 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[2]
128) instance b2v_inst6.count_latmux_1 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[3]
129) instance b2v_inst6.count_latmux_2 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[3] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[4]
130) instance b2v_inst6.count_latmux_3 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[4] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[5]
131) instance b2v_inst6.count_latmux_4 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[5] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[6]
132) instance b2v_inst6.count_latmux_5 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[6] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[7]
133) instance b2v_inst6.count_latmux_6 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[7] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[8]
134) instance b2v_inst6.count_latmux_7 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[8] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[9]
135) instance b2v_inst6.count_latmux_8 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[10]
136) instance b2v_inst6.count_latmux_9 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[11]
137) instance b2v_inst6.count_latmux_10 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[12]
138) instance b2v_inst6.count_latmux_11 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[13]
139) instance b2v_inst6.count_latmux_12 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[14]
140) instance b2v_inst6.count_latmux_13 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[15]
141) instance b2v_inst6.count_latmux_14 (in view: work.TOP(bdf_type)), output net b2v_inst6.count[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.curr_state[0]
142) instance b2v_inst200.curr_state_latmux_1 (in view: work.TOP(bdf_type)), output net b2v_inst200.curr_state[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.curr_state[1]
143) instance b2v_inst200.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net b2v_inst200.curr_state[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":68:9:68:28|Found combinational loop during mapping at net b2v_inst200.count_i_3[0]
144) instance b2v_inst200.count_i[0] (in view: work.TOP(bdf_type)), output net b2v_inst200.count_i_3[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":68:9:68:28|Found combinational loop during mapping at net b2v_inst200.un25_clk_100khz
145) instance b2v_inst200.un25_clk_100khz (in view: work.TOP(bdf_type)), output net b2v_inst200.un25_clk_100khz (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[1]
146) instance b2v_inst200.count_latmux_0 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[2]
147) instance b2v_inst200.count_latmux_1 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[3]
148) instance b2v_inst200.count_latmux_2 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[3] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[4]
149) instance b2v_inst200.count_latmux_3 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[4] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[5]
150) instance b2v_inst200.count_latmux_4 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[5] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[6]
151) instance b2v_inst200.count_latmux_5 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[6] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[7]
152) instance b2v_inst200.count_latmux_6 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[7] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[8]
153) instance b2v_inst200.count_latmux_7 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[8] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[9]
154) instance b2v_inst200.count_latmux_8 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[10]
155) instance b2v_inst200.count_latmux_9 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[11]
156) instance b2v_inst200.count_latmux_10 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[12]
157) instance b2v_inst200.count_latmux_11 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[13]
158) instance b2v_inst200.count_latmux_12 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[14]
159) instance b2v_inst200.count_latmux_13 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[15]
160) instance b2v_inst200.count_latmux_14 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[16]
161) instance b2v_inst200.count_latmux_15 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[16] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[17]
162) instance b2v_inst200.count_latmux_16 (in view: work.TOP(bdf_type)), output net b2v_inst200.count[17] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":25:3:25:6|Found combinational loop during mapping at net b2v_inst200.curr_state_i_1[0]
163) instance b2v_inst200.curr_state_i[0] (in view: work.TOP(bdf_type)), output net b2v_inst200.curr_state_i_1[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":25:3:25:6|Found combinational loop during mapping at net b2v_inst200.curr_state_i_2[2]
164) instance b2v_inst200.curr_state_i[2] (in view: work.TOP(bdf_type)), output net b2v_inst200.curr_state_i_2[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.curr_state[0]
165) instance b2v_inst36.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net b2v_inst36.curr_state[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.curr_state[1]
166) instance b2v_inst36.curr_state_latmux (in view: work.TOP(bdf_type)), output net b2v_inst36.curr_state[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":34:3:34:6|Found combinational loop during mapping at net b2v_inst36.curr_state_7_1_0_.N_1_i_i_3
167) instance b2v_inst36.N_1_i_i (in view: work.TOP(bdf_type)), output net b2v_inst36.curr_state_7_1_0_.N_1_i_i_3 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[0]
168) instance b2v_inst36.count_latmux_14 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[1]
169) instance b2v_inst36.count_latmux_13 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[2]
170) instance b2v_inst36.count_latmux_12 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[3]
171) instance b2v_inst36.count_latmux_11 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[3] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[4]
172) instance b2v_inst36.count_latmux_10 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[4] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[5]
173) instance b2v_inst36.count_latmux_9 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[5] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[6]
174) instance b2v_inst36.count_latmux_8 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[6] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[7]
175) instance b2v_inst36.count_latmux_7 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[7] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[8]
176) instance b2v_inst36.count_latmux_6 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[8] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[9]
177) instance b2v_inst36.count_latmux_5 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[10]
178) instance b2v_inst36.count_latmux_4 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[11]
179) instance b2v_inst36.count_latmux_3 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[12]
180) instance b2v_inst36.count_latmux_2 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[13]
181) instance b2v_inst36.count_latmux_1 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[14]
182) instance b2v_inst36.count_latmux_0 (in view: work.TOP(bdf_type)), output net b2v_inst36.count[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[15]
183) instance b2v_inst36.count_latmux (in view: work.TOP(bdf_type)), output net b2v_inst36.count[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.curr_state[1]
184) instance b2v_inst16.curr_state_latmux (in view: work.TOP(bdf_type)), output net b2v_inst16.curr_state[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count_en
185) instance b2v_inst16.count_en (in view: work.TOP(bdf_type)), output net b2v_inst16.count_en (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[0]
186) instance b2v_inst16.count_latmux_5 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[1]
187) instance b2v_inst16.count_latmux_6 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":59:4:59:19|Found combinational loop during mapping at net N_26
188) instance b2v_inst16.count_1_sqmuxa_i_0 (in view: work.TOP(bdf_type)), output net N_26 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[2]
189) instance b2v_inst16.count_latmux_7 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[3]
190) instance b2v_inst16.count_latmux_8 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[3] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":51:5:51:6|Found combinational loop during mapping at net b2v_inst16.un13_clk_100khz_i_3
191) instance b2v_inst16.un13_clk_100khz_i (in view: work.TOP(bdf_type)), output net b2v_inst16.un13_clk_100khz_i_3 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[4]
192) instance b2v_inst16.count_latmux_9 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[4] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[5]
193) instance b2v_inst16.count_latmux_10 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[5] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[6]
194) instance b2v_inst16.count_latmux_11 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[6] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[7]
195) instance b2v_inst16.count_latmux_12 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[7] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[8]
196) instance b2v_inst16.count_latmux_13 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[8] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[9]
197) instance b2v_inst16.count_latmux_14 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[10]
198) instance b2v_inst16.count_latmux (in view: work.TOP(bdf_type)), output net b2v_inst16.count[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[11]
199) instance b2v_inst16.count_latmux_0 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[12]
200) instance b2v_inst16.count_latmux_1 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[13]
201) instance b2v_inst16.count_latmux_2 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[14]
202) instance b2v_inst16.count_latmux_3 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[15]
203) instance b2v_inst16.count_latmux_4 (in view: work.TOP(bdf_type)), output net b2v_inst16.count[15] (in view: work.TOP(bdf_type))
End of loops

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 145MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 145MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 146MB peak: 146MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 145MB peak: 146MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 145MB peak: 146MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 166MB peak: 169MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		   -13.59ns		1008 /       199
   2		0h:00m:04s		   -13.59ns		 998 /       199
   3		0h:00m:05s		   -13.42ns		 998 /       199
@N: FX271 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Replicating instance b2v_inst20.tmp_1 (in view: work.TOP(bdf_type)) with 50 loads 2 times to improve timing.
@N: FX271 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Replicating instance b2v_inst11.g0_2 (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":137:3:137:6|Replicating instance b2v_inst11.curr_state_3_i_m2[0] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Replicating instance b2v_inst11.count_off_1[1] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Replicating instance b2v_inst11.count_off_1[3] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Replicating instance b2v_inst11.count_off_1[4] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Replicating instance b2v_inst11.count_off_1[8] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Replicating instance b2v_inst11.count_off_1[0] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Replicating instance b2v_inst11.count_off_1[11] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Replicating instance b2v_inst11.count_off_1[9] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Replicating instance b2v_inst11.count_off_1[12] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Replicating instance b2v_inst11.count_off_1[5] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Replicating instance b2v_inst11.count_off_1[7] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Replicating instance b2v_inst11.count_off_1[6] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Replicating instance b2v_inst11.count_off_1[14] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Replicating instance b2v_inst11.count_off_1[13] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Replicating instance b2v_inst11.count_off_1[15] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Replicating instance b2v_inst11.count_off_1[2] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Replicating instance b2v_inst11.count_off_1[10] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 20 LUTs via timing driven replication

   4		0h:00m:05s		   -11.77ns		1029 /       201
   5		0h:00m:05s		   -11.35ns		1030 /       201
   6		0h:00m:05s		   -10.98ns		1031 /       201
   7		0h:00m:05s		    -9.58ns		1034 /       201
   8		0h:00m:06s		    -9.30ns		1037 /       201


   9		0h:00m:06s		    -9.30ns		1025 /       201
  10		0h:00m:06s		    -9.30ns		1026 /       201
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":25:3:25:6|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.m6_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_count_clk_1_sqmuxa_0_1_tz which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.g0_7 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_42_and_i_o2_4_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_42_and_i_a2_5 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.g3_1_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.dutycycle_set_0_1351_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_a2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O b2v_inst11.func_state_0_sqmuxa_0_o2_0_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.g2_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.g3_1_a5_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.N_183_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_a3_0_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_func_state25_4_i_a2_1_sx which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccinaux_vccin_en.vhd":25:21:25:127|Unbuffered I/O b2v_inst31.un8_output_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":32:27:32:100|Unbuffered I/O b2v_inst5.un6_rsmrst_pwrgd_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccinaux_vccin_en.vhd":25:21:25:127|Unbuffered I/O b2v_inst31.un8_output_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":32:27:32:100|Unbuffered I/O b2v_inst5.un6_rsmrst_pwrgd_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":34:3:34:6|Unbuffered I/O b2v_inst36.curr_state_7_1_0_.m4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":34:3:34:6|Unbuffered I/O b2v_inst36.curr_state_7_1_0_.m6 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":55:4:55:19|Unbuffered I/O b2v_inst36.count_0_sqmuxa_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":37:9:37:19|Unbuffered I/O b2v_inst36.DSW_PWROK_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccinaux_vccin_en.vhd":25:21:25:127|Unbuffered I/O b2v_inst31.un8_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccinaux_vccin_en.vhd":25:21:25:127|Unbuffered I/O b2v_inst31.un8_output_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":32:27:32:100|Unbuffered I/O b2v_inst5.un6_rsmrst_pwrgd_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccinaux_vccin_en.vhd":25:21:25:127|Unbuffered I/O b2v_inst31.un8_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccinaux_vccin_en.vhd":25:21:25:127|Unbuffered I/O b2v_inst31.un8_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.un1_count_1_sqmuxa_i_o2_7 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":56:9:56:31|Unbuffered I/O b2v_inst6.curr_state_0_sqmuxa_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccio_en.vhd":22:23:22:76|Unbuffered I/O b2v_inst17.un4_vccio_en_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":59:4:59:19|Unbuffered I/O b2v_inst16.curr_state_1_sqmuxa_1_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccio_en.vhd":22:23:22:76|Unbuffered I/O b2v_inst17.un4_vccio_en_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":39:3:39:6|Unbuffered I/O b2v_inst16.curr_state_7_0_0_a3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":32:22:32:55|Unbuffered I/O b2v_inst16.un1_vddq_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.un1_count_1_sqmuxa_i_o2_7 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":56:9:56:31|Unbuffered I/O b2v_inst6.curr_state_0_sqmuxa_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_172_m4_ns_mbcf1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_m0_0_a2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.g0_7 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_0[2] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.g3_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_count_clk_1_sqmuxa_0_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_clk_100khz_2_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_51_and_i_a3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.SYNTHESIZED_WIRE_48_i_0_o3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_42_and_i_o2_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_172_m3_bm_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_42_and_i_a2_5 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.g3_1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_ss0_i_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O b2v_inst11.func_state_0_sqmuxa_0_o2_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_172_m3_ns_N_3L4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.g2_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_0_o3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_ss0_i_0_x2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_count_clk_1_sqmuxa_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_func_state25_4_i_a2_1_sx which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_a2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_172_m4_ns_mbcf1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_m0_0_a2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.g0_7 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.g3_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_count_clk_1_sqmuxa_0_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_clk_100khz_2_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_24_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk_en_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_42_and_i_o2_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_172_m3_bm_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_26_and_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_42_and_i_a2_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_ss0_i_0_a2_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.SYNTHESIZED_WIRE_49_i_0_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O b2v_inst11.func_state_0_sqmuxa_0_o2_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_172_m3_ns_N_3L4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.g2_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_52_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.g3_1_a5_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_0_o3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_ss0_i_0_x2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_count_clk_1_sqmuxa_0_o2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.g3_1_o5_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_a2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[27] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[28] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[29] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[30] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[31] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[18] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[19] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[20] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[21] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[22] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[23] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[24] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[25] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[26] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.tmp_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.RSMRSTn which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.delayed_vccin_vccinaux_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.delayed_vddq_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.pwm_out which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.curr_state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.DSW_PWROK which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.HDA_SDO_FPGA which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.tmp_1_fast which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.tmp_1_rep1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst6.N_219_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.DSW_PWROK_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.g0_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst6.N_219_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.DSW_PWROK_latmux which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O true which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccio_en.vhd":22:23:22:76|Unbuffered I/O b2v_inst17.un4_vccio_en_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccinaux_vccin_en.vhd":25:21:25:127|Unbuffered I/O b2v_inst31.un8_output which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst6.N_219_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":32:22:32:55|Unbuffered I/O b2v_inst16.un1_vddq_en which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst16.un2_vpp_en_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccinaux_vccin_en.vhd":25:21:25:127|Unbuffered I/O b2v_inst31.un8_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.RSMRSTn_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_m2s2_i_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.g0_6 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_48_and_i_o2_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.dutycycle_set_0_1351 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_33_and_i_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_172_m3_ns_N_4L6 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_clk_100khz_2_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_30_and_i_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_32_and_i_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_43_and_i_0_d which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_m2s2_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_47_and_i_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_172_m3_bm which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_172_m4_ns_mb which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_a2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.g0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_45_and_i_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_40_and_i_0_d which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_51_and_i_m2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_42_and_i_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_0_o3[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.SYNTHESIZED_WIRE_48_i_0_o3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_eena_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccinaux_vccin_en.vhd":25:21:25:127|Unbuffered I/O b2v_inst31.un8_output_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_24_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk_en_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_26_and_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.un1_count_1_sqmuxa_i_o2_7 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_eena which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":56:9:56:31|Unbuffered I/O b2v_inst6.curr_state_0_sqmuxa_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccio_en.vhd":22:23:22:76|Unbuffered I/O b2v_inst17.un4_vccio_en_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_52_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.N_183_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_clk_100khz_52_and_i_0_1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":42:24:42:74|Unbuffered I/O b2v_inst6.un1_pch_pwrok_i_o3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.SYNTHESIZED_WIRE_48_i_0_o3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_eena_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccinaux_vccin_en.vhd":25:21:25:127|Unbuffered I/O b2v_inst31.un8_output_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_24_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk_en_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_26_and_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.un1_count_1_sqmuxa_i_o2_7 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_eena which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":56:9:56:31|Unbuffered I/O b2v_inst6.curr_state_0_sqmuxa_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccio_en.vhd":22:23:22:76|Unbuffered I/O b2v_inst17.un4_vccio_en_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_52_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.N_183_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_clk_100khz_52_and_i_0_1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":42:24:42:74|Unbuffered I/O b2v_inst6.un1_pch_pwrok_i_o3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.SYNTHESIZED_WIRE_49_i_0_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":59:4:59:19|Unbuffered I/O b2v_inst16.curr_state_1_sqmuxa_1_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst16.un2_vpp_en_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_51_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":39:3:39:6|Unbuffered I/O b2v_inst16.curr_state_7_0_0_a3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":32:22:32:55|Unbuffered I/O b2v_inst16.un1_vddq_en which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O b2v_inst11.un85_clk_100khz_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_17_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_18_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_19_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_20_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_21_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_22_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_23_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_24_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_25_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_26_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_27_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_28_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_29_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_30_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.HDA_SDO_FPGA_latmux which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O b2v_inst11.un85_clk_100khz_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_17_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_18_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_19_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_20_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_21_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_22_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_23_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_24_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_25_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_26_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_27_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_28_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_29_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_30_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":25:3:25:6|Unbuffered I/O b2v_inst200.curr_state_13_2_0_.m6_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_count_clk_1_sqmuxa_0_1_tz which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.g0_7 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_42_and_i_o2_4_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_42_and_i_a2_5 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.g3_1_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.dutycycle_set_0_1351_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_a2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O b2v_inst11.func_state_0_sqmuxa_0_o2_0_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.g2_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.g3_1_a5_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.N_183_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_a3_0_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_func_state25_4_i_a2_1_sx which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccinaux_vccin_en.vhd":25:21:25:127|Unbuffered I/O b2v_inst31.un8_output_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":32:27:32:100|Unbuffered I/O b2v_inst5.un6_rsmrst_pwrgd_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccinaux_vccin_en.vhd":25:21:25:127|Unbuffered I/O b2v_inst31.un8_output_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":32:27:32:100|Unbuffered I/O b2v_inst5.un6_rsmrst_pwrgd_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":34:3:34:6|Unbuffered I/O b2v_inst36.curr_state_7_1_0_.m4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":34:3:34:6|Unbuffered I/O b2v_inst36.curr_state_7_1_0_.m6 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":55:4:55:19|Unbuffered I/O b2v_inst36.count_0_sqmuxa_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":37:9:37:19|Unbuffered I/O b2v_inst36.DSW_PWROK_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccinaux_vccin_en.vhd":25:21:25:127|Unbuffered I/O b2v_inst31.un8_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccinaux_vccin_en.vhd":25:21:25:127|Unbuffered I/O b2v_inst31.un8_output_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":32:27:32:100|Unbuffered I/O b2v_inst5.un6_rsmrst_pwrgd_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccinaux_vccin_en.vhd":25:21:25:127|Unbuffered I/O b2v_inst31.un8_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccinaux_vccin_en.vhd":25:21:25:127|Unbuffered I/O b2v_inst31.un8_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.un1_count_1_sqmuxa_i_o2_7 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":56:9:56:31|Unbuffered I/O b2v_inst6.curr_state_0_sqmuxa_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccio_en.vhd":22:23:22:76|Unbuffered I/O b2v_inst17.un4_vccio_en_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":59:4:59:19|Unbuffered I/O b2v_inst16.curr_state_1_sqmuxa_1_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccio_en.vhd":22:23:22:76|Unbuffered I/O b2v_inst17.un4_vccio_en_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":39:3:39:6|Unbuffered I/O b2v_inst16.curr_state_7_0_0_a3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":32:22:32:55|Unbuffered I/O b2v_inst16.un1_vddq_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.un1_count_1_sqmuxa_i_o2_7 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":56:9:56:31|Unbuffered I/O b2v_inst6.curr_state_0_sqmuxa_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_172_m4_ns_mbcf1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_m0_0_a2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.g0_7 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_0[2] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.g3_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_count_clk_1_sqmuxa_0_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_a2_1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_clk_100khz_2_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_51_and_i_a3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.SYNTHESIZED_WIRE_48_i_0_o3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_42_and_i_o2_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_172_m3_bm_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_42_and_i_a2_5 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.g3_1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_ss0_i_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O b2v_inst11.func_state_0_sqmuxa_0_o2_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_172_m3_ns_N_3L4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.g2_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_0_o3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_ss0_i_0_x2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_count_clk_1_sqmuxa_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_func_state25_4_i_a2_1_sx which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_a2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_172_m4_ns_mbcf1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_m0_0_a2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.g0_7 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.g3_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_count_clk_1_sqmuxa_0_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_clk_100khz_2_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_24_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk_en_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_42_and_i_o2_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_172_m3_bm_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_26_and_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_42_and_i_a2_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_ss0_i_0_a2_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.SYNTHESIZED_WIRE_49_i_0_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O b2v_inst11.func_state_0_sqmuxa_0_o2_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_172_m3_ns_N_3L4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.g2_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_52_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.g3_1_a5_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_0_o3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_ss0_i_0_x2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_count_clk_1_sqmuxa_0_o2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.g3_1_o5_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_a2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[27] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[28] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[29] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[30] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[31] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[18] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[19] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[20] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[21] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[22] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[23] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[24] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[25] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[26] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.tmp_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.RSMRSTn which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.delayed_vccin_vccinaux_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.delayed_vddq_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.pwm_out which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_off[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Unbuffered I/O b2v_inst16.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.curr_state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.DSW_PWROK which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.HDA_SDO_FPGA which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.tmp_1_fast which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O b2v_inst20.tmp_1_rep1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst6.N_219_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.DSW_PWROK_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O b2v_inst11.g0_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst6.N_219_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Unbuffered I/O b2v_inst36.DSW_PWROK_latmux which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O true which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccio_en.vhd":22:23:22:76|Unbuffered I/O b2v_inst17.un4_vccio_en_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccinaux_vccin_en.vhd":25:21:25:127|Unbuffered I/O b2v_inst31.un8_output which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst6.N_219_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":32:22:32:55|Unbuffered I/O b2v_inst16.un1_vddq_en which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst16.un2_vpp_en_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccinaux_vccin_en.vhd":25:21:25:127|Unbuffered I/O b2v_inst31.un8_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:2:38:3|Unbuffered I/O b2v_inst5.RSMRSTn_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_m2s2_i_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.g0_6 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_48_and_i_o2_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.dutycycle_set_0_1351 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_33_and_i_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_172_m3_ns_N_4L6 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_clk_100khz_2_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_30_and_i_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_32_and_i_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_43_and_i_0_d which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_1_m2s2_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_47_and_i_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_172_m3_bm which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_172_m4_ns_mb which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_i_a2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.g0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_45_and_i_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_40_and_i_0_d which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_51_and_i_m2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_42_and_i_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_1_0_iv_0_o3[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.SYNTHESIZED_WIRE_48_i_0_o3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_eena_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccinaux_vccin_en.vhd":25:21:25:127|Unbuffered I/O b2v_inst31.un8_output_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_24_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk_en_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_26_and_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.un1_count_1_sqmuxa_i_o2_7 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_eena which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":56:9:56:31|Unbuffered I/O b2v_inst6.curr_state_0_sqmuxa_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccio_en.vhd":22:23:22:76|Unbuffered I/O b2v_inst17.un4_vccio_en_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_52_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.N_183_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_clk_100khz_52_and_i_0_1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":42:24:42:74|Unbuffered I/O b2v_inst6.un1_pch_pwrok_i_o3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.SYNTHESIZED_WIRE_48_i_0_o3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_eena_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccinaux_vccin_en.vhd":25:21:25:127|Unbuffered I/O b2v_inst31.un8_output_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_24_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.count_clk_en_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_26_and_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Unbuffered I/O b2v_inst6.un1_count_1_sqmuxa_i_o2_7 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.dutycycle_eena which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":56:9:56:31|Unbuffered I/O b2v_inst6.curr_state_0_sqmuxa_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccio_en.vhd":22:23:22:76|Unbuffered I/O b2v_inst17.un4_vccio_en_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_52_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.N_183_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_clk_100khz_52_and_i_0_1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":42:24:42:74|Unbuffered I/O b2v_inst6.un1_pch_pwrok_i_o3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst11.SYNTHESIZED_WIRE_49_i_0_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":59:4:59:19|Unbuffered I/O b2v_inst16.curr_state_1_sqmuxa_1_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_func_state25_6_0_o_b2v_inst11.un1_func_state25_6_0_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst16.un2_vpp_en_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.func_state_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":205:1:205:10|Unbuffered I/O b2v_inst11.un1_clk_100khz_51_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":39:3:39:6|Unbuffered I/O b2v_inst16.curr_state_7_0_0_a3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":32:22:32:55|Unbuffered I/O b2v_inst16.un1_vddq_en which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O b2v_inst11.un85_clk_100khz_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_17_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_18_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_19_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_20_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_21_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_22_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_23_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_24_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_25_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_26_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_27_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_28_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_29_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_30_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O b2v_inst200.HDA_SDO_FPGA_latmux which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O b2v_inst11.un85_clk_100khz_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O b2v_inst20.un4_counter_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O b2v_inst11.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Unbuffered I/O b2v_inst6.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O b2v_inst200.un2_count_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":50:15:50:23|Unbuffered I/O b2v_inst36.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":55:15:55:23|Unbuffered I/O b2v_inst5.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:15:55:23|Unbuffered I/O b2v_inst16.un4_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_17_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_18_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_19_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_20_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_21_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_22_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_23_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_24_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_25_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_26_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_27_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_28_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_29_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O b2v_inst20.counter_1_cry_30_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O b2v_inst11.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O b2v_inst11.un1_count_clk_2_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O b2v_inst11.un3_count_off_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O b2v_inst11.un1_count_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O b2v_inst11.un1_dutycycle_94_cry_14_s which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net b2v_inst16.delayed_vddq_pwrgd_en.
@N: FX1017 :|SB_GB inserted on the net b2v_inst200.count_en.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 175MB peak: 177MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 175MB peak: 177MB)

@N: MT611 :|Automatically generated clock counter|tmp_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 201 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
166 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       FPGA_OSC            port                   201        b2v_inst6.count[1]
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 147MB peak: 177MB)

Writing Analyst data base C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22HOME4\SBCTI22HOME4_Implmnt\synwork\SBCTI22HOME4_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 174MB peak: 177MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22HOME4\SBCTI22HOME4_Implmnt\SBCTI22HOME4.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 175MB peak: 178MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 172MB peak: 178MB)

Warning: Found 201 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.curr_state[0]
1) instance curr_state_RNIJK34[0] (in view: work.powerled_block(netlist)), output net curr_state[0] (in view: work.powerled_block(netlist))
    net        b2v_inst11.curr_state[0]
    input  pin b2v_inst11.un85_clk_100khz_cry_15_c_RNI/I0
    instance   b2v_inst11.un85_clk_100khz_cry_15_c_RNI (cell SB_LUT4)
    output pin b2v_inst11.un85_clk_100khz_cry_15_c_RNI/O
    net        b2v_inst11.curr_state_3[0]
    input  pin b2v_inst11.curr_state_RNIJK34[0]/I2
    instance   b2v_inst11.curr_state_RNIJK34[0] (cell SB_LUT4)
    output pin b2v_inst11.curr_state_RNIJK34[0]/O
    net        b2v_inst11.curr_state[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_0_sqmuxa_i
2) instance curr_state_RNIOCA3[0] (in view: work.powerled_block(netlist)), output net count_0_sqmuxa_i (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_0_sqmuxa_i
    input  pin b2v_inst11.un1_count_cry_7_c_RNIOU0E/I0
    instance   b2v_inst11.un1_count_cry_7_c_RNIOU0E (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_7_c_RNIOU0E/O
    net        b2v_inst11.un1_count_cry_7_c_RNIOU0E
    input  pin b2v_inst11.count_RNI0AHN[8]/I2
    instance   b2v_inst11.count_RNI0AHN[8] (cell SB_LUT4)
    output pin b2v_inst11.count_RNI0AHN[8]/O
    net        b2v_inst11.count[8]
    input  pin b2v_inst11.count_RNI[8]/I0
    instance   b2v_inst11.count_RNI[8] (cell SB_LUT4)
    output pin b2v_inst11.count_RNI[8]/O
    net        b2v_inst11.count_RNI[8]
    input  pin b2v_inst11.un85_clk_100khz_cry_15_c_RNI/I1
    instance   b2v_inst11.un85_clk_100khz_cry_15_c_RNI (cell SB_LUT4)
    output pin b2v_inst11.un85_clk_100khz_cry_15_c_RNI/O
    net        b2v_inst11.curr_state_3[0]
    input  pin b2v_inst11.curr_state_RNIJK34[0]/I2
    instance   b2v_inst11.curr_state_RNIJK34[0] (cell SB_LUT4)
    output pin b2v_inst11.curr_state_RNIJK34[0]/O
    net        b2v_inst11.curr_state[0]
    input  pin b2v_inst11.curr_state_RNIOCA3[0]/I0
    instance   b2v_inst11.curr_state_RNIOCA3[0] (cell SB_LUT4)
    output pin b2v_inst11.curr_state_RNIOCA3[0]/O
    net        b2v_inst11.count_0_sqmuxa_i
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[8]
3) instance count_RNI0AHN[8] (in view: work.powerled_block(netlist)), output net count[8] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count[8]
    input  pin b2v_inst11.un1_count_cry_7_c_RNIOU0E/I1
    instance   b2v_inst11.un1_count_cry_7_c_RNIOU0E (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_7_c_RNIOU0E/O
    net        b2v_inst11.un1_count_cry_7_c_RNIOU0E
    input  pin b2v_inst11.count_RNI0AHN[8]/I2
    instance   b2v_inst11.count_RNI0AHN[8] (cell SB_LUT4)
    output pin b2v_inst11.count_RNI0AHN[8]/O
    net        b2v_inst11.count[8]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[7]
4) instance count_RNIU6GN[7] (in view: work.powerled_block(netlist)), output net count[7] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count[7]
    input  pin b2v_inst11.un1_count_cry_6_c_RNINSVD/I1
    instance   b2v_inst11.un1_count_cry_6_c_RNINSVD (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_6_c_RNINSVD/O
    net        b2v_inst11.un1_count_cry_6_c_RNINSVD
    input  pin b2v_inst11.count_RNIU6GN[7]/I2
    instance   b2v_inst11.count_RNIU6GN[7] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIU6GN[7]/O
    net        b2v_inst11.count[7]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[6]
5) instance count_RNIS3FN[6] (in view: work.powerled_block(netlist)), output net count[6] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count[6]
    input  pin b2v_inst11.un1_count_cry_5_c_RNIMQUD/I1
    instance   b2v_inst11.un1_count_cry_5_c_RNIMQUD (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_5_c_RNIMQUD/O
    net        b2v_inst11.un1_count_cry_5_c_RNIMQUD
    input  pin b2v_inst11.count_RNIS3FN[6]/I2
    instance   b2v_inst11.count_RNIS3FN[6] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIS3FN[6]/O
    net        b2v_inst11.count[6]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[5]
6) instance count_RNIQ0EN[5] (in view: work.powerled_block(netlist)), output net count[5] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count[5]
    input  pin b2v_inst11.un1_count_cry_4_c_RNILOTD/I1
    instance   b2v_inst11.un1_count_cry_4_c_RNILOTD (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_4_c_RNILOTD/O
    net        b2v_inst11.un1_count_cry_4_c_RNILOTD
    input  pin b2v_inst11.count_RNIQ0EN[5]/I2
    instance   b2v_inst11.count_RNIQ0EN[5] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIQ0EN[5]/O
    net        b2v_inst11.count[5]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[4]
7) instance count_RNIOTCN[4] (in view: work.powerled_block(netlist)), output net count[4] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count[4]
    input  pin b2v_inst11.un1_count_cry_3_c_RNIKMSD/I1
    instance   b2v_inst11.un1_count_cry_3_c_RNIKMSD (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_3_c_RNIKMSD/O
    net        b2v_inst11.un1_count_cry_3_c_RNIKMSD
    input  pin b2v_inst11.count_RNIOTCN[4]/I2
    instance   b2v_inst11.count_RNIOTCN[4] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIOTCN[4]/O
    net        b2v_inst11.count[4]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[3]
8) instance count_RNIMQBN[3] (in view: work.powerled_block(netlist)), output net count[3] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count[3]
    input  pin b2v_inst11.un1_count_cry_2_c_RNIJKRD/I1
    instance   b2v_inst11.un1_count_cry_2_c_RNIJKRD (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_2_c_RNIJKRD/O
    net        b2v_inst11.un1_count_cry_2_c_RNIJKRD
    input  pin b2v_inst11.count_RNIMQBN[3]/I2
    instance   b2v_inst11.count_RNIMQBN[3] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIMQBN[3]/O
    net        b2v_inst11.count[3]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[2]
9) instance count_RNIKNAN[2] (in view: work.powerled_block(netlist)), output net count[2] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count[2]
    input  pin b2v_inst11.un1_count_cry_1_c_RNIIIQD/I1
    instance   b2v_inst11.un1_count_cry_1_c_RNIIIQD (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_1_c_RNIIIQD/O
    net        b2v_inst11.un1_count_cry_1_c_RNIIIQD
    input  pin b2v_inst11.count_RNIKNAN[2]/I2
    instance   b2v_inst11.count_RNIKNAN[2] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIKNAN[2]/O
    net        b2v_inst11.count[2]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[1]
10) instance count_RNI14G9[1] (in view: work.powerled_block(netlist)), output net count[1] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count[1]
    input  pin b2v_inst11.count_RNI[1]/I0
    instance   b2v_inst11.count_RNI[1] (cell SB_LUT4)
    output pin b2v_inst11.count_RNI[1]/O
    net        b2v_inst11.count_RNI_1[1]
    input  pin b2v_inst11.count_RNI14G9[1]/I2
    instance   b2v_inst11.count_RNI14G9[1] (cell SB_LUT4)
    output pin b2v_inst11.count_RNI14G9[1]/O
    net        b2v_inst11.count[1]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[0]
11) instance count_RNI03G9[0] (in view: work.powerled_block(netlist)), output net count[0] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count[0]
    input  pin b2v_inst11.count_RNI[1]/I1
    instance   b2v_inst11.count_RNI[1] (cell SB_LUT4)
    output pin b2v_inst11.count_RNI[1]/O
    net        b2v_inst11.count_RNI_1[1]
    input  pin b2v_inst11.count_RNI14G9[1]/I2
    instance   b2v_inst11.count_RNI14G9[1] (cell SB_LUT4)
    output pin b2v_inst11.count_RNI14G9[1]/O
    net        b2v_inst11.count[1]
    input  pin b2v_inst11.un1_count_cry_1_c/I0
    instance   b2v_inst11.un1_count_cry_1_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_cry_1_c/CO
    net        b2v_inst11.un1_count_cry_1
    input  pin b2v_inst11.un1_count_cry_1_c_RNIIIQD/I3
    instance   b2v_inst11.un1_count_cry_1_c_RNIIIQD (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_1_c_RNIIIQD/O
    net        b2v_inst11.un1_count_cry_1_c_RNIIIQD
    input  pin b2v_inst11.count_RNIKNAN[2]/I2
    instance   b2v_inst11.count_RNIKNAN[2] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIKNAN[2]/O
    net        b2v_inst11.count[2]
    input  pin b2v_inst11.un1_count_cry_2_c/I0
    instance   b2v_inst11.un1_count_cry_2_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_cry_2_c/CO
    net        b2v_inst11.un1_count_cry_2
    input  pin b2v_inst11.un1_count_cry_2_c_RNIJKRD/I3
    instance   b2v_inst11.un1_count_cry_2_c_RNIJKRD (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_2_c_RNIJKRD/O
    net        b2v_inst11.un1_count_cry_2_c_RNIJKRD
    input  pin b2v_inst11.count_RNIMQBN[3]/I2
    instance   b2v_inst11.count_RNIMQBN[3] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIMQBN[3]/O
    net        b2v_inst11.count[3]
    input  pin b2v_inst11.un1_count_cry_3_c/I0
    instance   b2v_inst11.un1_count_cry_3_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_cry_3_c/CO
    net        b2v_inst11.un1_count_cry_3
    input  pin b2v_inst11.un1_count_cry_3_c_RNIKMSD/I3
    instance   b2v_inst11.un1_count_cry_3_c_RNIKMSD (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_3_c_RNIKMSD/O
    net        b2v_inst11.un1_count_cry_3_c_RNIKMSD
    input  pin b2v_inst11.count_RNIOTCN[4]/I2
    instance   b2v_inst11.count_RNIOTCN[4] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIOTCN[4]/O
    net        b2v_inst11.count[4]
    input  pin b2v_inst11.un1_count_cry_4_c/I0
    instance   b2v_inst11.un1_count_cry_4_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_cry_4_c/CO
    net        b2v_inst11.un1_count_cry_4
    input  pin b2v_inst11.un1_count_cry_4_c_RNILOTD/I3
    instance   b2v_inst11.un1_count_cry_4_c_RNILOTD (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_4_c_RNILOTD/O
    net        b2v_inst11.un1_count_cry_4_c_RNILOTD
    input  pin b2v_inst11.count_RNIQ0EN[5]/I2
    instance   b2v_inst11.count_RNIQ0EN[5] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIQ0EN[5]/O
    net        b2v_inst11.count[5]
    input  pin b2v_inst11.un1_count_cry_5_c/I0
    instance   b2v_inst11.un1_count_cry_5_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_cry_5_c/CO
    net        b2v_inst11.un1_count_cry_5
    input  pin b2v_inst11.un1_count_cry_5_c_RNIMQUD/I3
    instance   b2v_inst11.un1_count_cry_5_c_RNIMQUD (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_5_c_RNIMQUD/O
    net        b2v_inst11.un1_count_cry_5_c_RNIMQUD
    input  pin b2v_inst11.count_RNIS3FN[6]/I2
    instance   b2v_inst11.count_RNIS3FN[6] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIS3FN[6]/O
    net        b2v_inst11.count[6]
    input  pin b2v_inst11.un1_count_cry_6_c/I0
    instance   b2v_inst11.un1_count_cry_6_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_cry_6_c/CO
    net        b2v_inst11.un1_count_cry_6
    input  pin b2v_inst11.un1_count_cry_6_c_RNINSVD/I3
    instance   b2v_inst11.un1_count_cry_6_c_RNINSVD (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_6_c_RNINSVD/O
    net        b2v_inst11.un1_count_cry_6_c_RNINSVD
    input  pin b2v_inst11.count_RNIU6GN[7]/I2
    instance   b2v_inst11.count_RNIU6GN[7] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIU6GN[7]/O
    net        b2v_inst11.count[7]
    input  pin b2v_inst11.un1_count_cry_7_c/I0
    instance   b2v_inst11.un1_count_cry_7_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_cry_7_c/CO
    net        b2v_inst11.un1_count_cry_7
    input  pin b2v_inst11.un1_count_cry_7_c_RNIOU0E/I3
    instance   b2v_inst11.un1_count_cry_7_c_RNIOU0E (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_7_c_RNIOU0E/O
    net        b2v_inst11.un1_count_cry_7_c_RNIOU0E
    input  pin b2v_inst11.count_RNI0AHN[8]/I2
    instance   b2v_inst11.count_RNI0AHN[8] (cell SB_LUT4)
    output pin b2v_inst11.count_RNI0AHN[8]/O
    net        b2v_inst11.count[8]
    input  pin b2v_inst11.count_RNI[8]/I0
    instance   b2v_inst11.count_RNI[8] (cell SB_LUT4)
    output pin b2v_inst11.count_RNI[8]/O
    net        b2v_inst11.count_RNI[8]
    input  pin b2v_inst11.un85_clk_100khz_cry_15_c_RNI/I1
    instance   b2v_inst11.un85_clk_100khz_cry_15_c_RNI (cell SB_LUT4)
    output pin b2v_inst11.un85_clk_100khz_cry_15_c_RNI/O
    net        b2v_inst11.curr_state_3[0]
    input  pin b2v_inst11.curr_state_RNIJK34[0]/I2
    instance   b2v_inst11.curr_state_RNIJK34[0] (cell SB_LUT4)
    output pin b2v_inst11.curr_state_RNIJK34[0]/O
    net        b2v_inst11.curr_state[0]
    input  pin b2v_inst11.curr_state_RNIOCA3[0]/I0
    instance   b2v_inst11.curr_state_RNIOCA3[0] (cell SB_LUT4)
    output pin b2v_inst11.curr_state_RNIOCA3[0]/O
    net        b2v_inst11.count_0_sqmuxa_i
    input  pin b2v_inst11.count_RNI[0]/I0
    instance   b2v_inst11.count_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.count_RNI[0]/O
    net        b2v_inst11.count_RNI[0]
    input  pin b2v_inst11.count_RNI03G9[0]/I2
    instance   b2v_inst11.count_RNI03G9[0] (cell SB_LUT4)
    output pin b2v_inst11.count_RNI03G9[0]/O
    net        b2v_inst11.count[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[9]
12) instance count_RNI2DIN[9] (in view: work.powerled_block(netlist)), output net count[9] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count[9]
    input  pin b2v_inst11.un1_count_cry_8_c_RNIP02E/I1
    instance   b2v_inst11.un1_count_cry_8_c_RNIP02E (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_8_c_RNIP02E/O
    net        b2v_inst11.un1_count_cry_8_c_RNIP02E
    input  pin b2v_inst11.count_RNI2DIN[9]/I2
    instance   b2v_inst11.count_RNI2DIN[9] (cell SB_LUT4)
    output pin b2v_inst11.count_RNI2DIN[9]/O
    net        b2v_inst11.count[9]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[14]
13) instance count_RNIQF4M[14] (in view: work.powerled_block(netlist)), output net count[14] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count[14]
    input  pin b2v_inst11.un1_count_cry_13_c_RNI5AU6/I1
    instance   b2v_inst11.un1_count_cry_13_c_RNI5AU6 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_13_c_RNI5AU6/O
    net        b2v_inst11.un1_count_cry_13_c_RNI5AU6
    input  pin b2v_inst11.count_RNIQF4M[14]/I2
    instance   b2v_inst11.count_RNIQF4M[14] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIQF4M[14]/O
    net        b2v_inst11.count[14]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[13]
14) instance count_RNIOC3M[13] (in view: work.powerled_block(netlist)), output net count[13] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count[13]
    input  pin b2v_inst11.un1_count_cry_12_c_RNI48T6/I1
    instance   b2v_inst11.un1_count_cry_12_c_RNI48T6 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_12_c_RNI48T6/O
    net        b2v_inst11.un1_count_cry_12_c_RNI48T6
    input  pin b2v_inst11.count_RNIOC3M[13]/I2
    instance   b2v_inst11.count_RNIOC3M[13] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIOC3M[13]/O
    net        b2v_inst11.count[13]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[12]
15) instance count_RNIM92M[12] (in view: work.powerled_block(netlist)), output net count[12] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count[12]
    input  pin b2v_inst11.un1_count_cry_11_c_RNI36S6/I1
    instance   b2v_inst11.un1_count_cry_11_c_RNI36S6 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_11_c_RNI36S6/O
    net        b2v_inst11.un1_count_cry_11_c_RNI36S6
    input  pin b2v_inst11.count_RNIM92M[12]/I2
    instance   b2v_inst11.count_RNIM92M[12] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIM92M[12]/O
    net        b2v_inst11.count[12]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[11]
16) instance count_RNIK61M[11] (in view: work.powerled_block(netlist)), output net count[11] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count[11]
    input  pin b2v_inst11.un1_count_cry_10_c_RNI24R6/I1
    instance   b2v_inst11.un1_count_cry_10_c_RNI24R6 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_10_c_RNI24R6/O
    net        b2v_inst11.un1_count_cry_10_c_RNI24R6
    input  pin b2v_inst11.count_RNIK61M[11]/I2
    instance   b2v_inst11.count_RNIK61M[11] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIK61M[11]/O
    net        b2v_inst11.count[11]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[10]
17) instance count_RNIB49T[10] (in view: work.powerled_block(netlist)), output net count[10] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count[10]
    input  pin b2v_inst11.un1_count_cry_9_c_RNIQ23E/I1
    instance   b2v_inst11.un1_count_cry_9_c_RNIQ23E (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_9_c_RNIQ23E/O
    net        b2v_inst11.un1_count_cry_9_c_RNIQ23E
    input  pin b2v_inst11.count_RNIB49T[10]/I2
    instance   b2v_inst11.count_RNIB49T[10] (cell SB_LUT4)
    output pin b2v_inst11.count_RNIB49T[10]/O
    net        b2v_inst11.count[10]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[15]
18) instance count_RNISI5M[15] (in view: work.powerled_block(netlist)), output net count[15] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count[15]
    input  pin b2v_inst11.un1_count_cry_14_c_RNI6CV6/I0
    instance   b2v_inst11.un1_count_cry_14_c_RNI6CV6 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_cry_14_c_RNI6CV6/O
    net        b2v_inst11.un1_count_cry_14_c_RNI6CV6
    input  pin b2v_inst11.count_RNISI5M[15]/I2
    instance   b2v_inst11.count_RNISI5M[15] (cell SB_LUT4)
    output pin b2v_inst11.count_RNISI5M[15]/O
    net        b2v_inst11.count[15]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.RSMRSTn_latmux
19) instance curr_state_RNI8QVV1[1] (in view: work.rsmrst_pwrgd_block(netlist)), output net RSMRSTn_latmux (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.RSMRSTn_latmux
    input  pin b2v_inst5.curr_state_7_1_0_.m4_0/I0
    instance   b2v_inst5.curr_state_7_1_0_.m4_0 (cell SB_LUT4)
    output pin b2v_inst5.curr_state_7_1_0_.m4_0/O
    net        b2v_inst5.curr_state_7[0]
    input  pin b2v_inst5.curr_state_RNI65HI[0]/I2
    instance   b2v_inst5.curr_state_RNI65HI[0] (cell SB_LUT4)
    output pin b2v_inst5.curr_state_RNI65HI[0]/O
    net        b2v_inst5.curr_state[0]
    input  pin b2v_inst5.curr_state_RNI8QVV1[1]/I0
    instance   b2v_inst5.curr_state_RNI8QVV1[1] (cell SB_LUT4)
    output pin b2v_inst5.curr_state_RNI8QVV1[1]/O
    net        b2v_inst11.curr_state_RNI8QVV1_0[1]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.curr_state[0]
20) instance curr_state_RNI65HI[0] (in view: work.rsmrst_pwrgd_block(netlist)), output net curr_state[0] (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.curr_state[0]
    input  pin b2v_inst5.curr_state_7_1_0_.m4_0/I1
    instance   b2v_inst5.curr_state_7_1_0_.m4_0 (cell SB_LUT4)
    output pin b2v_inst5.curr_state_7_1_0_.m4_0/O
    net        b2v_inst5.curr_state_7[0]
    input  pin b2v_inst5.curr_state_RNI65HI[0]/I2
    instance   b2v_inst5.curr_state_RNI65HI[0] (cell SB_LUT4)
    output pin b2v_inst5.curr_state_RNI65HI[0]/O
    net        b2v_inst5.curr_state[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.N_229
21) instance curr_state_7_1_0_.m6_i_o3_0 (in view: work.rsmrst_pwrgd_block(netlist)), output net N_229 (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.G_2684
    input  pin b2v_inst5.curr_state_RNI76HI[1]/I1
    instance   b2v_inst5.curr_state_RNI76HI[1] (cell SB_LUT4)
    output pin b2v_inst5.curr_state_RNI76HI[1]/O
    net        b2v_inst5.curr_state[1]
    input  pin b2v_inst5.curr_state_7_1_0_.m6_i_o3_0/I2
    instance   b2v_inst5.curr_state_7_1_0_.m6_i_o3_0 (cell SB_LUT4)
    output pin b2v_inst5.curr_state_7_1_0_.m6_i_o3_0/O
    net        b2v_inst5.G_2684
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.N_411
22) instance curr_state_7_1_0_.m6_i_a2_0 (in view: work.rsmrst_pwrgd_block(netlist)), output net N_411 (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.G_2685
    input  pin b2v_inst5.curr_state_RNI76HI[1]/I2
    instance   b2v_inst5.curr_state_RNI76HI[1] (cell SB_LUT4)
    output pin b2v_inst5.curr_state_RNI76HI[1]/O
    net        b2v_inst5.curr_state[1]
    input  pin b2v_inst5.curr_state_7_1_0_.m6_i_o3_0/I2
    instance   b2v_inst5.curr_state_7_1_0_.m6_i_o3_0 (cell SB_LUT4)
    output pin b2v_inst5.curr_state_7_1_0_.m6_i_o3_0/O
    net        b2v_inst5.G_2684
    input  pin b2v_inst5.count_en/I0
    instance   b2v_inst5.count_en (cell SB_LUT4)
    output pin b2v_inst5.count_en/O
    net        b2v_inst5.count_en
    input  pin b2v_inst5.count_RNIDTK93[14]/I1
    instance   b2v_inst5.count_RNIDTK93[14] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIDTK93[14]/O
    net        b2v_inst5.count[14]
    input  pin b2v_inst5.count_RNIDNG33_0[5]/I1
    instance   b2v_inst5.count_RNIDNG33_0[5] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIDNG33_0[5]/O
    net        b2v_inst5.count_1_i_a2_1[0]
    input  pin b2v_inst5.count_RNIOUQBP[5]/I0
    instance   b2v_inst5.count_RNIOUQBP[5] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIOUQBP[5]/O
    net        b2v_inst5.N_383
    input  pin b2v_inst5.count_RNI[0]/I0
    instance   b2v_inst5.count_RNI[0] (cell SB_LUT4)
    output pin b2v_inst5.count_RNI[0]/O
    net        b2v_inst5.N_390
    input  pin b2v_inst5.curr_state_7_1_0_.m6_i_a2_0/I0
    instance   b2v_inst5.curr_state_7_1_0_.m6_i_a2_0 (cell SB_LUT4)
    output pin b2v_inst5.curr_state_7_1_0_.m6_i_a2_0/O
    net        b2v_inst5.G_2685
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.count[14]
23) instance count_RNIDTK93[14] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[14] (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.count[14]
    input  pin b2v_inst5.un2_count_1_cry_13_c_RNI9H462/I1
    instance   b2v_inst5.un2_count_1_cry_13_c_RNI9H462 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_13_c_RNI9H462/O
    net        b2v_inst5.count_rst_0
    input  pin b2v_inst5.count_RNIDTK93[14]/I2
    instance   b2v_inst5.count_RNIDTK93[14] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIDTK93[14]/O
    net        b2v_inst5.count[14]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.count[13]
24) instance count_RNIBQJ93[13] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[13] (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.count[13]
    input  pin b2v_inst5.un2_count_1_cry_12_c_RNI8F362/I0
    instance   b2v_inst5.un2_count_1_cry_12_c_RNI8F362 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_12_c_RNI8F362/O
    net        b2v_inst5.count_rst_1
    input  pin b2v_inst5.count_RNIBQJ93[13]/I2
    instance   b2v_inst5.count_RNIBQJ93[13] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIBQJ93[13]/O
    net        b2v_inst5.count[13]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.un2_count_1_axb_12
25) instance count_RNI9NI93[12] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_12 (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.un2_count_1_axb_12
    input  pin b2v_inst5.un2_count_1_cry_11_c_RNI7D262/I1
    instance   b2v_inst5.un2_count_1_cry_11_c_RNI7D262 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_11_c_RNI7D262/O
    net        b2v_inst5.count_rst_2
    input  pin b2v_inst5.count_RNI9NI93[12]/I2
    instance   b2v_inst5.count_RNI9NI93[12] (cell SB_LUT4)
    output pin b2v_inst5.count_RNI9NI93[12]/O
    net        b2v_inst5.un2_count_1_axb_12
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.un2_count_1_axb_11
26) instance count_RNI7KH93[11] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_11 (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.un2_count_1_axb_11
    input  pin b2v_inst5.un2_count_1_cry_10_c_RNI6B162/I1
    instance   b2v_inst5.un2_count_1_cry_10_c_RNI6B162 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_10_c_RNI6B162/O
    net        b2v_inst5.count_rst_3
    input  pin b2v_inst5.count_RNI7KH93[11]/I2
    instance   b2v_inst5.count_RNI7KH93[11] (cell SB_LUT4)
    output pin b2v_inst5.count_RNI7KH93[11]/O
    net        b2v_inst5.un2_count_1_axb_11
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.un2_count_1_axb_10
27) instance count_RNIUDTG3[10] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_10 (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.un2_count_1_axb_10
    input  pin b2v_inst5.un2_count_1_cry_9_c_RNIU5DD2/I0
    instance   b2v_inst5.un2_count_1_cry_9_c_RNIU5DD2 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_9_c_RNIU5DD2/O
    net        b2v_inst5.count_rst_4
    input  pin b2v_inst5.count_RNIUDTG3[10]/I2
    instance   b2v_inst5.count_RNIUDTG3[10] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIUDTG3[10]/O
    net        b2v_inst5.un2_count_1_axb_10
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.count[9]
28) instance count_RNIL3L33[9] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[9] (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.count[9]
    input  pin b2v_inst5.un2_count_1_cry_8_c_RNIT3CD2/I0
    instance   b2v_inst5.un2_count_1_cry_8_c_RNIT3CD2 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_8_c_RNIT3CD2/O
    net        b2v_inst5.count_rst_5
    input  pin b2v_inst5.count_RNIL3L33[9]/I2
    instance   b2v_inst5.count_RNIL3L33[9] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIL3L33[9]/O
    net        b2v_inst5.count[9]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.un2_count_1_axb_8
29) instance count_RNIJ0K33[8] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_8 (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.un2_count_1_axb_8
    input  pin b2v_inst5.un2_count_1_cry_7_c_RNIS1BD2/I0
    instance   b2v_inst5.un2_count_1_cry_7_c_RNIS1BD2 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_7_c_RNIS1BD2/O
    net        b2v_inst5.count_rst_6
    input  pin b2v_inst5.count_RNIJ0K33[8]/I2
    instance   b2v_inst5.count_RNIJ0K33[8] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIJ0K33[8]/O
    net        b2v_inst5.un2_count_1_axb_8
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.un2_count_1_axb_7
30) instance count_RNIHTI33[7] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_7 (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.un2_count_1_axb_7
    input  pin b2v_inst5.un2_count_1_cry_6_c_RNIRV9D2/I1
    instance   b2v_inst5.un2_count_1_cry_6_c_RNIRV9D2 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_6_c_RNIRV9D2/O
    net        b2v_inst5.count_rst_7
    input  pin b2v_inst5.count_RNIHTI33[7]/I2
    instance   b2v_inst5.count_RNIHTI33[7] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIHTI33[7]/O
    net        b2v_inst5.un2_count_1_axb_7
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.count[6]
31) instance count_RNIFQH33[6] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[6] (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.count[6]
    input  pin b2v_inst5.un2_count_1_cry_5_c_RNIQMU9/I1
    instance   b2v_inst5.un2_count_1_cry_5_c_RNIQMU9 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_5_c_RNIQMU9/O
    net        b2v_inst5.un2_count_1_cry_5_c_RNIQMU9
    input  pin b2v_inst5.count_RNIFQH33[6]/I3
    instance   b2v_inst5.count_RNIFQH33[6] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIFQH33[6]/O
    net        b2v_inst5.count[6]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.un2_count_1_axb_5
32) instance count_RNIDNG33[5] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_5 (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.un2_count_1_axb_5
    input  pin b2v_inst5.un2_count_1_cry_4_c_RNIPR7D2/I1
    instance   b2v_inst5.un2_count_1_cry_4_c_RNIPR7D2 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_4_c_RNIPR7D2/O
    net        b2v_inst5.count_rst_9
    input  pin b2v_inst5.count_RNIDNG33[5]/I2
    instance   b2v_inst5.count_RNIDNG33[5] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIDNG33[5]/O
    net        b2v_inst5.un2_count_1_axb_5
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.count[4]
33) instance count_RNIBKF33[4] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[4] (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.count[4]
    input  pin b2v_inst5.un2_count_1_cry_3_c_RNIOP6D2/I0
    instance   b2v_inst5.un2_count_1_cry_3_c_RNIOP6D2 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_3_c_RNIOP6D2/O
    net        b2v_inst5.count_rst_10
    input  pin b2v_inst5.count_RNIBKF33[4]/I2
    instance   b2v_inst5.count_RNIBKF33[4] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIBKF33[4]/O
    net        b2v_inst5.count[4]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.un2_count_1_axb_3
34) instance count_RNI9HE33[3] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_3 (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.un2_count_1_axb_3
    input  pin b2v_inst5.un2_count_1_cry_2_c_RNINN5D2/I1
    instance   b2v_inst5.un2_count_1_cry_2_c_RNINN5D2 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_2_c_RNINN5D2/O
    net        b2v_inst5.count_rst_11
    input  pin b2v_inst5.count_RNI9HE33[3]/I2
    instance   b2v_inst5.count_RNI9HE33[3] (cell SB_LUT4)
    output pin b2v_inst5.count_RNI9HE33[3]/O
    net        b2v_inst5.un2_count_1_axb_3
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.count[2]
35) instance count_RNI7ED33[2] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[2] (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.count[2]
    input  pin b2v_inst5.un2_count_1_cry_1_c_RNIMEQ9/I1
    instance   b2v_inst5.un2_count_1_cry_1_c_RNIMEQ9 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_1_c_RNIMEQ9/O
    net        b2v_inst5.un2_count_1_cry_1_c_RNIMEQ9
    input  pin b2v_inst5.count_RNI7ED33[2]/I3
    instance   b2v_inst5.count_RNI7ED33[2] (cell SB_LUT4)
    output pin b2v_inst5.count_RNI7ED33[2]/O
    net        b2v_inst5.count[2]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.un2_count_1_axb_1
36) instance count_RNIGUIP2[1] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_1 (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.un2_count_1_axb_1
    input  pin b2v_inst5.count_RNI07A32[1]/I0
    instance   b2v_inst5.count_RNI07A32[1] (cell SB_LUT4)
    output pin b2v_inst5.count_RNI07A32[1]/O
    net        b2v_inst5.count_rst_13
    input  pin b2v_inst5.count_RNIGUIP2[1]/I2
    instance   b2v_inst5.count_RNIGUIP2[1] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIGUIP2[1]/O
    net        b2v_inst5.un2_count_1_axb_1
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.N_383
37) instance count_RNIOUQBP[5] (in view: work.rsmrst_pwrgd_block(netlist)), output net N_383 (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.N_383
    input  pin b2v_inst5.count_RNI07A32[0]/I0
    instance   b2v_inst5.count_RNI07A32[0] (cell SB_LUT4)
    output pin b2v_inst5.count_RNI07A32[0]/O
    net        b2v_inst5.count_RNI07A32[0]
    input  pin b2v_inst5.count_RNIFTIP2[0]/I2
    instance   b2v_inst5.count_RNIFTIP2[0] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIFTIP2[0]/O
    net        b2v_inst5.count[0]
    input  pin b2v_inst5.count_RNI07A32[1]/I1
    instance   b2v_inst5.count_RNI07A32[1] (cell SB_LUT4)
    output pin b2v_inst5.count_RNI07A32[1]/O
    net        b2v_inst5.count_rst_13
    input  pin b2v_inst5.count_RNIGUIP2[1]/I2
    instance   b2v_inst5.count_RNIGUIP2[1] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIGUIP2[1]/O
    net        b2v_inst5.un2_count_1_axb_1
    input  pin b2v_inst5.un2_count_1_cry_1_c/I0
    instance   b2v_inst5.un2_count_1_cry_1_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_1_c/CO
    net        b2v_inst5.un2_count_1_cry_1
    input  pin b2v_inst5.un2_count_1_cry_1_c_RNIMEQ9/I3
    instance   b2v_inst5.un2_count_1_cry_1_c_RNIMEQ9 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_1_c_RNIMEQ9/O
    net        b2v_inst5.un2_count_1_cry_1_c_RNIMEQ9
    input  pin b2v_inst5.count_RNI7ED33[2]/I3
    instance   b2v_inst5.count_RNI7ED33[2] (cell SB_LUT4)
    output pin b2v_inst5.count_RNI7ED33[2]/O
    net        b2v_inst5.count[2]
    input  pin b2v_inst5.un2_count_1_cry_2_c/I0
    instance   b2v_inst5.un2_count_1_cry_2_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_2_c/CO
    net        b2v_inst5.un2_count_1_cry_2
    input  pin b2v_inst5.un2_count_1_cry_2_c_RNINN5D2/I3
    instance   b2v_inst5.un2_count_1_cry_2_c_RNINN5D2 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_2_c_RNINN5D2/O
    net        b2v_inst5.count_rst_11
    input  pin b2v_inst5.count_RNI9HE33[3]/I2
    instance   b2v_inst5.count_RNI9HE33[3] (cell SB_LUT4)
    output pin b2v_inst5.count_RNI9HE33[3]/O
    net        b2v_inst5.un2_count_1_axb_3
    input  pin b2v_inst5.un2_count_1_cry_3_c/I0
    instance   b2v_inst5.un2_count_1_cry_3_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_3_c/CO
    net        b2v_inst5.un2_count_1_cry_3
    input  pin b2v_inst5.un2_count_1_cry_3_c_RNIOP6D2/I1
    instance   b2v_inst5.un2_count_1_cry_3_c_RNIOP6D2 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_3_c_RNIOP6D2/O
    net        b2v_inst5.count_rst_10
    input  pin b2v_inst5.count_RNIBKF33[4]/I2
    instance   b2v_inst5.count_RNIBKF33[4] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIBKF33[4]/O
    net        b2v_inst5.count[4]
    input  pin b2v_inst5.un2_count_1_cry_4_c/I0
    instance   b2v_inst5.un2_count_1_cry_4_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_4_c/CO
    net        b2v_inst5.un2_count_1_cry_4
    input  pin b2v_inst5.un2_count_1_cry_4_c_RNIPR7D2/I3
    instance   b2v_inst5.un2_count_1_cry_4_c_RNIPR7D2 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_4_c_RNIPR7D2/O
    net        b2v_inst5.count_rst_9
    input  pin b2v_inst5.count_RNIDNG33[5]/I2
    instance   b2v_inst5.count_RNIDNG33[5] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIDNG33[5]/O
    net        b2v_inst5.un2_count_1_axb_5
    input  pin b2v_inst5.un2_count_1_cry_5_c/I0
    instance   b2v_inst5.un2_count_1_cry_5_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_5_c/CO
    net        b2v_inst5.un2_count_1_cry_5
    input  pin b2v_inst5.un2_count_1_cry_5_c_RNIQMU9/I3
    instance   b2v_inst5.un2_count_1_cry_5_c_RNIQMU9 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_5_c_RNIQMU9/O
    net        b2v_inst5.un2_count_1_cry_5_c_RNIQMU9
    input  pin b2v_inst5.count_RNIFQH33[6]/I3
    instance   b2v_inst5.count_RNIFQH33[6] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIFQH33[6]/O
    net        b2v_inst5.count[6]
    input  pin b2v_inst5.un2_count_1_cry_6_c/I0
    instance   b2v_inst5.un2_count_1_cry_6_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_6_c/CO
    net        b2v_inst5.un2_count_1_cry_6
    input  pin b2v_inst5.un2_count_1_cry_6_c_RNIRV9D2/I3
    instance   b2v_inst5.un2_count_1_cry_6_c_RNIRV9D2 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_6_c_RNIRV9D2/O
    net        b2v_inst5.count_rst_7
    input  pin b2v_inst5.count_RNIHTI33[7]/I2
    instance   b2v_inst5.count_RNIHTI33[7] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIHTI33[7]/O
    net        b2v_inst5.un2_count_1_axb_7
    input  pin b2v_inst5.un2_count_1_cry_7_c/I0
    instance   b2v_inst5.un2_count_1_cry_7_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_7_c/CO
    net        b2v_inst5.un2_count_1_cry_7
    input  pin b2v_inst5.un2_count_1_cry_7_c_RNIS1BD2/I1
    instance   b2v_inst5.un2_count_1_cry_7_c_RNIS1BD2 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_7_c_RNIS1BD2/O
    net        b2v_inst5.count_rst_6
    input  pin b2v_inst5.count_RNIJ0K33[8]/I2
    instance   b2v_inst5.count_RNIJ0K33[8] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIJ0K33[8]/O
    net        b2v_inst5.un2_count_1_axb_8
    input  pin b2v_inst5.un2_count_1_cry_8_c/I0
    instance   b2v_inst5.un2_count_1_cry_8_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_8_c/CO
    net        b2v_inst5.un2_count_1_cry_8
    input  pin b2v_inst5.un2_count_1_cry_8_c_RNIT3CD2/I1
    instance   b2v_inst5.un2_count_1_cry_8_c_RNIT3CD2 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_8_c_RNIT3CD2/O
    net        b2v_inst5.count_rst_5
    input  pin b2v_inst5.count_RNIL3L33[9]/I2
    instance   b2v_inst5.count_RNIL3L33[9] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIL3L33[9]/O
    net        b2v_inst5.count[9]
    input  pin b2v_inst5.un2_count_1_cry_9_c/I0
    instance   b2v_inst5.un2_count_1_cry_9_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_9_c/CO
    net        b2v_inst5.un2_count_1_cry_9
    input  pin b2v_inst5.un2_count_1_cry_9_c_RNIU5DD2/I1
    instance   b2v_inst5.un2_count_1_cry_9_c_RNIU5DD2 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_9_c_RNIU5DD2/O
    net        b2v_inst5.count_rst_4
    input  pin b2v_inst5.count_RNIUDTG3[10]/I2
    instance   b2v_inst5.count_RNIUDTG3[10] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIUDTG3[10]/O
    net        b2v_inst5.un2_count_1_axb_10
    input  pin b2v_inst5.un2_count_1_cry_10_c/I0
    instance   b2v_inst5.un2_count_1_cry_10_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_10_c/CO
    net        b2v_inst5.un2_count_1_cry_10
    input  pin b2v_inst5.un2_count_1_cry_10_c_RNI6B162/I3
    instance   b2v_inst5.un2_count_1_cry_10_c_RNI6B162 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_10_c_RNI6B162/O
    net        b2v_inst5.count_rst_3
    input  pin b2v_inst5.count_RNI7KH93[11]/I2
    instance   b2v_inst5.count_RNI7KH93[11] (cell SB_LUT4)
    output pin b2v_inst5.count_RNI7KH93[11]/O
    net        b2v_inst5.un2_count_1_axb_11
    input  pin b2v_inst5.un2_count_1_cry_11_c/I0
    instance   b2v_inst5.un2_count_1_cry_11_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_11_c/CO
    net        b2v_inst5.un2_count_1_cry_11
    input  pin b2v_inst5.un2_count_1_cry_11_c_RNI7D262/I3
    instance   b2v_inst5.un2_count_1_cry_11_c_RNI7D262 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_11_c_RNI7D262/O
    net        b2v_inst5.count_rst_2
    input  pin b2v_inst5.count_RNI9NI93[12]/I2
    instance   b2v_inst5.count_RNI9NI93[12] (cell SB_LUT4)
    output pin b2v_inst5.count_RNI9NI93[12]/O
    net        b2v_inst5.un2_count_1_axb_12
    input  pin b2v_inst5.un2_count_1_cry_12_c/I0
    instance   b2v_inst5.un2_count_1_cry_12_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_12_c/CO
    net        b2v_inst5.un2_count_1_cry_12
    input  pin b2v_inst5.un2_count_1_cry_12_c_RNI8F362/I1
    instance   b2v_inst5.un2_count_1_cry_12_c_RNI8F362 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_12_c_RNI8F362/O
    net        b2v_inst5.count_rst_1
    input  pin b2v_inst5.count_RNIBQJ93[13]/I2
    instance   b2v_inst5.count_RNIBQJ93[13] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIBQJ93[13]/O
    net        b2v_inst5.count[13]
    input  pin b2v_inst5.un2_count_1_cry_13_c/I0
    instance   b2v_inst5.un2_count_1_cry_13_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_13_c/CO
    net        b2v_inst5.un2_count_1_cry_13
    input  pin b2v_inst5.un2_count_1_cry_13_c_RNI9H462/I3
    instance   b2v_inst5.un2_count_1_cry_13_c_RNI9H462 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_13_c_RNI9H462/O
    net        b2v_inst5.count_rst_0
    input  pin b2v_inst5.count_RNIDTK93[14]/I2
    instance   b2v_inst5.count_RNIDTK93[14] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIDTK93[14]/O
    net        b2v_inst5.count[14]
    input  pin b2v_inst5.count_RNIDNG33_0[5]/I1
    instance   b2v_inst5.count_RNIDNG33_0[5] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIDNG33_0[5]/O
    net        b2v_inst5.count_1_i_a2_1[0]
    input  pin b2v_inst5.count_RNIOUQBP[5]/I0
    instance   b2v_inst5.count_RNIOUQBP[5] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIOUQBP[5]/O
    net        b2v_inst5.N_383
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.count[0]
38) instance count_RNIFTIP2[0] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[0] (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.count[0]
    input  pin b2v_inst5.count_RNI07A32[0]/I2
    instance   b2v_inst5.count_RNI07A32[0] (cell SB_LUT4)
    output pin b2v_inst5.count_RNI07A32[0]/O
    net        b2v_inst5.count_RNI07A32[0]
    input  pin b2v_inst5.count_RNIFTIP2[0]/I2
    instance   b2v_inst5.count_RNIFTIP2[0] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIFTIP2[0]/O
    net        b2v_inst5.count[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.N_390
39) instance count_RNI[0] (in view: work.rsmrst_pwrgd_block(netlist)), output net N_390 (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.N_390
    input  pin b2v_inst5.un2_count_1_cry_3_c_RNIOP6D2/I2
    instance   b2v_inst5.un2_count_1_cry_3_c_RNIOP6D2 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_3_c_RNIOP6D2/O
    net        b2v_inst5.count_rst_10
    input  pin b2v_inst5.count_RNIBKF33[4]/I2
    instance   b2v_inst5.count_RNIBKF33[4] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIBKF33[4]/O
    net        b2v_inst5.count[4]
    input  pin b2v_inst5.un2_count_1_cry_4_c/I0
    instance   b2v_inst5.un2_count_1_cry_4_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_4_c/CO
    net        b2v_inst5.un2_count_1_cry_4
    input  pin b2v_inst5.un2_count_1_cry_4_c_RNIPR7D2/I3
    instance   b2v_inst5.un2_count_1_cry_4_c_RNIPR7D2 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_4_c_RNIPR7D2/O
    net        b2v_inst5.count_rst_9
    input  pin b2v_inst5.count_RNIDNG33[5]/I2
    instance   b2v_inst5.count_RNIDNG33[5] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIDNG33[5]/O
    net        b2v_inst5.un2_count_1_axb_5
    input  pin b2v_inst5.un2_count_1_cry_5_c/I0
    instance   b2v_inst5.un2_count_1_cry_5_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_5_c/CO
    net        b2v_inst5.un2_count_1_cry_5
    input  pin b2v_inst5.un2_count_1_cry_5_c_RNIQMU9/I3
    instance   b2v_inst5.un2_count_1_cry_5_c_RNIQMU9 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_5_c_RNIQMU9/O
    net        b2v_inst5.un2_count_1_cry_5_c_RNIQMU9
    input  pin b2v_inst5.count_RNIFQH33[6]/I3
    instance   b2v_inst5.count_RNIFQH33[6] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIFQH33[6]/O
    net        b2v_inst5.count[6]
    input  pin b2v_inst5.un2_count_1_cry_6_c/I0
    instance   b2v_inst5.un2_count_1_cry_6_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_6_c/CO
    net        b2v_inst5.un2_count_1_cry_6
    input  pin b2v_inst5.un2_count_1_cry_6_c_RNIRV9D2/I3
    instance   b2v_inst5.un2_count_1_cry_6_c_RNIRV9D2 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_6_c_RNIRV9D2/O
    net        b2v_inst5.count_rst_7
    input  pin b2v_inst5.count_RNIHTI33[7]/I2
    instance   b2v_inst5.count_RNIHTI33[7] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIHTI33[7]/O
    net        b2v_inst5.un2_count_1_axb_7
    input  pin b2v_inst5.un2_count_1_cry_7_c/I0
    instance   b2v_inst5.un2_count_1_cry_7_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_7_c/CO
    net        b2v_inst5.un2_count_1_cry_7
    input  pin b2v_inst5.un2_count_1_cry_7_c_RNIS1BD2/I1
    instance   b2v_inst5.un2_count_1_cry_7_c_RNIS1BD2 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_7_c_RNIS1BD2/O
    net        b2v_inst5.count_rst_6
    input  pin b2v_inst5.count_RNIJ0K33[8]/I2
    instance   b2v_inst5.count_RNIJ0K33[8] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIJ0K33[8]/O
    net        b2v_inst5.un2_count_1_axb_8
    input  pin b2v_inst5.un2_count_1_cry_8_c/I0
    instance   b2v_inst5.un2_count_1_cry_8_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_8_c/CO
    net        b2v_inst5.un2_count_1_cry_8
    input  pin b2v_inst5.un2_count_1_cry_8_c_RNIT3CD2/I1
    instance   b2v_inst5.un2_count_1_cry_8_c_RNIT3CD2 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_8_c_RNIT3CD2/O
    net        b2v_inst5.count_rst_5
    input  pin b2v_inst5.count_RNIL3L33[9]/I2
    instance   b2v_inst5.count_RNIL3L33[9] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIL3L33[9]/O
    net        b2v_inst5.count[9]
    input  pin b2v_inst5.un2_count_1_cry_9_c/I0
    instance   b2v_inst5.un2_count_1_cry_9_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_9_c/CO
    net        b2v_inst5.un2_count_1_cry_9
    input  pin b2v_inst5.un2_count_1_cry_9_c_RNIU5DD2/I1
    instance   b2v_inst5.un2_count_1_cry_9_c_RNIU5DD2 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_9_c_RNIU5DD2/O
    net        b2v_inst5.count_rst_4
    input  pin b2v_inst5.count_RNIUDTG3[10]/I2
    instance   b2v_inst5.count_RNIUDTG3[10] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIUDTG3[10]/O
    net        b2v_inst5.un2_count_1_axb_10
    input  pin b2v_inst5.un2_count_1_cry_10_c/I0
    instance   b2v_inst5.un2_count_1_cry_10_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_10_c/CO
    net        b2v_inst5.un2_count_1_cry_10
    input  pin b2v_inst5.un2_count_1_cry_10_c_RNI6B162/I3
    instance   b2v_inst5.un2_count_1_cry_10_c_RNI6B162 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_10_c_RNI6B162/O
    net        b2v_inst5.count_rst_3
    input  pin b2v_inst5.count_RNI7KH93[11]/I2
    instance   b2v_inst5.count_RNI7KH93[11] (cell SB_LUT4)
    output pin b2v_inst5.count_RNI7KH93[11]/O
    net        b2v_inst5.un2_count_1_axb_11
    input  pin b2v_inst5.un2_count_1_cry_11_c/I0
    instance   b2v_inst5.un2_count_1_cry_11_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_11_c/CO
    net        b2v_inst5.un2_count_1_cry_11
    input  pin b2v_inst5.un2_count_1_cry_11_c_RNI7D262/I3
    instance   b2v_inst5.un2_count_1_cry_11_c_RNI7D262 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_11_c_RNI7D262/O
    net        b2v_inst5.count_rst_2
    input  pin b2v_inst5.count_RNI9NI93[12]/I2
    instance   b2v_inst5.count_RNI9NI93[12] (cell SB_LUT4)
    output pin b2v_inst5.count_RNI9NI93[12]/O
    net        b2v_inst5.un2_count_1_axb_12
    input  pin b2v_inst5.un2_count_1_cry_12_c/I0
    instance   b2v_inst5.un2_count_1_cry_12_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_12_c/CO
    net        b2v_inst5.un2_count_1_cry_12
    input  pin b2v_inst5.un2_count_1_cry_12_c_RNI8F362/I1
    instance   b2v_inst5.un2_count_1_cry_12_c_RNI8F362 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_12_c_RNI8F362/O
    net        b2v_inst5.count_rst_1
    input  pin b2v_inst5.count_RNIBQJ93[13]/I2
    instance   b2v_inst5.count_RNIBQJ93[13] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIBQJ93[13]/O
    net        b2v_inst5.count[13]
    input  pin b2v_inst5.un2_count_1_cry_13_c/I0
    instance   b2v_inst5.un2_count_1_cry_13_c (cell SB_CARRY)
    output pin b2v_inst5.un2_count_1_cry_13_c/CO
    net        b2v_inst5.un2_count_1_cry_13
    input  pin b2v_inst5.un2_count_1_cry_13_c_RNI9H462/I3
    instance   b2v_inst5.un2_count_1_cry_13_c_RNI9H462 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_13_c_RNI9H462/O
    net        b2v_inst5.count_rst_0
    input  pin b2v_inst5.count_RNIDTK93[14]/I2
    instance   b2v_inst5.count_RNIDTK93[14] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIDTK93[14]/O
    net        b2v_inst5.count[14]
    input  pin b2v_inst5.count_RNIDNG33_0[5]/I1
    instance   b2v_inst5.count_RNIDNG33_0[5] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIDNG33_0[5]/O
    net        b2v_inst5.count_1_i_a2_1[0]
    input  pin b2v_inst5.count_RNIOUQBP[5]/I0
    instance   b2v_inst5.count_RNIOUQBP[5] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIOUQBP[5]/O
    net        b2v_inst5.N_383
    input  pin b2v_inst5.count_RNI[0]/I0
    instance   b2v_inst5.count_RNI[0] (cell SB_LUT4)
    output pin b2v_inst5.count_RNI[0]/O
    net        b2v_inst5.N_390
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.count[15]
40) instance count_RNIF0M93[15] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[15] (in view: work.rsmrst_pwrgd_block(netlist))
    net        b2v_inst5.count[15]
    input  pin b2v_inst5.un2_count_1_cry_14_c_RNIAJ562/I0
    instance   b2v_inst5.un2_count_1_cry_14_c_RNIAJ562 (cell SB_LUT4)
    output pin b2v_inst5.un2_count_1_cry_14_c_RNIAJ562/O
    net        b2v_inst5.count_rst
    input  pin b2v_inst5.count_RNIF0M93[15]/I2
    instance   b2v_inst5.count_RNIF0M93[15] (cell SB_LUT4)
    output pin b2v_inst5.count_RNIF0M93[15]/O
    net        b2v_inst5.count[15]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.func_state
41) instance func_state_RNI5DROI[1] (in view: work.powerled_block(netlist)), output net func_state (in view: work.powerled_block(netlist))
    net        b2v_inst11.func_state
    input  pin b2v_inst11.func_state_RNI_3[1]/I0
    instance   b2v_inst11.func_state_RNI_3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_3[1]/O
    net        b2v_inst11.func_state_RNI_3[1]
    input  pin b2v_inst11.func_state_RNIE90E1_1[1]/I1
    instance   b2v_inst11.func_state_RNIE90E1_1[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIE90E1_1[1]/O
    net        b2v_inst11.N_329
    input  pin b2v_inst11.func_state_RNIPJ3QF[0]/I0
    instance   b2v_inst11.func_state_RNIPJ3QF[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIPJ3QF[0]/O
    net        b2v_inst11.func_state_1_m2[1]
    input  pin b2v_inst11.func_state_RNI5DROI[1]/I2
    instance   b2v_inst11.func_state_RNI5DROI[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI5DROI[1]/O
    net        b2v_inst11.func_state
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.func_state_RNI_3[1]
42) instance func_state_RNI_3[1] (in view: work.powerled_block(netlist)), output net func_state_RNI_3[1] (in view: work.powerled_block(netlist))
    net        b2v_inst11.func_state_RNI_3[1]
    input  pin b2v_inst11.func_state_RNIDQ4A1_3[1]/I1
    instance   b2v_inst11.func_state_RNIDQ4A1_3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIDQ4A1_3[1]/O
    net        b2v_inst11.N_310
    input  pin b2v_inst11.func_state_RNI3HK63[0]/I0
    instance   b2v_inst11.func_state_RNI3HK63[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI3HK63[0]/O
    net        b2v_inst11.func_state_RNI3HK63[0]
    input  pin b2v_inst11.count_off_RNIS6TRB[7]/I0
    instance   b2v_inst11.count_off_RNIS6TRB[7] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIS6TRB[7]/O
    net        b2v_inst11.count_off[7]
    input  pin b2v_inst11.count_off_RNI[3]/I0
    instance   b2v_inst11.count_off_RNI[3] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNI[3]/O
    net        b2v_inst11.un34_clk_100khz_8
    input  pin b2v_inst11.count_off_RNI_1[1]/I0
    instance   b2v_inst11.count_off_RNI_1[1] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNI_1[1]/O
    net        b2v_inst11.count_off_RNI_1[1]
    input  pin b2v_inst11.func_state_RNI_3[1]/I1
    instance   b2v_inst11.func_state_RNI_3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_3[1]/O
    net        b2v_inst11.func_state_RNI_3[1]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off_RNI_1[1]
43) instance count_off_RNI_1[1] (in view: work.powerled_block(netlist)), output net count_off_RNI_1[1] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_off_RNI_1[1]
    input  pin b2v_inst11.func_state_RNI_0[1]/I1
    instance   b2v_inst11.func_state_RNI_0[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_0[1]/O
    net        b2v_inst11.N_363
    input  pin b2v_inst11.func_state_RNIOIJA4[0]/I1
    instance   b2v_inst11.func_state_RNIOIJA4[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIOIJA4[0]/O
    net        b2v_inst11.func_state_RNIOIJA4_0[0]
    input  pin b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA/I0
    instance   b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA/O
    net        b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA
    input  pin b2v_inst11.count_clk_RNIE5D96[14]/I1
    instance   b2v_inst11.count_clk_RNIE5D96[14] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIE5D96[14]/O
    net        b2v_inst11.count_clk[14]
    input  pin b2v_inst11.count_clk_RNI[15]/I0
    instance   b2v_inst11.count_clk_RNI[15] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI[15]/O
    net        b2v_inst11.N_172
    input  pin b2v_inst11.count_clk_RNI_2[1]/I0
    instance   b2v_inst11.count_clk_RNI_2[1] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI_2[1]/O
    net        b2v_inst11.N_421
    input  pin b2v_inst11.func_state_RNIDQ4A1_3[1]/I2
    instance   b2v_inst11.func_state_RNIDQ4A1_3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIDQ4A1_3[1]/O
    net        b2v_inst11.N_310
    input  pin b2v_inst11.func_state_RNI3HK63[0]/I0
    instance   b2v_inst11.func_state_RNI3HK63[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI3HK63[0]/O
    net        b2v_inst11.func_state_RNI3HK63[0]
    input  pin b2v_inst11.count_off_RNIS6TRB[7]/I0
    instance   b2v_inst11.count_off_RNIS6TRB[7] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIS6TRB[7]/O
    net        b2v_inst11.count_off[7]
    input  pin b2v_inst11.count_off_RNI[3]/I0
    instance   b2v_inst11.count_off_RNI[3] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNI[3]/O
    net        b2v_inst11.un34_clk_100khz_8
    input  pin b2v_inst11.count_off_RNI_1[1]/I0
    instance   b2v_inst11.count_off_RNI_1[1] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNI_1[1]/O
    net        b2v_inst11.count_off_RNI_1[1]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.N_172
44) instance count_clk_RNI[15] (in view: work.powerled_block(netlist)), output net N_172 (in view: work.powerled_block(netlist))
    net        b2v_inst11.N_172
    input  pin b2v_inst11.count_clk_RNI_0[1]/I0
    instance   b2v_inst11.count_clk_RNI_0[1] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI_0[1]/O
    net        b2v_inst11.N_187
    input  pin b2v_inst11.count_clk_RNI[6]/I0
    instance   b2v_inst11.count_clk_RNI[6] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI[6]/O
    net        b2v_inst11.count_clk_RNI[6]
    input  pin b2v_inst11.count_clk_RNI_1[6]/I0
    instance   b2v_inst11.count_clk_RNI_1[6] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI_1[6]/O
    net        b2v_inst11.N_195_i
    input  pin b2v_inst11.func_state_RNIV9G81[1]/I2
    instance   b2v_inst11.func_state_RNIV9G81[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIV9G81[1]/O
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_0
    input  pin b2v_inst11.func_state_RNIOIJA4[0]/I2
    instance   b2v_inst11.func_state_RNIOIJA4[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIOIJA4[0]/O
    net        b2v_inst11.func_state_RNIOIJA4_0[0]
    input  pin b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA/I0
    instance   b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA/O
    net        b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA
    input  pin b2v_inst11.count_clk_RNIE5D96[14]/I1
    instance   b2v_inst11.count_clk_RNIE5D96[14] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIE5D96[14]/O
    net        b2v_inst11.count_clk[14]
    input  pin b2v_inst11.count_clk_RNI[15]/I0
    instance   b2v_inst11.count_clk_RNI[15] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI[15]/O
    net        b2v_inst11.N_172
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.func_state_RNIOIJA4_0[0]
45) instance func_state_RNIOIJA4[0] (in view: work.powerled_block(netlist)), output net func_state_RNIOIJA4_0[0] (in view: work.powerled_block(netlist))
    net        b2v_inst11.func_state_RNIOIJA4_0[0]
    input  pin b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5/I0
    instance   b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5/O
    net        b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5
    input  pin b2v_inst11.count_clk_RNIMV0A6[9]/I1
    instance   b2v_inst11.count_clk_RNIMV0A6[9] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIMV0A6[9]/O
    net        b2v_inst11.count_clk[9]
    input  pin b2v_inst11.count_clk_RNI_0[1]/I1
    instance   b2v_inst11.count_clk_RNI_0[1] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI_0[1]/O
    net        b2v_inst11.N_187
    input  pin b2v_inst11.count_clk_RNI[6]/I0
    instance   b2v_inst11.count_clk_RNI[6] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI[6]/O
    net        b2v_inst11.count_clk_RNI[6]
    input  pin b2v_inst11.count_clk_RNI_1[6]/I0
    instance   b2v_inst11.count_clk_RNI_1[6] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI_1[6]/O
    net        b2v_inst11.N_195_i
    input  pin b2v_inst11.func_state_RNIV9G81[1]/I2
    instance   b2v_inst11.func_state_RNIV9G81[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIV9G81[1]/O
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_0
    input  pin b2v_inst11.func_state_RNIOIJA4[0]/I2
    instance   b2v_inst11.func_state_RNIOIJA4[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIOIJA4[0]/O
    net        b2v_inst11.func_state_RNIOIJA4_0[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[9]
46) instance count_clk_RNIMV0A6[9] (in view: work.powerled_block(netlist)), output net count_clk[9] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[9]
    input  pin b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5/I1
    instance   b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5/O
    net        b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5
    input  pin b2v_inst11.count_clk_RNIMV0A6[9]/I1
    instance   b2v_inst11.count_clk_RNIMV0A6[9] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIMV0A6[9]/O
    net        b2v_inst11.count_clk[9]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[8]
47) instance count_clk_RNIKSV96[8] (in view: work.powerled_block(netlist)), output net count_clk[8] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[8]
    input  pin b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5/I1
    instance   b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5/O
    net        b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5
    input  pin b2v_inst11.count_clk_RNIKSV96[8]/I1
    instance   b2v_inst11.count_clk_RNIKSV96[8] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIKSV96[8]/O
    net        b2v_inst11.count_clk[8]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[7]
48) instance count_clk_RNIIPU96[7] (in view: work.powerled_block(netlist)), output net count_clk[7] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[7]
    input  pin b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5/I1
    instance   b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5/O
    net        b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5
    input  pin b2v_inst11.count_clk_RNIIPU96[7]/I1
    instance   b2v_inst11.count_clk_RNIIPU96[7] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIIPU96[7]/O
    net        b2v_inst11.count_clk[7]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[6]
49) instance count_clk_RNIGMT96[6] (in view: work.powerled_block(netlist)), output net count_clk[6] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[6]
    input  pin b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5/I1
    instance   b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5/O
    net        b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5
    input  pin b2v_inst11.count_clk_RNIGMT96[6]/I1
    instance   b2v_inst11.count_clk_RNIGMT96[6] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIGMT96[6]/O
    net        b2v_inst11.count_clk[6]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[5]
50) instance count_clk_RNIEJS96[5] (in view: work.powerled_block(netlist)), output net count_clk[5] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[5]
    input  pin b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5/I1
    instance   b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5/O
    net        b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5
    input  pin b2v_inst11.count_clk_RNIEJS96[5]/I1
    instance   b2v_inst11.count_clk_RNIEJS96[5] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIEJS96[5]/O
    net        b2v_inst11.count_clk[5]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[4]
51) instance count_clk_RNICGR96[4] (in view: work.powerled_block(netlist)), output net count_clk[4] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[4]
    input  pin b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5/I1
    instance   b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5/O
    net        b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5
    input  pin b2v_inst11.count_clk_RNICGR96[4]/I1
    instance   b2v_inst11.count_clk_RNICGR96[4] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNICGR96[4]/O
    net        b2v_inst11.count_clk[4]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.func_state_0
52) instance func_state_RNIFBUCK[0] (in view: work.powerled_block(netlist)), output net func_state_0 (in view: work.powerled_block(netlist))
    net        b2v_inst11.func_state_0
    input  pin b2v_inst11.func_state_RNI5DLR_1[0]/I0
    instance   b2v_inst11.func_state_RNI5DLR_1[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI5DLR_1[0]/O
    net        b2v_inst11.N_328
    input  pin b2v_inst11.func_state_RNI4J6EH[0]/I0
    instance   b2v_inst11.func_state_RNI4J6EH[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI4J6EH[0]/O
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_RNIFBUCK[0]/I2
    instance   b2v_inst11.func_state_RNIFBUCK[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIFBUCK[0]/O
    net        b2v_inst11.func_state_0
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.N_2997_i
53) instance func_state_RNI_0[0] (in view: work.powerled_block(netlist)), output net N_2997_i (in view: work.powerled_block(netlist))
    net        b2v_inst11.N_2997_i
    input  pin b2v_inst11.func_state_RNI5DLR[1]/I2
    instance   b2v_inst11.func_state_RNI5DLR[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI5DLR[1]/O
    net        b2v_inst11.func_state_1_ss0_i_0_o2_0
    input  pin b2v_inst11.func_state_RNIGGL83[1]/I2
    instance   b2v_inst11.func_state_RNIGGL83[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIGGL83[1]/O
    net        b2v_inst11.N_423
    input  pin b2v_inst11.func_state_RNI4J6EH[0]/I1
    instance   b2v_inst11.func_state_RNI4J6EH[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI4J6EH[0]/O
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_RNIFBUCK[0]/I2
    instance   b2v_inst11.func_state_RNIFBUCK[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIFBUCK[0]/O
    net        b2v_inst11.func_state_0
    input  pin b2v_inst11.func_state_RNI_0[0]/I0
    instance   b2v_inst11.func_state_RNI_0[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_0[0]/O
    net        b2v_inst11.N_2997_i
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.func_state_RNIDQ4A1_1[1]
54) instance func_state_RNIDQ4A1_1[1] (in view: work.powerled_block(netlist)), output net func_state_RNIDQ4A1_1[1] (in view: work.powerled_block(netlist))
    net        b2v_inst11.func_state_RNIDQ4A1_1[1]
    input  pin b2v_inst11.dutycycle_RNIUNP65[11]/I1
    instance   b2v_inst11.dutycycle_RNIUNP65[11] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIUNP65[11]/O
    net        b2v_inst11.dutycycle_7
    input  pin b2v_inst11.dutycycle_RNI_2[11]/I0
    instance   b2v_inst11.dutycycle_RNI_2[11] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_2[11]/O
    net        b2v_inst11.dutycycle_RNI_2[11]
    input  pin b2v_inst11.dutycycle_RNI_3[12]/I0
    instance   b2v_inst11.dutycycle_RNI_3[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_3[12]/O
    net        b2v_inst11.N_359
    input  pin b2v_inst11.dutycycle_RNI_5[0]/I0
    instance   b2v_inst11.dutycycle_RNI_5[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_5[0]/O
    net        b2v_inst11.dutycycle_RNI_5[0]
    input  pin b2v_inst11.dutycycle_RNI_11[0]/I0
    instance   b2v_inst11.dutycycle_RNI_11[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_11[0]/O
    net        b2v_inst11.dutycycle_RNI_11[0]
    input  pin b2v_inst11.dutycycle_RNII3IJG[5]/I0
    instance   b2v_inst11.dutycycle_RNII3IJG[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNII3IJG[5]/O
    net        b2v_inst11.dutycycle_eena_14
    input  pin b2v_inst11.dutycycle_RNIVBOBM[5]/I1
    instance   b2v_inst11.dutycycle_RNIVBOBM[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIVBOBM[5]/O
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.dutycycle_RNI_4[0]/I0
    instance   b2v_inst11.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_4[0]/O
    net        b2v_inst11.dutycycle_RNI_4[0]
    input  pin b2v_inst11.dutycycle_RNI_3[2]/I0
    instance   b2v_inst11.dutycycle_RNI_3[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_3[2]/O
    net        b2v_inst11.dutycycle_RNI_3[2]
    input  pin b2v_inst11.func_state_RNI_1[1]/I2
    instance   b2v_inst11.func_state_RNI_1[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_1[1]/O
    net        b2v_inst11.func_state_1_m2s2_i_0
    input  pin b2v_inst11.func_state_RNI0BK54[1]/I3
    instance   b2v_inst11.func_state_RNI0BK54[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI0BK54[1]/O
    net        b2v_inst11.N_73
    input  pin b2v_inst11.func_state_RNI4J6EH[0]/I2
    instance   b2v_inst11.func_state_RNI4J6EH[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI4J6EH[0]/O
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_RNIFBUCK[0]/I2
    instance   b2v_inst11.func_state_RNIFBUCK[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIFBUCK[0]/O
    net        b2v_inst11.func_state_0
    input  pin b2v_inst11.func_state_RNI_0[0]/I0
    instance   b2v_inst11.func_state_RNI_0[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_0[0]/O
    net        b2v_inst11.N_2997_i
    input  pin b2v_inst11.func_state_RNI958Q5[1]/I2
    instance   b2v_inst11.func_state_RNI958Q5[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI958Q5[1]/O
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_RNIADQ96[3]/I0
    instance   b2v_inst11.count_clk_RNIADQ96[3] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIADQ96[3]/O
    net        b2v_inst11.count_clk[3]
    input  pin b2v_inst11.un1_count_clk_2_cry_3_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_3_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_3_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_3
    input  pin b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5/O
    net        b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5
    input  pin b2v_inst11.count_clk_RNICGR96[4]/I1
    instance   b2v_inst11.count_clk_RNICGR96[4] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNICGR96[4]/O
    net        b2v_inst11.count_clk[4]
    input  pin b2v_inst11.un1_count_clk_2_cry_4_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_4_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_4_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_4
    input  pin b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5/O
    net        b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5
    input  pin b2v_inst11.count_clk_RNIEJS96[5]/I1
    instance   b2v_inst11.count_clk_RNIEJS96[5] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIEJS96[5]/O
    net        b2v_inst11.count_clk[5]
    input  pin b2v_inst11.un1_count_clk_2_cry_5_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_5_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_5_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_5
    input  pin b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5/O
    net        b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5
    input  pin b2v_inst11.count_clk_RNIGMT96[6]/I1
    instance   b2v_inst11.count_clk_RNIGMT96[6] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIGMT96[6]/O
    net        b2v_inst11.count_clk[6]
    input  pin b2v_inst11.un1_count_clk_2_cry_6_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_6_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_6_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_6
    input  pin b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5/O
    net        b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5
    input  pin b2v_inst11.count_clk_RNIIPU96[7]/I1
    instance   b2v_inst11.count_clk_RNIIPU96[7] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIIPU96[7]/O
    net        b2v_inst11.count_clk[7]
    input  pin b2v_inst11.un1_count_clk_2_cry_7_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_7_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_7_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_7_c
    input  pin b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5/O
    net        b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5
    input  pin b2v_inst11.count_clk_RNIKSV96[8]/I1
    instance   b2v_inst11.count_clk_RNIKSV96[8] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIKSV96[8]/O
    net        b2v_inst11.count_clk[8]
    input  pin b2v_inst11.un1_count_clk_2_cry_8_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_8_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_8_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_8_c
    input  pin b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5/O
    net        b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5
    input  pin b2v_inst11.count_clk_RNIMV0A6[9]/I1
    instance   b2v_inst11.count_clk_RNIMV0A6[9] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIMV0A6[9]/O
    net        b2v_inst11.count_clk[9]
    input  pin b2v_inst11.count_clk_RNI_0[1]/I1
    instance   b2v_inst11.count_clk_RNI_0[1] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI_0[1]/O
    net        b2v_inst11.N_187
    input  pin b2v_inst11.count_clk_RNI[6]/I0
    instance   b2v_inst11.count_clk_RNI[6] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI[6]/O
    net        b2v_inst11.count_clk_RNI[6]
    input  pin b2v_inst11.count_clk_RNI_1[6]/I0
    instance   b2v_inst11.count_clk_RNI_1[6] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI_1[6]/O
    net        b2v_inst11.N_195_i
    input  pin b2v_inst11.func_state_RNIV9G81[1]/I2
    instance   b2v_inst11.func_state_RNIV9G81[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIV9G81[1]/O
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_0
    input  pin b2v_inst11.func_state_RNIOIJA4[0]/I2
    instance   b2v_inst11.func_state_RNIOIJA4[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIOIJA4[0]/O
    net        b2v_inst11.func_state_RNIOIJA4_0[0]
    input  pin b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA/I0
    instance   b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA/O
    net        b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA
    input  pin b2v_inst11.count_clk_RNIE5D96[14]/I1
    instance   b2v_inst11.count_clk_RNIE5D96[14] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIE5D96[14]/O
    net        b2v_inst11.count_clk[14]
    input  pin b2v_inst11.count_clk_RNI[15]/I0
    instance   b2v_inst11.count_clk_RNI[15] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI[15]/O
    net        b2v_inst11.N_172
    input  pin b2v_inst11.count_clk_RNI_2[1]/I0
    instance   b2v_inst11.count_clk_RNI_2[1] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI_2[1]/O
    net        b2v_inst11.N_421
    input  pin b2v_inst11.func_state_RNIDQ4A1_3[1]/I2
    instance   b2v_inst11.func_state_RNIDQ4A1_3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIDQ4A1_3[1]/O
    net        b2v_inst11.N_310
    input  pin b2v_inst11.func_state_RNI3HK63[0]/I0
    instance   b2v_inst11.func_state_RNI3HK63[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI3HK63[0]/O
    net        b2v_inst11.func_state_RNI3HK63[0]
    input  pin b2v_inst11.count_off_RNIS6TRB[7]/I0
    instance   b2v_inst11.count_off_RNIS6TRB[7] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIS6TRB[7]/O
    net        b2v_inst11.count_off[7]
    input  pin b2v_inst11.count_off_RNI[3]/I0
    instance   b2v_inst11.count_off_RNI[3] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNI[3]/O
    net        b2v_inst11.un34_clk_100khz_8
    input  pin b2v_inst11.count_off_RNI_1[1]/I0
    instance   b2v_inst11.count_off_RNI_1[1] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNI_1[1]/O
    net        b2v_inst11.count_off_RNI_1[1]
    input  pin b2v_inst11.func_state_RNI_3[1]/I1
    instance   b2v_inst11.func_state_RNI_3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_3[1]/O
    net        b2v_inst11.func_state_RNI_3[1]
    input  pin b2v_inst11.func_state_RNIE90E1_1[1]/I1
    instance   b2v_inst11.func_state_RNIE90E1_1[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIE90E1_1[1]/O
    net        b2v_inst11.N_329
    input  pin b2v_inst11.func_state_RNIPJ3QF[0]/I0
    instance   b2v_inst11.func_state_RNIPJ3QF[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIPJ3QF[0]/O
    net        b2v_inst11.func_state_1_m2[1]
    input  pin b2v_inst11.func_state_RNI5DROI[1]/I2
    instance   b2v_inst11.func_state_RNI5DROI[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI5DROI[1]/O
    net        b2v_inst11.func_state
    input  pin b2v_inst11.func_state_RNIDQ4A1[1]/I0
    instance   b2v_inst11.func_state_RNIDQ4A1[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIDQ4A1[1]/O
    net        b2v_inst11.func_state_RNIDQ4A1[1]
    input  pin b2v_inst11.func_state_RNIDQ4A1_1[1]/I0
    instance   b2v_inst11.func_state_RNIDQ4A1_1[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIDQ4A1_1[1]/O
    net        b2v_inst11.func_state_RNIDQ4A1_1[1]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.func_state_RNIDQ4A1[1]
55) instance func_state_RNIDQ4A1[1] (in view: work.powerled_block(netlist)), output net func_state_RNIDQ4A1[1] (in view: work.powerled_block(netlist))
    net        b2v_inst11.func_state_RNIDQ4A1[1]
    input  pin b2v_inst11.func_state_RNIDQ4A1_0[1]/I0
    instance   b2v_inst11.func_state_RNIDQ4A1_0[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIDQ4A1_0[1]/O
    net        b2v_inst11.N_302
    input  pin b2v_inst11.func_state_RNIFIGD3[1]/I1
    instance   b2v_inst11.func_state_RNIFIGD3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIFIGD3[1]/O
    net        b2v_inst11.func_state_RNIFIGD3[1]
    input  pin b2v_inst11.dutycycle_RNIUNP65[11]/I2
    instance   b2v_inst11.dutycycle_RNIUNP65[11] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIUNP65[11]/O
    net        b2v_inst11.dutycycle_7
    input  pin b2v_inst11.dutycycle_RNI_2[11]/I0
    instance   b2v_inst11.dutycycle_RNI_2[11] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_2[11]/O
    net        b2v_inst11.dutycycle_RNI_2[11]
    input  pin b2v_inst11.dutycycle_RNI_3[12]/I0
    instance   b2v_inst11.dutycycle_RNI_3[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_3[12]/O
    net        b2v_inst11.N_359
    input  pin b2v_inst11.dutycycle_RNI_5[0]/I0
    instance   b2v_inst11.dutycycle_RNI_5[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_5[0]/O
    net        b2v_inst11.dutycycle_RNI_5[0]
    input  pin b2v_inst11.dutycycle_RNI_11[0]/I0
    instance   b2v_inst11.dutycycle_RNI_11[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_11[0]/O
    net        b2v_inst11.dutycycle_RNI_11[0]
    input  pin b2v_inst11.dutycycle_RNII3IJG[5]/I0
    instance   b2v_inst11.dutycycle_RNII3IJG[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNII3IJG[5]/O
    net        b2v_inst11.dutycycle_eena_14
    input  pin b2v_inst11.dutycycle_RNIVBOBM[5]/I1
    instance   b2v_inst11.dutycycle_RNIVBOBM[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIVBOBM[5]/O
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.dutycycle_RNI_4[0]/I0
    instance   b2v_inst11.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_4[0]/O
    net        b2v_inst11.dutycycle_RNI_4[0]
    input  pin b2v_inst11.dutycycle_RNI_3[2]/I0
    instance   b2v_inst11.dutycycle_RNI_3[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_3[2]/O
    net        b2v_inst11.dutycycle_RNI_3[2]
    input  pin b2v_inst11.func_state_RNI_1[1]/I2
    instance   b2v_inst11.func_state_RNI_1[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_1[1]/O
    net        b2v_inst11.func_state_1_m2s2_i_0
    input  pin b2v_inst11.func_state_RNI0BK54[1]/I3
    instance   b2v_inst11.func_state_RNI0BK54[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI0BK54[1]/O
    net        b2v_inst11.N_73
    input  pin b2v_inst11.func_state_RNI4J6EH[0]/I2
    instance   b2v_inst11.func_state_RNI4J6EH[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI4J6EH[0]/O
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_RNIFBUCK[0]/I2
    instance   b2v_inst11.func_state_RNIFBUCK[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIFBUCK[0]/O
    net        b2v_inst11.func_state_0
    input  pin b2v_inst11.func_state_RNI_0[0]/I0
    instance   b2v_inst11.func_state_RNI_0[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_0[0]/O
    net        b2v_inst11.N_2997_i
    input  pin b2v_inst11.func_state_RNI958Q5[1]/I2
    instance   b2v_inst11.func_state_RNI958Q5[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI958Q5[1]/O
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_RNIADQ96[3]/I0
    instance   b2v_inst11.count_clk_RNIADQ96[3] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIADQ96[3]/O
    net        b2v_inst11.count_clk[3]
    input  pin b2v_inst11.un1_count_clk_2_cry_3_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_3_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_3_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_3
    input  pin b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5/O
    net        b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5
    input  pin b2v_inst11.count_clk_RNICGR96[4]/I1
    instance   b2v_inst11.count_clk_RNICGR96[4] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNICGR96[4]/O
    net        b2v_inst11.count_clk[4]
    input  pin b2v_inst11.un1_count_clk_2_cry_4_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_4_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_4_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_4
    input  pin b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5/O
    net        b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5
    input  pin b2v_inst11.count_clk_RNIEJS96[5]/I1
    instance   b2v_inst11.count_clk_RNIEJS96[5] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIEJS96[5]/O
    net        b2v_inst11.count_clk[5]
    input  pin b2v_inst11.un1_count_clk_2_cry_5_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_5_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_5_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_5
    input  pin b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5/O
    net        b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5
    input  pin b2v_inst11.count_clk_RNIGMT96[6]/I1
    instance   b2v_inst11.count_clk_RNIGMT96[6] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIGMT96[6]/O
    net        b2v_inst11.count_clk[6]
    input  pin b2v_inst11.un1_count_clk_2_cry_6_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_6_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_6_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_6
    input  pin b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5/O
    net        b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5
    input  pin b2v_inst11.count_clk_RNIIPU96[7]/I1
    instance   b2v_inst11.count_clk_RNIIPU96[7] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIIPU96[7]/O
    net        b2v_inst11.count_clk[7]
    input  pin b2v_inst11.un1_count_clk_2_cry_7_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_7_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_7_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_7_c
    input  pin b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5/O
    net        b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5
    input  pin b2v_inst11.count_clk_RNIKSV96[8]/I1
    instance   b2v_inst11.count_clk_RNIKSV96[8] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIKSV96[8]/O
    net        b2v_inst11.count_clk[8]
    input  pin b2v_inst11.un1_count_clk_2_cry_8_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_8_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_8_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_8_c
    input  pin b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5/O
    net        b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5
    input  pin b2v_inst11.count_clk_RNIMV0A6[9]/I1
    instance   b2v_inst11.count_clk_RNIMV0A6[9] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIMV0A6[9]/O
    net        b2v_inst11.count_clk[9]
    input  pin b2v_inst11.count_clk_RNI_0[1]/I1
    instance   b2v_inst11.count_clk_RNI_0[1] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI_0[1]/O
    net        b2v_inst11.N_187
    input  pin b2v_inst11.count_clk_RNI[6]/I0
    instance   b2v_inst11.count_clk_RNI[6] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI[6]/O
    net        b2v_inst11.count_clk_RNI[6]
    input  pin b2v_inst11.count_clk_RNI_1[6]/I0
    instance   b2v_inst11.count_clk_RNI_1[6] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI_1[6]/O
    net        b2v_inst11.N_195_i
    input  pin b2v_inst11.func_state_RNIV9G81[1]/I2
    instance   b2v_inst11.func_state_RNIV9G81[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIV9G81[1]/O
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_0
    input  pin b2v_inst11.func_state_RNIOIJA4[0]/I2
    instance   b2v_inst11.func_state_RNIOIJA4[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIOIJA4[0]/O
    net        b2v_inst11.func_state_RNIOIJA4_0[0]
    input  pin b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA/I0
    instance   b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA/O
    net        b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA
    input  pin b2v_inst11.count_clk_RNIE5D96[14]/I1
    instance   b2v_inst11.count_clk_RNIE5D96[14] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIE5D96[14]/O
    net        b2v_inst11.count_clk[14]
    input  pin b2v_inst11.count_clk_RNI[15]/I0
    instance   b2v_inst11.count_clk_RNI[15] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI[15]/O
    net        b2v_inst11.N_172
    input  pin b2v_inst11.count_clk_RNI_2[1]/I0
    instance   b2v_inst11.count_clk_RNI_2[1] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI_2[1]/O
    net        b2v_inst11.N_421
    input  pin b2v_inst11.func_state_RNIDQ4A1_3[1]/I2
    instance   b2v_inst11.func_state_RNIDQ4A1_3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIDQ4A1_3[1]/O
    net        b2v_inst11.N_310
    input  pin b2v_inst11.func_state_RNI3HK63[0]/I0
    instance   b2v_inst11.func_state_RNI3HK63[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI3HK63[0]/O
    net        b2v_inst11.func_state_RNI3HK63[0]
    input  pin b2v_inst11.count_off_RNIS6TRB[7]/I0
    instance   b2v_inst11.count_off_RNIS6TRB[7] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIS6TRB[7]/O
    net        b2v_inst11.count_off[7]
    input  pin b2v_inst11.count_off_RNI[3]/I0
    instance   b2v_inst11.count_off_RNI[3] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNI[3]/O
    net        b2v_inst11.un34_clk_100khz_8
    input  pin b2v_inst11.count_off_RNI_1[1]/I0
    instance   b2v_inst11.count_off_RNI_1[1] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNI_1[1]/O
    net        b2v_inst11.count_off_RNI_1[1]
    input  pin b2v_inst11.func_state_RNI_3[1]/I1
    instance   b2v_inst11.func_state_RNI_3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_3[1]/O
    net        b2v_inst11.func_state_RNI_3[1]
    input  pin b2v_inst11.func_state_RNIE90E1_1[1]/I1
    instance   b2v_inst11.func_state_RNIE90E1_1[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIE90E1_1[1]/O
    net        b2v_inst11.N_329
    input  pin b2v_inst11.func_state_RNIPJ3QF[0]/I0
    instance   b2v_inst11.func_state_RNIPJ3QF[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIPJ3QF[0]/O
    net        b2v_inst11.func_state_1_m2[1]
    input  pin b2v_inst11.func_state_RNI5DROI[1]/I2
    instance   b2v_inst11.func_state_RNI5DROI[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI5DROI[1]/O
    net        b2v_inst11.func_state
    input  pin b2v_inst11.func_state_RNIDQ4A1[1]/I0
    instance   b2v_inst11.func_state_RNIDQ4A1[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIDQ4A1[1]/O
    net        b2v_inst11.func_state_RNIDQ4A1[1]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_RNI_2[11]
56) instance dutycycle_RNI_2[11] (in view: work.powerled_block(netlist)), output net dutycycle_RNI_2[11] (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_RNI_2[11]
    input  pin b2v_inst11.func_state_RNIDQ4A1_0[1]/I1
    instance   b2v_inst11.func_state_RNIDQ4A1_0[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIDQ4A1_0[1]/O
    net        b2v_inst11.N_302
    input  pin b2v_inst11.func_state_RNIFIGD3[1]/I1
    instance   b2v_inst11.func_state_RNIFIGD3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIFIGD3[1]/O
    net        b2v_inst11.func_state_RNIFIGD3[1]
    input  pin b2v_inst11.dutycycle_RNIUNP65[11]/I2
    instance   b2v_inst11.dutycycle_RNIUNP65[11] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIUNP65[11]/O
    net        b2v_inst11.dutycycle_7
    input  pin b2v_inst11.dutycycle_RNI_2[11]/I0
    instance   b2v_inst11.dutycycle_RNI_2[11] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_2[11]/O
    net        b2v_inst11.dutycycle_RNI_2[11]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_10
57) instance dutycycle_RNI0RQ65[12] (in view: work.powerled_block(netlist)), output net dutycycle_10 (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_10
    input  pin b2v_inst11.dutycycle_RNIDQ4A1[12]/I1
    instance   b2v_inst11.dutycycle_RNIDQ4A1[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIDQ4A1[12]/O
    net        b2v_inst11.N_301
    input  pin b2v_inst11.dutycycle_RNIFIGD3[12]/I1
    instance   b2v_inst11.dutycycle_RNIFIGD3[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIFIGD3[12]/O
    net        b2v_inst11.dutycycle_RNIFIGD3[12]
    input  pin b2v_inst11.dutycycle_RNI0RQ65[12]/I2
    instance   b2v_inst11.dutycycle_RNI0RQ65[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI0RQ65[12]/O
    net        b2v_inst11.dutycycle_10
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.N_232_N
58) instance dutycycle_RNIO8A55[12] (in view: work.powerled_block(netlist)), output net N_232_N (in view: work.powerled_block(netlist))
    net        b2v_inst11.N_232_N
    input  pin b2v_inst11.dutycycle_RNIFIGD3[12]/I2
    instance   b2v_inst11.dutycycle_RNIFIGD3[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIFIGD3[12]/O
    net        b2v_inst11.dutycycle_RNIFIGD3[12]
    input  pin b2v_inst11.dutycycle_RNI0RQ65[12]/I2
    instance   b2v_inst11.dutycycle_RNI0RQ65[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI0RQ65[12]/O
    net        b2v_inst11.dutycycle_10
    input  pin b2v_inst11.dutycycle_RNIDQ4A1_0[12]/I2
    instance   b2v_inst11.dutycycle_RNIDQ4A1_0[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIDQ4A1_0[12]/O
    net        b2v_inst11.N_392_N
    input  pin b2v_inst11.dutycycle_RNIO8A55[12]/I0
    instance   b2v_inst11.dutycycle_RNIO8A55[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIO8A55[12]/O
    net        b2v_inst11.N_232_N
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_7
59) instance dutycycle_RNIUNP65[11] (in view: work.powerled_block(netlist)), output net dutycycle_7 (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_7
    input  pin b2v_inst11.un1_dutycycle_94_cry_11_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_11_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_11_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_11_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_11_c_RNISPQ5/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_11_c_RNISPQ5 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_11_c_RNISPQ5/O
    net        b2v_inst11.un1_dutycycle_94_cry_11_c_RNISPQ5
    input  pin b2v_inst11.dutycycle_RNI0RQ65[12]/I3
    instance   b2v_inst11.dutycycle_RNI0RQ65[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI0RQ65[12]/O
    net        b2v_inst11.dutycycle_10
    input  pin b2v_inst11.dutycycle_RNIDQ4A1_0[12]/I2
    instance   b2v_inst11.dutycycle_RNIDQ4A1_0[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIDQ4A1_0[12]/O
    net        b2v_inst11.N_392_N
    input  pin b2v_inst11.dutycycle_RNIO8A55[12]/I0
    instance   b2v_inst11.dutycycle_RNIO8A55[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIO8A55[12]/O
    net        b2v_inst11.N_232_N
    input  pin b2v_inst11.func_state_RNIFIGD3[1]/I2
    instance   b2v_inst11.func_state_RNIFIGD3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIFIGD3[1]/O
    net        b2v_inst11.func_state_RNIFIGD3[1]
    input  pin b2v_inst11.dutycycle_RNIUNP65[11]/I2
    instance   b2v_inst11.dutycycle_RNIUNP65[11] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIUNP65[11]/O
    net        b2v_inst11.dutycycle_7
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_RNI_4[0]
60) instance dutycycle_RNI_4[0] (in view: work.powerled_block(netlist)), output net dutycycle_RNI_4[0] (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_RNI_4[0]
    input  pin b2v_inst11.func_state_RNI[0]/I0
    instance   b2v_inst11.func_state_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI[0]/O
    net        b2v_inst11.func_state_RNI[0]
    input  pin b2v_inst11.func_state_RNI_2[0]/I0
    instance   b2v_inst11.func_state_RNI_2[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_2[0]/O
    net        b2v_inst11.N_418
    input  pin b2v_inst11.func_state_RNIDQ4A1_6[1]/I0
    instance   b2v_inst11.func_state_RNIDQ4A1_6[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIDQ4A1_6[1]/O
    net        b2v_inst11.dutycycle_en_2_1
    input  pin b2v_inst11.dutycycle_RNIQ0M87[10]/I1
    instance   b2v_inst11.dutycycle_RNIQ0M87[10] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIQ0M87[10]/O
    net        b2v_inst11.dutycycle_RNIQ0M87[10]
    input  pin b2v_inst11.dutycycle_RNI0BC59[10]/I2
    instance   b2v_inst11.dutycycle_RNI0BC59[10] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI0BC59[10]/O
    net        b2v_inst11.dutycycle_5
    input  pin b2v_inst11.un1_dutycycle_94_cry_10_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_10_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_10_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_10
    input  pin b2v_inst11.un1_dutycycle_94_cry_11_c/CI
    instance   b2v_inst11.un1_dutycycle_94_cry_11_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_11_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_11_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_11_c_RNISPQ5/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_11_c_RNISPQ5 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_11_c_RNISPQ5/O
    net        b2v_inst11.un1_dutycycle_94_cry_11_c_RNISPQ5
    input  pin b2v_inst11.dutycycle_RNI0RQ65[12]/I3
    instance   b2v_inst11.dutycycle_RNI0RQ65[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI0RQ65[12]/O
    net        b2v_inst11.dutycycle_10
    input  pin b2v_inst11.dutycycle_RNIDQ4A1_0[12]/I2
    instance   b2v_inst11.dutycycle_RNIDQ4A1_0[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIDQ4A1_0[12]/O
    net        b2v_inst11.N_392_N
    input  pin b2v_inst11.dutycycle_RNIO8A55[12]/I0
    instance   b2v_inst11.dutycycle_RNIO8A55[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIO8A55[12]/O
    net        b2v_inst11.N_232_N
    input  pin b2v_inst11.func_state_RNIFIGD3[1]/I2
    instance   b2v_inst11.func_state_RNIFIGD3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIFIGD3[1]/O
    net        b2v_inst11.func_state_RNIFIGD3[1]
    input  pin b2v_inst11.dutycycle_RNIUNP65[11]/I2
    instance   b2v_inst11.dutycycle_RNIUNP65[11] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIUNP65[11]/O
    net        b2v_inst11.dutycycle_7
    input  pin b2v_inst11.dutycycle_RNI_2[11]/I0
    instance   b2v_inst11.dutycycle_RNI_2[11] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_2[11]/O
    net        b2v_inst11.dutycycle_RNI_2[11]
    input  pin b2v_inst11.dutycycle_RNI_3[12]/I0
    instance   b2v_inst11.dutycycle_RNI_3[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_3[12]/O
    net        b2v_inst11.N_359
    input  pin b2v_inst11.dutycycle_RNI_5[0]/I0
    instance   b2v_inst11.dutycycle_RNI_5[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_5[0]/O
    net        b2v_inst11.dutycycle_RNI_5[0]
    input  pin b2v_inst11.dutycycle_RNI_11[0]/I0
    instance   b2v_inst11.dutycycle_RNI_11[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_11[0]/O
    net        b2v_inst11.dutycycle_RNI_11[0]
    input  pin b2v_inst11.dutycycle_RNII3IJG[5]/I0
    instance   b2v_inst11.dutycycle_RNII3IJG[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNII3IJG[5]/O
    net        b2v_inst11.dutycycle_eena_14
    input  pin b2v_inst11.dutycycle_RNIVBOBM[5]/I1
    instance   b2v_inst11.dutycycle_RNIVBOBM[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIVBOBM[5]/O
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.dutycycle_RNI_4[0]/I0
    instance   b2v_inst11.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_4[0]/O
    net        b2v_inst11.dutycycle_RNI_4[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle[6]
61) instance dutycycle_RNIKCF1E[6] (in view: work.powerled_block(netlist)), output net dutycycle[6] (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.un1_dutycycle_94_cry_5_c_RNISF7J1/I2
    instance   b2v_inst11.un1_dutycycle_94_cry_5_c_RNISF7J1 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_5_c_RNISF7J1/O
    net        b2v_inst11.N_295
    input  pin b2v_inst11.dutycycle_RNIKCF1E[6]/I0
    instance   b2v_inst11.dutycycle_RNIKCF1E[6] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIKCF1E[6]/O
    net        b2v_inst11.dutycycle[6]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle[5]
62) instance dutycycle_RNIVBOBM[5] (in view: work.powerled_block(netlist)), output net dutycycle[5] (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.un1_dutycycle_94_cry_5_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_5_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_5_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_5_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_5_c_RNISF7J1/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_5_c_RNISF7J1 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_5_c_RNISF7J1/O
    net        b2v_inst11.N_295
    input  pin b2v_inst11.dutycycle_RNIKCF1E[6]/I0
    instance   b2v_inst11.dutycycle_RNIKCF1E[6] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIKCF1E[6]/O
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.dutycycle_RNI[0]/I0
    instance   b2v_inst11.dutycycle_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI[0]/O
    net        b2v_inst11.dutycycle_RNI[0]
    input  pin b2v_inst11.func_state_RNI[0]/I2
    instance   b2v_inst11.func_state_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI[0]/O
    net        b2v_inst11.func_state_RNI[0]
    input  pin b2v_inst11.func_state_RNI_2[0]/I0
    instance   b2v_inst11.func_state_RNI_2[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_2[0]/O
    net        b2v_inst11.N_418
    input  pin b2v_inst11.func_state_RNIDQ4A1_6[1]/I0
    instance   b2v_inst11.func_state_RNIDQ4A1_6[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIDQ4A1_6[1]/O
    net        b2v_inst11.dutycycle_en_2_1
    input  pin b2v_inst11.dutycycle_RNIQ0M87[10]/I1
    instance   b2v_inst11.dutycycle_RNIQ0M87[10] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIQ0M87[10]/O
    net        b2v_inst11.dutycycle_RNIQ0M87[10]
    input  pin b2v_inst11.dutycycle_RNI0BC59[10]/I2
    instance   b2v_inst11.dutycycle_RNI0BC59[10] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI0BC59[10]/O
    net        b2v_inst11.dutycycle_5
    input  pin b2v_inst11.un1_dutycycle_94_cry_10_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_10_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_10_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_10
    input  pin b2v_inst11.un1_dutycycle_94_cry_11_c/CI
    instance   b2v_inst11.un1_dutycycle_94_cry_11_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_11_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_11_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_11_c_RNISPQ5/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_11_c_RNISPQ5 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_11_c_RNISPQ5/O
    net        b2v_inst11.un1_dutycycle_94_cry_11_c_RNISPQ5
    input  pin b2v_inst11.dutycycle_RNI0RQ65[12]/I3
    instance   b2v_inst11.dutycycle_RNI0RQ65[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI0RQ65[12]/O
    net        b2v_inst11.dutycycle_10
    input  pin b2v_inst11.dutycycle_RNIDQ4A1_0[12]/I2
    instance   b2v_inst11.dutycycle_RNIDQ4A1_0[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIDQ4A1_0[12]/O
    net        b2v_inst11.N_392_N
    input  pin b2v_inst11.dutycycle_RNIO8A55[12]/I0
    instance   b2v_inst11.dutycycle_RNIO8A55[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIO8A55[12]/O
    net        b2v_inst11.N_232_N
    input  pin b2v_inst11.func_state_RNIFIGD3[1]/I2
    instance   b2v_inst11.func_state_RNIFIGD3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIFIGD3[1]/O
    net        b2v_inst11.func_state_RNIFIGD3[1]
    input  pin b2v_inst11.dutycycle_RNIUNP65[11]/I2
    instance   b2v_inst11.dutycycle_RNIUNP65[11] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIUNP65[11]/O
    net        b2v_inst11.dutycycle_7
    input  pin b2v_inst11.dutycycle_RNI_2[11]/I0
    instance   b2v_inst11.dutycycle_RNI_2[11] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_2[11]/O
    net        b2v_inst11.dutycycle_RNI_2[11]
    input  pin b2v_inst11.dutycycle_RNI_3[12]/I0
    instance   b2v_inst11.dutycycle_RNI_3[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_3[12]/O
    net        b2v_inst11.N_359
    input  pin b2v_inst11.dutycycle_RNI_5[0]/I0
    instance   b2v_inst11.dutycycle_RNI_5[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_5[0]/O
    net        b2v_inst11.dutycycle_RNI_5[0]
    input  pin b2v_inst11.dutycycle_RNI_11[0]/I0
    instance   b2v_inst11.dutycycle_RNI_11[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_11[0]/O
    net        b2v_inst11.dutycycle_RNI_11[0]
    input  pin b2v_inst11.dutycycle_RNII3IJG[5]/I0
    instance   b2v_inst11.dutycycle_RNII3IJG[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNII3IJG[5]/O
    net        b2v_inst11.dutycycle_eena_14
    input  pin b2v_inst11.dutycycle_RNIVBOBM[5]/I1
    instance   b2v_inst11.dutycycle_RNIVBOBM[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIVBOBM[5]/O
    net        b2v_inst11.dutycycle[5]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.N_195_i
63) instance count_clk_RNI_1[6] (in view: work.powerled_block(netlist)), output net N_195_i (in view: work.powerled_block(netlist))
    net        b2v_inst11.N_195_i
    input  pin b2v_inst11.func_state_RNIDQ4A1_7[1]/I1
    instance   b2v_inst11.func_state_RNIDQ4A1_7[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIDQ4A1_7[1]/O
    net        b2v_inst11.func_state_RNIDQ4A1_7[1]
    input  pin b2v_inst11.dutycycle_RNIQ0M87[4]/I1
    instance   b2v_inst11.dutycycle_RNIQ0M87[4] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIQ0M87[4]/O
    net        b2v_inst11.dutycycle_en_6
    input  pin b2v_inst11.dutycycle_RNIDNV09[4]/I2
    instance   b2v_inst11.dutycycle_RNIDNV09[4] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIDNV09[4]/O
    net        b2v_inst11.dutycycle_8
    input  pin b2v_inst11.un1_dutycycle_94_cry_4_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_4_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_4_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_4
    input  pin b2v_inst11.un1_dutycycle_94_cry_5_c/CI
    instance   b2v_inst11.un1_dutycycle_94_cry_5_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_5_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_5_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_5_c_RNISF7J1/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_5_c_RNISF7J1 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_5_c_RNISF7J1/O
    net        b2v_inst11.N_295
    input  pin b2v_inst11.dutycycle_RNIKCF1E[6]/I0
    instance   b2v_inst11.dutycycle_RNIKCF1E[6] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIKCF1E[6]/O
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.dutycycle_RNI[0]/I0
    instance   b2v_inst11.dutycycle_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI[0]/O
    net        b2v_inst11.dutycycle_RNI[0]
    input  pin b2v_inst11.func_state_RNI[0]/I2
    instance   b2v_inst11.func_state_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI[0]/O
    net        b2v_inst11.func_state_RNI[0]
    input  pin b2v_inst11.func_state_RNI_2[0]/I0
    instance   b2v_inst11.func_state_RNI_2[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_2[0]/O
    net        b2v_inst11.N_418
    input  pin b2v_inst11.func_state_RNIDQ4A1_6[1]/I0
    instance   b2v_inst11.func_state_RNIDQ4A1_6[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIDQ4A1_6[1]/O
    net        b2v_inst11.dutycycle_en_2_1
    input  pin b2v_inst11.dutycycle_RNIQ0M87[10]/I1
    instance   b2v_inst11.dutycycle_RNIQ0M87[10] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIQ0M87[10]/O
    net        b2v_inst11.dutycycle_RNIQ0M87[10]
    input  pin b2v_inst11.dutycycle_RNI0BC59[10]/I2
    instance   b2v_inst11.dutycycle_RNI0BC59[10] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI0BC59[10]/O
    net        b2v_inst11.dutycycle_5
    input  pin b2v_inst11.un1_dutycycle_94_cry_10_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_10_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_10_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_10
    input  pin b2v_inst11.un1_dutycycle_94_cry_11_c/CI
    instance   b2v_inst11.un1_dutycycle_94_cry_11_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_11_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_11_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_11_c_RNISPQ5/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_11_c_RNISPQ5 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_11_c_RNISPQ5/O
    net        b2v_inst11.un1_dutycycle_94_cry_11_c_RNISPQ5
    input  pin b2v_inst11.dutycycle_RNI0RQ65[12]/I3
    instance   b2v_inst11.dutycycle_RNI0RQ65[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI0RQ65[12]/O
    net        b2v_inst11.dutycycle_10
    input  pin b2v_inst11.dutycycle_RNIDQ4A1_0[12]/I2
    instance   b2v_inst11.dutycycle_RNIDQ4A1_0[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIDQ4A1_0[12]/O
    net        b2v_inst11.N_392_N
    input  pin b2v_inst11.dutycycle_RNIO8A55[12]/I0
    instance   b2v_inst11.dutycycle_RNIO8A55[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIO8A55[12]/O
    net        b2v_inst11.N_232_N
    input  pin b2v_inst11.func_state_RNIFIGD3[1]/I2
    instance   b2v_inst11.func_state_RNIFIGD3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIFIGD3[1]/O
    net        b2v_inst11.func_state_RNIFIGD3[1]
    input  pin b2v_inst11.dutycycle_RNIUNP65[11]/I2
    instance   b2v_inst11.dutycycle_RNIUNP65[11] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIUNP65[11]/O
    net        b2v_inst11.dutycycle_7
    input  pin b2v_inst11.dutycycle_RNI_2[11]/I0
    instance   b2v_inst11.dutycycle_RNI_2[11] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_2[11]/O
    net        b2v_inst11.dutycycle_RNI_2[11]
    input  pin b2v_inst11.dutycycle_RNI_3[12]/I0
    instance   b2v_inst11.dutycycle_RNI_3[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_3[12]/O
    net        b2v_inst11.N_359
    input  pin b2v_inst11.dutycycle_RNI_5[0]/I0
    instance   b2v_inst11.dutycycle_RNI_5[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_5[0]/O
    net        b2v_inst11.dutycycle_RNI_5[0]
    input  pin b2v_inst11.dutycycle_RNI_11[0]/I0
    instance   b2v_inst11.dutycycle_RNI_11[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_11[0]/O
    net        b2v_inst11.dutycycle_RNI_11[0]
    input  pin b2v_inst11.dutycycle_RNII3IJG[5]/I0
    instance   b2v_inst11.dutycycle_RNII3IJG[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNII3IJG[5]/O
    net        b2v_inst11.dutycycle_eena_14
    input  pin b2v_inst11.dutycycle_RNIVBOBM[5]/I1
    instance   b2v_inst11.dutycycle_RNIVBOBM[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIVBOBM[5]/O
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.dutycycle_RNI_4[0]/I0
    instance   b2v_inst11.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_4[0]/O
    net        b2v_inst11.dutycycle_RNI_4[0]
    input  pin b2v_inst11.dutycycle_RNI_3[2]/I0
    instance   b2v_inst11.dutycycle_RNI_3[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_3[2]/O
    net        b2v_inst11.dutycycle_RNI_3[2]
    input  pin b2v_inst11.func_state_RNI_1[1]/I2
    instance   b2v_inst11.func_state_RNI_1[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_1[1]/O
    net        b2v_inst11.func_state_1_m2s2_i_0
    input  pin b2v_inst11.func_state_RNI0BK54[1]/I3
    instance   b2v_inst11.func_state_RNI0BK54[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI0BK54[1]/O
    net        b2v_inst11.N_73
    input  pin b2v_inst11.func_state_RNI4J6EH[0]/I2
    instance   b2v_inst11.func_state_RNI4J6EH[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI4J6EH[0]/O
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_RNIFBUCK[0]/I2
    instance   b2v_inst11.func_state_RNIFBUCK[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIFBUCK[0]/O
    net        b2v_inst11.func_state_0
    input  pin b2v_inst11.func_state_RNI_0[0]/I0
    instance   b2v_inst11.func_state_RNI_0[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_0[0]/O
    net        b2v_inst11.N_2997_i
    input  pin b2v_inst11.func_state_RNI958Q5[1]/I2
    instance   b2v_inst11.func_state_RNI958Q5[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI958Q5[1]/O
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_RNIADQ96[3]/I0
    instance   b2v_inst11.count_clk_RNIADQ96[3] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIADQ96[3]/O
    net        b2v_inst11.count_clk[3]
    input  pin b2v_inst11.un1_count_clk_2_cry_3_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_3_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_3_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_3
    input  pin b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5/O
    net        b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5
    input  pin b2v_inst11.count_clk_RNICGR96[4]/I1
    instance   b2v_inst11.count_clk_RNICGR96[4] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNICGR96[4]/O
    net        b2v_inst11.count_clk[4]
    input  pin b2v_inst11.un1_count_clk_2_cry_4_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_4_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_4_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_4
    input  pin b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5/O
    net        b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5
    input  pin b2v_inst11.count_clk_RNIEJS96[5]/I1
    instance   b2v_inst11.count_clk_RNIEJS96[5] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIEJS96[5]/O
    net        b2v_inst11.count_clk[5]
    input  pin b2v_inst11.un1_count_clk_2_cry_5_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_5_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_5_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_5
    input  pin b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5/O
    net        b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5
    input  pin b2v_inst11.count_clk_RNIGMT96[6]/I1
    instance   b2v_inst11.count_clk_RNIGMT96[6] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIGMT96[6]/O
    net        b2v_inst11.count_clk[6]
    input  pin b2v_inst11.un1_count_clk_2_cry_6_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_6_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_6_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_6
    input  pin b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5/O
    net        b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5
    input  pin b2v_inst11.count_clk_RNIIPU96[7]/I1
    instance   b2v_inst11.count_clk_RNIIPU96[7] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIIPU96[7]/O
    net        b2v_inst11.count_clk[7]
    input  pin b2v_inst11.un1_count_clk_2_cry_7_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_7_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_7_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_7_c
    input  pin b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5/O
    net        b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5
    input  pin b2v_inst11.count_clk_RNIKSV96[8]/I1
    instance   b2v_inst11.count_clk_RNIKSV96[8] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIKSV96[8]/O
    net        b2v_inst11.count_clk[8]
    input  pin b2v_inst11.un1_count_clk_2_cry_8_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_8_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_8_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_8_c
    input  pin b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5/O
    net        b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5
    input  pin b2v_inst11.count_clk_RNIMV0A6[9]/I1
    instance   b2v_inst11.count_clk_RNIMV0A6[9] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIMV0A6[9]/O
    net        b2v_inst11.count_clk[9]
    input  pin b2v_inst11.count_clk_RNI_0[1]/I1
    instance   b2v_inst11.count_clk_RNI_0[1] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI_0[1]/O
    net        b2v_inst11.N_187
    input  pin b2v_inst11.count_clk_RNI[6]/I0
    instance   b2v_inst11.count_clk_RNI[6] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI[6]/O
    net        b2v_inst11.count_clk_RNI[6]
    input  pin b2v_inst11.count_clk_RNI_1[6]/I0
    instance   b2v_inst11.count_clk_RNI_1[6] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI_1[6]/O
    net        b2v_inst11.N_195_i
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.N_418
64) instance func_state_RNI_2[0] (in view: work.powerled_block(netlist)), output net N_418 (in view: work.powerled_block(netlist))
    net        b2v_inst11.N_418
    input  pin b2v_inst11.func_state_RNIDQ4A1_7[1]/I2
    instance   b2v_inst11.func_state_RNIDQ4A1_7[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIDQ4A1_7[1]/O
    net        b2v_inst11.func_state_RNIDQ4A1_7[1]
    input  pin b2v_inst11.dutycycle_RNIQ0M87[4]/I1
    instance   b2v_inst11.dutycycle_RNIQ0M87[4] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIQ0M87[4]/O
    net        b2v_inst11.dutycycle_en_6
    input  pin b2v_inst11.dutycycle_RNIDNV09[4]/I2
    instance   b2v_inst11.dutycycle_RNIDNV09[4] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIDNV09[4]/O
    net        b2v_inst11.dutycycle_8
    input  pin b2v_inst11.un1_dutycycle_94_cry_4_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_4_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_4_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_4
    input  pin b2v_inst11.un1_dutycycle_94_cry_5_c/CI
    instance   b2v_inst11.un1_dutycycle_94_cry_5_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_5_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_5_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_5_c_RNISF7J1/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_5_c_RNISF7J1 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_5_c_RNISF7J1/O
    net        b2v_inst11.N_295
    input  pin b2v_inst11.dutycycle_RNIKCF1E[6]/I0
    instance   b2v_inst11.dutycycle_RNIKCF1E[6] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIKCF1E[6]/O
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.dutycycle_RNI[0]/I0
    instance   b2v_inst11.dutycycle_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI[0]/O
    net        b2v_inst11.dutycycle_RNI[0]
    input  pin b2v_inst11.func_state_RNI[0]/I2
    instance   b2v_inst11.func_state_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI[0]/O
    net        b2v_inst11.func_state_RNI[0]
    input  pin b2v_inst11.func_state_RNI_2[0]/I0
    instance   b2v_inst11.func_state_RNI_2[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_2[0]/O
    net        b2v_inst11.N_418
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_8
65) instance dutycycle_RNIDNV09[4] (in view: work.powerled_block(netlist)), output net dutycycle_8 (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_8
    input  pin b2v_inst11.dutycycle_RNIBE5R3[4]/I0
    instance   b2v_inst11.dutycycle_RNIBE5R3[4] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIBE5R3[4]/O
    net        b2v_inst11.dutycycle_en_6_1
    input  pin b2v_inst11.dutycycle_RNIQ0M87[4]/I2
    instance   b2v_inst11.dutycycle_RNIQ0M87[4] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIQ0M87[4]/O
    net        b2v_inst11.dutycycle_en_6
    input  pin b2v_inst11.dutycycle_RNIDNV09[4]/I2
    instance   b2v_inst11.dutycycle_RNIDNV09[4] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIDNV09[4]/O
    net        b2v_inst11.dutycycle_8
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_6
66) instance dutycycle_RNIBKU09[3] (in view: work.powerled_block(netlist)), output net dutycycle_6 (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_6
    input  pin b2v_inst11.dutycycle_RNIBE5R3[3]/I1
    instance   b2v_inst11.dutycycle_RNIBE5R3[3] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIBE5R3[3]/O
    net        b2v_inst11.dutycycle_en_8_1
    input  pin b2v_inst11.dutycycle_RNIQ0M87[3]/I2
    instance   b2v_inst11.dutycycle_RNIQ0M87[3] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIQ0M87[3]/O
    net        b2v_inst11.dutycycle_en_8
    input  pin b2v_inst11.dutycycle_RNIBKU09[3]/I2
    instance   b2v_inst11.dutycycle_RNIBKU09[3] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIBKU09[3]/O
    net        b2v_inst11.dutycycle_6
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_3
67) instance dutycycle_RNIADTMA[2] (in view: work.powerled_block(netlist)), output net dutycycle_3 (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_3
    input  pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNIBDU8/I2
    instance   b2v_inst11.un1_dutycycle_94_cry_1_c_RNIBDU8 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNIBDU8/O
    net        b2v_inst11.un1_dutycycle_94_cry_1_c_RNIBDU8
    input  pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNIRCP42/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_1_c_RNIRCP42 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNIRCP42/O
    net        b2v_inst11.dutycycle_1_0_iv_i_0[2]
    input  pin b2v_inst11.dutycycle_RNIADTMA[2]/I2
    instance   b2v_inst11.dutycycle_RNIADTMA[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIADTMA[2]/O
    net        b2v_inst11.dutycycle_3
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle
68) instance dutycycle_RNI2EBN9[1] (in view: work.powerled_block(netlist)), output net dutycycle (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle
    input  pin b2v_inst11.un1_dutycycle_94_cry_0_c_RNIABT8/I2
    instance   b2v_inst11.un1_dutycycle_94_cry_0_c_RNIABT8 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_0_c_RNIABT8/O
    net        b2v_inst11.un1_dutycycle_94_cry_0_c_RNIABT8
    input  pin b2v_inst11.un1_dutycycle_94_cry_0_c_RNIN52J1/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_0_c_RNIN52J1 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_0_c_RNIN52J1/O
    net        b2v_inst11.dutycycle_1_0[1]
    input  pin b2v_inst11.dutycycle_RNI2EBN9[1]/I1
    instance   b2v_inst11.dutycycle_RNI2EBN9[1] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI2EBN9[1]/O
    net        b2v_inst11.dutycycle
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_0
69) instance dutycycle_RNIN1EE9[0] (in view: work.powerled_block(netlist)), output net dutycycle_0 (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_0
    input  pin b2v_inst11.func_state_RNIDQ4A1[0]/I3
    instance   b2v_inst11.func_state_RNIDQ4A1[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIDQ4A1[0]/O
    net        b2v_inst11.dutycycle_1_0[0]
    input  pin b2v_inst11.dutycycle_RNIN1EE9[0]/I1
    instance   b2v_inst11.dutycycle_RNIN1EE9[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIN1EE9[0]/O
    net        b2v_inst11.dutycycle_0
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_RNI_3[2]
70) instance dutycycle_RNI_3[2] (in view: work.powerled_block(netlist)), output net dutycycle_RNI_3[2] (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_RNI_3[2]
    input  pin b2v_inst11.func_state_RNIDQ4A1_4[1]/I0
    instance   b2v_inst11.func_state_RNIDQ4A1_4[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIDQ4A1_4[1]/O
    net        b2v_inst11.func_state_RNIDQ4A1_4[1]
    input  pin b2v_inst11.func_state_RNIQK9K2[1]/I2
    instance   b2v_inst11.func_state_RNIQK9K2[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIQK9K2[1]/O
    net        b2v_inst11.un1_count_off_1_sqmuxa_8_m2
    input  pin b2v_inst11.func_state_RNI8SNQ3[1]/I2
    instance   b2v_inst11.func_state_RNI8SNQ3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI8SNQ3[1]/O
    net        b2v_inst11.N_183_i
    input  pin b2v_inst11.func_state_RNIVT525[1]/I1
    instance   b2v_inst11.func_state_RNIVT525[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIVT525[1]/O
    net        b2v_inst11.N_116_f0_1
    input  pin b2v_inst11.dutycycle_RNI1IP97[0]/I0
    instance   b2v_inst11.dutycycle_RNI1IP97[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI1IP97[0]/O
    net        b2v_inst11.dutycycle_eena
    input  pin b2v_inst11.dutycycle_RNIN1EE9[0]/I2
    instance   b2v_inst11.dutycycle_RNIN1EE9[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIN1EE9[0]/O
    net        b2v_inst11.dutycycle_0
    input  pin b2v_inst11.un1_dutycycle_94_cry_0_c/I0
    instance   b2v_inst11.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_0_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_0
    input  pin b2v_inst11.un1_dutycycle_94_cry_0_c_RNIABT8/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_0_c_RNIABT8 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_0_c_RNIABT8/O
    net        b2v_inst11.un1_dutycycle_94_cry_0_c_RNIABT8
    input  pin b2v_inst11.un1_dutycycle_94_cry_0_c_RNIN52J1/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_0_c_RNIN52J1 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_0_c_RNIN52J1/O
    net        b2v_inst11.dutycycle_1_0[1]
    input  pin b2v_inst11.dutycycle_RNI2EBN9[1]/I1
    instance   b2v_inst11.dutycycle_RNI2EBN9[1] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI2EBN9[1]/O
    net        b2v_inst11.dutycycle
    input  pin b2v_inst11.un1_dutycycle_94_cry_1_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_1_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_1_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_1
    input  pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNIBDU8/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_1_c_RNIBDU8 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNIBDU8/O
    net        b2v_inst11.un1_dutycycle_94_cry_1_c_RNIBDU8
    input  pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNIRCP42/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_1_c_RNIRCP42 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNIRCP42/O
    net        b2v_inst11.dutycycle_1_0_iv_i_0[2]
    input  pin b2v_inst11.dutycycle_RNIADTMA[2]/I2
    instance   b2v_inst11.dutycycle_RNIADTMA[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIADTMA[2]/O
    net        b2v_inst11.dutycycle_3
    input  pin b2v_inst11.un1_dutycycle_94_cry_2_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_2_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_2_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_2
    input  pin b2v_inst11.un1_dutycycle_94_cry_2_c_RNICFV8/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_2_c_RNICFV8 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_2_c_RNICFV8/O
    net        b2v_inst11.un1_dutycycle_94_cry_2_c_RNICFV8
    input  pin b2v_inst11.dutycycle_RNIBKU09[3]/I3
    instance   b2v_inst11.dutycycle_RNIBKU09[3] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIBKU09[3]/O
    net        b2v_inst11.dutycycle_6
    input  pin b2v_inst11.un1_dutycycle_94_cry_3_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_3_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_3_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_3_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_3_c_RNIDH09/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_3_c_RNIDH09 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_3_c_RNIDH09/O
    net        b2v_inst11.un1_dutycycle_94_cry_3_c_RNIDH09
    input  pin b2v_inst11.dutycycle_RNIDNV09[4]/I3
    instance   b2v_inst11.dutycycle_RNIDNV09[4] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIDNV09[4]/O
    net        b2v_inst11.dutycycle_8
    input  pin b2v_inst11.un1_dutycycle_94_cry_4_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_4_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_4_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_4
    input  pin b2v_inst11.un1_dutycycle_94_cry_5_c/CI
    instance   b2v_inst11.un1_dutycycle_94_cry_5_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_5_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_5_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_5_c_RNISF7J1/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_5_c_RNISF7J1 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_5_c_RNISF7J1/O
    net        b2v_inst11.N_295
    input  pin b2v_inst11.dutycycle_RNIKCF1E[6]/I0
    instance   b2v_inst11.dutycycle_RNIKCF1E[6] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIKCF1E[6]/O
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.dutycycle_RNI[0]/I0
    instance   b2v_inst11.dutycycle_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI[0]/O
    net        b2v_inst11.dutycycle_RNI[0]
    input  pin b2v_inst11.func_state_RNI[0]/I2
    instance   b2v_inst11.func_state_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI[0]/O
    net        b2v_inst11.func_state_RNI[0]
    input  pin b2v_inst11.func_state_RNI_2[0]/I0
    instance   b2v_inst11.func_state_RNI_2[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_2[0]/O
    net        b2v_inst11.N_418
    input  pin b2v_inst11.func_state_RNIDQ4A1_6[1]/I0
    instance   b2v_inst11.func_state_RNIDQ4A1_6[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIDQ4A1_6[1]/O
    net        b2v_inst11.dutycycle_en_2_1
    input  pin b2v_inst11.dutycycle_RNIQ0M87[10]/I1
    instance   b2v_inst11.dutycycle_RNIQ0M87[10] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIQ0M87[10]/O
    net        b2v_inst11.dutycycle_RNIQ0M87[10]
    input  pin b2v_inst11.dutycycle_RNI0BC59[10]/I2
    instance   b2v_inst11.dutycycle_RNI0BC59[10] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI0BC59[10]/O
    net        b2v_inst11.dutycycle_5
    input  pin b2v_inst11.un1_dutycycle_94_cry_10_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_10_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_10_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_10
    input  pin b2v_inst11.un1_dutycycle_94_cry_11_c/CI
    instance   b2v_inst11.un1_dutycycle_94_cry_11_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_11_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_11_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_11_c_RNISPQ5/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_11_c_RNISPQ5 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_11_c_RNISPQ5/O
    net        b2v_inst11.un1_dutycycle_94_cry_11_c_RNISPQ5
    input  pin b2v_inst11.dutycycle_RNI0RQ65[12]/I3
    instance   b2v_inst11.dutycycle_RNI0RQ65[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI0RQ65[12]/O
    net        b2v_inst11.dutycycle_10
    input  pin b2v_inst11.dutycycle_RNIDQ4A1_0[12]/I2
    instance   b2v_inst11.dutycycle_RNIDQ4A1_0[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIDQ4A1_0[12]/O
    net        b2v_inst11.N_392_N
    input  pin b2v_inst11.dutycycle_RNIO8A55[12]/I0
    instance   b2v_inst11.dutycycle_RNIO8A55[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIO8A55[12]/O
    net        b2v_inst11.N_232_N
    input  pin b2v_inst11.func_state_RNIFIGD3[1]/I2
    instance   b2v_inst11.func_state_RNIFIGD3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIFIGD3[1]/O
    net        b2v_inst11.func_state_RNIFIGD3[1]
    input  pin b2v_inst11.dutycycle_RNIUNP65[11]/I2
    instance   b2v_inst11.dutycycle_RNIUNP65[11] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIUNP65[11]/O
    net        b2v_inst11.dutycycle_7
    input  pin b2v_inst11.dutycycle_RNI_2[11]/I0
    instance   b2v_inst11.dutycycle_RNI_2[11] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_2[11]/O
    net        b2v_inst11.dutycycle_RNI_2[11]
    input  pin b2v_inst11.dutycycle_RNI_3[12]/I0
    instance   b2v_inst11.dutycycle_RNI_3[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_3[12]/O
    net        b2v_inst11.N_359
    input  pin b2v_inst11.dutycycle_RNI_5[0]/I0
    instance   b2v_inst11.dutycycle_RNI_5[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_5[0]/O
    net        b2v_inst11.dutycycle_RNI_5[0]
    input  pin b2v_inst11.dutycycle_RNI_11[0]/I0
    instance   b2v_inst11.dutycycle_RNI_11[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_11[0]/O
    net        b2v_inst11.dutycycle_RNI_11[0]
    input  pin b2v_inst11.dutycycle_RNII3IJG[5]/I0
    instance   b2v_inst11.dutycycle_RNII3IJG[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNII3IJG[5]/O
    net        b2v_inst11.dutycycle_eena_14
    input  pin b2v_inst11.dutycycle_RNIVBOBM[5]/I1
    instance   b2v_inst11.dutycycle_RNIVBOBM[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIVBOBM[5]/O
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.dutycycle_RNI_4[0]/I0
    instance   b2v_inst11.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_4[0]/O
    net        b2v_inst11.dutycycle_RNI_4[0]
    input  pin b2v_inst11.dutycycle_RNI_3[2]/I0
    instance   b2v_inst11.dutycycle_RNI_3[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_3[2]/O
    net        b2v_inst11.dutycycle_RNI_3[2]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk_RNI[6]
71) instance count_clk_RNI[6] (in view: work.powerled_block(netlist)), output net count_clk_RNI[6] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk_RNI[6]
    input  pin b2v_inst11.dutycycle_RNIDQ4A1_0[2]/I1
    instance   b2v_inst11.dutycycle_RNIDQ4A1_0[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIDQ4A1_0[2]/O
    net        b2v_inst11.un1_count_off_1_sqmuxa_8_ns_1
    input  pin b2v_inst11.func_state_RNIQK9K2[1]/I3
    instance   b2v_inst11.func_state_RNIQK9K2[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIQK9K2[1]/O
    net        b2v_inst11.un1_count_off_1_sqmuxa_8_m2
    input  pin b2v_inst11.func_state_RNI8SNQ3[1]/I2
    instance   b2v_inst11.func_state_RNI8SNQ3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI8SNQ3[1]/O
    net        b2v_inst11.N_183_i
    input  pin b2v_inst11.func_state_RNIVT525[1]/I1
    instance   b2v_inst11.func_state_RNIVT525[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIVT525[1]/O
    net        b2v_inst11.N_116_f0_1
    input  pin b2v_inst11.dutycycle_RNI1IP97[0]/I0
    instance   b2v_inst11.dutycycle_RNI1IP97[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI1IP97[0]/O
    net        b2v_inst11.dutycycle_eena
    input  pin b2v_inst11.dutycycle_RNIN1EE9[0]/I2
    instance   b2v_inst11.dutycycle_RNIN1EE9[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIN1EE9[0]/O
    net        b2v_inst11.dutycycle_0
    input  pin b2v_inst11.un1_dutycycle_94_cry_0_c/I0
    instance   b2v_inst11.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_0_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_0
    input  pin b2v_inst11.un1_dutycycle_94_cry_0_c_RNIABT8/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_0_c_RNIABT8 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_0_c_RNIABT8/O
    net        b2v_inst11.un1_dutycycle_94_cry_0_c_RNIABT8
    input  pin b2v_inst11.un1_dutycycle_94_cry_0_c_RNIN52J1/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_0_c_RNIN52J1 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_0_c_RNIN52J1/O
    net        b2v_inst11.dutycycle_1_0[1]
    input  pin b2v_inst11.dutycycle_RNI2EBN9[1]/I1
    instance   b2v_inst11.dutycycle_RNI2EBN9[1] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI2EBN9[1]/O
    net        b2v_inst11.dutycycle
    input  pin b2v_inst11.un1_dutycycle_94_cry_1_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_1_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_1_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_1
    input  pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNIBDU8/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_1_c_RNIBDU8 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNIBDU8/O
    net        b2v_inst11.un1_dutycycle_94_cry_1_c_RNIBDU8
    input  pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNIRCP42/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_1_c_RNIRCP42 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNIRCP42/O
    net        b2v_inst11.dutycycle_1_0_iv_i_0[2]
    input  pin b2v_inst11.dutycycle_RNIADTMA[2]/I2
    instance   b2v_inst11.dutycycle_RNIADTMA[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIADTMA[2]/O
    net        b2v_inst11.dutycycle_3
    input  pin b2v_inst11.un1_dutycycle_94_cry_2_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_2_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_2_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_2
    input  pin b2v_inst11.un1_dutycycle_94_cry_2_c_RNICFV8/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_2_c_RNICFV8 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_2_c_RNICFV8/O
    net        b2v_inst11.un1_dutycycle_94_cry_2_c_RNICFV8
    input  pin b2v_inst11.dutycycle_RNIBKU09[3]/I3
    instance   b2v_inst11.dutycycle_RNIBKU09[3] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIBKU09[3]/O
    net        b2v_inst11.dutycycle_6
    input  pin b2v_inst11.un1_dutycycle_94_cry_3_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_3_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_3_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_3_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_3_c_RNIDH09/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_3_c_RNIDH09 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_3_c_RNIDH09/O
    net        b2v_inst11.un1_dutycycle_94_cry_3_c_RNIDH09
    input  pin b2v_inst11.dutycycle_RNIDNV09[4]/I3
    instance   b2v_inst11.dutycycle_RNIDNV09[4] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIDNV09[4]/O
    net        b2v_inst11.dutycycle_8
    input  pin b2v_inst11.un1_dutycycle_94_cry_4_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_4_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_4_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_4
    input  pin b2v_inst11.un1_dutycycle_94_cry_5_c/CI
    instance   b2v_inst11.un1_dutycycle_94_cry_5_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_5_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_5_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_5_c_RNISF7J1/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_5_c_RNISF7J1 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_5_c_RNISF7J1/O
    net        b2v_inst11.N_295
    input  pin b2v_inst11.dutycycle_RNIKCF1E[6]/I0
    instance   b2v_inst11.dutycycle_RNIKCF1E[6] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIKCF1E[6]/O
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.dutycycle_RNI[0]/I0
    instance   b2v_inst11.dutycycle_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI[0]/O
    net        b2v_inst11.dutycycle_RNI[0]
    input  pin b2v_inst11.func_state_RNI[0]/I2
    instance   b2v_inst11.func_state_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI[0]/O
    net        b2v_inst11.func_state_RNI[0]
    input  pin b2v_inst11.func_state_RNI_2[0]/I0
    instance   b2v_inst11.func_state_RNI_2[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_2[0]/O
    net        b2v_inst11.N_418
    input  pin b2v_inst11.func_state_RNIDQ4A1_6[1]/I0
    instance   b2v_inst11.func_state_RNIDQ4A1_6[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIDQ4A1_6[1]/O
    net        b2v_inst11.dutycycle_en_2_1
    input  pin b2v_inst11.dutycycle_RNIQ0M87[10]/I1
    instance   b2v_inst11.dutycycle_RNIQ0M87[10] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIQ0M87[10]/O
    net        b2v_inst11.dutycycle_RNIQ0M87[10]
    input  pin b2v_inst11.dutycycle_RNI0BC59[10]/I2
    instance   b2v_inst11.dutycycle_RNI0BC59[10] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI0BC59[10]/O
    net        b2v_inst11.dutycycle_5
    input  pin b2v_inst11.un1_dutycycle_94_cry_10_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_10_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_10_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_10
    input  pin b2v_inst11.un1_dutycycle_94_cry_11_c/CI
    instance   b2v_inst11.un1_dutycycle_94_cry_11_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_11_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_11_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_11_c_RNISPQ5/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_11_c_RNISPQ5 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_11_c_RNISPQ5/O
    net        b2v_inst11.un1_dutycycle_94_cry_11_c_RNISPQ5
    input  pin b2v_inst11.dutycycle_RNI0RQ65[12]/I3
    instance   b2v_inst11.dutycycle_RNI0RQ65[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI0RQ65[12]/O
    net        b2v_inst11.dutycycle_10
    input  pin b2v_inst11.dutycycle_RNIDQ4A1_0[12]/I2
    instance   b2v_inst11.dutycycle_RNIDQ4A1_0[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIDQ4A1_0[12]/O
    net        b2v_inst11.N_392_N
    input  pin b2v_inst11.dutycycle_RNIO8A55[12]/I0
    instance   b2v_inst11.dutycycle_RNIO8A55[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIO8A55[12]/O
    net        b2v_inst11.N_232_N
    input  pin b2v_inst11.func_state_RNIFIGD3[1]/I2
    instance   b2v_inst11.func_state_RNIFIGD3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIFIGD3[1]/O
    net        b2v_inst11.func_state_RNIFIGD3[1]
    input  pin b2v_inst11.dutycycle_RNIUNP65[11]/I2
    instance   b2v_inst11.dutycycle_RNIUNP65[11] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIUNP65[11]/O
    net        b2v_inst11.dutycycle_7
    input  pin b2v_inst11.dutycycle_RNI_2[11]/I0
    instance   b2v_inst11.dutycycle_RNI_2[11] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_2[11]/O
    net        b2v_inst11.dutycycle_RNI_2[11]
    input  pin b2v_inst11.dutycycle_RNI_3[12]/I0
    instance   b2v_inst11.dutycycle_RNI_3[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_3[12]/O
    net        b2v_inst11.N_359
    input  pin b2v_inst11.dutycycle_RNI_5[0]/I0
    instance   b2v_inst11.dutycycle_RNI_5[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_5[0]/O
    net        b2v_inst11.dutycycle_RNI_5[0]
    input  pin b2v_inst11.dutycycle_RNI_11[0]/I0
    instance   b2v_inst11.dutycycle_RNI_11[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_11[0]/O
    net        b2v_inst11.dutycycle_RNI_11[0]
    input  pin b2v_inst11.dutycycle_RNII3IJG[5]/I0
    instance   b2v_inst11.dutycycle_RNII3IJG[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNII3IJG[5]/O
    net        b2v_inst11.dutycycle_eena_14
    input  pin b2v_inst11.dutycycle_RNIVBOBM[5]/I1
    instance   b2v_inst11.dutycycle_RNIVBOBM[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIVBOBM[5]/O
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.dutycycle_RNI_4[0]/I0
    instance   b2v_inst11.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_4[0]/O
    net        b2v_inst11.dutycycle_RNI_4[0]
    input  pin b2v_inst11.dutycycle_RNI_3[2]/I0
    instance   b2v_inst11.dutycycle_RNI_3[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_3[2]/O
    net        b2v_inst11.dutycycle_RNI_3[2]
    input  pin b2v_inst11.func_state_RNI_1[1]/I2
    instance   b2v_inst11.func_state_RNI_1[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_1[1]/O
    net        b2v_inst11.func_state_1_m2s2_i_0
    input  pin b2v_inst11.func_state_RNI0BK54[1]/I3
    instance   b2v_inst11.func_state_RNI0BK54[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI0BK54[1]/O
    net        b2v_inst11.N_73
    input  pin b2v_inst11.func_state_RNI4J6EH[0]/I2
    instance   b2v_inst11.func_state_RNI4J6EH[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI4J6EH[0]/O
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_RNIFBUCK[0]/I2
    instance   b2v_inst11.func_state_RNIFBUCK[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIFBUCK[0]/O
    net        b2v_inst11.func_state_0
    input  pin b2v_inst11.func_state_RNI_0[0]/I0
    instance   b2v_inst11.func_state_RNI_0[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_0[0]/O
    net        b2v_inst11.N_2997_i
    input  pin b2v_inst11.func_state_RNI958Q5[1]/I2
    instance   b2v_inst11.func_state_RNI958Q5[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI958Q5[1]/O
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_RNIADQ96[3]/I0
    instance   b2v_inst11.count_clk_RNIADQ96[3] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIADQ96[3]/O
    net        b2v_inst11.count_clk[3]
    input  pin b2v_inst11.un1_count_clk_2_cry_3_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_3_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_3_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_3
    input  pin b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5/O
    net        b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5
    input  pin b2v_inst11.count_clk_RNICGR96[4]/I1
    instance   b2v_inst11.count_clk_RNICGR96[4] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNICGR96[4]/O
    net        b2v_inst11.count_clk[4]
    input  pin b2v_inst11.un1_count_clk_2_cry_4_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_4_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_4_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_4
    input  pin b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5/O
    net        b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5
    input  pin b2v_inst11.count_clk_RNIEJS96[5]/I1
    instance   b2v_inst11.count_clk_RNIEJS96[5] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIEJS96[5]/O
    net        b2v_inst11.count_clk[5]
    input  pin b2v_inst11.un1_count_clk_2_cry_5_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_5_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_5_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_5
    input  pin b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5/O
    net        b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5
    input  pin b2v_inst11.count_clk_RNIGMT96[6]/I1
    instance   b2v_inst11.count_clk_RNIGMT96[6] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIGMT96[6]/O
    net        b2v_inst11.count_clk[6]
    input  pin b2v_inst11.un1_count_clk_2_cry_6_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_6_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_6_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_6
    input  pin b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5/O
    net        b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5
    input  pin b2v_inst11.count_clk_RNIIPU96[7]/I1
    instance   b2v_inst11.count_clk_RNIIPU96[7] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIIPU96[7]/O
    net        b2v_inst11.count_clk[7]
    input  pin b2v_inst11.un1_count_clk_2_cry_7_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_7_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_7_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_7_c
    input  pin b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5/O
    net        b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5
    input  pin b2v_inst11.count_clk_RNIKSV96[8]/I1
    instance   b2v_inst11.count_clk_RNIKSV96[8] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIKSV96[8]/O
    net        b2v_inst11.count_clk[8]
    input  pin b2v_inst11.un1_count_clk_2_cry_8_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_8_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_8_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_8_c
    input  pin b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5/O
    net        b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5
    input  pin b2v_inst11.count_clk_RNIMV0A6[9]/I1
    instance   b2v_inst11.count_clk_RNIMV0A6[9] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIMV0A6[9]/O
    net        b2v_inst11.count_clk[9]
    input  pin b2v_inst11.count_clk_RNI_0[1]/I1
    instance   b2v_inst11.count_clk_RNI_0[1] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI_0[1]/O
    net        b2v_inst11.N_187
    input  pin b2v_inst11.count_clk_RNI[6]/I0
    instance   b2v_inst11.count_clk_RNI[6] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI[6]/O
    net        b2v_inst11.count_clk_RNI[6]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_RNI[0]
72) instance dutycycle_RNI[0] (in view: work.powerled_block(netlist)), output net dutycycle_RNI[0] (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_RNI[0]
    input  pin b2v_inst11.dutycycle_RNIDQ4A1_0[2]/I2
    instance   b2v_inst11.dutycycle_RNIDQ4A1_0[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIDQ4A1_0[2]/O
    net        b2v_inst11.un1_count_off_1_sqmuxa_8_ns_1
    input  pin b2v_inst11.func_state_RNIQK9K2[1]/I3
    instance   b2v_inst11.func_state_RNIQK9K2[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIQK9K2[1]/O
    net        b2v_inst11.un1_count_off_1_sqmuxa_8_m2
    input  pin b2v_inst11.func_state_RNI8SNQ3[1]/I2
    instance   b2v_inst11.func_state_RNI8SNQ3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI8SNQ3[1]/O
    net        b2v_inst11.N_183_i
    input  pin b2v_inst11.func_state_RNIVT525[1]/I1
    instance   b2v_inst11.func_state_RNIVT525[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIVT525[1]/O
    net        b2v_inst11.N_116_f0_1
    input  pin b2v_inst11.dutycycle_RNI1IP97[0]/I0
    instance   b2v_inst11.dutycycle_RNI1IP97[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI1IP97[0]/O
    net        b2v_inst11.dutycycle_eena
    input  pin b2v_inst11.dutycycle_RNIN1EE9[0]/I2
    instance   b2v_inst11.dutycycle_RNIN1EE9[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIN1EE9[0]/O
    net        b2v_inst11.dutycycle_0
    input  pin b2v_inst11.un1_dutycycle_94_cry_0_c/I0
    instance   b2v_inst11.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_0_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_0
    input  pin b2v_inst11.un1_dutycycle_94_cry_0_c_RNIABT8/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_0_c_RNIABT8 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_0_c_RNIABT8/O
    net        b2v_inst11.un1_dutycycle_94_cry_0_c_RNIABT8
    input  pin b2v_inst11.un1_dutycycle_94_cry_0_c_RNIN52J1/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_0_c_RNIN52J1 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_0_c_RNIN52J1/O
    net        b2v_inst11.dutycycle_1_0[1]
    input  pin b2v_inst11.dutycycle_RNI2EBN9[1]/I1
    instance   b2v_inst11.dutycycle_RNI2EBN9[1] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI2EBN9[1]/O
    net        b2v_inst11.dutycycle
    input  pin b2v_inst11.un1_dutycycle_94_cry_1_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_1_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_1_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_1
    input  pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNIBDU8/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_1_c_RNIBDU8 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNIBDU8/O
    net        b2v_inst11.un1_dutycycle_94_cry_1_c_RNIBDU8
    input  pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNIRCP42/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_1_c_RNIRCP42 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNIRCP42/O
    net        b2v_inst11.dutycycle_1_0_iv_i_0[2]
    input  pin b2v_inst11.dutycycle_RNIADTMA[2]/I2
    instance   b2v_inst11.dutycycle_RNIADTMA[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIADTMA[2]/O
    net        b2v_inst11.dutycycle_3
    input  pin b2v_inst11.un1_dutycycle_94_cry_2_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_2_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_2_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_2
    input  pin b2v_inst11.un1_dutycycle_94_cry_2_c_RNICFV8/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_2_c_RNICFV8 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_2_c_RNICFV8/O
    net        b2v_inst11.un1_dutycycle_94_cry_2_c_RNICFV8
    input  pin b2v_inst11.dutycycle_RNIBKU09[3]/I3
    instance   b2v_inst11.dutycycle_RNIBKU09[3] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIBKU09[3]/O
    net        b2v_inst11.dutycycle_6
    input  pin b2v_inst11.un1_dutycycle_94_cry_3_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_3_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_3_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_3_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_3_c_RNIDH09/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_3_c_RNIDH09 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_3_c_RNIDH09/O
    net        b2v_inst11.un1_dutycycle_94_cry_3_c_RNIDH09
    input  pin b2v_inst11.dutycycle_RNIDNV09[4]/I3
    instance   b2v_inst11.dutycycle_RNIDNV09[4] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIDNV09[4]/O
    net        b2v_inst11.dutycycle_8
    input  pin b2v_inst11.un1_dutycycle_94_cry_4_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_4_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_4_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_4
    input  pin b2v_inst11.un1_dutycycle_94_cry_5_c/CI
    instance   b2v_inst11.un1_dutycycle_94_cry_5_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_5_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_5_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_5_c_RNISF7J1/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_5_c_RNISF7J1 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_5_c_RNISF7J1/O
    net        b2v_inst11.N_295
    input  pin b2v_inst11.dutycycle_RNIKCF1E[6]/I0
    instance   b2v_inst11.dutycycle_RNIKCF1E[6] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIKCF1E[6]/O
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.dutycycle_RNI[0]/I0
    instance   b2v_inst11.dutycycle_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI[0]/O
    net        b2v_inst11.dutycycle_RNI[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.N_359
73) instance dutycycle_RNI_3[12] (in view: work.powerled_block(netlist)), output net N_359 (in view: work.powerled_block(netlist))
    net        b2v_inst11.N_359
    input  pin b2v_inst11.dutycycle_RNI_1[2]/I0
    instance   b2v_inst11.dutycycle_RNI_1[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_1[2]/O
    net        b2v_inst11.N_360
    input  pin b2v_inst11.dutycycle_RNIDQ4A1_0[2]/I3
    instance   b2v_inst11.dutycycle_RNIDQ4A1_0[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIDQ4A1_0[2]/O
    net        b2v_inst11.un1_count_off_1_sqmuxa_8_ns_1
    input  pin b2v_inst11.func_state_RNIQK9K2[1]/I3
    instance   b2v_inst11.func_state_RNIQK9K2[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIQK9K2[1]/O
    net        b2v_inst11.un1_count_off_1_sqmuxa_8_m2
    input  pin b2v_inst11.func_state_RNI8SNQ3[1]/I2
    instance   b2v_inst11.func_state_RNI8SNQ3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI8SNQ3[1]/O
    net        b2v_inst11.N_183_i
    input  pin b2v_inst11.func_state_RNIVT525[1]/I1
    instance   b2v_inst11.func_state_RNIVT525[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIVT525[1]/O
    net        b2v_inst11.N_116_f0_1
    input  pin b2v_inst11.dutycycle_RNI1IP97[0]/I0
    instance   b2v_inst11.dutycycle_RNI1IP97[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI1IP97[0]/O
    net        b2v_inst11.dutycycle_eena
    input  pin b2v_inst11.dutycycle_RNIN1EE9[0]/I2
    instance   b2v_inst11.dutycycle_RNIN1EE9[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIN1EE9[0]/O
    net        b2v_inst11.dutycycle_0
    input  pin b2v_inst11.un1_dutycycle_94_cry_0_c/I0
    instance   b2v_inst11.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_0_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_0
    input  pin b2v_inst11.un1_dutycycle_94_cry_0_c_RNIABT8/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_0_c_RNIABT8 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_0_c_RNIABT8/O
    net        b2v_inst11.un1_dutycycle_94_cry_0_c_RNIABT8
    input  pin b2v_inst11.un1_dutycycle_94_cry_0_c_RNIN52J1/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_0_c_RNIN52J1 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_0_c_RNIN52J1/O
    net        b2v_inst11.dutycycle_1_0[1]
    input  pin b2v_inst11.dutycycle_RNI2EBN9[1]/I1
    instance   b2v_inst11.dutycycle_RNI2EBN9[1] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI2EBN9[1]/O
    net        b2v_inst11.dutycycle
    input  pin b2v_inst11.un1_dutycycle_94_cry_1_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_1_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_1_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_1
    input  pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNIBDU8/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_1_c_RNIBDU8 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNIBDU8/O
    net        b2v_inst11.un1_dutycycle_94_cry_1_c_RNIBDU8
    input  pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNIRCP42/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_1_c_RNIRCP42 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_1_c_RNIRCP42/O
    net        b2v_inst11.dutycycle_1_0_iv_i_0[2]
    input  pin b2v_inst11.dutycycle_RNIADTMA[2]/I2
    instance   b2v_inst11.dutycycle_RNIADTMA[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIADTMA[2]/O
    net        b2v_inst11.dutycycle_3
    input  pin b2v_inst11.un1_dutycycle_94_cry_2_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_2_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_2_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_2
    input  pin b2v_inst11.un1_dutycycle_94_cry_2_c_RNICFV8/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_2_c_RNICFV8 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_2_c_RNICFV8/O
    net        b2v_inst11.un1_dutycycle_94_cry_2_c_RNICFV8
    input  pin b2v_inst11.dutycycle_RNIBKU09[3]/I3
    instance   b2v_inst11.dutycycle_RNIBKU09[3] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIBKU09[3]/O
    net        b2v_inst11.dutycycle_6
    input  pin b2v_inst11.un1_dutycycle_94_cry_3_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_3_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_3_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_3_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_3_c_RNIDH09/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_3_c_RNIDH09 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_3_c_RNIDH09/O
    net        b2v_inst11.un1_dutycycle_94_cry_3_c_RNIDH09
    input  pin b2v_inst11.dutycycle_RNIDNV09[4]/I3
    instance   b2v_inst11.dutycycle_RNIDNV09[4] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIDNV09[4]/O
    net        b2v_inst11.dutycycle_8
    input  pin b2v_inst11.un1_dutycycle_94_cry_4_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_4_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_4_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_4
    input  pin b2v_inst11.un1_dutycycle_94_cry_5_c/CI
    instance   b2v_inst11.un1_dutycycle_94_cry_5_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_5_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_5_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_5_c_RNISF7J1/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_5_c_RNISF7J1 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_5_c_RNISF7J1/O
    net        b2v_inst11.N_295
    input  pin b2v_inst11.dutycycle_RNIKCF1E[6]/I0
    instance   b2v_inst11.dutycycle_RNIKCF1E[6] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIKCF1E[6]/O
    net        b2v_inst11.dutycycle[6]
    input  pin b2v_inst11.dutycycle_RNI[0]/I0
    instance   b2v_inst11.dutycycle_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI[0]/O
    net        b2v_inst11.dutycycle_RNI[0]
    input  pin b2v_inst11.func_state_RNI[0]/I2
    instance   b2v_inst11.func_state_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI[0]/O
    net        b2v_inst11.func_state_RNI[0]
    input  pin b2v_inst11.func_state_RNI_2[0]/I0
    instance   b2v_inst11.func_state_RNI_2[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_2[0]/O
    net        b2v_inst11.N_418
    input  pin b2v_inst11.func_state_RNIDQ4A1_6[1]/I0
    instance   b2v_inst11.func_state_RNIDQ4A1_6[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIDQ4A1_6[1]/O
    net        b2v_inst11.dutycycle_en_2_1
    input  pin b2v_inst11.dutycycle_RNIQ0M87[10]/I1
    instance   b2v_inst11.dutycycle_RNIQ0M87[10] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIQ0M87[10]/O
    net        b2v_inst11.dutycycle_RNIQ0M87[10]
    input  pin b2v_inst11.dutycycle_RNI0BC59[10]/I2
    instance   b2v_inst11.dutycycle_RNI0BC59[10] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI0BC59[10]/O
    net        b2v_inst11.dutycycle_5
    input  pin b2v_inst11.un1_dutycycle_94_cry_10_c/I1
    instance   b2v_inst11.un1_dutycycle_94_cry_10_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_10_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_10
    input  pin b2v_inst11.un1_dutycycle_94_cry_11_c/CI
    instance   b2v_inst11.un1_dutycycle_94_cry_11_c (cell SB_CARRY)
    output pin b2v_inst11.un1_dutycycle_94_cry_11_c/CO
    net        b2v_inst11.un1_dutycycle_94_cry_11_c
    input  pin b2v_inst11.un1_dutycycle_94_cry_11_c_RNISPQ5/I3
    instance   b2v_inst11.un1_dutycycle_94_cry_11_c_RNISPQ5 (cell SB_LUT4)
    output pin b2v_inst11.un1_dutycycle_94_cry_11_c_RNISPQ5/O
    net        b2v_inst11.un1_dutycycle_94_cry_11_c_RNISPQ5
    input  pin b2v_inst11.dutycycle_RNI0RQ65[12]/I3
    instance   b2v_inst11.dutycycle_RNI0RQ65[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI0RQ65[12]/O
    net        b2v_inst11.dutycycle_10
    input  pin b2v_inst11.dutycycle_RNIDQ4A1_0[12]/I2
    instance   b2v_inst11.dutycycle_RNIDQ4A1_0[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIDQ4A1_0[12]/O
    net        b2v_inst11.N_392_N
    input  pin b2v_inst11.dutycycle_RNIO8A55[12]/I0
    instance   b2v_inst11.dutycycle_RNIO8A55[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIO8A55[12]/O
    net        b2v_inst11.N_232_N
    input  pin b2v_inst11.func_state_RNIFIGD3[1]/I2
    instance   b2v_inst11.func_state_RNIFIGD3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIFIGD3[1]/O
    net        b2v_inst11.func_state_RNIFIGD3[1]
    input  pin b2v_inst11.dutycycle_RNIUNP65[11]/I2
    instance   b2v_inst11.dutycycle_RNIUNP65[11] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIUNP65[11]/O
    net        b2v_inst11.dutycycle_7
    input  pin b2v_inst11.dutycycle_RNI_2[11]/I0
    instance   b2v_inst11.dutycycle_RNI_2[11] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_2[11]/O
    net        b2v_inst11.dutycycle_RNI_2[11]
    input  pin b2v_inst11.dutycycle_RNI_3[12]/I0
    instance   b2v_inst11.dutycycle_RNI_3[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_3[12]/O
    net        b2v_inst11.N_359
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_5
74) instance dutycycle_RNI0BC59[10] (in view: work.powerled_block(netlist)), output net dutycycle_5 (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_5
    input  pin b2v_inst11.dutycycle_RNIBE5R3[10]/I3
    instance   b2v_inst11.dutycycle_RNIBE5R3[10] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIBE5R3[10]/O
    net        b2v_inst11.dutycycle_en_4_1
    input  pin b2v_inst11.dutycycle_RNIQ0M87[10]/I2
    instance   b2v_inst11.dutycycle_RNIQ0M87[10] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIQ0M87[10]/O
    net        b2v_inst11.dutycycle_RNIQ0M87[10]
    input  pin b2v_inst11.dutycycle_RNI0BC59[10]/I2
    instance   b2v_inst11.dutycycle_RNI0BC59[10] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI0BC59[10]/O
    net        b2v_inst11.dutycycle_5
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_2
75) instance dutycycle_RNIN6519[9] (in view: work.powerled_block(netlist)), output net dutycycle_2 (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_2
    input  pin b2v_inst11.dutycycle_RNIBE5R3[9]/I1
    instance   b2v_inst11.dutycycle_RNIBE5R3[9] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIBE5R3[9]/O
    net        b2v_inst11.dutycycle_en_2_1_0
    input  pin b2v_inst11.dutycycle_RNIQ0M87[9]/I2
    instance   b2v_inst11.dutycycle_RNIQ0M87[9] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIQ0M87[9]/O
    net        b2v_inst11.dutycycle_en_2
    input  pin b2v_inst11.dutycycle_RNIN6519[9]/I2
    instance   b2v_inst11.dutycycle_RNIN6519[9] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIN6519[9]/O
    net        b2v_inst11.dutycycle_2
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_1
76) instance dutycycle_RNIL3419[8] (in view: work.powerled_block(netlist)), output net dutycycle_1 (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_1
    input  pin b2v_inst11.dutycycle_RNIBE5R3[8]/I1
    instance   b2v_inst11.dutycycle_RNIBE5R3[8] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIBE5R3[8]/O
    net        b2v_inst11.dutycycle_en_3_1
    input  pin b2v_inst11.dutycycle_RNIQ0M87[8]/I2
    instance   b2v_inst11.dutycycle_RNIQ0M87[8] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIQ0M87[8]/O
    net        b2v_inst11.dutycycle_RNIQ0M87[8]
    input  pin b2v_inst11.dutycycle_RNIL3419[8]/I2
    instance   b2v_inst11.dutycycle_RNIL3419[8] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIL3419[8]/O
    net        b2v_inst11.dutycycle_1
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_4
77) instance dutycycle_RNIA2ESD[7] (in view: work.powerled_block(netlist)), output net dutycycle_4 (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_4
    input  pin b2v_inst11.dutycycle_RNI[7]/I2
    instance   b2v_inst11.dutycycle_RNI[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI[7]/O
    net        b2v_inst11.g2_0_0_0
    input  pin b2v_inst11.dutycycle_RNIPN595[7]/I2
    instance   b2v_inst11.dutycycle_RNIPN595[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIPN595[7]/O
    net        b2v_inst11.dutycycle_eena_5_c_0
    input  pin b2v_inst11.dutycycle_RNIH214C[7]/I1
    instance   b2v_inst11.dutycycle_RNIH214C[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIH214C[7]/O
    net        b2v_inst11.dutycycle_en_5_0
    input  pin b2v_inst11.dutycycle_RNIA2ESD[7]/I2
    instance   b2v_inst11.dutycycle_RNIA2ESD[7] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIA2ESD[7]/O
    net        b2v_inst11.dutycycle_4
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_13
78) instance dutycycle_RNIFF229[14] (in view: work.powerled_block(netlist)), output net dutycycle_13 (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_13
    input  pin b2v_inst11.dutycycle_RNIO8A55[14]/I1
    instance   b2v_inst11.dutycycle_RNIO8A55[14] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIO8A55[14]/O
    net        b2v_inst11.N_152_N
    input  pin b2v_inst11.dutycycle_RNIQ0M87[14]/I0
    instance   b2v_inst11.dutycycle_RNIQ0M87[14] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIQ0M87[14]/O
    net        b2v_inst11.dutycycle_en_11
    input  pin b2v_inst11.dutycycle_RNIFF229[14]/I2
    instance   b2v_inst11.dutycycle_RNIFF229[14] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIFF229[14]/O
    net        b2v_inst11.dutycycle_13
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_9
79) instance dutycycle_RNIDC129[13] (in view: work.powerled_block(netlist)), output net dutycycle_9 (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_9
    input  pin b2v_inst11.dutycycle_RNIO8A55[13]/I1
    instance   b2v_inst11.dutycycle_RNIO8A55[13] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIO8A55[13]/O
    net        b2v_inst11.N_150_N
    input  pin b2v_inst11.dutycycle_RNIQ0M87[13]/I0
    instance   b2v_inst11.dutycycle_RNIQ0M87[13] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIQ0M87[13]/O
    net        b2v_inst11.dutycycle_en_10
    input  pin b2v_inst11.dutycycle_RNIDC129[13]/I2
    instance   b2v_inst11.dutycycle_RNIDC129[13] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIDC129[13]/O
    net        b2v_inst11.dutycycle_9
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_12
80) instance dutycycle_RNIHI329[15] (in view: work.powerled_block(netlist)), output net dutycycle_12 (in view: work.powerled_block(netlist))
    net        b2v_inst11.dutycycle_12
    input  pin b2v_inst11.dutycycle_RNI_1[15]/I2
    instance   b2v_inst11.dutycycle_RNI_1[15] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_1[15]/O
    net        b2v_inst11.un2_count_clk_17_0_a2_1_4
    input  pin b2v_inst11.dutycycle_RNI_1[14]/I2
    instance   b2v_inst11.dutycycle_RNI_1[14] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_1[14]/O
    net        b2v_inst11.N_357
    input  pin b2v_inst11.dutycycle_RNI[2]/I3
    instance   b2v_inst11.dutycycle_RNI[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI[2]/O
    net        b2v_inst11.un1_clk_100khz_42_and_i_o2_13_0
    input  pin b2v_inst11.dutycycle_RNIDQ4A1_0[12]/I3
    instance   b2v_inst11.dutycycle_RNIDQ4A1_0[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIDQ4A1_0[12]/O
    net        b2v_inst11.N_392_N
    input  pin b2v_inst11.dutycycle_RNIO8A55[12]/I0
    instance   b2v_inst11.dutycycle_RNIO8A55[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIO8A55[12]/O
    net        b2v_inst11.N_232_N
    input  pin b2v_inst11.func_state_RNIFIGD3[1]/I2
    instance   b2v_inst11.func_state_RNIFIGD3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIFIGD3[1]/O
    net        b2v_inst11.func_state_RNIFIGD3[1]
    input  pin b2v_inst11.dutycycle_RNIUNP65[11]/I2
    instance   b2v_inst11.dutycycle_RNIUNP65[11] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIUNP65[11]/O
    net        b2v_inst11.dutycycle_7
    input  pin b2v_inst11.dutycycle_RNI_2[11]/I0
    instance   b2v_inst11.dutycycle_RNI_2[11] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_2[11]/O
    net        b2v_inst11.dutycycle_RNI_2[11]
    input  pin b2v_inst11.dutycycle_RNI_3[12]/I0
    instance   b2v_inst11.dutycycle_RNI_3[12] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_3[12]/O
    net        b2v_inst11.N_359
    input  pin b2v_inst11.dutycycle_RNI_5[0]/I0
    instance   b2v_inst11.dutycycle_RNI_5[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_5[0]/O
    net        b2v_inst11.dutycycle_RNI_5[0]
    input  pin b2v_inst11.dutycycle_RNI_11[0]/I0
    instance   b2v_inst11.dutycycle_RNI_11[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_11[0]/O
    net        b2v_inst11.dutycycle_RNI_11[0]
    input  pin b2v_inst11.dutycycle_RNII3IJG[5]/I0
    instance   b2v_inst11.dutycycle_RNII3IJG[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNII3IJG[5]/O
    net        b2v_inst11.dutycycle_eena_14
    input  pin b2v_inst11.dutycycle_RNIVBOBM[5]/I1
    instance   b2v_inst11.dutycycle_RNIVBOBM[5] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIVBOBM[5]/O
    net        b2v_inst11.dutycycle[5]
    input  pin b2v_inst11.dutycycle_RNI_4[0]/I0
    instance   b2v_inst11.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_4[0]/O
    net        b2v_inst11.dutycycle_RNI_4[0]
    input  pin b2v_inst11.dutycycle_RNI_3[2]/I0
    instance   b2v_inst11.dutycycle_RNI_3[2] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNI_3[2]/O
    net        b2v_inst11.dutycycle_RNI_3[2]
    input  pin b2v_inst11.func_state_RNI_1[1]/I2
    instance   b2v_inst11.func_state_RNI_1[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_1[1]/O
    net        b2v_inst11.func_state_1_m2s2_i_0
    input  pin b2v_inst11.func_state_RNI0BK54[1]/I3
    instance   b2v_inst11.func_state_RNI0BK54[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI0BK54[1]/O
    net        b2v_inst11.N_73
    input  pin b2v_inst11.func_state_RNI4J6EH[0]/I2
    instance   b2v_inst11.func_state_RNI4J6EH[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI4J6EH[0]/O
    net        b2v_inst11.func_state_1_m2[0]
    input  pin b2v_inst11.func_state_RNIFBUCK[0]/I2
    instance   b2v_inst11.func_state_RNIFBUCK[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIFBUCK[0]/O
    net        b2v_inst11.func_state_0
    input  pin b2v_inst11.func_state_RNI_0[0]/I0
    instance   b2v_inst11.func_state_RNI_0[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_0[0]/O
    net        b2v_inst11.N_2997_i
    input  pin b2v_inst11.func_state_RNI958Q5[1]/I2
    instance   b2v_inst11.func_state_RNI958Q5[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI958Q5[1]/O
    net        b2v_inst11.count_clk_en
    input  pin b2v_inst11.count_clk_RNIADQ96[3]/I0
    instance   b2v_inst11.count_clk_RNIADQ96[3] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIADQ96[3]/O
    net        b2v_inst11.count_clk[3]
    input  pin b2v_inst11.un1_count_clk_2_cry_3_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_3_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_3_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_3
    input  pin b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5/O
    net        b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9O5
    input  pin b2v_inst11.count_clk_RNICGR96[4]/I1
    instance   b2v_inst11.count_clk_RNICGR96[4] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNICGR96[4]/O
    net        b2v_inst11.count_clk[4]
    input  pin b2v_inst11.un1_count_clk_2_cry_4_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_4_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_4_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_4
    input  pin b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5/O
    net        b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBP5
    input  pin b2v_inst11.count_clk_RNIEJS96[5]/I1
    instance   b2v_inst11.count_clk_RNIEJS96[5] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIEJS96[5]/O
    net        b2v_inst11.count_clk[5]
    input  pin b2v_inst11.un1_count_clk_2_cry_5_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_5_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_5_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_5
    input  pin b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5/O
    net        b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQ5
    input  pin b2v_inst11.count_clk_RNIGMT96[6]/I1
    instance   b2v_inst11.count_clk_RNIGMT96[6] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIGMT96[6]/O
    net        b2v_inst11.count_clk[6]
    input  pin b2v_inst11.un1_count_clk_2_cry_6_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_6_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_6_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_6
    input  pin b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5/O
    net        b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GR5
    input  pin b2v_inst11.count_clk_RNIIPU96[7]/I1
    instance   b2v_inst11.count_clk_RNIIPU96[7] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIIPU96[7]/O
    net        b2v_inst11.count_clk[7]
    input  pin b2v_inst11.un1_count_clk_2_cry_7_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_7_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_7_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_7_c
    input  pin b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5/O
    net        b2v_inst11.un1_count_clk_2_cry_7_c_RNI2IS5
    input  pin b2v_inst11.count_clk_RNIKSV96[8]/I1
    instance   b2v_inst11.count_clk_RNIKSV96[8] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIKSV96[8]/O
    net        b2v_inst11.count_clk[8]
    input  pin b2v_inst11.un1_count_clk_2_cry_8_c/I0
    instance   b2v_inst11.un1_count_clk_2_cry_8_c (cell SB_CARRY)
    output pin b2v_inst11.un1_count_clk_2_cry_8_c/CO
    net        b2v_inst11.un1_count_clk_2_cry_8_c
    input  pin b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5/I3
    instance   b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5/O
    net        b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KT5
    input  pin b2v_inst11.count_clk_RNIMV0A6[9]/I1
    instance   b2v_inst11.count_clk_RNIMV0A6[9] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIMV0A6[9]/O
    net        b2v_inst11.count_clk[9]
    input  pin b2v_inst11.count_clk_RNI_0[1]/I1
    instance   b2v_inst11.count_clk_RNI_0[1] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI_0[1]/O
    net        b2v_inst11.N_187
    input  pin b2v_inst11.count_clk_RNI[6]/I0
    instance   b2v_inst11.count_clk_RNI[6] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI[6]/O
    net        b2v_inst11.count_clk_RNI[6]
    input  pin b2v_inst11.count_clk_RNI_1[6]/I0
    instance   b2v_inst11.count_clk_RNI_1[6] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI_1[6]/O
    net        b2v_inst11.N_195_i
    input  pin b2v_inst11.func_state_RNIV9G81[1]/I2
    instance   b2v_inst11.func_state_RNIV9G81[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIV9G81[1]/O
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_0
    input  pin b2v_inst11.func_state_RNIOIJA4[0]/I2
    instance   b2v_inst11.func_state_RNIOIJA4[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIOIJA4[0]/O
    net        b2v_inst11.func_state_RNIOIJA4_0[0]
    input  pin b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA/I0
    instance   b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA/O
    net        b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA
    input  pin b2v_inst11.count_clk_RNIE5D96[14]/I1
    instance   b2v_inst11.count_clk_RNIE5D96[14] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIE5D96[14]/O
    net        b2v_inst11.count_clk[14]
    input  pin b2v_inst11.count_clk_RNI[15]/I0
    instance   b2v_inst11.count_clk_RNI[15] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI[15]/O
    net        b2v_inst11.N_172
    input  pin b2v_inst11.count_clk_RNI_2[1]/I0
    instance   b2v_inst11.count_clk_RNI_2[1] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI_2[1]/O
    net        b2v_inst11.N_421
    input  pin b2v_inst11.func_state_RNIDQ4A1_3[1]/I2
    instance   b2v_inst11.func_state_RNIDQ4A1_3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIDQ4A1_3[1]/O
    net        b2v_inst11.N_310
    input  pin b2v_inst11.func_state_RNI3HK63[0]/I0
    instance   b2v_inst11.func_state_RNI3HK63[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI3HK63[0]/O
    net        b2v_inst11.func_state_RNI3HK63[0]
    input  pin b2v_inst11.count_off_RNIS6TRB[7]/I0
    instance   b2v_inst11.count_off_RNIS6TRB[7] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIS6TRB[7]/O
    net        b2v_inst11.count_off[7]
    input  pin b2v_inst11.count_off_RNI[3]/I0
    instance   b2v_inst11.count_off_RNI[3] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNI[3]/O
    net        b2v_inst11.un34_clk_100khz_8
    input  pin b2v_inst11.count_off_RNI_1[1]/I0
    instance   b2v_inst11.count_off_RNI_1[1] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNI_1[1]/O
    net        b2v_inst11.count_off_RNI_1[1]
    input  pin b2v_inst11.func_state_RNI_3[1]/I1
    instance   b2v_inst11.func_state_RNI_3[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI_3[1]/O
    net        b2v_inst11.func_state_RNI_3[1]
    input  pin b2v_inst11.func_state_RNIE90E1_1[1]/I1
    instance   b2v_inst11.func_state_RNIE90E1_1[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIE90E1_1[1]/O
    net        b2v_inst11.N_329
    input  pin b2v_inst11.func_state_RNIPJ3QF[0]/I0
    instance   b2v_inst11.func_state_RNIPJ3QF[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIPJ3QF[0]/O
    net        b2v_inst11.func_state_1_m2[1]
    input  pin b2v_inst11.func_state_RNI5DROI[1]/I2
    instance   b2v_inst11.func_state_RNI5DROI[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI5DROI[1]/O
    net        b2v_inst11.func_state
    input  pin b2v_inst11.func_state_RNIDQ4A1[1]/I0
    instance   b2v_inst11.func_state_RNIDQ4A1[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIDQ4A1[1]/O
    net        b2v_inst11.func_state_RNIDQ4A1[1]
    input  pin b2v_inst11.func_state_RNIDQ4A1_1[1]/I0
    instance   b2v_inst11.func_state_RNIDQ4A1_1[1] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIDQ4A1_1[1]/O
    net        b2v_inst11.func_state_RNIDQ4A1_1[1]
    input  pin b2v_inst11.dutycycle_RNIHI329[15]/I1
    instance   b2v_inst11.dutycycle_RNIHI329[15] (cell SB_LUT4)
    output pin b2v_inst11.dutycycle_RNIHI329[15]/O
    net        b2v_inst11.dutycycle_12
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[3]
81) instance count_clk_RNIADQ96[3] (in view: work.powerled_block(netlist)), output net count_clk[3] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[3]
    input  pin b2v_inst11.un1_count_clk_2_cry_2_c_RNIT7N5/I1
    instance   b2v_inst11.un1_count_clk_2_cry_2_c_RNIT7N5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_2_c_RNIT7N5/O
    net        b2v_inst11.un1_count_clk_2_cry_2_c_RNIT7N5
    input  pin b2v_inst11.count_clk_RNIADQ96[3]/I3
    instance   b2v_inst11.count_clk_RNIADQ96[3] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIADQ96[3]/O
    net        b2v_inst11.count_clk[3]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[2]
82) instance count_clk_RNI8AP96[2] (in view: work.powerled_block(netlist)), output net count_clk[2] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[2]
    input  pin b2v_inst11.un1_count_clk_2_cry_1_c_RNIS5M5/I1
    instance   b2v_inst11.un1_count_clk_2_cry_1_c_RNIS5M5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_1_c_RNIS5M5/O
    net        b2v_inst11.un1_count_clk_2_cry_1_c_RNIS5M5
    input  pin b2v_inst11.count_clk_RNI8AP96[2]/I1
    instance   b2v_inst11.count_clk_RNI8AP96[2] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI8AP96[2]/O
    net        b2v_inst11.count_clk[2]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[1]
83) instance count_clk_RNIB3346[1] (in view: work.powerled_block(netlist)), output net count_clk[1] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[1]
    input  pin b2v_inst11.count_clk_RNI[0]/I0
    instance   b2v_inst11.count_clk_RNI[0] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI[0]/O
    net        b2v_inst11.count_clk_RNI[0]
    input  pin b2v_inst11.count_clk_RNIB3346[1]/I1
    instance   b2v_inst11.count_clk_RNIB3346[1] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIB3346[1]/O
    net        b2v_inst11.count_clk[1]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[0]
84) instance count_clk_RNIA2346[0] (in view: work.powerled_block(netlist)), output net count_clk[0] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[0]
    input  pin b2v_inst11.count_clk_RNI_0[0]/I1
    instance   b2v_inst11.count_clk_RNI_0[0] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI_0[0]/O
    net        b2v_inst11.count_clk_RNI_0[0]
    input  pin b2v_inst11.count_clk_RNIA2346[0]/I1
    instance   b2v_inst11.count_clk_RNIA2346[0] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIA2346[0]/O
    net        b2v_inst11.count_clk[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.N_421
85) instance count_clk_RNI_2[1] (in view: work.powerled_block(netlist)), output net N_421 (in view: work.powerled_block(netlist))
    net        b2v_inst11.N_421
    input  pin b2v_inst11.func_state_RNI5DLR[0]/I1
    instance   b2v_inst11.func_state_RNI5DLR[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNI5DLR[0]/O
    net        b2v_inst11.un1_count_clk_1_sqmuxa_0_1_0
    input  pin b2v_inst11.func_state_RNIOIJA4[0]/I3
    instance   b2v_inst11.func_state_RNIOIJA4[0] (cell SB_LUT4)
    output pin b2v_inst11.func_state_RNIOIJA4[0]/O
    net        b2v_inst11.func_state_RNIOIJA4_0[0]
    input  pin b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA/I0
    instance   b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA/O
    net        b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA
    input  pin b2v_inst11.count_clk_RNIE5D96[14]/I1
    instance   b2v_inst11.count_clk_RNIE5D96[14] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIE5D96[14]/O
    net        b2v_inst11.count_clk[14]
    input  pin b2v_inst11.count_clk_RNI[15]/I0
    instance   b2v_inst11.count_clk_RNI[15] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI[15]/O
    net        b2v_inst11.N_172
    input  pin b2v_inst11.count_clk_RNI_2[1]/I0
    instance   b2v_inst11.count_clk_RNI_2[1] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI_2[1]/O
    net        b2v_inst11.N_421
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[14]
86) instance count_clk_RNIE5D96[14] (in view: work.powerled_block(netlist)), output net count_clk[14] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[14]
    input  pin b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA/I1
    instance   b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA/O
    net        b2v_inst11.un1_count_clk_2_cry_13_c_RNIF7DA
    input  pin b2v_inst11.count_clk_RNIE5D96[14]/I1
    instance   b2v_inst11.count_clk_RNIE5D96[14] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIE5D96[14]/O
    net        b2v_inst11.count_clk[14]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[13]
87) instance count_clk_RNIC2C96[13] (in view: work.powerled_block(netlist)), output net count_clk[13] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[13]
    input  pin b2v_inst11.un1_count_clk_2_cry_12_c_RNIE5CA/I1
    instance   b2v_inst11.un1_count_clk_2_cry_12_c_RNIE5CA (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_12_c_RNIE5CA/O
    net        b2v_inst11.un1_count_clk_2_cry_12_c_RNIE5CA
    input  pin b2v_inst11.count_clk_RNIC2C96[13]/I3
    instance   b2v_inst11.count_clk_RNIC2C96[13] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIC2C96[13]/O
    net        b2v_inst11.count_clk[13]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[12]
88) instance count_clk_RNIAVA96[12] (in view: work.powerled_block(netlist)), output net count_clk[12] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[12]
    input  pin b2v_inst11.un1_count_clk_2_cry_11_c_RNID3BA/I1
    instance   b2v_inst11.un1_count_clk_2_cry_11_c_RNID3BA (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_11_c_RNID3BA/O
    net        b2v_inst11.un1_count_clk_2_cry_11_c_RNID3BA
    input  pin b2v_inst11.count_clk_RNIAVA96[12]/I3
    instance   b2v_inst11.count_clk_RNIAVA96[12] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIAVA96[12]/O
    net        b2v_inst11.count_clk[12]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[11]
89) instance count_clk_RNI8S996[11] (in view: work.powerled_block(netlist)), output net count_clk[11] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[11]
    input  pin b2v_inst11.un1_count_clk_2_cry_10_c_RNIC1AA/I1
    instance   b2v_inst11.un1_count_clk_2_cry_10_c_RNIC1AA (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_10_c_RNIC1AA/O
    net        b2v_inst11.un1_count_clk_2_cry_10_c_RNIC1AA
    input  pin b2v_inst11.count_clk_RNI8S996[11]/I3
    instance   b2v_inst11.count_clk_RNI8S996[11] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNI8S996[11]/O
    net        b2v_inst11.count_clk[11]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[10]
90) instance count_clk_RNIVFU46[10] (in view: work.powerled_block(netlist)), output net count_clk[10] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[10]
    input  pin b2v_inst11.un1_count_clk_2_cry_9_c_RNI4MU5/I1
    instance   b2v_inst11.un1_count_clk_2_cry_9_c_RNI4MU5 (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_9_c_RNI4MU5/O
    net        b2v_inst11.un1_count_clk_2_cry_9_c_RNI4MU5
    input  pin b2v_inst11.count_clk_RNIVFU46[10]/I3
    instance   b2v_inst11.count_clk_RNIVFU46[10] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIVFU46[10]/O
    net        b2v_inst11.count_clk[10]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[15]
91) instance count_clk_RNIG8E96[15] (in view: work.powerled_block(netlist)), output net count_clk[15] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_clk[15]
    input  pin b2v_inst11.un1_count_clk_2_cry_14_c_RNIG9EA/I0
    instance   b2v_inst11.un1_count_clk_2_cry_14_c_RNIG9EA (cell SB_LUT4)
    output pin b2v_inst11.un1_count_clk_2_cry_14_c_RNIG9EA/O
    net        b2v_inst11.un1_count_clk_2_cry_14_c_RNIG9EA
    input  pin b2v_inst11.count_clk_RNIG8E96[15]/I1
    instance   b2v_inst11.count_clk_RNIG8E96[15] (cell SB_LUT4)
    output pin b2v_inst11.count_clk_RNIG8E96[15]/O
    net        b2v_inst11.count_clk[15]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[7]
92) instance count_off_RNIS6TRB[7] (in view: work.powerled_block(netlist)), output net count_off[7] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_off[7]
    input  pin b2v_inst11.un3_count_off_1_cry_6_c_RNI3CA2/I1
    instance   b2v_inst11.un3_count_off_1_cry_6_c_RNI3CA2 (cell SB_LUT4)
    output pin b2v_inst11.un3_count_off_1_cry_6_c_RNI3CA2/O
    net        b2v_inst11.un3_count_off_1_cry_6_c_RNI3CA2
    input  pin b2v_inst11.count_off_RNIS6TRB[7]/I2
    instance   b2v_inst11.count_off_RNIS6TRB[7] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIS6TRB[7]/O
    net        b2v_inst11.count_off[7]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[6]
93) instance count_off_RNIQ3SRB[6] (in view: work.powerled_block(netlist)), output net count_off[6] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_off[6]
    input  pin b2v_inst11.un3_count_off_1_cry_5_c_RNI2A92/I1
    instance   b2v_inst11.un3_count_off_1_cry_5_c_RNI2A92 (cell SB_LUT4)
    output pin b2v_inst11.un3_count_off_1_cry_5_c_RNI2A92/O
    net        b2v_inst11.un3_count_off_1_cry_5_c_RNI2A92
    input  pin b2v_inst11.count_off_RNIQ3SRB[6]/I2
    instance   b2v_inst11.count_off_RNIQ3SRB[6] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIQ3SRB[6]/O
    net        b2v_inst11.count_off[6]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[5]
94) instance count_off_RNIO0RRB[5] (in view: work.powerled_block(netlist)), output net count_off[5] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_off[5]
    input  pin b2v_inst11.un3_count_off_1_cry_4_c_RNI1882/I1
    instance   b2v_inst11.un3_count_off_1_cry_4_c_RNI1882 (cell SB_LUT4)
    output pin b2v_inst11.un3_count_off_1_cry_4_c_RNI1882/O
    net        b2v_inst11.un3_count_off_1_cry_4_c_RNI1882
    input  pin b2v_inst11.count_off_RNIO0RRB[5]/I2
    instance   b2v_inst11.count_off_RNIO0RRB[5] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIO0RRB[5]/O
    net        b2v_inst11.count_off[5]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[4]
95) instance count_off_RNIMTPRB[4] (in view: work.powerled_block(netlist)), output net count_off[4] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_off[4]
    input  pin b2v_inst11.un3_count_off_1_cry_3_c_RNI0672/I1
    instance   b2v_inst11.un3_count_off_1_cry_3_c_RNI0672 (cell SB_LUT4)
    output pin b2v_inst11.un3_count_off_1_cry_3_c_RNI0672/O
    net        b2v_inst11.un3_count_off_1_cry_3_c_RNI0672
    input  pin b2v_inst11.count_off_RNIMTPRB[4]/I2
    instance   b2v_inst11.count_off_RNIMTPRB[4] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIMTPRB[4]/O
    net        b2v_inst11.count_off[4]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[3]
96) instance count_off_RNIKQORB[3] (in view: work.powerled_block(netlist)), output net count_off[3] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_off[3]
    input  pin b2v_inst11.un3_count_off_1_cry_2_c_RNIV362/I1
    instance   b2v_inst11.un3_count_off_1_cry_2_c_RNIV362 (cell SB_LUT4)
    output pin b2v_inst11.un3_count_off_1_cry_2_c_RNIV362/O
    net        b2v_inst11.un3_count_off_1_cry_2_c_RNIV362
    input  pin b2v_inst11.count_off_RNIKQORB[3]/I2
    instance   b2v_inst11.count_off_RNIKQORB[3] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIKQORB[3]/O
    net        b2v_inst11.count_off[3]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[2]
97) instance count_off_RNIINNRB[2] (in view: work.powerled_block(netlist)), output net count_off[2] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_off[2]
    input  pin b2v_inst11.un3_count_off_1_cry_1_c_RNIU152/I1
    instance   b2v_inst11.un3_count_off_1_cry_1_c_RNIU152 (cell SB_LUT4)
    output pin b2v_inst11.un3_count_off_1_cry_1_c_RNIU152/O
    net        b2v_inst11.un3_count_off_1_cry_1_c_RNIU152
    input  pin b2v_inst11.count_off_RNIINNRB[2]/I2
    instance   b2v_inst11.count_off_RNIINNRB[2] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIINNRB[2]/O
    net        b2v_inst11.count_off[2]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[1]
98) instance count_off_RNIJKIPB[1] (in view: work.powerled_block(netlist)), output net count_off[1] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_off[1]
    input  pin b2v_inst11.count_off_RNI[1]/I1
    instance   b2v_inst11.count_off_RNI[1] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNI[1]/O
    net        b2v_inst11.count_off_RNI[1]
    input  pin b2v_inst11.count_off_RNIJKIPB[1]/I2
    instance   b2v_inst11.count_off_RNIJKIPB[1] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIJKIPB[1]/O
    net        b2v_inst11.count_off[1]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[0]
99) instance count_off_RNIIJIPB[0] (in view: work.powerled_block(netlist)), output net count_off[0] (in view: work.powerled_block(netlist))
    net        b2v_inst11.count_off[0]
    input  pin b2v_inst11.count_off_RNIIJIPB[0]/I2
    instance   b2v_inst11.count_off_RNIIJIPB[0] (cell SB_LUT4)
    output pin b2v_inst11.count_off_RNIIJIPB[0]/O
    net        b2v_inst11.count_off[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[8]
100) instance count_off_RNIU9URB[8] (in view: work.powerled_block(netlist)), output net count_off[8] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[13]
101) instance count_off_RNIMIRVB[13] (in view: work.powerled_block(netlist)), output net count_off[13] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[12]
102) instance count_off_RNIKFQVB[12] (in view: work.powerled_block(netlist)), output net count_off[12] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[11]
103) instance count_off_RNIICPVB[11] (in view: work.powerled_block(netlist)), output net count_off[11] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[10]
104) instance count_off_RNI9UHSB[10] (in view: work.powerled_block(netlist)), output net count_off[10] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[9]
105) instance count_off_RNI0DVRB[9] (in view: work.powerled_block(netlist)), output net count_off[9] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[14]
106) instance count_off_RNIOLSVB[14] (in view: work.powerled_block(netlist)), output net count_off[14] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[15]
107) instance count_off_RNIQOTVB[15] (in view: work.powerled_block(netlist)), output net count_off[15] (in view: work.powerled_block(netlist))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Found combinational loop during mapping at net b2v_inst11.mult1_un159_sum_i_0[8]
108) instance un1_onclocks.if_generate_plus\.mult1_un166_sum_cry_1_c_inv (in view: work.powerled_block(netlist)), output net mult1_un159_sum_i_0[8] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.curr_state[1]
109) instance curr_state_RNIPRCE[1] (in view: work.vpp_vddq_block(netlist)), output net curr_state[1] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count_en
110) instance curr_state_RNIKEBL[1] (in view: work.vpp_vddq_block(netlist)), output net count_en (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.un13_clk_100khz_i
111) instance count_RNID4TJ1_3[2] (in view: work.vpp_vddq_block(netlist)), output net un13_clk_100khz_i (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[3]
112) instance count_RNIF7UJ1[3] (in view: work.vpp_vddq_block(netlist)), output net count[3] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.un4_count_1_axb_2
113) instance count_RNID4TJ1_0[2] (in view: work.vpp_vddq_block(netlist)), output net un4_count_1_axb_2 (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[1]
114) instance count_RNI2J651[1] (in view: work.vpp_vddq_block(netlist)), output net count[1] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[0]
115) instance count_RNI1I651[0] (in view: work.vpp_vddq_block(netlist)), output net count[0] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[4]
116) instance count_RNIHAVJ1[4] (in view: work.vpp_vddq_block(netlist)), output net count[4] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[5]
117) instance count_RNIJD0K1[5] (in view: work.vpp_vddq_block(netlist)), output net count[5] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[7]
118) instance count_RNINJ2K1[7] (in view: work.vpp_vddq_block(netlist)), output net count[7] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[6]
119) instance count_RNILG1K1[6] (in view: work.vpp_vddq_block(netlist)), output net count[6] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[11]
120) instance count_RNIDGU31[11] (in view: work.vpp_vddq_block(netlist)), output net count[11] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[10]
121) instance count_RNI4M8F1[10] (in view: work.vpp_vddq_block(netlist)), output net count[10] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[9]
122) instance count_RNIRP4K1[9] (in view: work.vpp_vddq_block(netlist)), output net count[9] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[8]
123) instance count_RNIPM3K1[8] (in view: work.vpp_vddq_block(netlist)), output net count[8] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[14]
124) instance count_RNIJP141[14] (in view: work.vpp_vddq_block(netlist)), output net count[14] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[13]
125) instance count_RNIHM041[13] (in view: work.vpp_vddq_block(netlist)), output net count[13] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[12]
126) instance count_RNIFJV31[12] (in view: work.vpp_vddq_block(netlist)), output net count[12] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[15]
127) instance count_RNILS241[15] (in view: work.vpp_vddq_block(netlist)), output net count[15] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.N_3104_i
128) instance curr_state_RNI[0] (in view: work.pch_pwrok_block(netlist)), output net N_3104_i (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.curr_state[1]
129) instance curr_state_RNIFU1QM[1] (in view: work.pch_pwrok_block(netlist)), output net curr_state[1] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.curr_state[0]
130) instance curr_state_RNIET1QM[0] (in view: work.pch_pwrok_block(netlist)), output net curr_state[0] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.N_237
131) instance curr_state_RNIUP4B1[1] (in view: work.pch_pwrok_block(netlist)), output net N_237 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[14]
132) instance count_RNIH3SP3[14] (in view: work.pch_pwrok_block(netlist)), output net count[14] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[13]
133) instance count_RNIPV754[13] (in view: work.pch_pwrok_block(netlist)), output net count[13] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.un2_count_1_axb_12
134) instance count_RNIPQCB2[12] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_12 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.un2_count_1_axb_11
135) instance count_RNIOPCB2[11] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_11 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.un2_count_1_axb_10
136) instance count_RNINOCB2[10] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_10 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.un2_count_1_axb_9
137) instance count_RNIFFS92[9] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_9 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[8]
138) instance count_RNIAKRPO[8] (in view: work.pch_pwrok_block(netlist)), output net count[8] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.un2_count_1_axb_7
139) instance count_RNIDDS92[7] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_7 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.un2_count_1_axb_6
140) instance count_RNICCS92[6] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_6 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[5]
141) instance count_RNI4BOPO[5] (in view: work.pch_pwrok_block(netlist)), output net count[5] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.un2_count_1_axb_4
142) instance count_RNIAAS92[4] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_4 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[3]
143) instance count_RNI05MPO[3] (in view: work.pch_pwrok_block(netlist)), output net count[3] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.un2_count_1_axb_2
144) instance count_RNI88S92[2] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_2 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.un2_count_1_axb_1
145) instance count_RNI77S92[1] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_1 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[15]
146) instance count_RNIT5A54[15] (in view: work.pch_pwrok_block(netlist)), output net count[15] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":69:15:69:23|Found combinational loop during mapping at net b2v_inst6.un2_count_1_cry_13
147) instance un2_count_1_cry_13_c (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_cry_13 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count_rst_8
148) instance un2_count_1_cry_8_c_RNIT70GM (in view: work.pch_pwrok_block(netlist)), output net count_rst_8 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count_rst_1
149) instance un2_count_1_cry_1_c_RNID98I1 (in view: work.pch_pwrok_block(netlist)), output net count_rst_1 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count_rst_9
150) instance un2_count_1_cry_9_c_RNILPGI1 (in view: work.pch_pwrok_block(netlist)), output net count_rst_9 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count_rst_3
151) instance un2_count_1_cry_3_c_RNIOTQFM (in view: work.pch_pwrok_block(netlist)), output net count_rst_3 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count_rst_10
152) instance un2_count_1_cry_10_c_RNI6G9NM (in view: work.pch_pwrok_block(netlist)), output net count_rst_10 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count_rst_5
153) instance un2_count_1_cry_5_c_RNIHHCI1 (in view: work.pch_pwrok_block(netlist)), output net count_rst_5 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count_rst_0
154) instance count_RNIM6FE1[1] (in view: work.pch_pwrok_block(netlist)), output net count_rst_0 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.un2_count_1_cry_0
155) instance count_RNI5TRLO[0] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_cry_0 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count_rst_11
156) instance un2_count_1_cry_11_c_RNIU1QP1 (in view: work.pch_pwrok_block(netlist)), output net count_rst_11 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count_rst_6
157) instance un2_count_1_cry_6_c_RNIR3UFM (in view: work.pch_pwrok_block(netlist)), output net count_rst_6 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.un2_count_1_cry_14_c_RNI96R71
158) instance un2_count_1_cry_14_c_RNI96R71 (in view: work.hda_strap_block(netlist)), output net un2_count_1_cry_14_c_RNI96R71 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.N_3083_i
159) instance curr_state_RNI[1] (in view: work.hda_strap_block(netlist)), output net N_3083_i (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count_RNIEET75[8]
160) instance count_RNIEET75[8] (in view: work.hda_strap_block(netlist)), output net count_RNIEET75[8] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.N_405
161) instance curr_state_13_2_0_.m11_0_a2_0 (in view: work.hda_strap_block(netlist)), output net N_405 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.curr_state[1]
162) instance curr_state_RNIOQ3A3[1] (in view: work.hda_strap_block(netlist)), output net curr_state[1] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.curr_state[0]
163) instance curr_state_RNIDMUM3[0] (in view: work.hda_strap_block(netlist)), output net curr_state[0] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[14]
164) instance count_RNI73Q71[14] (in view: work.hda_strap_block(netlist)), output net count[14] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[13]
165) instance count_RNI50P71[13] (in view: work.hda_strap_block(netlist)), output net count[13] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[12]
166) instance count_RNI3TN71[12] (in view: work.hda_strap_block(netlist)), output net count[12] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[11]
167) instance count_RNI1QM71[11] (in view: work.hda_strap_block(netlist)), output net count[11] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[10]
168) instance count_RNIOMPC1[10] (in view: work.hda_strap_block(netlist)), output net count[10] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[9]
169) instance count_RNIFF751[9] (in view: work.hda_strap_block(netlist)), output net count[9] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.un2_count_1_axb_8
170) instance count_RNIDC651[8] (in view: work.hda_strap_block(netlist)), output net un2_count_1_axb_8 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[7]
171) instance count_RNIB9551[7] (in view: work.hda_strap_block(netlist)), output net count[7] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[6]
172) instance count_RNI96451[6] (in view: work.hda_strap_block(netlist)), output net count[6] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.un2_count_1_axb_5
173) instance count_RNI73351[5] (in view: work.hda_strap_block(netlist)), output net un2_count_1_axb_5 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[4]
174) instance count_RNI50251[4] (in view: work.hda_strap_block(netlist)), output net count[4] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[3]
175) instance count_RNI3T051[3] (in view: work.hda_strap_block(netlist)), output net count[3] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[2]
176) instance count_RNI1QV41[2] (in view: work.hda_strap_block(netlist)), output net count[2] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.un2_count_1_axb_1
177) instance count_RNID13N[1] (in view: work.hda_strap_block(netlist)), output net un2_count_1_axb_1 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[0]
178) instance count_RNIC03N[0] (in view: work.hda_strap_block(netlist)), output net count[0] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[17]
179) instance count_RNIDCT71[17] (in view: work.hda_strap_block(netlist)), output net count[17] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.un2_count_1_axb_16
180) instance count_RNIB9S71[16] (in view: work.hda_strap_block(netlist)), output net un2_count_1_axb_16 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.curr_state_i[2]
181) instance curr_state_RNIPR3A3[2] (in view: work.hda_strap_block(netlist)), output net curr_state_i[2] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.curr_state[0]
182) instance curr_state_RNIT62Q[0] (in view: work.dsw_pwrok_block(netlist)), output net curr_state[0] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.curr_state[1]
183) instance curr_state_RNIU72Q[1] (in view: work.dsw_pwrok_block(netlist)), output net curr_state[1] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.curr_state_RNINSDS[0]
184) instance curr_state_RNINSDS[0] (in view: work.dsw_pwrok_block(netlist)), output net curr_state_RNINSDS[0] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[6]
185) instance count_RNIQSI71[6] (in view: work.dsw_pwrok_block(netlist)), output net count[6] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.un2_count_1_axb_5
186) instance count_RNIOPH71[5] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_5 (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.un2_count_1_axb_4
187) instance count_RNIMMG71[4] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_4 (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[3]
188) instance count_RNIKJF71[3] (in view: work.dsw_pwrok_block(netlist)), output net count[3] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.un2_count_1_axb_2
189) instance count_RNIIGE71[2] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_2 (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[1]
190) instance count_RNIGDD71[1] (in view: work.dsw_pwrok_block(netlist)), output net count[1] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.N_1_i
191) instance count_RNIMSDB8[4] (in view: work.dsw_pwrok_block(netlist)), output net N_1_i (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count_rst_14
192) instance count_RNI6K3V_0[0] (in view: work.dsw_pwrok_block(netlist)), output net count_rst_14 (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[12]
193) instance count_RNIK1F61[12] (in view: work.dsw_pwrok_block(netlist)), output net count[12] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.un2_count_1_axb_11
194) instance count_RNIIUD61[11] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_11 (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[10]
195) instance count_RNI94ED1[10] (in view: work.dsw_pwrok_block(netlist)), output net count[10] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.un2_count_1_axb_9
196) instance count_RNI06M71[9] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_9 (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.un2_count_1_axb_8
197) instance count_RNIU2L71[8] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_8 (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[7]
198) instance count_RNISVJ71[7] (in view: work.dsw_pwrok_block(netlist)), output net count[7] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[15]
199) instance count_RNIQAI61[15] (in view: work.dsw_pwrok_block(netlist)), output net count[15] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[14]
200) instance count_RNIO7H61[14] (in view: work.dsw_pwrok_block(netlist)), output net count[14] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[13]
201) instance count_RNIM4G61[13] (in view: work.dsw_pwrok_block(netlist)), output net count[13] (in view: work.dsw_pwrok_block(netlist))
End of loops
@W: MT420 |Found inferred clock TOP|FPGA_OSC with period 34.76ns. Please declare a user-defined clock on object "p:FPGA_OSC"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Apr 12 15:01:30 2022
#


Top view:               TOP
Requested Frequency:    28.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -86.055

                   Requested     Estimated     Requested     Estimated                 Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group                
-------------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC       28.8 MHz      8.3 MHz       34.762        120.817       -86.055     inferred     Autoconstr_clkgroup_0
=========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC  TOP|FPGA_OSC  |  34.762      -86.055  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|FPGA_OSC
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                              Arrival            
Instance                  Reference        Type        Pin     Net                              Time        Slack  
                          Clock                                                                                    
-------------------------------------------------------------------------------------------------------------------
b2v_inst5.RSMRSTn         TOP|FPGA_OSC     SB_DFFE     Q       RSMRSTn_0                        0.796       -86.055
b2v_inst20.tmp_1_fast     TOP|FPGA_OSC     SB_DFF      Q       SYNTHESIZED_WIRE_47keep_fast     0.796       -86.013
b2v_inst20.tmp_1_rep1     TOP|FPGA_OSC     SB_DFF      Q       SYNTHESIZED_WIRE_47keep_rep1     0.796       -80.257
b2v_inst20.counter[0]     TOP|FPGA_OSC     SB_DFF      Q       counter[0]                       0.796       -80.125
b2v_inst20.counter[2]     TOP|FPGA_OSC     SB_DFF      Q       counter[2]                       0.796       -80.053
b2v_inst20.counter[3]     TOP|FPGA_OSC     SB_DFF      Q       counter[3]                       0.796       -80.022
b2v_inst20.counter[4]     TOP|FPGA_OSC     SB_DFF      Q       counter[4]                       0.796       -79.929
b2v_inst20.counter[1]     TOP|FPGA_OSC     SB_DFF      Q       counter[1]                       0.796       -79.925
b2v_inst20.counter[5]     TOP|FPGA_OSC     SB_DFF      Q       counter[5]                       0.796       -79.853
b2v_inst20.counter[6]     TOP|FPGA_OSC     SB_DFF      Q       counter[6]                       0.796       -79.822
===================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                      Required            
Instance                      Reference        Type         Pin     Net                     Time         Slack  
                              Clock                                                                             
----------------------------------------------------------------------------------------------------------------
b2v_inst11.curr_state[0]      TOP|FPGA_OSC     SB_DFFE      D       curr_state_3_0_rep1     34.607       -86.055
b2v_inst11.pwm_out            TOP|FPGA_OSC     SB_DFFR      D       PWRBTN_LED_rep1         34.607       -86.055
b2v_inst6.count[0]            TOP|FPGA_OSC     SB_DFFER     D       count_rst               34.607       -6.135 
b2v_inst6.count[3]            TOP|FPGA_OSC     SB_DFFER     D       count_rst_2             34.607       -6.031 
b2v_inst6.count[5]            TOP|FPGA_OSC     SB_DFFER     D       count_rst_4             34.607       -6.031 
b2v_inst6.count[8]            TOP|FPGA_OSC     SB_DFFER     D       count_rst_7             34.607       -6.031 
b2v_inst6.curr_state[1]       TOP|FPGA_OSC     SB_DFFE      D       curr_state_7[1]         34.607       -5.938 
b2v_inst6.curr_state[0]       TOP|FPGA_OSC     SB_DFFE      D       curr_state_7[0]         34.607       -5.866 
b2v_inst200.curr_state[2]     TOP|FPGA_OSC     SB_DFFE      D       i4_mux_i                34.607       -0.626 
b2v_inst200.curr_state[0]     TOP|FPGA_OSC     SB_DFFE      D       N_57                    34.607       -0.616 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.762
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.607

    - Propagation time:                      120.662
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -86.055

    Number of logic level(s):                156
    Starting point:                          b2v_inst5.RSMRSTn / Q
    Ending point:                            b2v_inst11.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
b2v_inst5.RSMRSTn                                                       SB_DFFE      Q        Out     0.796     0.796       -         
RSMRSTn_0                                                               Net          -        -       1.599     -           7         
b2v_inst5.RSMRSTn_RNI8DFE                                               SB_LUT4      I0       In      -         2.395       -         
b2v_inst5.RSMRSTn_RNI8DFE                                               SB_LUT4      O        Out     0.661     3.056       -         
RSMRSTn_RNI8DFE                                                         Net          -        -       1.371     -           22        
b2v_inst11.dutycycle_1_0_iv_0_o3[1]                                     SB_LUT4      I0       In      -         4.427       -         
b2v_inst11.dutycycle_1_0_iv_0_o3[1]                                     SB_LUT4      O        Out     0.569     4.996       -         
dutycycle_1_0_iv_0_o3[1]                                                Net          -        -       1.371     -           7         
b2v_inst11.dutycycle_RNIDQ4A1_0[2]                                      SB_LUT4      I0       In      -         6.367       -         
b2v_inst11.dutycycle_RNIDQ4A1_0[2]                                      SB_LUT4      O        Out     0.661     7.028       -         
un1_count_off_1_sqmuxa_8_ns_1                                           Net          -        -       1.371     -           1         
b2v_inst11.func_state_RNIQK9K2[1]                                       SB_LUT4      I3       In      -         8.399       -         
b2v_inst11.func_state_RNIQK9K2[1]                                       SB_LUT4      O        Out     0.424     8.823       -         
un1_count_off_1_sqmuxa_8_m2                                             Net          -        -       1.371     -           1         
b2v_inst11.func_state_RNI8SNQ3[1]                                       SB_LUT4      I2       In      -         10.194      -         
b2v_inst11.func_state_RNI8SNQ3[1]                                       SB_LUT4      O        Out     0.558     10.752      -         
N_183_i                                                                 Net          -        -       1.371     -           2         
b2v_inst11.dutycycle_RNIVT525[2]                                        SB_LUT4      I1       In      -         12.123      -         
b2v_inst11.dutycycle_RNIVT525[2]                                        SB_LUT4      O        Out     0.589     12.713      -         
N_112_f0                                                                Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNI1MH57[2]                                        SB_LUT4      I0       In      -         14.084      -         
b2v_inst11.dutycycle_RNI1MH57[2]                                        SB_LUT4      O        Out     0.569     14.652      -         
dutycycle_RNI1MH57[2]                                                   Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNIADTMA[2]                                        SB_LUT4      I3       In      -         16.023      -         
b2v_inst11.dutycycle_RNIADTMA[2]                                        SB_LUT4      O        Out     0.465     16.488      -         
dutycycle_3                                                             Net          -        -       1.371     -           17        
b2v_inst11.dutycycle_RNI_3[3]                                           SB_LUT4      I0       In      -         17.859      -         
b2v_inst11.dutycycle_RNI_3[3]                                           SB_LUT4      O        Out     0.661     18.521      -         
un1_dutycycle_53_axb_3_1_0                                              Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNI[1]                                             SB_LUT4      I3       In      -         19.892      -         
b2v_inst11.dutycycle_RNI[1]                                             SB_LUT4      O        Out     0.465     20.357      -         
dutycycle_RNI[1]                                                        Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNI_2[2]                                           SB_LUT4      I1       In      -         21.728      -         
b2v_inst11.dutycycle_RNI_2[2]                                           SB_LUT4      O        Out     0.589     22.317      -         
dutycycle_RNI_2[2]                                                      Net          -        -       0.905     -           2         
b2v_inst11.un1_dutycycle_53_cry_3_c                                     SB_CARRY     I0       In      -         23.222      -         
b2v_inst11.un1_dutycycle_53_cry_3_c                                     SB_CARRY     CO       Out     0.380     23.601      -         
un1_dutycycle_53_cry_3_c                                                Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CI       In      -         23.615      -         
b2v_inst11.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CO       Out     0.186     23.801      -         
un1_dutycycle_53_cry_4                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CI       In      -         23.815      -         
b2v_inst11.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CO       Out     0.186     24.001      -         
un1_dutycycle_53_cry_5                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CI       In      -         24.015      -         
b2v_inst11.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CO       Out     0.186     24.201      -         
un1_dutycycle_53_cry_6                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CI       In      -         24.215      -         
b2v_inst11.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CO       Out     0.186     24.401      -         
un1_dutycycle_53_cry_7                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CI       In      -         24.415      -         
b2v_inst11.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CO       Out     0.186     24.601      -         
un1_dutycycle_53_cry_8                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CI       In      -         24.615      -         
b2v_inst11.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CO       Out     0.186     24.801      -         
un1_dutycycle_53_cry_9                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CI       In      -         24.815      -         
b2v_inst11.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CO       Out     0.186     25.001      -         
un1_dutycycle_53_cry_10                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CI       In      -         25.015      -         
b2v_inst11.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.186     25.201      -         
un1_dutycycle_53_cry_11                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         25.215      -         
b2v_inst11.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     25.401      -         
un1_dutycycle_53_cry_12                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         25.415      -         
b2v_inst11.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     25.601      -         
un1_dutycycle_53_cry_13                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         25.615      -         
b2v_inst11.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     25.801      -         
un1_dutycycle_53_cry_14                                                 Net          -        -       0.386     -           2         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B                            SB_LUT4      I3       In      -         26.187      -         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B                            SB_LUT4      O        Out     0.465     26.653      -         
un1_dutycycle_53_cry_14_c_RNIQE4B                                       Net          -        -       1.371     -           4         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B_0                          SB_LUT4      I0       In      -         28.023      -         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B_0                          SB_LUT4      O        Out     0.661     28.685      -         
un1_dutycycle_53_i[29]                                                  Net          -        -       1.371     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      I2       In      -         30.056      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      O        Out     0.558     30.614      -         
mult1_un47_sum_cry_3_s                                                  Net          -        -       1.371     -           4         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      I0       In      -         31.985      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      O        Out     0.661     32.647      -         
mult1_un47_sum_l_fx[3]                                                  Net          -        -       0.905     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     I0       In      -         33.552      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     CO       Out     0.380     33.931      -         
mult1_un54_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CI       In      -         33.945      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CO       Out     0.186     34.131      -         
mult1_un54_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CI       In      -         34.145      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CO       Out     0.186     34.331      -         
mult1_un54_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CI       In      -         34.345      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.186     34.531      -         
mult1_un54_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         34.917      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     35.475      -         
mult1_un54_sum_s_8                                                      Net          -        -       1.371     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         36.846      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     37.508      -         
mult1_un54_sum_i[8]                                                     Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         38.413      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     38.792      -         
mult1_un61_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         38.806      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     38.992      -         
mult1_un61_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         39.006      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     39.192      -         
mult1_un61_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         39.206      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     39.392      -         
mult1_un61_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         39.406      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     39.592      -         
mult1_un61_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         39.978      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     40.443      -         
mult1_un61_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         41.814      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     42.476      -         
mult1_un61_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         43.381      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     43.760      -         
mult1_un68_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         43.774      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     43.960      -         
mult1_un68_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         43.974      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     44.160      -         
mult1_un68_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         44.174      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     44.360      -         
mult1_un68_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         44.374      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     44.560      -         
mult1_un68_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         44.946      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     45.411      -         
mult1_un68_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         46.782      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     47.444      -         
mult1_un68_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         48.349      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     48.728      -         
mult1_un75_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         48.742      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     48.928      -         
mult1_un75_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         48.942      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     49.128      -         
mult1_un75_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         49.142      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     49.328      -         
mult1_un75_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         49.342      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     49.528      -         
mult1_un75_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         49.914      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     50.380      -         
mult1_un75_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         51.751      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     52.412      -         
mult1_un75_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         53.317      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     53.697      -         
mult1_un82_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         53.711      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     53.897      -         
mult1_un82_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         53.910      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     54.096      -         
mult1_un82_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         54.111      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     54.297      -         
mult1_un82_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         54.310      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     54.496      -         
mult1_un82_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         54.883      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     55.348      -         
mult1_un82_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         56.719      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     57.380      -         
mult1_un82_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         58.285      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     58.665      -         
mult1_un89_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         58.679      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     58.865      -         
mult1_un89_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         58.879      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     59.065      -         
mult1_un89_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         59.079      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     59.265      -         
mult1_un89_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         59.279      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     59.465      -         
mult1_un89_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         59.851      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     60.316      -         
mult1_un89_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         61.687      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     62.348      -         
mult1_un89_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         63.253      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     63.633      -         
mult1_un96_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         63.647      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     63.833      -         
mult1_un96_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         63.847      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     64.033      -         
mult1_un96_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         64.047      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     64.233      -         
mult1_un96_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         64.247      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     64.433      -         
mult1_un96_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         64.819      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     65.284      -         
mult1_un96_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         66.655      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     67.316      -         
mult1_un96_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         68.221      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     68.601      -         
mult1_un103_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         68.615      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     68.801      -         
mult1_un103_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         68.815      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     69.001      -         
mult1_un103_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         69.015      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     69.201      -         
mult1_un103_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         69.215      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     69.401      -         
mult1_un103_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         69.787      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     70.252      -         
mult1_un103_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         71.623      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     72.284      -         
mult1_un103_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         73.189      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     73.569      -         
mult1_un110_sum_cry_3_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         73.583      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     73.769      -         
mult1_un110_sum_cry_4_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         73.783      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     73.969      -         
mult1_un110_sum_cry_5_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         73.983      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     74.169      -         
mult1_un110_sum_cry_6_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         74.183      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     74.369      -         
mult1_un110_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         74.755      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     75.220      -         
mult1_un110_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         76.591      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     77.252      -         
mult1_un110_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         78.157      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     78.537      -         
mult1_un117_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         78.551      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     78.737      -         
mult1_un117_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         78.751      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     78.937      -         
mult1_un117_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         78.951      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     79.137      -         
mult1_un117_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         79.151      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     79.337      -         
mult1_un117_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         79.723      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     80.188      -         
mult1_un117_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         81.559      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     82.221      -         
mult1_un117_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         83.126      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     83.505      -         
mult1_un124_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         83.519      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     83.705      -         
mult1_un124_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         83.719      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     83.905      -         
mult1_un124_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         83.919      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     84.105      -         
mult1_un124_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         84.119      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     84.305      -         
mult1_un124_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         84.691      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     85.156      -         
mult1_un124_sum_s_8                                                     Net          -        -       1.371     -           9         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         86.527      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     87.189      -         
mult1_un124_sum_i_0[8]                                                  Net          -        -       0.905     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         88.094      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     88.473      -         
mult1_un131_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         88.487      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     88.673      -         
mult1_un131_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         88.687      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     88.873      -         
mult1_un131_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         88.887      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     89.073      -         
mult1_un131_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         89.087      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     89.273      -         
mult1_un131_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         89.659      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     90.124      -         
mult1_un131_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         91.495      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     92.157      -         
mult1_un131_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         93.062      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     93.441      -         
mult1_un138_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         93.455      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     93.641      -         
mult1_un138_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         93.655      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     93.841      -         
mult1_un138_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         93.855      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     94.041      -         
mult1_un138_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         94.055      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     94.241      -         
mult1_un138_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         94.627      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     95.092      -         
mult1_un138_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         96.463      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     97.125      -         
mult1_un138_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         98.030      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     98.409      -         
mult1_un145_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         98.423      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     98.609      -         
mult1_un145_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         98.623      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     98.809      -         
mult1_un145_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         98.823      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     99.009      -         
mult1_un145_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         99.023      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     99.209      -         
mult1_un145_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         99.595      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     100.061     -         
mult1_un145_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         101.432     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     102.093     -         
mult1_un145_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         102.998     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     103.378     -         
mult1_un152_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         103.391     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     103.578     -         
mult1_un152_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         103.592     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     103.778     -         
mult1_un152_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         103.792     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     103.978     -         
mult1_un152_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         103.992     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     104.177     -         
mult1_un152_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         104.564     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     105.029     -         
mult1_un152_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         106.400     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     107.061     -         
mult1_un152_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         107.966     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     108.346     -         
mult1_un159_sum_cry_2                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         108.360     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     108.546     -         
mult1_un159_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         108.560     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     108.746     -         
mult1_un159_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         108.760     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     108.946     -         
mult1_un159_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         108.960     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     109.146     -         
mult1_un159_sum_cry_6                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         109.532     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     109.997     -         
mult1_un159_sum_s_7                                                     Net          -        -       1.371     -           5         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         111.368     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     112.029     -         
mult1_un166_sum_axb_6                                                   Net          -        -       1.371     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         113.400     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     114.062     -         
un85_clk_100khz_0                                                       Net          -        -       0.905     -           2         
b2v_inst11.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         114.967     -         
b2v_inst11.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     115.304     -         
un85_clk_100khz_cry_0                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         115.318     -         
b2v_inst11.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     115.504     -         
un85_clk_100khz_cry_1                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         115.518     -         
b2v_inst11.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     115.704     -         
un85_clk_100khz_cry_2                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         115.718     -         
b2v_inst11.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     115.904     -         
un85_clk_100khz_cry_3                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         115.918     -         
b2v_inst11.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     116.104     -         
un85_clk_100khz_cry_4                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         116.118     -         
b2v_inst11.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     116.304     -         
un85_clk_100khz_cry_5                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         116.318     -         
b2v_inst11.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     116.504     -         
un85_clk_100khz_cry_6                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         116.518     -         
b2v_inst11.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     116.704     -         
un85_clk_100khz_cry_7                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         116.718     -         
b2v_inst11.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     116.904     -         
un85_clk_100khz_cry_8                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         116.918     -         
b2v_inst11.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     117.104     -         
un85_clk_100khz_cry_9                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         117.118     -         
b2v_inst11.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     117.304     -         
un85_clk_100khz_cry_10                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         117.318     -         
b2v_inst11.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     117.504     -         
un85_clk_100khz_cry_11                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         117.518     -         
b2v_inst11.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     117.704     -         
un85_clk_100khz_cry_12                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         117.718     -         
b2v_inst11.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     117.904     -         
un85_clk_100khz_cry_13                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         117.918     -         
b2v_inst11.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     118.104     -         
un85_clk_100khz_cry_14                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         118.118     -         
b2v_inst11.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     118.304     -         
un85_clk_100khz_cry_15_c                                                Net          -        -       0.386     -           4         
b2v_inst11.curr_state_RNO[0]                                            SB_LUT4      I3       In      -         118.690     -         
b2v_inst11.curr_state_RNO[0]                                            SB_LUT4      O        Out     0.465     119.155     -         
curr_state_3_0_rep1                                                     Net          -        -       1.507     -           1         
b2v_inst11.curr_state[0]                                                SB_DFFE      D        In      -         120.662     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 120.817 is 52.097(43.1%) logic and 68.720(56.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      34.762
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.607

    - Propagation time:                      120.662
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -86.055

    Number of logic level(s):                156
    Starting point:                          b2v_inst5.RSMRSTn / Q
    Ending point:                            b2v_inst11.pwm_out / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
b2v_inst5.RSMRSTn                                                       SB_DFFE      Q        Out     0.796     0.796       -         
RSMRSTn_0                                                               Net          -        -       1.599     -           7         
b2v_inst5.RSMRSTn_RNI8DFE                                               SB_LUT4      I0       In      -         2.395       -         
b2v_inst5.RSMRSTn_RNI8DFE                                               SB_LUT4      O        Out     0.661     3.056       -         
RSMRSTn_RNI8DFE                                                         Net          -        -       1.371     -           22        
b2v_inst11.dutycycle_1_0_iv_0_o3[1]                                     SB_LUT4      I0       In      -         4.427       -         
b2v_inst11.dutycycle_1_0_iv_0_o3[1]                                     SB_LUT4      O        Out     0.569     4.996       -         
dutycycle_1_0_iv_0_o3[1]                                                Net          -        -       1.371     -           7         
b2v_inst11.dutycycle_RNIDQ4A1_0[2]                                      SB_LUT4      I0       In      -         6.367       -         
b2v_inst11.dutycycle_RNIDQ4A1_0[2]                                      SB_LUT4      O        Out     0.661     7.028       -         
un1_count_off_1_sqmuxa_8_ns_1                                           Net          -        -       1.371     -           1         
b2v_inst11.func_state_RNIQK9K2[1]                                       SB_LUT4      I3       In      -         8.399       -         
b2v_inst11.func_state_RNIQK9K2[1]                                       SB_LUT4      O        Out     0.424     8.823       -         
un1_count_off_1_sqmuxa_8_m2                                             Net          -        -       1.371     -           1         
b2v_inst11.func_state_RNI8SNQ3[1]                                       SB_LUT4      I2       In      -         10.194      -         
b2v_inst11.func_state_RNI8SNQ3[1]                                       SB_LUT4      O        Out     0.558     10.752      -         
N_183_i                                                                 Net          -        -       1.371     -           2         
b2v_inst11.dutycycle_RNIVT525[2]                                        SB_LUT4      I1       In      -         12.123      -         
b2v_inst11.dutycycle_RNIVT525[2]                                        SB_LUT4      O        Out     0.589     12.713      -         
N_112_f0                                                                Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNI1MH57[2]                                        SB_LUT4      I0       In      -         14.084      -         
b2v_inst11.dutycycle_RNI1MH57[2]                                        SB_LUT4      O        Out     0.569     14.652      -         
dutycycle_RNI1MH57[2]                                                   Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNIADTMA[2]                                        SB_LUT4      I3       In      -         16.023      -         
b2v_inst11.dutycycle_RNIADTMA[2]                                        SB_LUT4      O        Out     0.465     16.488      -         
dutycycle_3                                                             Net          -        -       1.371     -           17        
b2v_inst11.dutycycle_RNI_3[3]                                           SB_LUT4      I0       In      -         17.859      -         
b2v_inst11.dutycycle_RNI_3[3]                                           SB_LUT4      O        Out     0.661     18.521      -         
un1_dutycycle_53_axb_3_1_0                                              Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNI[1]                                             SB_LUT4      I3       In      -         19.892      -         
b2v_inst11.dutycycle_RNI[1]                                             SB_LUT4      O        Out     0.465     20.357      -         
dutycycle_RNI[1]                                                        Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNI_2[2]                                           SB_LUT4      I1       In      -         21.728      -         
b2v_inst11.dutycycle_RNI_2[2]                                           SB_LUT4      O        Out     0.589     22.317      -         
dutycycle_RNI_2[2]                                                      Net          -        -       0.905     -           2         
b2v_inst11.un1_dutycycle_53_cry_3_c                                     SB_CARRY     I0       In      -         23.222      -         
b2v_inst11.un1_dutycycle_53_cry_3_c                                     SB_CARRY     CO       Out     0.380     23.601      -         
un1_dutycycle_53_cry_3_c                                                Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CI       In      -         23.615      -         
b2v_inst11.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CO       Out     0.186     23.801      -         
un1_dutycycle_53_cry_4                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CI       In      -         23.815      -         
b2v_inst11.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CO       Out     0.186     24.001      -         
un1_dutycycle_53_cry_5                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CI       In      -         24.015      -         
b2v_inst11.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CO       Out     0.186     24.201      -         
un1_dutycycle_53_cry_6                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CI       In      -         24.215      -         
b2v_inst11.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CO       Out     0.186     24.401      -         
un1_dutycycle_53_cry_7                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CI       In      -         24.415      -         
b2v_inst11.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CO       Out     0.186     24.601      -         
un1_dutycycle_53_cry_8                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CI       In      -         24.615      -         
b2v_inst11.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CO       Out     0.186     24.801      -         
un1_dutycycle_53_cry_9                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CI       In      -         24.815      -         
b2v_inst11.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CO       Out     0.186     25.001      -         
un1_dutycycle_53_cry_10                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CI       In      -         25.015      -         
b2v_inst11.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.186     25.201      -         
un1_dutycycle_53_cry_11                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         25.215      -         
b2v_inst11.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     25.401      -         
un1_dutycycle_53_cry_12                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         25.415      -         
b2v_inst11.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     25.601      -         
un1_dutycycle_53_cry_13                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         25.615      -         
b2v_inst11.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     25.801      -         
un1_dutycycle_53_cry_14                                                 Net          -        -       0.386     -           2         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B                            SB_LUT4      I3       In      -         26.187      -         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B                            SB_LUT4      O        Out     0.465     26.653      -         
un1_dutycycle_53_cry_14_c_RNIQE4B                                       Net          -        -       1.371     -           4         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B_0                          SB_LUT4      I0       In      -         28.023      -         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B_0                          SB_LUT4      O        Out     0.661     28.685      -         
un1_dutycycle_53_i[29]                                                  Net          -        -       1.371     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      I2       In      -         30.056      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      O        Out     0.558     30.614      -         
mult1_un47_sum_cry_3_s                                                  Net          -        -       1.371     -           4         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      I0       In      -         31.985      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      O        Out     0.661     32.647      -         
mult1_un47_sum_l_fx[3]                                                  Net          -        -       0.905     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     I0       In      -         33.552      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     CO       Out     0.380     33.931      -         
mult1_un54_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CI       In      -         33.945      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CO       Out     0.186     34.131      -         
mult1_un54_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CI       In      -         34.145      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CO       Out     0.186     34.331      -         
mult1_un54_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CI       In      -         34.345      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.186     34.531      -         
mult1_un54_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         34.917      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     35.475      -         
mult1_un54_sum_s_8                                                      Net          -        -       1.371     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         36.846      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     37.508      -         
mult1_un54_sum_i[8]                                                     Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         38.413      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     38.792      -         
mult1_un61_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         38.806      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     38.992      -         
mult1_un61_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         39.006      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     39.192      -         
mult1_un61_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         39.206      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     39.392      -         
mult1_un61_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         39.406      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     39.592      -         
mult1_un61_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         39.978      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     40.443      -         
mult1_un61_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         41.814      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     42.476      -         
mult1_un61_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         43.381      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     43.760      -         
mult1_un68_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         43.774      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     43.960      -         
mult1_un68_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         43.974      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     44.160      -         
mult1_un68_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         44.174      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     44.360      -         
mult1_un68_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         44.374      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     44.560      -         
mult1_un68_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         44.946      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     45.411      -         
mult1_un68_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         46.782      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     47.444      -         
mult1_un68_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         48.349      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     48.728      -         
mult1_un75_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         48.742      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     48.928      -         
mult1_un75_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         48.942      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     49.128      -         
mult1_un75_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         49.142      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     49.328      -         
mult1_un75_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         49.342      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     49.528      -         
mult1_un75_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         49.914      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     50.380      -         
mult1_un75_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         51.751      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     52.412      -         
mult1_un75_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         53.317      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     53.697      -         
mult1_un82_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         53.711      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     53.897      -         
mult1_un82_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         53.910      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     54.096      -         
mult1_un82_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         54.111      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     54.297      -         
mult1_un82_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         54.310      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     54.496      -         
mult1_un82_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         54.883      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     55.348      -         
mult1_un82_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         56.719      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     57.380      -         
mult1_un82_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         58.285      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     58.665      -         
mult1_un89_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         58.679      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     58.865      -         
mult1_un89_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         58.879      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     59.065      -         
mult1_un89_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         59.079      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     59.265      -         
mult1_un89_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         59.279      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     59.465      -         
mult1_un89_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         59.851      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     60.316      -         
mult1_un89_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         61.687      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     62.348      -         
mult1_un89_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         63.253      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     63.633      -         
mult1_un96_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         63.647      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     63.833      -         
mult1_un96_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         63.847      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     64.033      -         
mult1_un96_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         64.047      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     64.233      -         
mult1_un96_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         64.247      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     64.433      -         
mult1_un96_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         64.819      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     65.284      -         
mult1_un96_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         66.655      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     67.316      -         
mult1_un96_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         68.221      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     68.601      -         
mult1_un103_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         68.615      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     68.801      -         
mult1_un103_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         68.815      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     69.001      -         
mult1_un103_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         69.015      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     69.201      -         
mult1_un103_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         69.215      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     69.401      -         
mult1_un103_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         69.787      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     70.252      -         
mult1_un103_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         71.623      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     72.284      -         
mult1_un103_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         73.189      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     73.569      -         
mult1_un110_sum_cry_3_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         73.583      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     73.769      -         
mult1_un110_sum_cry_4_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         73.783      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     73.969      -         
mult1_un110_sum_cry_5_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         73.983      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     74.169      -         
mult1_un110_sum_cry_6_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         74.183      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     74.369      -         
mult1_un110_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         74.755      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     75.220      -         
mult1_un110_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         76.591      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     77.252      -         
mult1_un110_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         78.157      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     78.537      -         
mult1_un117_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         78.551      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     78.737      -         
mult1_un117_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         78.751      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     78.937      -         
mult1_un117_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         78.951      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     79.137      -         
mult1_un117_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         79.151      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     79.337      -         
mult1_un117_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         79.723      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     80.188      -         
mult1_un117_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         81.559      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     82.221      -         
mult1_un117_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         83.126      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     83.505      -         
mult1_un124_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         83.519      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     83.705      -         
mult1_un124_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         83.719      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     83.905      -         
mult1_un124_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         83.919      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     84.105      -         
mult1_un124_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         84.119      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     84.305      -         
mult1_un124_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         84.691      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     85.156      -         
mult1_un124_sum_s_8                                                     Net          -        -       1.371     -           9         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         86.527      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     87.189      -         
mult1_un124_sum_i_0[8]                                                  Net          -        -       0.905     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         88.094      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     88.473      -         
mult1_un131_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         88.487      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     88.673      -         
mult1_un131_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         88.687      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     88.873      -         
mult1_un131_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         88.887      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     89.073      -         
mult1_un131_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         89.087      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     89.273      -         
mult1_un131_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         89.659      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     90.124      -         
mult1_un131_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         91.495      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     92.157      -         
mult1_un131_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         93.062      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     93.441      -         
mult1_un138_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         93.455      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     93.641      -         
mult1_un138_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         93.655      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     93.841      -         
mult1_un138_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         93.855      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     94.041      -         
mult1_un138_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         94.055      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     94.241      -         
mult1_un138_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         94.627      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     95.092      -         
mult1_un138_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         96.463      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     97.125      -         
mult1_un138_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         98.030      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     98.409      -         
mult1_un145_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         98.423      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     98.609      -         
mult1_un145_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         98.623      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     98.809      -         
mult1_un145_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         98.823      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     99.009      -         
mult1_un145_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         99.023      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     99.209      -         
mult1_un145_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         99.595      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     100.061     -         
mult1_un145_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         101.432     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     102.093     -         
mult1_un145_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         102.998     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     103.378     -         
mult1_un152_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         103.391     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     103.578     -         
mult1_un152_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         103.592     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     103.778     -         
mult1_un152_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         103.792     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     103.978     -         
mult1_un152_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         103.992     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     104.177     -         
mult1_un152_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         104.564     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     105.029     -         
mult1_un152_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         106.400     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     107.061     -         
mult1_un152_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         107.966     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     108.346     -         
mult1_un159_sum_cry_2                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         108.360     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     108.546     -         
mult1_un159_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         108.560     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     108.746     -         
mult1_un159_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         108.760     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     108.946     -         
mult1_un159_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         108.960     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     109.146     -         
mult1_un159_sum_cry_6                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         109.532     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     109.997     -         
mult1_un159_sum_s_7                                                     Net          -        -       1.371     -           5         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         111.368     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     112.029     -         
mult1_un166_sum_axb_6                                                   Net          -        -       1.371     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         113.400     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     114.062     -         
un85_clk_100khz_0                                                       Net          -        -       0.905     -           2         
b2v_inst11.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         114.967     -         
b2v_inst11.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     115.304     -         
un85_clk_100khz_cry_0                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         115.318     -         
b2v_inst11.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     115.504     -         
un85_clk_100khz_cry_1                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         115.518     -         
b2v_inst11.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     115.704     -         
un85_clk_100khz_cry_2                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         115.718     -         
b2v_inst11.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     115.904     -         
un85_clk_100khz_cry_3                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         115.918     -         
b2v_inst11.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     116.104     -         
un85_clk_100khz_cry_4                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         116.118     -         
b2v_inst11.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     116.304     -         
un85_clk_100khz_cry_5                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         116.318     -         
b2v_inst11.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     116.504     -         
un85_clk_100khz_cry_6                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         116.518     -         
b2v_inst11.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     116.704     -         
un85_clk_100khz_cry_7                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         116.718     -         
b2v_inst11.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     116.904     -         
un85_clk_100khz_cry_8                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         116.918     -         
b2v_inst11.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     117.104     -         
un85_clk_100khz_cry_9                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         117.118     -         
b2v_inst11.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     117.304     -         
un85_clk_100khz_cry_10                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         117.318     -         
b2v_inst11.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     117.504     -         
un85_clk_100khz_cry_11                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         117.518     -         
b2v_inst11.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     117.704     -         
un85_clk_100khz_cry_12                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         117.718     -         
b2v_inst11.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     117.904     -         
un85_clk_100khz_cry_13                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         117.918     -         
b2v_inst11.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     118.104     -         
un85_clk_100khz_cry_14                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         118.118     -         
b2v_inst11.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     118.304     -         
un85_clk_100khz_cry_15_c                                                Net          -        -       0.386     -           4         
b2v_inst11.pwm_out_RNO                                                  SB_LUT4      I3       In      -         118.690     -         
b2v_inst11.pwm_out_RNO                                                  SB_LUT4      O        Out     0.465     119.155     -         
PWRBTN_LED_rep1                                                         Net          -        -       1.507     -           1         
b2v_inst11.pwm_out                                                      SB_DFFR      D        In      -         120.662     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 120.817 is 52.097(43.1%) logic and 68.720(56.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      34.762
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.607

    - Propagation time:                      120.626
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -86.019

    Number of logic level(s):                156
    Starting point:                          b2v_inst5.RSMRSTn / Q
    Ending point:                            b2v_inst11.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
b2v_inst5.RSMRSTn                                                       SB_DFFE      Q        Out     0.796     0.796       -         
RSMRSTn_0                                                               Net          -        -       1.599     -           7         
b2v_inst5.RSMRSTn_RNI8DFE                                               SB_LUT4      I0       In      -         2.395       -         
b2v_inst5.RSMRSTn_RNI8DFE                                               SB_LUT4      O        Out     0.661     3.056       -         
RSMRSTn_RNI8DFE                                                         Net          -        -       1.371     -           22        
b2v_inst11.dutycycle_1_0_iv_0_o3[1]                                     SB_LUT4      I0       In      -         4.427       -         
b2v_inst11.dutycycle_1_0_iv_0_o3[1]                                     SB_LUT4      O        Out     0.569     4.996       -         
dutycycle_1_0_iv_0_o3[1]                                                Net          -        -       1.371     -           7         
b2v_inst11.dutycycle_RNIDQ4A1_0[2]                                      SB_LUT4      I0       In      -         6.367       -         
b2v_inst11.dutycycle_RNIDQ4A1_0[2]                                      SB_LUT4      O        Out     0.661     7.028       -         
un1_count_off_1_sqmuxa_8_ns_1                                           Net          -        -       1.371     -           1         
b2v_inst11.func_state_RNIQK9K2[1]                                       SB_LUT4      I3       In      -         8.399       -         
b2v_inst11.func_state_RNIQK9K2[1]                                       SB_LUT4      O        Out     0.424     8.823       -         
un1_count_off_1_sqmuxa_8_m2                                             Net          -        -       1.371     -           1         
b2v_inst11.func_state_RNI8SNQ3[1]                                       SB_LUT4      I2       In      -         10.194      -         
b2v_inst11.func_state_RNI8SNQ3[1]                                       SB_LUT4      O        Out     0.558     10.752      -         
N_183_i                                                                 Net          -        -       1.371     -           2         
b2v_inst11.dutycycle_RNIVT525[2]                                        SB_LUT4      I1       In      -         12.123      -         
b2v_inst11.dutycycle_RNIVT525[2]                                        SB_LUT4      O        Out     0.589     12.713      -         
N_112_f0                                                                Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNI1MH57[2]                                        SB_LUT4      I0       In      -         14.084      -         
b2v_inst11.dutycycle_RNI1MH57[2]                                        SB_LUT4      O        Out     0.569     14.652      -         
dutycycle_RNI1MH57[2]                                                   Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNIADTMA[2]                                        SB_LUT4      I3       In      -         16.023      -         
b2v_inst11.dutycycle_RNIADTMA[2]                                        SB_LUT4      O        Out     0.465     16.488      -         
dutycycle_3                                                             Net          -        -       1.371     -           17        
b2v_inst11.dutycycle_RNI_3[3]                                           SB_LUT4      I0       In      -         17.859      -         
b2v_inst11.dutycycle_RNI_3[3]                                           SB_LUT4      O        Out     0.661     18.521      -         
un1_dutycycle_53_axb_3_1_0                                              Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNI[1]                                             SB_LUT4      I3       In      -         19.892      -         
b2v_inst11.dutycycle_RNI[1]                                             SB_LUT4      O        Out     0.465     20.357      -         
dutycycle_RNI[1]                                                        Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNI_2[2]                                           SB_LUT4      I1       In      -         21.728      -         
b2v_inst11.dutycycle_RNI_2[2]                                           SB_LUT4      O        Out     0.589     22.317      -         
dutycycle_RNI_2[2]                                                      Net          -        -       0.905     -           2         
b2v_inst11.un1_dutycycle_53_cry_3_c                                     SB_CARRY     I0       In      -         23.222      -         
b2v_inst11.un1_dutycycle_53_cry_3_c                                     SB_CARRY     CO       Out     0.380     23.601      -         
un1_dutycycle_53_cry_3_c                                                Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CI       In      -         23.615      -         
b2v_inst11.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CO       Out     0.186     23.801      -         
un1_dutycycle_53_cry_4                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CI       In      -         23.815      -         
b2v_inst11.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CO       Out     0.186     24.001      -         
un1_dutycycle_53_cry_5                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CI       In      -         24.015      -         
b2v_inst11.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CO       Out     0.186     24.201      -         
un1_dutycycle_53_cry_6                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CI       In      -         24.215      -         
b2v_inst11.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CO       Out     0.186     24.401      -         
un1_dutycycle_53_cry_7                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CI       In      -         24.415      -         
b2v_inst11.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CO       Out     0.186     24.601      -         
un1_dutycycle_53_cry_8                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CI       In      -         24.615      -         
b2v_inst11.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CO       Out     0.186     24.801      -         
un1_dutycycle_53_cry_9                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CI       In      -         24.815      -         
b2v_inst11.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CO       Out     0.186     25.001      -         
un1_dutycycle_53_cry_10                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CI       In      -         25.015      -         
b2v_inst11.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.186     25.201      -         
un1_dutycycle_53_cry_11                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         25.215      -         
b2v_inst11.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     25.401      -         
un1_dutycycle_53_cry_12                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         25.415      -         
b2v_inst11.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     25.601      -         
un1_dutycycle_53_cry_13                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         25.615      -         
b2v_inst11.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     25.801      -         
un1_dutycycle_53_cry_14                                                 Net          -        -       0.386     -           2         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B                            SB_LUT4      I3       In      -         26.187      -         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B                            SB_LUT4      O        Out     0.465     26.653      -         
un1_dutycycle_53_cry_14_c_RNIQE4B                                       Net          -        -       1.371     -           4         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B_0                          SB_LUT4      I0       In      -         28.023      -         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B_0                          SB_LUT4      O        Out     0.661     28.685      -         
un1_dutycycle_53_i[29]                                                  Net          -        -       0.905     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_c        SB_CARRY     I1       In      -         29.590      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_c        SB_CARRY     CO       Out     0.337     29.927      -         
mult1_un47_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CI       In      -         29.941      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CO       Out     0.186     30.127      -         
mult1_un47_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CI       In      -         30.141      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CO       Out     0.186     30.327      -         
mult1_un47_sum_cry_5                                                    Net          -        -       0.386     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_s_6            SB_LUT4      I3       In      -         30.713      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_s_6            SB_LUT4      O        Out     0.465     31.178      -         
mult1_un47_sum_s_6                                                      Net          -        -       1.371     -           4         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      I0       In      -         32.549      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      O        Out     0.661     33.211      -         
mult1_un47_sum_l_fx[6]                                                  Net          -        -       0.905     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     I0       In      -         34.116      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.380     34.495      -         
mult1_un54_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         34.881      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     35.440      -         
mult1_un54_sum_s_8                                                      Net          -        -       1.371     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         36.810      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     37.472      -         
mult1_un54_sum_i[8]                                                     Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         38.377      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     38.757      -         
mult1_un61_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         38.770      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     38.956      -         
mult1_un61_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         38.971      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     39.157      -         
mult1_un61_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         39.170      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     39.356      -         
mult1_un61_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         39.371      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     39.557      -         
mult1_un61_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         39.943      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     40.408      -         
mult1_un61_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         41.779      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     42.440      -         
mult1_un61_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         43.345      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     43.725      -         
mult1_un68_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         43.739      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     43.925      -         
mult1_un68_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         43.939      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     44.125      -         
mult1_un68_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         44.139      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     44.325      -         
mult1_un68_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         44.339      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     44.525      -         
mult1_un68_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         44.911      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     45.376      -         
mult1_un68_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         46.747      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     47.408      -         
mult1_un68_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         48.313      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     48.693      -         
mult1_un75_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         48.707      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     48.893      -         
mult1_un75_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         48.907      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     49.093      -         
mult1_un75_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         49.107      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     49.293      -         
mult1_un75_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         49.307      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     49.493      -         
mult1_un75_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         49.879      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     50.344      -         
mult1_un75_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         51.715      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     52.376      -         
mult1_un75_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         53.281      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     53.661      -         
mult1_un82_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         53.675      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     53.861      -         
mult1_un82_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         53.875      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     54.061      -         
mult1_un82_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         54.075      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     54.261      -         
mult1_un82_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         54.275      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     54.461      -         
mult1_un82_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         54.847      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     55.312      -         
mult1_un82_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         56.683      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     57.344      -         
mult1_un82_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         58.249      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     58.629      -         
mult1_un89_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         58.643      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     58.829      -         
mult1_un89_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         58.843      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     59.029      -         
mult1_un89_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         59.043      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     59.229      -         
mult1_un89_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         59.243      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     59.429      -         
mult1_un89_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         59.815      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     60.280      -         
mult1_un89_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         61.651      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     62.313      -         
mult1_un89_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         63.218      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     63.597      -         
mult1_un96_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         63.611      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     63.797      -         
mult1_un96_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         63.811      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     63.997      -         
mult1_un96_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         64.011      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     64.197      -         
mult1_un96_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         64.211      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     64.397      -         
mult1_un96_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         64.783      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     65.248      -         
mult1_un96_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         66.619      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     67.281      -         
mult1_un96_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         68.186      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     68.565      -         
mult1_un103_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         68.579      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     68.765      -         
mult1_un103_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         68.779      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     68.965      -         
mult1_un103_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         68.979      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     69.165      -         
mult1_un103_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         69.179      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     69.365      -         
mult1_un103_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         69.751      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     70.216      -         
mult1_un103_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         71.587      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     72.249      -         
mult1_un103_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         73.154      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     73.533      -         
mult1_un110_sum_cry_3_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         73.547      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     73.733      -         
mult1_un110_sum_cry_4_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         73.747      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     73.933      -         
mult1_un110_sum_cry_5_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         73.947      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     74.133      -         
mult1_un110_sum_cry_6_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         74.147      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     74.333      -         
mult1_un110_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         74.719      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     75.184      -         
mult1_un110_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         76.555      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     77.217      -         
mult1_un110_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         78.122      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     78.501      -         
mult1_un117_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         78.515      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     78.701      -         
mult1_un117_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         78.715      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     78.901      -         
mult1_un117_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         78.915      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     79.101      -         
mult1_un117_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         79.115      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     79.301      -         
mult1_un117_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         79.687      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     80.152      -         
mult1_un117_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         81.523      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     82.185      -         
mult1_un117_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         83.090      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     83.469      -         
mult1_un124_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         83.483      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     83.669      -         
mult1_un124_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         83.683      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     83.869      -         
mult1_un124_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         83.883      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     84.069      -         
mult1_un124_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         84.083      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     84.269      -         
mult1_un124_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         84.655      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     85.121      -         
mult1_un124_sum_s_8                                                     Net          -        -       1.371     -           9         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         86.492      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     87.153      -         
mult1_un124_sum_i_0[8]                                                  Net          -        -       0.905     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         88.058      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     88.438      -         
mult1_un131_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         88.451      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     88.638      -         
mult1_un131_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         88.651      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     88.838      -         
mult1_un131_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         88.852      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     89.037      -         
mult1_un131_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         89.052      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     89.237      -         
mult1_un131_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         89.624      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     90.089      -         
mult1_un131_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         91.460      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     92.121      -         
mult1_un131_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         93.026      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     93.406      -         
mult1_un138_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         93.420      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     93.606      -         
mult1_un138_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         93.620      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     93.806      -         
mult1_un138_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         93.820      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     94.006      -         
mult1_un138_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         94.020      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     94.206      -         
mult1_un138_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         94.592      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     95.057      -         
mult1_un138_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         96.428      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     97.089      -         
mult1_un138_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         97.994      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     98.374      -         
mult1_un145_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         98.388      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     98.574      -         
mult1_un145_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         98.588      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     98.774      -         
mult1_un145_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         98.788      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     98.974      -         
mult1_un145_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         98.988      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     99.174      -         
mult1_un145_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         99.560      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     100.025     -         
mult1_un145_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         101.396     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     102.057     -         
mult1_un145_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         102.962     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     103.342     -         
mult1_un152_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         103.356     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     103.542     -         
mult1_un152_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         103.556     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     103.742     -         
mult1_un152_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         103.756     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     103.942     -         
mult1_un152_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         103.956     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     104.142     -         
mult1_un152_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         104.528     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     104.993     -         
mult1_un152_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         106.364     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     107.025     -         
mult1_un152_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         107.930     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     108.310     -         
mult1_un159_sum_cry_2                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         108.324     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     108.510     -         
mult1_un159_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         108.524     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     108.710     -         
mult1_un159_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         108.724     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     108.910     -         
mult1_un159_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         108.924     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     109.110     -         
mult1_un159_sum_cry_6                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         109.496     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     109.961     -         
mult1_un159_sum_s_7                                                     Net          -        -       1.371     -           5         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         111.332     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     111.994     -         
mult1_un166_sum_axb_6                                                   Net          -        -       1.371     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         113.365     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     114.026     -         
un85_clk_100khz_0                                                       Net          -        -       0.905     -           2         
b2v_inst11.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         114.931     -         
b2v_inst11.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     115.268     -         
un85_clk_100khz_cry_0                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         115.282     -         
b2v_inst11.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     115.468     -         
un85_clk_100khz_cry_1                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         115.482     -         
b2v_inst11.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     115.668     -         
un85_clk_100khz_cry_2                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         115.682     -         
b2v_inst11.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     115.868     -         
un85_clk_100khz_cry_3                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         115.882     -         
b2v_inst11.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     116.068     -         
un85_clk_100khz_cry_4                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         116.082     -         
b2v_inst11.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     116.268     -         
un85_clk_100khz_cry_5                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         116.282     -         
b2v_inst11.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     116.468     -         
un85_clk_100khz_cry_6                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         116.482     -         
b2v_inst11.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     116.668     -         
un85_clk_100khz_cry_7                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         116.682     -         
b2v_inst11.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     116.868     -         
un85_clk_100khz_cry_8                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         116.882     -         
b2v_inst11.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     117.068     -         
un85_clk_100khz_cry_9                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         117.082     -         
b2v_inst11.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     117.268     -         
un85_clk_100khz_cry_10                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         117.282     -         
b2v_inst11.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     117.468     -         
un85_clk_100khz_cry_11                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         117.482     -         
b2v_inst11.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     117.668     -         
un85_clk_100khz_cry_12                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         117.682     -         
b2v_inst11.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     117.868     -         
un85_clk_100khz_cry_13                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         117.882     -         
b2v_inst11.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     118.068     -         
un85_clk_100khz_cry_14                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         118.082     -         
b2v_inst11.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     118.268     -         
un85_clk_100khz_cry_15_c                                                Net          -        -       0.386     -           4         
b2v_inst11.curr_state_RNO[0]                                            SB_LUT4      I3       In      -         118.654     -         
b2v_inst11.curr_state_RNO[0]                                            SB_LUT4      O        Out     0.465     119.119     -         
curr_state_3_0_rep1                                                     Net          -        -       1.507     -           1         
b2v_inst11.curr_state[0]                                                SB_DFFE      D        In      -         120.626     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 120.781 is 52.155(43.2%) logic and 68.626(56.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      34.762
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.607

    - Propagation time:                      120.626
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -86.019

    Number of logic level(s):                156
    Starting point:                          b2v_inst5.RSMRSTn / Q
    Ending point:                            b2v_inst11.pwm_out / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
b2v_inst5.RSMRSTn                                                       SB_DFFE      Q        Out     0.796     0.796       -         
RSMRSTn_0                                                               Net          -        -       1.599     -           7         
b2v_inst5.RSMRSTn_RNI8DFE                                               SB_LUT4      I0       In      -         2.395       -         
b2v_inst5.RSMRSTn_RNI8DFE                                               SB_LUT4      O        Out     0.661     3.056       -         
RSMRSTn_RNI8DFE                                                         Net          -        -       1.371     -           22        
b2v_inst11.dutycycle_1_0_iv_0_o3[1]                                     SB_LUT4      I0       In      -         4.427       -         
b2v_inst11.dutycycle_1_0_iv_0_o3[1]                                     SB_LUT4      O        Out     0.569     4.996       -         
dutycycle_1_0_iv_0_o3[1]                                                Net          -        -       1.371     -           7         
b2v_inst11.dutycycle_RNIDQ4A1_0[2]                                      SB_LUT4      I0       In      -         6.367       -         
b2v_inst11.dutycycle_RNIDQ4A1_0[2]                                      SB_LUT4      O        Out     0.661     7.028       -         
un1_count_off_1_sqmuxa_8_ns_1                                           Net          -        -       1.371     -           1         
b2v_inst11.func_state_RNIQK9K2[1]                                       SB_LUT4      I3       In      -         8.399       -         
b2v_inst11.func_state_RNIQK9K2[1]                                       SB_LUT4      O        Out     0.424     8.823       -         
un1_count_off_1_sqmuxa_8_m2                                             Net          -        -       1.371     -           1         
b2v_inst11.func_state_RNI8SNQ3[1]                                       SB_LUT4      I2       In      -         10.194      -         
b2v_inst11.func_state_RNI8SNQ3[1]                                       SB_LUT4      O        Out     0.558     10.752      -         
N_183_i                                                                 Net          -        -       1.371     -           2         
b2v_inst11.dutycycle_RNIVT525[2]                                        SB_LUT4      I1       In      -         12.123      -         
b2v_inst11.dutycycle_RNIVT525[2]                                        SB_LUT4      O        Out     0.589     12.713      -         
N_112_f0                                                                Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNI1MH57[2]                                        SB_LUT4      I0       In      -         14.084      -         
b2v_inst11.dutycycle_RNI1MH57[2]                                        SB_LUT4      O        Out     0.569     14.652      -         
dutycycle_RNI1MH57[2]                                                   Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNIADTMA[2]                                        SB_LUT4      I3       In      -         16.023      -         
b2v_inst11.dutycycle_RNIADTMA[2]                                        SB_LUT4      O        Out     0.465     16.488      -         
dutycycle_3                                                             Net          -        -       1.371     -           17        
b2v_inst11.dutycycle_RNI_3[3]                                           SB_LUT4      I0       In      -         17.859      -         
b2v_inst11.dutycycle_RNI_3[3]                                           SB_LUT4      O        Out     0.661     18.521      -         
un1_dutycycle_53_axb_3_1_0                                              Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNI[1]                                             SB_LUT4      I3       In      -         19.892      -         
b2v_inst11.dutycycle_RNI[1]                                             SB_LUT4      O        Out     0.465     20.357      -         
dutycycle_RNI[1]                                                        Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNI_2[2]                                           SB_LUT4      I1       In      -         21.728      -         
b2v_inst11.dutycycle_RNI_2[2]                                           SB_LUT4      O        Out     0.589     22.317      -         
dutycycle_RNI_2[2]                                                      Net          -        -       0.905     -           2         
b2v_inst11.un1_dutycycle_53_cry_3_c                                     SB_CARRY     I0       In      -         23.222      -         
b2v_inst11.un1_dutycycle_53_cry_3_c                                     SB_CARRY     CO       Out     0.380     23.601      -         
un1_dutycycle_53_cry_3_c                                                Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CI       In      -         23.615      -         
b2v_inst11.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CO       Out     0.186     23.801      -         
un1_dutycycle_53_cry_4                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CI       In      -         23.815      -         
b2v_inst11.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CO       Out     0.186     24.001      -         
un1_dutycycle_53_cry_5                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CI       In      -         24.015      -         
b2v_inst11.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CO       Out     0.186     24.201      -         
un1_dutycycle_53_cry_6                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CI       In      -         24.215      -         
b2v_inst11.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CO       Out     0.186     24.401      -         
un1_dutycycle_53_cry_7                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CI       In      -         24.415      -         
b2v_inst11.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CO       Out     0.186     24.601      -         
un1_dutycycle_53_cry_8                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CI       In      -         24.615      -         
b2v_inst11.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CO       Out     0.186     24.801      -         
un1_dutycycle_53_cry_9                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CI       In      -         24.815      -         
b2v_inst11.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CO       Out     0.186     25.001      -         
un1_dutycycle_53_cry_10                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CI       In      -         25.015      -         
b2v_inst11.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.186     25.201      -         
un1_dutycycle_53_cry_11                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         25.215      -         
b2v_inst11.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     25.401      -         
un1_dutycycle_53_cry_12                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         25.415      -         
b2v_inst11.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     25.601      -         
un1_dutycycle_53_cry_13                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         25.615      -         
b2v_inst11.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     25.801      -         
un1_dutycycle_53_cry_14                                                 Net          -        -       0.386     -           2         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B                            SB_LUT4      I3       In      -         26.187      -         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B                            SB_LUT4      O        Out     0.465     26.653      -         
un1_dutycycle_53_cry_14_c_RNIQE4B                                       Net          -        -       1.371     -           4         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B_0                          SB_LUT4      I0       In      -         28.023      -         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B_0                          SB_LUT4      O        Out     0.661     28.685      -         
un1_dutycycle_53_i[29]                                                  Net          -        -       0.905     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_c        SB_CARRY     I1       In      -         29.590      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_c        SB_CARRY     CO       Out     0.337     29.927      -         
mult1_un47_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CI       In      -         29.941      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CO       Out     0.186     30.127      -         
mult1_un47_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CI       In      -         30.141      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CO       Out     0.186     30.327      -         
mult1_un47_sum_cry_5                                                    Net          -        -       0.386     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_s_6            SB_LUT4      I3       In      -         30.713      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_s_6            SB_LUT4      O        Out     0.465     31.178      -         
mult1_un47_sum_s_6                                                      Net          -        -       1.371     -           4         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      I0       In      -         32.549      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      O        Out     0.661     33.211      -         
mult1_un47_sum_l_fx[6]                                                  Net          -        -       0.905     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     I0       In      -         34.116      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.380     34.495      -         
mult1_un54_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         34.881      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     35.440      -         
mult1_un54_sum_s_8                                                      Net          -        -       1.371     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         36.810      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     37.472      -         
mult1_un54_sum_i[8]                                                     Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         38.377      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     38.757      -         
mult1_un61_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         38.770      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     38.956      -         
mult1_un61_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         38.971      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     39.157      -         
mult1_un61_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         39.170      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     39.356      -         
mult1_un61_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         39.371      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     39.557      -         
mult1_un61_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         39.943      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     40.408      -         
mult1_un61_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         41.779      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     42.440      -         
mult1_un61_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         43.345      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     43.725      -         
mult1_un68_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         43.739      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     43.925      -         
mult1_un68_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         43.939      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     44.125      -         
mult1_un68_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         44.139      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     44.325      -         
mult1_un68_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         44.339      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     44.525      -         
mult1_un68_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         44.911      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     45.376      -         
mult1_un68_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         46.747      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     47.408      -         
mult1_un68_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         48.313      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     48.693      -         
mult1_un75_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         48.707      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     48.893      -         
mult1_un75_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         48.907      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     49.093      -         
mult1_un75_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         49.107      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     49.293      -         
mult1_un75_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         49.307      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     49.493      -         
mult1_un75_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         49.879      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     50.344      -         
mult1_un75_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         51.715      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     52.376      -         
mult1_un75_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         53.281      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     53.661      -         
mult1_un82_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         53.675      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     53.861      -         
mult1_un82_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         53.875      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     54.061      -         
mult1_un82_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         54.075      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     54.261      -         
mult1_un82_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         54.275      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     54.461      -         
mult1_un82_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         54.847      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     55.312      -         
mult1_un82_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         56.683      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     57.344      -         
mult1_un82_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         58.249      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     58.629      -         
mult1_un89_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         58.643      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     58.829      -         
mult1_un89_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         58.843      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     59.029      -         
mult1_un89_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         59.043      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     59.229      -         
mult1_un89_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         59.243      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     59.429      -         
mult1_un89_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         59.815      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     60.280      -         
mult1_un89_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         61.651      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     62.313      -         
mult1_un89_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         63.218      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     63.597      -         
mult1_un96_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         63.611      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     63.797      -         
mult1_un96_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         63.811      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     63.997      -         
mult1_un96_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         64.011      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     64.197      -         
mult1_un96_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         64.211      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     64.397      -         
mult1_un96_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         64.783      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     65.248      -         
mult1_un96_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         66.619      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     67.281      -         
mult1_un96_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         68.186      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     68.565      -         
mult1_un103_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         68.579      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     68.765      -         
mult1_un103_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         68.779      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     68.965      -         
mult1_un103_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         68.979      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     69.165      -         
mult1_un103_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         69.179      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     69.365      -         
mult1_un103_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         69.751      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     70.216      -         
mult1_un103_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         71.587      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     72.249      -         
mult1_un103_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         73.154      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     73.533      -         
mult1_un110_sum_cry_3_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         73.547      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     73.733      -         
mult1_un110_sum_cry_4_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         73.747      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     73.933      -         
mult1_un110_sum_cry_5_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         73.947      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     74.133      -         
mult1_un110_sum_cry_6_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         74.147      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     74.333      -         
mult1_un110_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         74.719      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     75.184      -         
mult1_un110_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         76.555      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     77.217      -         
mult1_un110_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         78.122      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     78.501      -         
mult1_un117_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         78.515      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     78.701      -         
mult1_un117_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         78.715      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     78.901      -         
mult1_un117_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         78.915      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     79.101      -         
mult1_un117_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         79.115      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     79.301      -         
mult1_un117_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         79.687      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     80.152      -         
mult1_un117_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         81.523      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     82.185      -         
mult1_un117_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         83.090      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     83.469      -         
mult1_un124_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         83.483      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     83.669      -         
mult1_un124_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         83.683      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     83.869      -         
mult1_un124_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         83.883      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     84.069      -         
mult1_un124_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         84.083      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     84.269      -         
mult1_un124_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         84.655      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     85.121      -         
mult1_un124_sum_s_8                                                     Net          -        -       1.371     -           9         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         86.492      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     87.153      -         
mult1_un124_sum_i_0[8]                                                  Net          -        -       0.905     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         88.058      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     88.438      -         
mult1_un131_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         88.451      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     88.638      -         
mult1_un131_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         88.651      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     88.838      -         
mult1_un131_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         88.852      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     89.037      -         
mult1_un131_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         89.052      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     89.237      -         
mult1_un131_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         89.624      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     90.089      -         
mult1_un131_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         91.460      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     92.121      -         
mult1_un131_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         93.026      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     93.406      -         
mult1_un138_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         93.420      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     93.606      -         
mult1_un138_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         93.620      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     93.806      -         
mult1_un138_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         93.820      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     94.006      -         
mult1_un138_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         94.020      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     94.206      -         
mult1_un138_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         94.592      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     95.057      -         
mult1_un138_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         96.428      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     97.089      -         
mult1_un138_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         97.994      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     98.374      -         
mult1_un145_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         98.388      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     98.574      -         
mult1_un145_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         98.588      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     98.774      -         
mult1_un145_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         98.788      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     98.974      -         
mult1_un145_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         98.988      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     99.174      -         
mult1_un145_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         99.560      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     100.025     -         
mult1_un145_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         101.396     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     102.057     -         
mult1_un145_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         102.962     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     103.342     -         
mult1_un152_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         103.356     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     103.542     -         
mult1_un152_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         103.556     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     103.742     -         
mult1_un152_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         103.756     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     103.942     -         
mult1_un152_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         103.956     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     104.142     -         
mult1_un152_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         104.528     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     104.993     -         
mult1_un152_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         106.364     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     107.025     -         
mult1_un152_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         107.930     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     108.310     -         
mult1_un159_sum_cry_2                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         108.324     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     108.510     -         
mult1_un159_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         108.524     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     108.710     -         
mult1_un159_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         108.724     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     108.910     -         
mult1_un159_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         108.924     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     109.110     -         
mult1_un159_sum_cry_6                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         109.496     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     109.961     -         
mult1_un159_sum_s_7                                                     Net          -        -       1.371     -           5         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         111.332     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     111.994     -         
mult1_un166_sum_axb_6                                                   Net          -        -       1.371     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         113.365     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     114.026     -         
un85_clk_100khz_0                                                       Net          -        -       0.905     -           2         
b2v_inst11.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         114.931     -         
b2v_inst11.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     115.268     -         
un85_clk_100khz_cry_0                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         115.282     -         
b2v_inst11.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     115.468     -         
un85_clk_100khz_cry_1                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         115.482     -         
b2v_inst11.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     115.668     -         
un85_clk_100khz_cry_2                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         115.682     -         
b2v_inst11.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     115.868     -         
un85_clk_100khz_cry_3                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         115.882     -         
b2v_inst11.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     116.068     -         
un85_clk_100khz_cry_4                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         116.082     -         
b2v_inst11.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     116.268     -         
un85_clk_100khz_cry_5                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         116.282     -         
b2v_inst11.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     116.468     -         
un85_clk_100khz_cry_6                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         116.482     -         
b2v_inst11.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     116.668     -         
un85_clk_100khz_cry_7                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         116.682     -         
b2v_inst11.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     116.868     -         
un85_clk_100khz_cry_8                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         116.882     -         
b2v_inst11.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     117.068     -         
un85_clk_100khz_cry_9                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         117.082     -         
b2v_inst11.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     117.268     -         
un85_clk_100khz_cry_10                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         117.282     -         
b2v_inst11.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     117.468     -         
un85_clk_100khz_cry_11                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         117.482     -         
b2v_inst11.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     117.668     -         
un85_clk_100khz_cry_12                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         117.682     -         
b2v_inst11.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     117.868     -         
un85_clk_100khz_cry_13                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         117.882     -         
b2v_inst11.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     118.068     -         
un85_clk_100khz_cry_14                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         118.082     -         
b2v_inst11.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     118.268     -         
un85_clk_100khz_cry_15_c                                                Net          -        -       0.386     -           4         
b2v_inst11.pwm_out_RNO                                                  SB_LUT4      I3       In      -         118.654     -         
b2v_inst11.pwm_out_RNO                                                  SB_LUT4      O        Out     0.465     119.119     -         
PWRBTN_LED_rep1                                                         Net          -        -       1.507     -           1         
b2v_inst11.pwm_out                                                      SB_DFFR      D        In      -         120.626     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 120.781 is 52.155(43.2%) logic and 68.626(56.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      34.762
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.607

    - Propagation time:                      120.621
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -86.013

    Number of logic level(s):                156
    Starting point:                          b2v_inst20.tmp_1_fast / Q
    Ending point:                            b2v_inst11.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
b2v_inst20.tmp_1_fast                                                   SB_DFF       Q        Out     0.796     0.796       -         
SYNTHESIZED_WIRE_47keep_fast                                            Net          -        -       1.599     -           5         
b2v_inst5.RSMRSTn_RNI8DFE                                               SB_LUT4      I2       In      -         2.395       -         
b2v_inst5.RSMRSTn_RNI8DFE                                               SB_LUT4      O        Out     0.558     2.953       -         
RSMRSTn_RNI8DFE                                                         Net          -        -       1.371     -           22        
b2v_inst11.dutycycle_1_0_iv_0_o3[1]                                     SB_LUT4      I0       In      -         4.324       -         
b2v_inst11.dutycycle_1_0_iv_0_o3[1]                                     SB_LUT4      O        Out     0.661     4.986       -         
dutycycle_1_0_iv_0_o3[1]                                                Net          -        -       1.371     -           7         
b2v_inst11.dutycycle_RNIDQ4A1_0[2]                                      SB_LUT4      I0       In      -         6.356       -         
b2v_inst11.dutycycle_RNIDQ4A1_0[2]                                      SB_LUT4      O        Out     0.569     6.925       -         
un1_count_off_1_sqmuxa_8_ns_1                                           Net          -        -       1.371     -           1         
b2v_inst11.func_state_RNIQK9K2[1]                                       SB_LUT4      I3       In      -         8.296       -         
b2v_inst11.func_state_RNIQK9K2[1]                                       SB_LUT4      O        Out     0.465     8.761       -         
un1_count_off_1_sqmuxa_8_m2                                             Net          -        -       1.371     -           1         
b2v_inst11.func_state_RNI8SNQ3[1]                                       SB_LUT4      I2       In      -         10.132      -         
b2v_inst11.func_state_RNI8SNQ3[1]                                       SB_LUT4      O        Out     0.517     10.649      -         
N_183_i                                                                 Net          -        -       1.371     -           2         
b2v_inst11.dutycycle_RNIVT525[2]                                        SB_LUT4      I1       In      -         12.020      -         
b2v_inst11.dutycycle_RNIVT525[2]                                        SB_LUT4      O        Out     0.558     12.578      -         
N_112_f0                                                                Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNI1MH57[2]                                        SB_LUT4      I0       In      -         13.949      -         
b2v_inst11.dutycycle_RNI1MH57[2]                                        SB_LUT4      O        Out     0.661     14.611      -         
dutycycle_RNI1MH57[2]                                                   Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNIADTMA[2]                                        SB_LUT4      I3       In      -         15.982      -         
b2v_inst11.dutycycle_RNIADTMA[2]                                        SB_LUT4      O        Out     0.465     16.447      -         
dutycycle_3                                                             Net          -        -       1.371     -           17        
b2v_inst11.dutycycle_RNI_3[3]                                           SB_LUT4      I0       In      -         17.818      -         
b2v_inst11.dutycycle_RNI_3[3]                                           SB_LUT4      O        Out     0.661     18.479      -         
un1_dutycycle_53_axb_3_1_0                                              Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNI[1]                                             SB_LUT4      I3       In      -         19.850      -         
b2v_inst11.dutycycle_RNI[1]                                             SB_LUT4      O        Out     0.465     20.315      -         
dutycycle_RNI[1]                                                        Net          -        -       1.371     -           1         
b2v_inst11.dutycycle_RNI_2[2]                                           SB_LUT4      I1       In      -         21.686      -         
b2v_inst11.dutycycle_RNI_2[2]                                           SB_LUT4      O        Out     0.589     22.275      -         
dutycycle_RNI_2[2]                                                      Net          -        -       0.905     -           2         
b2v_inst11.un1_dutycycle_53_cry_3_c                                     SB_CARRY     I0       In      -         23.180      -         
b2v_inst11.un1_dutycycle_53_cry_3_c                                     SB_CARRY     CO       Out     0.380     23.560      -         
un1_dutycycle_53_cry_3_c                                                Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CI       In      -         23.574      -         
b2v_inst11.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CO       Out     0.186     23.760      -         
un1_dutycycle_53_cry_4                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CI       In      -         23.774      -         
b2v_inst11.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CO       Out     0.186     23.960      -         
un1_dutycycle_53_cry_5                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CI       In      -         23.974      -         
b2v_inst11.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CO       Out     0.186     24.160      -         
un1_dutycycle_53_cry_6                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CI       In      -         24.174      -         
b2v_inst11.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CO       Out     0.186     24.360      -         
un1_dutycycle_53_cry_7                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CI       In      -         24.374      -         
b2v_inst11.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CO       Out     0.186     24.560      -         
un1_dutycycle_53_cry_8                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CI       In      -         24.574      -         
b2v_inst11.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CO       Out     0.186     24.760      -         
un1_dutycycle_53_cry_9                                                  Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CI       In      -         24.774      -         
b2v_inst11.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CO       Out     0.186     24.960      -         
un1_dutycycle_53_cry_10                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CI       In      -         24.974      -         
b2v_inst11.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.186     25.160      -         
un1_dutycycle_53_cry_11                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         25.174      -         
b2v_inst11.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     25.360      -         
un1_dutycycle_53_cry_12                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         25.374      -         
b2v_inst11.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     25.560      -         
un1_dutycycle_53_cry_13                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         25.574      -         
b2v_inst11.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     25.760      -         
un1_dutycycle_53_cry_14                                                 Net          -        -       0.386     -           2         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B                            SB_LUT4      I3       In      -         26.146      -         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B                            SB_LUT4      O        Out     0.465     26.611      -         
un1_dutycycle_53_cry_14_c_RNIQE4B                                       Net          -        -       1.371     -           4         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B_0                          SB_LUT4      I0       In      -         27.982      -         
b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4B_0                          SB_LUT4      O        Out     0.661     28.644      -         
un1_dutycycle_53_i[29]                                                  Net          -        -       1.371     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      I2       In      -         30.015      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      O        Out     0.558     30.573      -         
mult1_un47_sum_cry_3_s                                                  Net          -        -       1.371     -           4         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      I0       In      -         31.944      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      O        Out     0.661     32.605      -         
mult1_un47_sum_l_fx[3]                                                  Net          -        -       0.905     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     I0       In      -         33.510      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     CO       Out     0.380     33.890      -         
mult1_un54_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CI       In      -         33.904      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CO       Out     0.186     34.090      -         
mult1_un54_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CI       In      -         34.104      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CO       Out     0.186     34.290      -         
mult1_un54_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CI       In      -         34.304      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.186     34.490      -         
mult1_un54_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         34.876      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     35.434      -         
mult1_un54_sum_s_8                                                      Net          -        -       1.371     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         36.805      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     37.466      -         
mult1_un54_sum_i[8]                                                     Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         38.371      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     38.751      -         
mult1_un61_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         38.765      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     38.951      -         
mult1_un61_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         38.965      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     39.151      -         
mult1_un61_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         39.165      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     39.351      -         
mult1_un61_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         39.365      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     39.551      -         
mult1_un61_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         39.937      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     40.402      -         
mult1_un61_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         41.773      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     42.434      -         
mult1_un61_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         43.339      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     43.719      -         
mult1_un68_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         43.733      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     43.919      -         
mult1_un68_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         43.933      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     44.119      -         
mult1_un68_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         44.133      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     44.319      -         
mult1_un68_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         44.333      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     44.519      -         
mult1_un68_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         44.905      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     45.370      -         
mult1_un68_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         46.741      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     47.402      -         
mult1_un68_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         48.307      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     48.687      -         
mult1_un75_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         48.701      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     48.887      -         
mult1_un75_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         48.901      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     49.087      -         
mult1_un75_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         49.101      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     49.287      -         
mult1_un75_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         49.301      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     49.487      -         
mult1_un75_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         49.873      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     50.338      -         
mult1_un75_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         51.709      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     52.371      -         
mult1_un75_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         53.276      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     53.655      -         
mult1_un82_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         53.669      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     53.855      -         
mult1_un82_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         53.869      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     54.055      -         
mult1_un82_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         54.069      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     54.255      -         
mult1_un82_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         54.269      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     54.455      -         
mult1_un82_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         54.841      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     55.306      -         
mult1_un82_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         56.677      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     57.339      -         
mult1_un82_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         58.244      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     58.623      -         
mult1_un89_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         58.637      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     58.823      -         
mult1_un89_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         58.837      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     59.023      -         
mult1_un89_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         59.037      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     59.223      -         
mult1_un89_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         59.237      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     59.423      -         
mult1_un89_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         59.809      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     60.274      -         
mult1_un89_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         61.645      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     62.307      -         
mult1_un89_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         63.212      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     63.591      -         
mult1_un96_sum_cry_3                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         63.605      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     63.791      -         
mult1_un96_sum_cry_4                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         63.805      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     63.991      -         
mult1_un96_sum_cry_5                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         64.005      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     64.191      -         
mult1_un96_sum_cry_6                                                    Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         64.205      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     64.391      -         
mult1_un96_sum_cry_7                                                    Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         64.777      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     65.242      -         
mult1_un96_sum_s_8                                                      Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         66.613      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     67.275      -         
mult1_un96_sum_i_0[8]                                                   Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         68.180      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     68.559      -         
mult1_un103_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         68.573      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     68.759      -         
mult1_un103_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         68.773      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     68.959      -         
mult1_un103_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         68.973      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     69.159      -         
mult1_un103_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         69.173      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     69.359      -         
mult1_un103_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         69.745      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     70.210      -         
mult1_un103_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         71.581      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     72.243      -         
mult1_un103_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         73.148      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     73.527      -         
mult1_un110_sum_cry_3_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         73.541      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     73.727      -         
mult1_un110_sum_cry_4_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         73.741      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     73.927      -         
mult1_un110_sum_cry_5_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         73.941      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     74.127      -         
mult1_un110_sum_cry_6_c                                                 Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         74.141      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     74.327      -         
mult1_un110_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         74.713      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     75.179      -         
mult1_un110_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         76.549      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     77.211      -         
mult1_un110_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         78.116      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     78.496      -         
mult1_un117_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         78.510      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     78.695      -         
mult1_un117_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         78.710      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     78.895      -         
mult1_un117_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         78.909      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     79.096      -         
mult1_un117_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         79.109      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     79.296      -         
mult1_un117_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         79.682      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     80.147      -         
mult1_un117_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         81.518      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     82.179      -         
mult1_un117_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         83.084      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     83.464      -         
mult1_un124_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         83.478      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     83.664      -         
mult1_un124_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         83.678      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     83.864      -         
mult1_un124_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         83.878      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     84.064      -         
mult1_un124_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         84.078      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     84.264      -         
mult1_un124_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         84.650      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     85.115      -         
mult1_un124_sum_s_8                                                     Net          -        -       1.371     -           9         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         86.486      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     87.147      -         
mult1_un124_sum_i_0[8]                                                  Net          -        -       0.905     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         88.052      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     88.432      -         
mult1_un131_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         88.446      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     88.632      -         
mult1_un131_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         88.646      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     88.832      -         
mult1_un131_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         88.846      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     89.032      -         
mult1_un131_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         89.046      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     89.232      -         
mult1_un131_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         89.618      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     90.083      -         
mult1_un131_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         91.454      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     92.115      -         
mult1_un131_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         93.020      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     93.400      -         
mult1_un138_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         93.414      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     93.600      -         
mult1_un138_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         93.614      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     93.800      -         
mult1_un138_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         93.814      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     94.000      -         
mult1_un138_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         94.014      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     94.200      -         
mult1_un138_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         94.586      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     95.051      -         
mult1_un138_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         96.422      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     97.083      -         
mult1_un138_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         97.988      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     98.368      -         
mult1_un145_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         98.382      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     98.568      -         
mult1_un145_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         98.582      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     98.768      -         
mult1_un145_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         98.782      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     98.968      -         
mult1_un145_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         98.982      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     99.168      -         
mult1_un145_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         99.554      -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     100.019     -         
mult1_un145_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         101.390     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     102.052     -         
mult1_un145_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         102.957     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     103.336     -         
mult1_un152_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         103.350     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     103.536     -         
mult1_un152_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         103.550     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     103.736     -         
mult1_un152_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         103.750     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     103.936     -         
mult1_un152_sum_cry_6                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         103.950     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     104.136     -         
mult1_un152_sum_cry_7                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         104.522     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     104.987     -         
mult1_un152_sum_s_8                                                     Net          -        -       1.371     -           7         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         106.358     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     107.020     -         
mult1_un152_sum_i_0[8]                                                  Net          -        -       0.905     -           6         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         107.925     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     108.304     -         
mult1_un159_sum_cry_2                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         108.318     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     108.504     -         
mult1_un159_sum_cry_3                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         108.518     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     108.704     -         
mult1_un159_sum_cry_4                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         108.718     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     108.904     -         
mult1_un159_sum_cry_5                                                   Net          -        -       0.014     -           2         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         108.918     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     109.104     -         
mult1_un159_sum_cry_6                                                   Net          -        -       0.386     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         109.490     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     109.955     -         
mult1_un159_sum_s_7                                                     Net          -        -       1.371     -           5         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         111.326     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     111.988     -         
mult1_un166_sum_axb_6                                                   Net          -        -       1.371     -           1         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         113.359     -         
b2v_inst11.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     114.020     -         
un85_clk_100khz_0                                                       Net          -        -       0.905     -           2         
b2v_inst11.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         114.925     -         
b2v_inst11.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     115.263     -         
un85_clk_100khz_cry_0                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         115.277     -         
b2v_inst11.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     115.463     -         
un85_clk_100khz_cry_1                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         115.477     -         
b2v_inst11.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     115.662     -         
un85_clk_100khz_cry_2                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         115.677     -         
b2v_inst11.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     115.863     -         
un85_clk_100khz_cry_3                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         115.876     -         
b2v_inst11.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     116.063     -         
un85_clk_100khz_cry_4                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         116.077     -         
b2v_inst11.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     116.263     -         
un85_clk_100khz_cry_5                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         116.277     -         
b2v_inst11.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     116.463     -         
un85_clk_100khz_cry_6                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         116.477     -         
b2v_inst11.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     116.662     -         
un85_clk_100khz_cry_7                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         116.677     -         
b2v_inst11.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     116.863     -         
un85_clk_100khz_cry_8                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         116.876     -         
b2v_inst11.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     117.063     -         
un85_clk_100khz_cry_9                                                   Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         117.077     -         
b2v_inst11.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     117.263     -         
un85_clk_100khz_cry_10                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         117.277     -         
b2v_inst11.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     117.463     -         
un85_clk_100khz_cry_11                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         117.477     -         
b2v_inst11.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     117.662     -         
un85_clk_100khz_cry_12                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         117.677     -         
b2v_inst11.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     117.863     -         
un85_clk_100khz_cry_13                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         117.876     -         
b2v_inst11.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     118.063     -         
un85_clk_100khz_cry_14                                                  Net          -        -       0.014     -           1         
b2v_inst11.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         118.077     -         
b2v_inst11.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     118.263     -         
un85_clk_100khz_cry_15_c                                                Net          -        -       0.386     -           4         
b2v_inst11.curr_state_RNO[0]                                            SB_LUT4      I3       In      -         118.649     -         
b2v_inst11.curr_state_RNO[0]                                            SB_LUT4      O        Out     0.465     119.114     -         
curr_state_3_0_rep1                                                     Net          -        -       1.507     -           1         
b2v_inst11.curr_state[0]                                                SB_DFFE      D        In      -         120.621     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 120.776 is 52.056(43.1%) logic and 68.720(56.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 173MB peak: 178MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 173MB peak: 178MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             9 uses
SB_CARRY        307 uses
SB_DFF          38 uses
SB_DFFE         98 uses
SB_DFFER        48 uses
SB_DFFR         14 uses
SB_DFFS         3 uses
SB_GB           2 uses
VCC             9 uses
SB_LUT4         904 uses

I/O Register bits:                  0
Register bits not including I/Os:   201 (15%)
Total load per clock:
   TOP|FPGA_OSC: 201

@S |Mapping Summary:
Total  LUTs: 904 (70%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 904 = 904 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 31MB peak: 178MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Tue Apr 12 15:01:30 2022

###########################################################]
