{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733337582809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733337582810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 01:39:41 2024 " "Processing started: Thu Dec 05 01:39:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733337582810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733337582810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Thesis_Project -c Thesis_Project " "Command: quartus_sta Thesis_Project -c Thesis_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733337582810 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1733337582863 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733337583090 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1733337583120 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1733337583120 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "TimeQuest Timing Analyzer is analyzing 42 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1733337583334 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Thesis_Project.sdc " "Synopsys Design Constraints File file not found: 'Thesis_Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1733337583400 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1733337583401 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UARTCLK UARTCLK " "create_clock -period 1.000 -name UARTCLK UARTCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583404 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name HCLK HCLK " "create_clock -period 1.000 -name HCLK HCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583404 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " "create_clock -period 1.000 -name APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583404 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " "create_clock -period 1.000 -name APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583404 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " "create_clock -period 1.000 -name APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583404 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " "create_clock -period 1.000 -name AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583404 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name stop_bit_twice stop_bit_twice " "create_clock -period 1.000 -name stop_bit_twice stop_bit_twice" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583404 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_5 APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_5 " "create_clock -period 1.000 -name APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_5 APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_5" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583404 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583404 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1733337583579 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583580 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1733337583581 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1733337583589 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733337583648 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733337583648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.090 " "Worst-case setup slack is -6.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.090     -1919.774 HCLK  " "   -6.090     -1919.774 HCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.091       -54.572 APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out  " "   -4.091       -54.572 APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.600      -656.538 UARTCLK  " "   -3.600      -656.538 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.290       -17.936 APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "   -3.290       -17.936 APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.597       -27.431 APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_5  " "   -2.597       -27.431 APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.396        -4.303 APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "   -1.396        -4.303 APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.606        -4.798 AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "   -0.606        -4.798 AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013         0.000 stop_bit_twice  " "    0.013         0.000 stop_bit_twice " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733337583651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.544 " "Worst-case hold slack is -3.544" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.544       -25.758 UARTCLK  " "   -3.544       -25.758 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.751        -4.495 stop_bit_twice  " "   -0.751        -4.495 stop_bit_twice " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.332        -1.148 APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "   -0.332        -1.148 APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.164        -0.703 HCLK  " "   -0.164        -0.703 HCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382         0.000 APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out  " "    0.382         0.000 APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497         0.000 AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "    0.497         0.000 AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.789         0.000 APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_5  " "    0.789         0.000 APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.723         0.000 APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "    1.723         0.000 APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733337583659 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733337583661 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733337583662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -575.000 HCLK  " "   -3.000      -575.000 HCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -338.000 UARTCLK  " "   -3.000      -338.000 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 stop_bit_twice  " "   -3.000        -3.000 stop_bit_twice " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -14.000 APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out  " "   -1.000       -14.000 APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374         0.000 APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_5  " "    0.374         0.000 APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413         0.000 AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "    0.413         0.000 AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418         0.000 APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "    0.418         0.000 APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462         0.000 APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "    0.462         0.000 APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337583664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733337583664 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1733337583825 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1733337583844 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1733337584171 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584248 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733337584263 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733337584263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.436 " "Worst-case setup slack is -5.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.436     -1664.682 HCLK  " "   -5.436     -1664.682 HCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.589       -47.728 APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out  " "   -3.589       -47.728 APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.133      -558.656 UARTCLK  " "   -3.133      -558.656 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.951       -16.160 APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "   -2.951       -16.160 APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.432       -24.722 APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_5  " "   -2.432       -24.722 APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.257        -3.829 APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "   -1.257        -3.829 APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.537        -4.246 AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "   -0.537        -4.246 AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154         0.000 stop_bit_twice  " "    0.154         0.000 stop_bit_twice " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733337584267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.273 " "Worst-case hold slack is -3.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.273       -25.470 UARTCLK  " "   -3.273       -25.470 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.697        -4.255 stop_bit_twice  " "   -0.697        -4.255 stop_bit_twice " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.182        -0.576 APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "   -0.182        -0.576 APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.161        -0.438 HCLK  " "   -0.161        -0.438 HCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333         0.000 APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out  " "    0.333         0.000 APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540         0.000 AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "    0.540         0.000 AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.732         0.000 APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_5  " "    0.732         0.000 APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.662         0.000 APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "    1.662         0.000 APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733337584277 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733337584280 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733337584285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -575.000 HCLK  " "   -3.000      -575.000 HCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -338.000 UARTCLK  " "   -3.000      -338.000 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 stop_bit_twice  " "   -3.000        -3.000 stop_bit_twice " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -14.000 APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out  " "   -1.000       -14.000 APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366         0.000 APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_5  " "    0.366         0.000 APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433         0.000 APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "    0.433         0.000 APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441         0.000 APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "    0.441         0.000 APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "    0.453         0.000 AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733337584290 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1733337584497 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584648 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733337584653 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733337584653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.041 " "Worst-case setup slack is -3.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.041      -851.727 HCLK  " "   -3.041      -851.727 HCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.878       -24.883 APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out  " "   -1.878       -24.883 APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.673      -231.794 UARTCLK  " "   -1.673      -231.794 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.628        -8.763 APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "   -1.628        -8.763 APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.174       -11.693 APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_5  " "   -1.174       -11.693 APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.552        -0.552 APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "   -0.552        -0.552 APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.067        -0.501 AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "   -0.067        -0.501 AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227         0.000 stop_bit_twice  " "    0.227         0.000 stop_bit_twice " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733337584661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.093 " "Worst-case hold slack is -2.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.093       -15.747 UARTCLK  " "   -2.093       -15.747 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.277        -1.690 HCLK  " "   -0.277        -1.690 HCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.256        -1.247 stop_bit_twice  " "   -0.256        -1.247 stop_bit_twice " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085        -0.230 APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "   -0.085        -0.230 APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201         0.000 APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out  " "    0.201         0.000 APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404         0.000 AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "    0.404         0.000 AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.662         0.000 APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_5  " "    0.662         0.000 APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.155         0.000 APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "    1.155         0.000 APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733337584672 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733337584677 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733337584684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -584.522 HCLK  " "   -3.000      -584.522 HCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -430.038 UARTCLK  " "   -3.000      -430.038 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 stop_bit_twice  " "   -3.000        -3.000 stop_bit_twice " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -14.000 APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out  " "   -1.000       -14.000 APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324         0.000 APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_5  " "    0.324         0.000 APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359         0.000 APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "    0.359         0.000 APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393         0.000 AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "    0.393         0.000 AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466         0.000 APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "    0.466         0.000 APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733337584690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733337584690 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733337585259 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733337585260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733337585362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 01:39:45 2024 " "Processing ended: Thu Dec 05 01:39:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733337585362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733337585362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733337585362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733337585362 ""}
