<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="EEE458_TurhanCanKargin_Question6.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="arithmetic_logic_unit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="arithmetic_logic_unit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="arithmetic_logic_unit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="arithmetic_logic_unit.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="arithmetic_logic_unit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="arithmetic_logic_unit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="arithmetic_logic_unit.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="arithmetic_logic_unit.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="arithmetic_logic_unit.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="arithmetic_logic_unit.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="arithmetic_logic_unit.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="arithmetic_logic_unit.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="arithmetic_logic_unit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="arithmetic_logic_unit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="arithmetic_logic_unit.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="arithmetic_logic_unit.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="arithmetic_logic_unit.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="arithmetic_logic_unit.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="arithmetic_logic_unit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="arithmetic_logic_unit_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="arithmetic_logic_unit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="arithmetic_logic_unit_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="arithmetic_logic_unit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="arithmetic_logic_unit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="arithmetic_logic_unit_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="arithmetic_logic_unit_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="arithmetic_logic_unit_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="arithmetic_logic_unit_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="arithmetic_logic_unit_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="arithmetic_logic_unit_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="arithmetic_logic_unit_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="arithmetic_logic_unit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="arithmetic_logic_unit_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="arithmetic_logic_unit_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="arithmetic_logic_unit_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="arithmetic_logic_unit_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="arithmetic_logic_unit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="question6_test_bench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="question6_test_bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="question6_test_bench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="question6_test_bench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1588349510" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1588349510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588349510" xil_pn:in_ck="7041912296649292962" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1588349510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="arithmetic_logic_unit.vhd"/>
      <outfile xil_pn:name="question6_test_bench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1588349510" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2499823918199471316" xil_pn:start_ts="1588349510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588349510" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4591061981474864750" xil_pn:start_ts="1588349510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588349510" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5488611470281447765" xil_pn:start_ts="1588349510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588349510" xil_pn:in_ck="7041912296649292962" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1588349510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="arithmetic_logic_unit.vhd"/>
      <outfile xil_pn:name="question6_test_bench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1588349515" xil_pn:in_ck="7041912296649292962" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-659800432336921296" xil_pn:start_ts="1588349510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="question6_test_bench_beh.prj"/>
      <outfile xil_pn:name="question6_test_bench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1588349515" xil_pn:in_ck="4254393991307614016" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2707272707864051405" xil_pn:start_ts="1588349515">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="question6_test_bench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1588349468" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1588349468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588349468" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="463201259010708325" xil_pn:start_ts="1588349468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588349468" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5488611470281447765" xil_pn:start_ts="1588349468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588349468" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1588349468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588349468" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1076594748803240797" xil_pn:start_ts="1588349468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588349468" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252397519575" xil_pn:start_ts="1588349468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588349468" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6293010444181148639" xil_pn:start_ts="1588349468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588349475" xil_pn:in_ck="-6560393103378971098" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8184708536577094680" xil_pn:start_ts="1588349468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="arithmetic_logic_unit.lso"/>
      <outfile xil_pn:name="arithmetic_logic_unit.ngc"/>
      <outfile xil_pn:name="arithmetic_logic_unit.ngr"/>
      <outfile xil_pn:name="arithmetic_logic_unit.prj"/>
      <outfile xil_pn:name="arithmetic_logic_unit.stx"/>
      <outfile xil_pn:name="arithmetic_logic_unit.syr"/>
      <outfile xil_pn:name="arithmetic_logic_unit.xst"/>
      <outfile xil_pn:name="arithmetic_logic_unit_stx_beh.prj"/>
      <outfile xil_pn:name="arithmetic_logic_unit_vhdl.prj"/>
      <outfile xil_pn:name="arithmetic_logic_unit_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1588338402" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5585604263572331214" xil_pn:start_ts="1588338402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588349483" xil_pn:in_ck="-6560393103378979844" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6667651371137120808" xil_pn:start_ts="1588349479">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="arithmetic_logic_unit.bld"/>
      <outfile xil_pn:name="arithmetic_logic_unit.ngd"/>
      <outfile xil_pn:name="arithmetic_logic_unit_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1588349487" xil_pn:in_ck="-6560393103378979843" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="113730145005983477" xil_pn:start_ts="1588349483">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="arithmetic_logic_unit.pcf"/>
      <outfile xil_pn:name="arithmetic_logic_unit_map.map"/>
      <outfile xil_pn:name="arithmetic_logic_unit_map.mrp"/>
      <outfile xil_pn:name="arithmetic_logic_unit_map.ncd"/>
      <outfile xil_pn:name="arithmetic_logic_unit_map.ngm"/>
      <outfile xil_pn:name="arithmetic_logic_unit_map.xrpt"/>
      <outfile xil_pn:name="arithmetic_logic_unit_summary.xml"/>
      <outfile xil_pn:name="arithmetic_logic_unit_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1588349498" xil_pn:in_ck="-9169022475871393386" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3129755442398015208" xil_pn:start_ts="1588349487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="arithmetic_logic_unit.ncd"/>
      <outfile xil_pn:name="arithmetic_logic_unit.pad"/>
      <outfile xil_pn:name="arithmetic_logic_unit.par"/>
      <outfile xil_pn:name="arithmetic_logic_unit.ptwx"/>
      <outfile xil_pn:name="arithmetic_logic_unit.unroutes"/>
      <outfile xil_pn:name="arithmetic_logic_unit.xpi"/>
      <outfile xil_pn:name="arithmetic_logic_unit_pad.csv"/>
      <outfile xil_pn:name="arithmetic_logic_unit_pad.txt"/>
      <outfile xil_pn:name="arithmetic_logic_unit_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1588349498" xil_pn:in_ck="-6560393103378979975" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1588349495">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="arithmetic_logic_unit.twr"/>
      <outfile xil_pn:name="arithmetic_logic_unit.twx"/>
    </transform>
  </transforms>

</generated_project>
