Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/chris/FPGA/uCos/system.qsys --block-symbol-file --output-directory=/home/chris/FPGA/uCos/system --family="Cyclone V" --part=5CEBA4F23C7
Progress: Loading uCos/system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pll_0 [altera_pll 15.0]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: system.pll_0: Able to implement PLL with user settings
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/chris/FPGA/uCos/system.qsys --synthesis=VERILOG --output-directory=/home/chris/FPGA/uCos/system/synthesis --family="Cyclone V" --part=5CEBA4F23C7
Progress: Loading uCos/system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pll_0 [altera_pll 15.0]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: system.pll_0: Able to implement PLL with user settings
Info: system: Generating system "system" for QUARTUS_SYNTH
Info: new_sdram_controller_0: Starting RTL generation for module 'system_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec /home/chris/altera/15.0/quartus/linux64/perl/bin/perl -I /home/chris/altera/15.0/quartus/linux64/perl/lib -I /home/chris/altera/15.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/15.0/quartus/sopc_builder/bin -I /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_new_sdram_controller_0 --dir=/tmp/alt7416_5445772238475120799.dir/0001_new_sdram_controller_0_gen/ --quartus_dir=/home/chris/altera/15.0/quartus --verilog --config=/tmp/alt7416_5445772238475120799.dir/0001_new_sdram_controller_0_gen//system_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'system_new_sdram_controller_0'
Info: new_sdram_controller_0: "system" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: nios2_gen2_0: "system" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/chris/altera/15.0/quartus/linux64/perl/bin/perl -I /home/chris/altera/15.0/quartus/linux64/perl/lib -I /home/chris/altera/15.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/15.0/quartus/sopc_builder/bin -I /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_onchip_memory2_0 --dir=/tmp/alt7416_5445772238475120799.dir/0002_onchip_memory2_0_gen/ --quartus_dir=/home/chris/altera/15.0/quartus --verilog --config=/tmp/alt7416_5445772238475120799.dir/0002_onchip_memory2_0_gen//system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'system_onchip_memory2_0'
Info: onchip_memory2_0: "system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pll_0: "system" instantiated altera_pll "pll_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'system_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /home/chris/altera/15.0/quartus/linux64/eperlcmd -I /home/chris/altera/15.0/quartus/linux64/perl/lib -I /home/chris/altera/15.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/15.0/quartus/sopc_builder/bin -I /home/chris/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/chris/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/chris/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/chris/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/chris/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_nios2_gen2_0_cpu --dir=/tmp/alt7416_5445772238475120799.dir/0006_cpu_gen/ --quartus_bindir=/home/chris/altera/15.0/quartus/linux64 --verilog --config=/tmp/alt7416_5445772238475120799.dir/0006_cpu_gen//system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.09.07 15:33:03 (*) Starting Nios II generation
Info: cpu: # 2017.09.07 15:33:03 (*)   Checking for plaintext license.
Info: cpu: # 2017.09.07 15:33:05 (*)   Plaintext license not found.
Info: cpu: # 2017.09.07 15:33:05 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2017.09.07 15:33:07 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2017.09.07 15:33:07 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.09.07 15:33:07 (*)   Creating all objects for CPU
Info: cpu: # 2017.09.07 15:33:07 (*)     Testbench
Info: cpu: # 2017.09.07 15:33:07 (*)     Instruction decoding
Info: cpu: # 2017.09.07 15:33:07 (*)       Instruction fields
Info: cpu: # 2017.09.07 15:33:07 (*)       Instruction decodes
Info: cpu: # 2017.09.07 15:33:07 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2017.09.07 15:33:07 (*)       Instruction controls
Info: cpu: # 2017.09.07 15:33:07 (*)     Pipeline frontend
Info: cpu: # 2017.09.07 15:33:07 (*)     Pipeline backend
Info: cpu: # 2017.09.07 15:33:09 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.09.07 15:33:11 (*)   Creating encrypted RTL
Info: cpu: # 2017.09.07 15:33:12 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: nios2_gen2_0_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_gen2_0_debug_mem_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: nios2_gen2_0_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_gen2_0_debug_mem_slave_agent"
Info: nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file /home/chris/FPGA/uCos/system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: new_sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "new_sdram_controller_0_s1_burst_adapter"
Info: Reusing file /home/chris/FPGA/uCos/system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/chris/FPGA/uCos/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/chris/FPGA/uCos/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/chris/FPGA/uCos/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: new_sdram_controller_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "new_sdram_controller_0_s1_rsp_width_adapter"
Info: Reusing file /home/chris/FPGA/uCos/system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/chris/FPGA/uCos/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: system: Done "system" with 33 modules, 62 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
