#! 
:ivl_version "13.0 (devel)" "(s20221226-513-gef7f0a8f3-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\chits\DOWNLO~1\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "C:\Users\chits\DOWNLO~1\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\chits\DOWNLO~1\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\chits\DOWNLO~1\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\chits\DOWNLO~1\OSS-CA~1\lib\ivl\va_math.vpi";
S_000001cee85caf90 .scope module, "reg_file_tb" "reg_file_tb" 2 4;
 .timescale -9 -12;
v000001cee85c7690_0 .var "clk", 0 0;
v000001cee85c7e10_0 .net "read_data1", 31 0, L_000001cee85ccd10;  1 drivers
v000001cee85c7050_0 .net "read_data2", 31 0, L_000001cee85cd100;  1 drivers
v000001cee85c70f0_0 .var "read_reg1", 4 0;
v000001cee85c7cd0_0 .var "read_reg2", 4 0;
v000001cee85c7910_0 .var "reset", 0 0;
v000001cee85c79b0_0 .var "rf_we", 0 0;
v000001cee85c7b90_0 .var "write_data", 31 0;
v000001cee85c7a50_0 .var "write_reg", 4 0;
S_000001cee85cb120 .scope module, "RF" "regfile" 2 16, 3 1 0, S_000001cee85caf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "a1";
    .port_info 4 /INPUT 5 "a2";
    .port_info 5 /INPUT 5 "a3";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_000001cee85ccd10 .functor BUFZ 32, L_000001cee86205b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cee85cd100 .functor BUFZ 32, L_000001cee861fe30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cee8596b70_0 .net *"_ivl_0", 31 0, L_000001cee86205b0;  1 drivers
v000001cee85c7190_0 .net *"_ivl_10", 6 0, L_000001cee861fed0;  1 drivers
L_000001cee8621080 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cee85c7c30_0 .net *"_ivl_13", 1 0, L_000001cee8621080;  1 drivers
v000001cee85c74b0_0 .net *"_ivl_2", 6 0, L_000001cee8620c90;  1 drivers
L_000001cee8621038 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cee85c7730_0 .net *"_ivl_5", 1 0, L_000001cee8621038;  1 drivers
v000001cee85c6fb0_0 .net *"_ivl_8", 31 0, L_000001cee861fe30;  1 drivers
v000001cee85c7230_0 .net "a1", 4 0, v000001cee85c70f0_0;  1 drivers
v000001cee85c72d0_0 .net "a2", 4 0, v000001cee85c7cd0_0;  1 drivers
v000001cee85c77d0_0 .net "a3", 4 0, v000001cee85c7a50_0;  1 drivers
v000001cee85c7370_0 .net "clk", 0 0, v000001cee85c7690_0;  1 drivers
v000001cee85c7d70_0 .var/i "k", 31 0;
v000001cee85c7410_0 .net "rd1", 31 0, L_000001cee85ccd10;  alias, 1 drivers
v000001cee85c7af0_0 .net "rd2", 31 0, L_000001cee85cd100;  alias, 1 drivers
v000001cee85c7eb0 .array "registers", 0 31, 31 0;
v000001cee85c7870_0 .net "reset", 0 0, v000001cee85c7910_0;  1 drivers
v000001cee85c75f0_0 .net "wd", 31 0, v000001cee85c7b90_0;  1 drivers
v000001cee85c7550_0 .net "we", 0 0, v000001cee85c79b0_0;  1 drivers
E_000001cee85b9280 .event posedge, v000001cee85c7870_0, v000001cee85c7370_0;
L_000001cee86205b0 .array/port v000001cee85c7eb0, L_000001cee8620c90;
L_000001cee8620c90 .concat [ 5 2 0 0], v000001cee85c70f0_0, L_000001cee8621038;
L_000001cee861fe30 .array/port v000001cee85c7eb0, L_000001cee861fed0;
L_000001cee861fed0 .concat [ 5 2 0 0], v000001cee85c7cd0_0, L_000001cee8621080;
S_000001cee85cb2b0 .scope task, "init" "init" 2 28, 2 28 0, S_000001cee85caf90;
 .timescale -9 -12;
TD_reg_file_tb.init ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cee85c7690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cee85c7910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cee85c79b0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001cee85c70f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001cee85c7cd0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001cee85c7a50_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cee85c7b90_0, 0, 32;
    %end;
S_000001cee85bc020 .scope task, "reset_dut" "reset_dut" 2 41, 2 41 0, S_000001cee85caf90;
 .timescale -9 -12;
TD_reg_file_tb.reset_dut ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cee85c7910_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cee85c7910_0, 0, 1;
    %delay 10000, 0;
    %end;
    .scope S_000001cee85cb120;
T_2 ;
    %wait E_000001cee85b9280;
    %load/vec4 v000001cee85c7870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cee85c7d70_0, 0, 32;
T_2.2 ; Top of for-loop
    %load/vec4 v000001cee85c7d70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cee85c7d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cee85c7eb0, 0, 4;
T_2.4 ; for-loop step statement
    %load/vec4 v000001cee85c7d70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cee85c7d70_0, 0, 32;
    %jmp T_2.2;
T_2.3 ; for-loop exit label
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001cee85c7550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001cee85c75f0_0;
    %load/vec4 v000001cee85c77d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cee85c7eb0, 0, 4;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001cee85caf90;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v000001cee85c7690_0;
    %inv;
    %store/vec4 v000001cee85c7690_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001cee85caf90;
T_4 ;
    %vpi_call 2 55 "$dumpfile", "reg_file_tb.vcd" {0 0 0};
    %vpi_call 2 56 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001cee85caf90 {0 0 0};
    %fork TD_reg_file_tb.init, S_000001cee85cb2b0;
    %join;
    %fork TD_reg_file_tb.reset_dut, S_000001cee85bc020;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001cee85c7a50_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v000001cee85c7b90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cee85c79b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cee85c79b0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001cee85c70f0_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 71 "$display", "Test Case 2 - Read Data1: %h (Expected: 12345678)", v000001cee85c7e10_0 {0 0 0};
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001cee85c7a50_0, 0, 5;
    %pushi/vec4 2596069104, 0, 32;
    %store/vec4 v000001cee85c7b90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cee85c79b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cee85c79b0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001cee85c7cd0_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 83 "$display", "Test Case 4 - Read Data2: %h (Expected: 9ABCDEF0)", v000001cee85c7050_0 {0 0 0};
    %vpi_call 2 84 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reg_file_tb.v";
    "./../reg_file.v";
