
**** 11/13/17 11:24:14 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "DFLIPFLOP_test-DFLIPFLOP_test_sim"  [ c:\users\student\desktop\csci labs\lab05_billings\lab05_billings-pspicefiles\dfli


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "DFLIPFLOP_test_sim.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
.STMLIB "../../../clear.stl" 
* From [PSPICE NETLIST] section of C:\Users\student\AppData\Roaming\SPB_Data\cdssetup\OrCAD_PSpice\17.2.0\PSpice.ini file:
.lib "nomd.lib" 

*Analysis directives: 
.TRAN  0 10ms 0 
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\DFLIPFLOP_test.net" 



**** INCLUDING DFLIPFLOP_test.net ****
* source LAB05_BILLINGS
.EXTERNAL OUTPUT Q
.EXTERNAL OUTPUT Q_not
U_DSTM3         STIM(1,0) $G_DPWR $G_DGND N00197 IO_STM STIMULUS=Clear_n
U_DSTM1         STIM(1,0) $G_DPWR $G_DGND N00173 IO_STM STIMULUS=Clock
X_U1_U2C         Q U1_N00734 N00197 Q_NOT $G_DPWR $G_DGND 7410 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U1_U2A         U1_N00381 N00173 N00197 U1_N00411 $G_DPWR $G_DGND 7410 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U1_U1A         U1_N00661 U1_N00411 U1_N00381 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U1_U3A         U1_N00734 N00185 N00197 U1_N00661 $G_DPWR $G_DGND 7410 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U1_U1B         U1_N00411 Q_NOT Q $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U1_U2B         U1_N00411 N00173 U1_N00661 U1_N00734 $G_DPWR $G_DGND 7410
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
U_DSTM2         STIM(1,0) $G_DPWR $G_DGND N00185 IO_STM STIMULUS=D

**** RESUMING DFLIPFLOP_test_sim.cir ****
.END

* C:\Users\student\Desktop\CSCI Labs\Lab05_Billings\clear.stl written on Mon Nov 13 11:08:05 2017
* by Stimulus Editor -- Lite Version 17.2.0
;!Stimulus Get
;! Clear_n Digital D Digital CLOCK Digital
;!Ok
;!Plot Axis_Settings
;!Xrange 0s 1.887149380503ms
;!AutoUniverse
;!XminRes 1ns
;!YminRes 1n
;!Ok
.STIMULUS Clear_n STIM (1, 1) ;! CLOCK 1 0.99999 0 0
+   +0s 0
+   +9.99999999995us 1
+   Repeat Forever
+      +0.99999s 0
+      +9.99999999995us 1
+   EndRepeat
.STIMULUS D STIM (1, 1) ;! CLOCK 1000 0.5 0 0
+   +0s 0
+   +500us 1
+   Repeat Forever
+      +500us 0
+      +500us 1
+   EndRepeat
.STIMULUS CLOCK STIM (1, 1) ;! CLOCK 5436 0.5 0 0
+   +0s 0
+   +91.97939661516us 1
+   Repeat Forever
+      +91.97939661516us 0
+      +91.97939661516us 1
+   EndRepeat

**** 11/13/17 11:24:14 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "DFLIPFLOP_test-DFLIPFLOP_test_sim"  [ c:\users\student\desktop\csci labs\lab05_billings\lab05_billings-pspicefiles\dfli


 ****     Digital Gate MODEL PARAMETERS


******************************************************************************




               D_10            D_00            
      TPLHMN    4.400000E-09    4.400000E-09 
      TPLHTY   11.000000E-09   11.000000E-09 
      TPLHMX   22.000000E-09   22.000000E-09 
      TPHLMN    2.800000E-09    2.800000E-09 
      TPHLTY    7.000000E-09    7.000000E-09 
      TPHLMX   15.000000E-09   15.000000E-09 


**** 11/13/17 11:24:14 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "DFLIPFLOP_test-DFLIPFLOP_test_sim"  [ c:\users\student\desktop\csci labs\lab05_billings\lab05_billings-pspicefiles\dfli


 ****     Digital IO  MODEL PARAMETERS


******************************************************************************




               IO_STM          IO_STD          
        DRVL    0             104            
        DRVH    0              96.4          
       AtoD1                 AtoD_STD        
       AtoD2                 AtoD_STD_NX     
       AtoD3                 AtoD_STD        
       AtoD4                 AtoD_STD_NX     
       DtoA1 DtoA_STM        DtoA_STD        
       DtoA2 DtoA_STM        DtoA_STD        
       DtoA3 DtoA_STM        DtoA_STD        
       DtoA4 DtoA_STM        DtoA_STD        
      TSWHL1                    1.511000E-09 
      TSWHL2                    1.487000E-09 
      TSWHL3                    1.511000E-09 
      TSWHL4                    1.487000E-09 
      TSWLH1                    3.517000E-09 
      TSWLH2                    3.564000E-09 
      TSWLH3                    3.517000E-09 
      TSWLH4                    3.564000E-09 
       TPWRT  100.000000E+03  100.000000E+03 



          JOB CONCLUDED

**** 11/13/17 11:24:14 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "DFLIPFLOP_test-DFLIPFLOP_test_sim"  [ c:\users\student\desktop\csci labs\lab05_billings\lab05_billings-pspicefiles\dfli


 ****     JOB STATISTICS SUMMARY


******************************************************************************



  Total job time                    =         .03
