{"vcs1":{"timestamp_begin":1683090293.373675973, "rt":0.39, "ut":0.18, "st":0.11}}
{"vcselab":{"timestamp_begin":1683090293.832362767, "rt":0.38, "ut":0.21, "st":0.10}}
{"link":{"timestamp_begin":1683090294.272322789, "rt":0.21, "ut":0.07, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683090293.071419477}
{"VCS_COMP_START_TIME": 1683090293.071419477}
{"VCS_COMP_END_TIME": 1683090294.559510939}
{"VCS_USER_OPTIONS": "+lint=all -sverilog chip.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 338656}}
{"stitch_vcselab": {"peak_mem": 222580}}
