Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,514
design__inferred_latch__count,0
design__instance__count,41105
design__instance__area,264384
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1418
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.003464203327894211
power__switching__total,0.003750602947548032
power__leakage__total,2.527066556012869e-07
power__total,0.007215058896690607
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.259963
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.259963
timing__hold__ws__corner:nom_tt_025C_1v80,0.31319
timing__setup__ws__corner:nom_tt_025C_1v80,64.70282
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.31319
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,71.307701
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,640
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1418
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.45466
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.45466
timing__hold__ws__corner:nom_ss_100C_1v60,0.87449
timing__setup__ws__corner:nom_ss_100C_1v60,41.926853
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.87449
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,41.926853
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1418
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.182689
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.182689
timing__hold__ws__corner:nom_ff_n40C_1v95,0.114046
timing__setup__ws__corner:nom_ff_n40C_1v95,70.482277
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.114046
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,84.503906
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,763
design__max_fanout_violation__count,1418
design__max_cap_violation__count,1
clock__skew__worst_hold,0.487117
clock__skew__worst_setup,0.168596
timing__hold__ws,0.111616
timing__setup__ws,40.343636
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.111616
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,40.343636
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 600.0 600.0
design__core__bbox,5.52 10.88 594.32 587.52
flow__warnings__count,1
flow__errors__count,0
design__io,211
design__die__area,360000
design__core__area,339526
design__instance__count__stdcell,41105
design__instance__area__stdcell,264384
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.778685
design__instance__utilization__stdcell,0.778685
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,209
design__io__hpwl,26310833
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,705664
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,2196
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
route__net,21800
route__net__special,2
route__drc_errors__iter:1,25159
route__wirelength__iter:1,906376
route__drc_errors__iter:2,8936
route__wirelength__iter:2,896610
route__drc_errors__iter:3,8459
route__wirelength__iter:3,893261
route__drc_errors__iter:4,1230
route__wirelength__iter:4,891192
route__drc_errors__iter:5,75
route__wirelength__iter:5,891032
route__drc_errors__iter:6,2
route__wirelength__iter:6,891029
route__drc_errors__iter:7,0
route__wirelength__iter:7,891024
route__drc_errors,0
route__wirelength,891024
route__vias,199101
route__vias__singlecut,199101
route__vias__multicut,0
design__disconnected_pin__count,32
design__critical_disconnected_pin__count,0
route__wirelength__max,875.24
timing__unannotated_net__count__corner:nom_tt_025C_1v80,96
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,96
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,96
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1418
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.24284
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.24284
timing__hold__ws__corner:min_tt_025C_1v80,0.309884
timing__setup__ws__corner:min_tt_025C_1v80,64.93074
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.309884
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,72.245575
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,96
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,417
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1418
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.425637
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.425637
timing__hold__ws__corner:min_ss_100C_1v60,0.870522
timing__setup__ws__corner:min_ss_100C_1v60,43.667286
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.870522
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,43.667286
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,96
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1418
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.168596
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.168596
timing__hold__ws__corner:min_ff_n40C_1v95,0.111616
timing__setup__ws__corner:min_ff_n40C_1v95,70.637749
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.111616
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,84.966705
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,96
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,16
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1418
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.279466
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.279466
timing__hold__ws__corner:max_tt_025C_1v80,0.317463
timing__setup__ws__corner:max_tt_025C_1v80,64.478073
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.317463
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,70.450882
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,96
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,763
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1418
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.487117
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.487117
timing__hold__ws__corner:max_ss_100C_1v60,0.879829
timing__setup__ws__corner:max_ss_100C_1v60,40.343636
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.879829
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,40.343636
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,96
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1418
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.198872
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.198872
timing__hold__ws__corner:max_ff_n40C_1v95,0.117244
timing__setup__ws__corner:max_ff_n40C_1v95,70.326752
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.117244
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,84.051125
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,96
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,96
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79977
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000231109
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000236259
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000462574
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000236259
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000046199999999999998121121003169520236042444594204425811767578125
ir__drop__worst,0.00023100000000000000415813217191640660530538298189640045166015625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
