// SPDX-License-Identifier: GPL-2.0
/*
 * Common Clock Framework support for exynosautov920 SoC.
 *
 * Copyright (c) 2022 Samsung Electronics Co., Ltd.
 *        http://www.samsung.com/
 */

#include "../../../cmucal.h"
#include "cmucal-sfr.h"

unsigned int v920_evt2_cmucal_sfr_block_size = 38;
struct sfr_block v920_evt2_cmucal_sfr_block_list[] = {
	SFR_BLOCK(V920_EVT2_CMU_AUD, 0x1a400000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_TOP, 0x11000000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_CPUCL0, 0x1ec00000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_CPUCL1, 0x1ed00000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_CPUCL2, 0x1ee00000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_G3D, 0x1a000000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_HSI2, 0x16b00000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_MIF, 0x1e400000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_S2D, 0x11d30000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_SFI, 0x1c000000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_APM, 0x11800000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_HSI1, 0x16400000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_MISC, 0x10020000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_NOCL0, 0x1dc30000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_NOCL1, 0x1e000000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_NOCL2, 0x1e200000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_PERIC0, 0x10800000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_PERIC1, 0x10c00000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_ACC, 0x19400000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_DBGCORE, 0x11c30000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_DNC, 0x1b500000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_DPTX, 0x18c00000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_DPUB, 0x17c00000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_DPUF, 0x18000000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_DPUF1, 0x18400000, 0x7000),
	SFR_BLOCK(V920_EVT2_CMU_DPUF2, 0x18800000, 0x7000),
	SFR_BLOCK(V920_EVT2_CMU_DSP, 0x1b900000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_GNPU, 0x1ba00000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_HSI0, 0x16000000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_ISP, 0x19000000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_M2M, 0x1a800000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_MFC, 0x19c00000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_MFD, 0x19e00000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_SDMA, 0x1b700000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_SNW, 0x19800000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_SSP, 0x11400000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_TAA, 0x19200000, 0x8000),
	SFR_BLOCK(V920_EVT2_CMU_STRONG, 0x11500000, 0x8000),
};

//unsigned int dbg_offset = 0x4000;
unsigned int v920_evt2_cmucal_sfr_size = 3674;
struct sfr v920_evt2_cmucal_sfr_list[] = {
	SFR(V920_EVT2_PLL_LOCKTIME_PLL_AUD, 0x0, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_PLL_CON3_PLL_AUD, 0x10c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_PLL_CON9_PLL_AUD, 0x124, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_PLL_CON8_PLL_AUD, 0x120, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_PLL_LOCKTIME_PLL_AVB, 0x4, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_PLL_CON3_PLL_AVB, 0x14c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_PLL_CON9_PLL_AVB, 0x164, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_PLL_CON8_PLL_AVB, 0x160, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_PLL_LOCKTIME_PLL_SHARED1, 0xc, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_PLL_CON3_PLL_SHARED1, 0x1cc, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_PLL_CON9_PLL_SHARED1, 0x1e4, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_PLL_CON8_PLL_SHARED1, 0x1e0, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_PLL_LOCKTIME_PLL_SHARED4, 0x18, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_PLL_CON3_PLL_SHARED4, 0x28c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_PLL_CON9_PLL_SHARED4, 0x2a4, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_PLL_CON8_PLL_SHARED4, 0x2a0, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_PLL_LOCKTIME_PLL_SHARED3, 0x14, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_PLL_CON3_PLL_SHARED3, 0x24c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_PLL_CON9_PLL_SHARED3, 0x264, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_PLL_CON8_PLL_SHARED3, 0x260, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_PLL_LOCKTIME_PLL_SHARED2, 0x10, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_PLL_CON3_PLL_SHARED2, 0x20c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_PLL_CON9_PLL_SHARED2, 0x224, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_PLL_CON8_PLL_SHARED2, 0x220, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_PLL_LOCKTIME_PLL_SHARED0, 0x8, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_PLL_CON3_PLL_SHARED0, 0x18c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_PLL_CON9_PLL_SHARED0, 0x1a4, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_PLL_CON8_PLL_SHARED0, 0x1a0, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_PLL_LOCKTIME_PLL_SHARED5, 0x1c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_PLL_CON3_PLL_SHARED5, 0x2cc, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_PLL_CON9_PLL_SHARED5, 0x2e4, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_PLL_CON8_PLL_SHARED5, 0x2e0, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_PLL_LOCKTIME_PLL_MMC, 0x4, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_PLL_CON3_PLL_MMC, 0x14c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_PLL_CON9_PLL_MMC, 0x164, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_PLL_CON8_PLL_MMC, 0x160, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_PLL_LOCKTIME_PLL_CPUCL0, 0x0, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_PLL_CON3_PLL_CPUCL0, 0x10c, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_PLL_CON9_PLL_CPUCL0, 0x124, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_PLL_CON8_PLL_CPUCL0, 0x120, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_PLL_LOCKTIME_PLL_CPUCL1, 0x0, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_PLL_CON3_PLL_CPUCL1, 0x10c, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_PLL_CON9_PLL_CPUCL1, 0x124, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_PLL_CON8_PLL_CPUCL1, 0x120, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_PLL_LOCKTIME_PLL_CPUCL2, 0x0, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_PLL_CON3_PLL_CPUCL2, 0x10c, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_PLL_CON9_PLL_CPUCL2, 0x124, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_PLL_CON8_PLL_CPUCL2, 0x120, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_PLL_LOCKTIME_PLL_G3D, 0x0, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_PLL_CON3_PLL_G3D, 0x10c, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_PLL_CON9_PLL_G3D, 0x124, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_PLL_CON8_PLL_G3D, 0x120, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_PLL_LOCKTIME_PLL_ETH, 0x0, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_PLL_CON3_PLL_ETH, 0x10c, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_PLL_CON9_PLL_ETH, 0x124, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_PLL_CON8_PLL_ETH, 0x120, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_PLL_LOCKTIME_PLL_MIF_MAIN, 0x0, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_PLL_CON3_PLL_MIF_MAIN, 0x10c, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_PLL_LOCKTIME_PLL_MIF_S2D, 0x0, V920_EVT2_CMU_S2D),
	SFR(V920_EVT2_PLL_CON3_PLL_MIF_S2D, 0x10c, V920_EVT2_CMU_S2D),
	SFR(V920_EVT2_PLL_LOCKTIME_PLL_SFI, 0x8, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_PLL_CON3_PLL_SFI, 0x18c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_PLL_CON9_PLL_SFI, 0x1a4, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_PLL_CON8_PLL_SFI, 0x1a0, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_APM_NOC, 0x1004, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_APM_TIMER, 0x100c, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_APM_SPMI, 0x1008, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_APM_DBGCORE_NOC, 0x1000, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF3, 0x1014, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF2, 0x1010, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF1, 0x100c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF0, 0x1008, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_CPU, 0x1000, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU, 0x1024, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF4, 0x1018, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF5, 0x101c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF6, 0x1020, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_NOC, 0x1004, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_AVB, 0x102c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_AUDIF, 0x1028, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_AVB_ETH, 0x1030, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF7, 0x1034, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF8, 0x1038, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF9, 0x103c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIFS0, 0x1040, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIFS1, 0x1048, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MFC_MFC, 0x10a8, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_NOCL2_NOC, 0x10c8, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUF0_NOC, 0x1058, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH, 0x102c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC, 0x10c0, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH, 0x10b8, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_TAA_NOC, 0x10e8, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_ACC_NOC, 0x1000, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_ISP_NOC, 0x109c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_AUD_CPU, 0x1008, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG, 0x1028, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC, 0x1074, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI1_USBDRD, 0x1088, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CMU_CMUREF, 0x10f4, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC, 0x10d0, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC, 0x10d8, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_APM_NOC, 0x1004, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC, 0x1084, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MFC_WFD, 0x10ac, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP, 0x10b4, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP, 0x10cc, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP, 0x10d4, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_GNPU_NOC, 0x1070, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUB_NOC, 0x1054, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER, 0x1024, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST, 0x1020, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI1_MMC_CARD, 0x1080, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_CMU_PLLCLKOUT, 0x10f0, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPTX_NOC, 0x104c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH, 0x106c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUF1_NOC, 0x105c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC, 0x1044, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_AUD_NOC, 0x100c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL1_CLUSTER, 0x1030, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH, 0x1034, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_NOCL1_NOC, 0x10c4, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_UFS, 0x1094, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD, 0x1098, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI2_ETHERNET, 0x108c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DNC_NOC, 0x1040, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_SNW_NOC, 0x10e0, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL2_CLUSTER, 0x1038, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH, 0x103c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DSP_NOC, 0x1064, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_SDMA_NOC, 0x10dc, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUF2_NOC, 0x1060, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MFD_NOC, 0x10b0, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MISC_NOC, 0x10bc, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_SSP_NOC, 0x10e4, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_M2M_NOC, 0x10a4, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_M2M_JPEG, 0x10a0, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUB_DSIM, 0x1050, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC, 0x1090, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_CMU_NOCP, 0x10ec, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK0, 0x1010, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK1, 0x1014, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK2, 0x1018, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK3, 0x101c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPTX_DPOSC, 0x1048, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_G3D_NOCP, 0x1068, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_ACC_ORB, 0x1078, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_GNPU_XMAA, 0x107c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL0_CORE, 0x1004, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CPUCL0_CMUREF, 0x1008, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL0_CLUSTER, 0x1000, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL1_CORE, 0x1004, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CPUCL1_CMUREF, 0x1008, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL1_CLUSTER, 0x1000, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CPUCL2_CMUREF, 0x1008, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL2_CLUSTER, 0x1000, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL2_CORE, 0x1004, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_G3D_NOC, 0x1000, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_HSI1_USBDRD, 0x1000, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_HSI2_ETHERNET, 0x1000, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_MIF_CMUREF, 0x1000, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_MISC_GIC, 0x1000, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_NOCL0_CMUREF, 0x1000, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_NOCL1_CMUREF, 0x1000, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_NOCL2_CMUREF, 0x1000, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI, 0x1004, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI, 0x1008, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI, 0x100c, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI, 0x1010, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI04_USI, 0x1014, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI05_USI, 0x1018, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C, 0x1028, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_I3C, 0x1000, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI06_USI, 0x101c, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI07_USI, 0x1020, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI08_USI, 0x1024, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C, 0x1028, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI, 0x1004, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI, 0x1008, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI, 0x100c, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI12_USI, 0x1010, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI13_USI, 0x1014, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI14_USI, 0x1018, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI15_USI, 0x101c, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI16_USI, 0x1020, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI17_USI, 0x1024, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_I3C, 0x1000, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_S2D_CORE, 0x1000, V920_EVT2_CMU_S2D),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_PLLCLKOUT, 0x1008, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_USI18, 0x100c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_USI19, 0x1010, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_USI20, 0x1014, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_USI21, 0x1018, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_XSPI, 0x101c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_CAN0, 0x1000, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_CAN1, 0x1004, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_ACC_NOC_USER, 0x600, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_ACC_NOC_USER, 0x604, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_ACC_ORB_USER, 0x610, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_ACC_ORB_USER, 0x614, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_APM_NOC_USER, 0x600, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_APM_NOC_USER, 0x604, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKMUX_APM_RCO_USER, 0x610, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKMUX_APM_RCO_USER, 0x614, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_PLL_CON0_MUX_CLK_RCO_SPMI_PMIC, 0x620, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_PLL_CON1_MUX_CLK_RCO_SPMI_PMIC, 0x624, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_AUD_CPU_USER, 0x600, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_AUD_CPU_USER, 0x604, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_AUD_NOC_USER, 0x610, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_AUD_NOC_USER, 0x614, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER, 0x620, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER, 0x624, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER, 0x610, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_USER, 0x614, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL0_CLUSTER_USER, 0x600, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_CPUCL0_CLUSTER_USER, 0x604, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER, 0x610, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER, 0x614, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL1_CLUSTER_USER, 0x600, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_CPUCL1_CLUSTER_USER, 0x604, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER, 0x610, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_CPUCL2_SWITCH_USER, 0x614, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL2_CLUSTER_USER, 0x600, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_CPUCL2_CLUSTER_USER, 0x604, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_PLL_CON0_MUX_CLK_APM_DBGCORE_NOC_USER, 0x600, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_PLL_CON1_MUX_CLK_APM_DBGCORE_NOC_USER, 0x604, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_DNC_NOC_USER, 0x610, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_DNC_NOC_USER, 0x614, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_DPTX_NOC_USER, 0x620, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_DPTX_NOC_USER, 0x624, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_DPTX_DPGTC_USER, 0x600, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_DPTX_DPGTC_USER, 0x604, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_DPTX_DPOSC_USER, 0x610, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_DPTX_DPOSC_USER, 0x614, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_DPUB_NOC_USER, 0x600, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_DPUB_NOC_USER, 0x604, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_DPUB_DSIM_USER, 0x610, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_DPUB_DSIM_USER, 0x614, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_DPUF_NOC_USER, 0x600, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_DPUF_NOC_USER, 0x604, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_DPUF1_NOC_USER, 0x600, V920_EVT2_CMU_DPUF1),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_DPUF1_NOC_USER, 0x604, V920_EVT2_CMU_DPUF1),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_DPUF2_NOC_USER, 0x600, V920_EVT2_CMU_DPUF2),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_DPUF2_NOC_USER, 0x604, V920_EVT2_CMU_DPUF2),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_DSP_NOC_USER, 0x600, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_DSP_NOC_USER, 0x604, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER, 0x610, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_G3D_SWITCH_USER, 0x614, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_G3D_NOCP_USER, 0x600, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_G3D_NOCP_USER, 0x604, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER, 0x600, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_GNPU_NOC_USER, 0x604, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER, 0x610, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_GNPU_XMAA_USER, 0x614, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER, 0x600, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_HSI0_NOC_USER, 0x604, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER, 0x610, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_HSI1_NOC_USER, 0x614, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI1_MMC_CARD_USER, 0x600, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_HSI1_MMC_CARD_USER, 0x604, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI1_USBDRD_USER, 0x620, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_HSI1_USBDRD_USER, 0x624, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER, 0x630, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_HSI2_UFS_EMBD_USER, 0x634, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI2_ETHERNET_USER, 0x600, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_HSI2_ETHERNET_USER, 0x604, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI2_NOC_UFS_USER, 0x610, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_HSI2_NOC_UFS_USER, 0x614, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI2_NOC_USER, 0x620, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_HSI2_NOC_USER, 0x624, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_ISP_NOC_USER, 0x600, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_ISP_NOC_USER, 0x604, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_M2M_NOC_USER, 0x610, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_M2M_NOC_USER, 0x614, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_M2M_JPEG_USER, 0x600, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_M2M_JPEG_USER, 0x604, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_MFC_MFC_USER, 0x600, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_MFC_MFC_USER, 0x604, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_MFC_WFD_USER, 0x610, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_MFC_WFD_USER, 0x614, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_MFD_NOC_USER, 0x600, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_MFD_NOC_USER, 0x604, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER, 0x610, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER, 0x614, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_PLL_CON0_CLKMUX_MIF_DDRPHY2X, 0x600, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_PLL_CON1_CLKMUX_MIF_DDRPHY2X, 0x604, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_MISC_NOC_USER, 0x600, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_MISC_NOC_USER, 0x604, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER, 0x600, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_NOCL0_NOC_USER, 0x604, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_NOCL1_NOC_USER, 0x600, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_NOCL1_NOC_USER, 0x604, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_NOCL2_NOC_USER, 0x600, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_NOCL2_NOC_USER, 0x604, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER, 0x610, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_PERIC0_NOC_USER, 0x614, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_PERIC0_IP_USER, 0x600, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_PERIC0_IP_USER, 0x604, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER, 0x610, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_PERIC1_NOC_USER, 0x614, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_PERIC1_IP_USER, 0x600, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_PERIC1_IP_USER, 0x604, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D, 0x600, V920_EVT2_CMU_S2D),
	SFR(V920_EVT2_PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D, 0x604, V920_EVT2_CMU_S2D),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_SDMA_NOC_USER, 0x600, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_SDMA_NOC_USER, 0x604, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_SNW_NOC_USER, 0x600, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_SNW_NOC_USER, 0x604, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_SSP_NOC_USER, 0x600, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_SSP_NOC_USER, 0x604, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_PLL_CON0_MUX_CLKCMU_TAA_NOC_USER, 0x600, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_PLL_CON1_MUX_CLKCMU_TAA_NOC_USER, 0x604, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_CLK_DBGCORE_NOC, 0x1000, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_OSCCLK_DBGCORE, 0x1008, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_FREE_OSCCLK_DBGCORE, 0x1004, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_CLK_CON_MUX_MUX_HCHGEN_CLK_SFI_CPU, 0x1020, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_ACC_NOCP, 0x1804, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_APM_SPMI, 0x1800, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_APM_DBGCORE_NOC, 0x1804, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_CPU, 0x1808, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_AUDIF, 0x1800, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF0, 0x181c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF1, 0x1820, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF2, 0x1824, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF3, 0x1828, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_NOC, 0x1814, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_NOCP, 0x1818, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_CNT, 0x1804, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_MCLK, 0x1810, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF6, 0x1834, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF5, 0x1830, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF4, 0x182c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_HCHGEN_CLK_AUD_CPU, 0x1838, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_DIV_CLK_AUD_AVB_ETH, 0x183c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF7, 0x1840, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF8, 0x1844, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF9, 0x1848, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIFS0, 0x184c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIFS1, 0x180c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_APM_NOC, 0x1804, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_PERIC0_NOC, 0x18c8, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI0_NOC, 0x1870, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_DPUB_NOC, 0x1850, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_MFC_MFC, 0x18a4, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI1_NOC, 0x1880, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_DPUF0_NOC, 0x1854, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_PERIC1_NOC, 0x18d0, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_NOCL2_NOC, 0x18c0, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH, 0x1828, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_NOCL0_NOC, 0x18b8, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_TAA_NOC, 0x18e0, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_ACC_NOC, 0x1800, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_ISP_NOC, 0x1898, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_AUD_CPU, 0x1808, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL0_DBG, 0x1824, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI1_USBDRD, 0x1884, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST, 0x18ec, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_MFC_WFD, 0x18a8, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_MIF_NOCP, 0x18b0, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_PERIC0_IP, 0x18c4, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_PERIC1_IP, 0x18cc, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_GNPU_NOC, 0x186c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER, 0x1820, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_G3D_SWITCH, 0x1868, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLK_CMU_PLLCLKOUT, 0x18e8, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_DPTX_NOC, 0x1848, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_DPUF1_NOC, 0x1858, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_DPTX_DPGTC, 0x1840, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_AUD_NOC, 0x180c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL1_CLUSTER, 0x182c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH, 0x1830, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_NOCL1_NOC, 0x18bc, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI2_NOC_UFS, 0x1890, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD, 0x1894, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI2_ETHERNET, 0x1888, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_DNC_NOC, 0x183c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_SNW_NOC, 0x18d8, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH, 0x1838, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL2_CLUSTER, 0x1834, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_DSP_NOC, 0x1860, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_SDMA_NOC, 0x18d4, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_DPUF2_NOC, 0x185c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_MFD_NOC, 0x18ac, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_MISC_NOC, 0x18b4, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_SSP_NOC, 0x18dc, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_M2M_NOC, 0x18a0, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_M2M_JPEG, 0x189c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_DPUB_DSIM, 0x184c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI1_MMC_CARD, 0x187c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI2_NOC, 0x188c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLK_ADD_CH_CLK, 0x18e4, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_CMU_NOCP, 0x18f0, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_CIS_MCLK3, 0x181c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_CIS_MCLK0, 0x1810, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_CIS_MCLK1, 0x1814, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_CIS_MCLK2, 0x1818, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_DPTX_DPOSC, 0x1844, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_G3D_NOCP, 0x1864, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_ACC_ORB, 0x1874, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_GNPU_XMAA, 0x1878, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP, 0x1828, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK, 0x1800, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK, 0x1804, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK, 0x1810, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG, 0x1820, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL0_NOCP, 0x1824, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC, 0x181c, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLK, 0x180c, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_MPCLK, 0x1808, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL1_SHORTSTOP, 0x1820, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_ACLK, 0x1800, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_ATCLK, 0x1804, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_PERIPHCLK, 0x1810, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL1_NOCP, 0x181c, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_PCLK, 0x180c, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_MPCLK, 0x1808, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_PCLK, 0x180c, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL2_NOCP, 0x181c, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL2_SHORTSTOP, 0x1820, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_PERIPHCLK, 0x1810, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_ACLK, 0x1800, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_ATCLK, 0x1804, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_MPCLK, 0x1808, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_DNC_NOCP, 0x180c, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_DPUB_NOCP, 0x1800, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_DSIM_OSCCLK, 0x1804, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_DPUF_NOCP, 0x1800, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_DPUF1_NOCP, 0x1800, V920_EVT2_CMU_DPUF1),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_DPUF2_NOCP, 0x1800, V920_EVT2_CMU_DPUF2),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_DSP_NOCP, 0x1800, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_GNPU_NOCP, 0x1804, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_HSI0_PCIE_APB, 0x1800, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_HSI2_ETHERNET, 0x1800, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_HSI2_ETHERNET_PTP, 0x1804, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_ISP_NOCP, 0x1804, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_M2M_NOCP, 0x1800, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_MFC_NOCP, 0x1800, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_MFD_NOCP, 0x1800, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_MISC_NOCP, 0x1804, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_NOCL0_NOCP, 0x1800, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_NOCL0_SCI_DIV2, 0x1804, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_NOCL1_NOCP, 0x1800, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_NOCL2_NOCP, 0x1800, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI, 0x1804, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI, 0x1808, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI, 0x180c, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI, 0x1810, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI, 0x1814, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI, 0x1818, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C, 0x1828, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_I3C, 0x1800, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI06_USI, 0x181c, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI07_USI, 0x1820, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI08_USI, 0x1824, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C, 0x1828, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI, 0x1804, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI, 0x1808, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI, 0x180c, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI, 0x1810, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI, 0x1814, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI14_USI, 0x1818, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI, 0x181c, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI, 0x1820, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI, 0x1824, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_I3C, 0x1800, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_SDMA_NOCP, 0x1800, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_DIV_CLK_SFI_PLLCLKOUT, 0x1800, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_USI18, 0x1828, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_USI20, 0x1830, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_USI19, 0x182c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_NOCD, 0x1820, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CPU_ACLK, 0x1810, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CPU_ATCLK, 0x1814, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CPU_PCLKDBG, 0x181c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CPU_CNTCLK, 0x1818, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_NOCP, 0x1824, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_XSPI, 0x1838, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_USI21, 0x1834, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CAN0, 0x1808, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CAN1, 0x180c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_SNW_NOCP, 0x1804, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_SSP_NOCP, 0x1800, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_TAA_NOCP, 0x1800, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_G3D_NOCD, 0x1800, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_SLH_AXI_MI_P_ACC_IPCLKPORT_I_CLK, 0x20d4, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AXI_SI_D_ACC_IPCLKPORT_I_CLK, 0x20a8, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCD_IPCLKPORT_CLK, 0x20cc, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCP_IPCLKPORT_CLK, 0x20d0, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK, 0x20dc, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_SNW_IPCLKPORT_I_CLK, 0x20a0, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK, 0x209c, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_TAA_IPCLKPORT_I_CLK, 0x20a4, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_D_ACC_IPCLKPORT_ACLK, 0x20b4, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_D_ACC_IPCLKPORT_PCLK, 0x20b8, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_ACLK, 0x20bc, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_S0_PMMU0_ACC_IPCLKPORT_CLK, 0x20d8, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_APB_ASYNC_ISPPRE0_IPCLKPORT_PCLKM, 0x2098, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_D_ISPPRE_IPCLKPORT_CLK, 0x20e0, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK, 0x2000, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_PCLK, 0x20c0, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_VGEN_LITE_D_ORBMCH_IPCLKPORT_CLK, 0x2088, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_PCLK, 0x2008, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_PCLK, 0x2010, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS3_I_PCLK, 0x2020, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS4_I_PCLK, 0x2028, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_PCLK, 0x2018, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS5_I_PCLK, 0x2030, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_ACLK, 0x204c, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_PCLK, 0x2050, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCD_IPCLKPORT_CLK, 0x2074, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCP_IPCLKPORT_CLK, 0x2078, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK, 0x2038, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D0_ACC_IPCLKPORT_ACLK, 0x2090, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D1_ACC_IPCLKPORT_ACLK, 0x2094, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_SYSMMU_S0_ACC_IPCLKPORT_CLK, 0x2080, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_CSIS, 0x203c, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_ACLK, 0x2004, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_ACLK, 0x200c, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_ACLK, 0x2014, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS3_I_ACLK, 0x201c, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS4_I_ACLK, 0x2024, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS5_I_ACLK, 0x202c, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_CSIS_IPCLKPORT_CLK, 0x206c, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_US_128_256_D0_ACC_IPCLKPORT_MAINCLK, 0x2068, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_SENSORVSYNC, 0x2044, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ORBMCH_IPCLKPORT_CLK, 0x205c, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_ORBMCH_IPCLKPORT_CLK, 0x2060, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_BICS_APB_P_ACC_IPCLKPORT_I_APBCLK, 0x2040, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_SFMPU_P_ACC_IPCLKPORT_I_CLK, 0x2064, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_LH_AXI_SI_IP_ORBMCH_IPCLKPORT_I_CLK, 0x2054, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_LH_AXI_MI_IP_ORBMCH_IPCLKPORT_I_CLK, 0x2048, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D2_ACC_IPCLKPORT_ACLK, 0x20ac, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_ORBMCH_IPCLKPORT_CLK, 0x2084, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_OSCCLK_IPCLKPORT_CLK, 0x207c, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_BICM_AXI_D0_ACC_IPCLKPORT_I_APBCLK, 0x2058, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_BICM_AXI_D0_ACC_IPCLKPORT_I_AXICLK, 0x2070, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_APB_ASYNC_ORBMCH_IPCLKPORT_PCLKM, 0x2034, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_OSCCLK_IPCLKPORT_CLK, 0x208c, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK, 0x2084, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK, 0x20a8, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK, 0x2024, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK, 0x20a4, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK, 0x20b4, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK, 0x20b0, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK, 0x208c, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK, 0x2064, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_I_ACLK, 0x207c, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_I_PCLK, 0x2080, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK, 0x209c, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK, 0x20b8, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK, 0x200c, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_GREBE_APM_IPCLKPORT_HCLK, 0x2074, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK, 0x2060, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK, 0x206c, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK, 0x2070, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK, 0x2098, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK, 0x2068, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK, 0x20a0, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK, 0x2090, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK, 0x2094, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK, 0x2048, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK, 0x2044, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_SPMI_IPCLKPORT_CLK, 0x2028, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_IPCLKPORT_CLK, 0x202c, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_IPCLKPORT_CLK, 0x2030, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK, 0x2034, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK, 0x2018, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK, 0x2014, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APM_DTA_IPCLKPORT_PCLK, 0x2010, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_PMMU0_ALIVE_IPCLKPORT_CLK, 0x2050, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK, 0x2054, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_ALIVE_IPCLKPORT_CLK, 0x204c, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SFMPU_ALIVE_IPCLKPORT_I_CLK, 0x203c, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SPC_APM_IPCLKPORT_PCLK, 0x2040, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_SPMI_IPCLKPORT_CLK, 0x2038, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK, 0x2008, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK, 0x2000, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK, 0x2004, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK, 0x201c, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_XIU_D_ALIVE_IPCLKPORT_ACLK, 0x205c, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SFMPU_INTMEM_IPCLKPORT_I_CLK, 0x20c8, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_BIC_APB_ALIVE_IPCLKPORT_I_APBCLK, 0x2058, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK, 0x20bc, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK, 0x20ac, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_PMU_IPCLKPORT_ACLK, 0x20c4, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_ASYNCAHB_MI_APM_IPCLKPORT_HCLKM, 0x2020, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK, 0x2000, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK, 0x206c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK, 0x2078, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK, 0x207c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK, 0x20e4, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0, 0x2020, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1, 0x2024, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3, 0x202c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK, 0x2064, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK, 0x205c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK, 0x20b8, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK, 0x2008, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK, 0x20c0, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK, 0x20c4, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK, 0x20c8, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK, 0x20cc, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2, 0x2028, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK, 0x2068, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK, 0x20bc, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK, 0x20f4, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK, 0x2004, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK, 0x20dc, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM, 0x2058, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK, 0x2014, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ, 0x2018, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT, 0x201c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK, 0x2080, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4, 0x2030, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5, 0x2034, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6, 0x2038, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5, 0x2040, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK, 0x20d0, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK, 0x20d4, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK, 0x20d8, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5_B, 0x2044, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP, 0x203c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0, 0x2048, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1, 0x204c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP2, 0x2050, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK, 0x20f8, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD2_IPCLKPORT_PCLK, 0x20fc, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK, 0x2084, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK, 0x2088, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK, 0x208c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK, 0x2098, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK, 0x209c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK, 0x20a0, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK, 0x20a8, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK, 0x20ac, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK, 0x20b0, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK, 0x2090, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK, 0x20a4, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK, 0x20b4, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK, 0x2060, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK, 0x200c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK, 0x2010, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK, 0x2134, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_LH_AXI_MI_IP_AUD_IPCLKPORT_I_CLK, 0x211c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_LH_AXI_SI_IP_AUD_IPCLKPORT_I_CLK, 0x2120, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLK_AUD_AVB_ETH, 0x214c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_XIU_D_AUD_IPCLKPORT_ACLK, 0x2148, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK, 0x2138, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF7, 0x2054, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF8, 0x2070, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF9, 0x2074, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF7_IPCLKPORT_CLK, 0x2124, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF8_IPCLKPORT_CLK, 0x2128, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF9_IPCLKPORT_CLK, 0x212c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIFS0, 0x2094, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIFS0_IPCLKPORT_CLK, 0x2130, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK, 0x213c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK, 0x2140, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK, 0x2144, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_PCLK, 0x20ec, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK1, 0x2100, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK0, 0x20f0, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK10, 0x20e8, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_PCLK, 0x210c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK0, 0x2110, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK1, 0x2114, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK00, 0x2104, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK10, 0x2108, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK00, 0x20e0, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIFS1, 0x2150, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIFS1_IPCLKPORT_CLK, 0x2158, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_BICS_APB_P0_AUD_IPCLKPORT_I_APBCLK, 0x2118, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_BICS_APB_P1_AUD_IPCLKPORT_I_APBCLK, 0x2154, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_SFMPU_AUD_IPCLKPORT_I_CLK, 0x215c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD2_IPCLKPORT_CLK, 0x2160, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_APM_NOC, 0x209c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC, 0x210c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLKCMU_MIF_SWITCH, 0x201c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MFC_MFC, 0x2138, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC, 0x2114, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI1_MMC_CARD, 0x2110, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC, 0x20ec, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUF0_NOC, 0x20f0, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC, 0x215c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC, 0x2164, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_NOCL2_NOC, 0x2154, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH, 0x20c4, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC, 0x214c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_TAA_NOC, 0x2174, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_ACC_NOC, 0x2098, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_ISP_NOC, 0x212c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_AUD_CPU, 0x20a0, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG, 0x20c0, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI1_USBDRD, 0x2118, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MFC_WFD, 0x213c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP, 0x2144, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP, 0x2158, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP, 0x2160, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_GNPU_NOC, 0x2108, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER, 0x20bc, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH, 0x2104, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLK_CMU_PLLCLKOUT, 0x2180, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPTX_NOC, 0x20e4, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUF1_NOC, 0x20f4, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC, 0x20dc, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_AUD_NOC, 0x20a4, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL1_CLUSTER, 0x20c8, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH, 0x20cc, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST, 0x20b8, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST, 0x2000, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_CPUCL1_BOOST, 0x2004, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_NOCL0_BOOST, 0x2010, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_NOCL2_BOOST, 0x2018, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST, 0x200c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_NOCL1_NOC, 0x2150, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_NOCL1_BOOST, 0x2014, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_UFS, 0x2124, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD, 0x2128, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI2_ETHERNET, 0x211c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DNC_NOC, 0x20d8, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_SNW_NOC, 0x216c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH, 0x20d4, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_CLUSTER, 0x20d0, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DSP_NOC, 0x20fc, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_SDMA_NOC, 0x2168, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUF2_NOC, 0x20f8, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MFD_NOC, 0x2140, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MISC_NOC, 0x2148, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_SSP_NOC, 0x2170, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_CPUCL2_BOOST, 0x2008, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_M2M_NOC, 0x2134, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_M2M_JPEG, 0x2130, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUB_DSIM, 0x20e8, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC, 0x2120, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_ADD_CH_CLK_IPCLKPORT_ADD_CH_CLK, 0x2020, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLK_ADD_CH_CLK, 0x2178, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLK_CMU_NOCP, 0x217c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_SLH_AXI_MI_P_CMU_IPCLKPORT_I_CLK, 0x2094, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_D_TZPC_CMU_IPCLKPORT_PCLK, 0x2080, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_SFR_APBIF_CMU_IPCLKPORT_PCLK, 0x2090, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_PCLK, 0x2044, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK0, 0x2048, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK1, 0x204c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_PCLK, 0x2070, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK0, 0x2074, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK1, 0x2078, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK02, 0x2058, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK12, 0x2068, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK03, 0x205c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK13, 0x206c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_SR_CLK_CMU_NOCP_IPCLKPORT_CLK, 0x208c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_NOCP_IPCLKPORT_CLK, 0x2084, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_OSCCLK_IPCLKPORT_CLK, 0x2088, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK0, 0x20a8, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK1, 0x20ac, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK2, 0x20b0, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK3, 0x20b4, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPTX_DPOSC, 0x20e0, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_G3D_NOCP, 0x2100, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_ACC_ORB, 0x207c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_GNPU_XMAA, 0x2184, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK00, 0x2024, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK01, 0x2028, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK02, 0x202c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK03, 0x2030, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK10, 0x2034, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK11, 0x2038, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK12, 0x203c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK13, 0x2040, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK00, 0x2050, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK01, 0x2054, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK10, 0x2060, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK11, 0x2064, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK, 0x2130, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK, 0x206c, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_NOCP_IPCLKPORT_CLK, 0x2128, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG, 0x20b4, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK, 0x20e8, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT0_CPUCL0_IPCLKPORT_I_CLK, 0x20bc, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT0_CPUCL1_CPUCL0_IPCLKPORT_I_CLK, 0x20c8, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_CPUCL0_IPCLKPORT_I_CLK, 0x20c0, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT1_CPUCL1_CPUCL0_IPCLKPORT_I_CLK, 0x20d0, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT2_CPUCL0_IPCLKPORT_I_CLK, 0x20c4, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK, 0x212c, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK, 0x2068, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK, 0x2064, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_CHI_SI_D_CLUSTER0_IPCLKPORT_I_CLK, 0x2114, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT0_CPUCL0_IPCLKPORT_I_CLK, 0x20ec, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT1_CPUCL0_IPCLKPORT_I_CLK, 0x20f0, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT2_CPUCL0_IPCLKPORT_I_CLK, 0x20f4, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT3_CPUCL0_IPCLKPORT_I_CLK, 0x20f8, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK, 0x2118, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK, 0x211c, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK, 0x202c, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK, 0x2024, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK, 0x20b0, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK, 0x2028, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK, 0x20b8, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK, 0x210c, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK, 0x20fc, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK, 0x2138, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK, 0x2134, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK, 0x2108, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK, 0x2124, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM, 0x20a8, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_ETR_IPCLKPORT_I_CLK, 0x2110, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_ETR_IPCLKPORT_I_CLK, 0x2100, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK, 0x20ac, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK, 0x2018, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT2_CPUCL1_CPUCL0_IPCLKPORT_I_CLK, 0x20d8, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT3_CPUCL1_CPUCL0_IPCLKPORT_I_CLK, 0x20e0, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL0_CORE, 0x20a0, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT0_SFI_IPCLKPORT_I_CLK, 0x20cc, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT1_SFI_IPCLKPORT_I_CLK, 0x20d4, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT2_SFI_IPCLKPORT_I_CLK, 0x20dc, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT3_SFI_IPCLKPORT_I_CLK, 0x20e4, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM, 0x20a4, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK, 0x2020, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK, 0x2120, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK, 0x2104, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_ACLK, 0x2050, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_PCLK, 0x2054, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK, 0x2044, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK, 0x2040, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK, 0x2030, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK, 0x2034, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK, 0x2038, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK, 0x204c, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK, 0x2070, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK, 0x207c, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK, 0x2080, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK, 0x2074, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK, 0x2048, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK, 0x2090, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_MPCLK, 0x201c, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_IT3_CPUCL0_IPCLKPORT_I_CLK, 0x203c, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_PCLK, 0x200c, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK0, 0x2010, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK1, 0x2014, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK00, 0x2004, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK10, 0x2008, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK, 0x208c, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_ATCLK_IPCLKPORT_CLK, 0x205c, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_PCLKDBG_IPCLKPORT_CLK, 0x2060, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_MPCLK_IPCLKPORT_CLK, 0x2078, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK, 0x2084, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_QOS_OVERR_D_CPUCL0_IPCLKPORT_I_CLK, 0x2058, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK, 0x2088, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SFMPU_P_CPUCL0_IPCLKPORT_I_CLK, 0x2150, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICM_AXI_P_CPUCL0_IPCLKPORT_I_APBCLK, 0x213c, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICS_APB_P_CPUCL0_IPCLKPORT_I_APBCLK, 0x2144, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_BUF_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK, 0x2148, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_BUF_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK, 0x214c, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICM_AXI_P_CPUCL0_IPCLKPORT_I_AXICLK, 0x2140, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P1_CPUCL0_IPCLKPORT_ACLK, 0x2154, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL1_CORE, 0x206c, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK, 0x2024, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK, 0x20a0, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT3_CPUCL1_CPUCL0_IPCLKPORT_I_CLK, 0x2084, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT2_CPUCL1_CPUCL0_IPCLKPORT_I_CLK, 0x2080, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT1_CPUCL1_CPUCL0_IPCLKPORT_I_CLK, 0x207c, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT0_CPUCL1_CPUCL0_IPCLKPORT_I_CLK, 0x2078, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_CHI_SI_D_CLUSTER1_IPCLKPORT_I_CLK, 0x2088, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SLH_AXI_MI_P_CPUCL1_IPCLKPORT_I_CLK, 0x209c, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK, 0x2074, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK, 0x2048, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_NOCP_IPCLKPORT_CLK, 0x2098, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK, 0x208c, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK, 0x2090, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK, 0x2014, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK, 0x201c, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL1_CLUSTER, 0x2068, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK, 0x2020, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CLUSTER1_IPCLKPORT_PCLKM, 0x2070, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK, 0x2018, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLK_IPCLKPORT_CLK, 0x2094, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_PPMU_CPUCL1_IPCLKPORT_ACLK, 0x2034, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CON_IPCLKPORT_I_PERIPHCLK, 0x2028, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AST_MI_L_IRI_GIC_CLUSTER1_IPCLKPORT_I_CLK, 0x202c, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_PPMU_CPUCL1_IPCLKPORT_PCLK, 0x2038, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AST_SI_L_ICC_CLUSTER1_GIC_IPCLKPORT_I_CLK, 0x2030, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_SLH_AXI_SI_P_CLUSTER1_NOCL0_IPCLKPORT_I_CLK, 0x205c, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_MPCLK_IPCLKPORT_CLK, 0x2040, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PERIPHCLK_IPCLKPORT_CLK, 0x2044, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_PCLK, 0x2008, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_REF_CLK0, 0x200c, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_REF_CLK1, 0x2010, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_MON_CLK00, 0x2000, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_MON_CLK10, 0x2004, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_QOS_OVERR_D_CPUCL1_IPCLKPORT_I_CLK, 0x203c, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK, 0x204c, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK, 0x2058, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK, 0x2050, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_MPCLK_IPCLKPORT_CLK, 0x2054, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_BICM_AXI_P_CPUCL1_IPCLKPORT_I_APBCLK, 0x20a4, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_SFMPU_P_CPUCL1_IPCLKPORT_I_CLK, 0x20b8, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_BICS_APB_P_CPUCL1_IPCLKPORT_I_APBCLK, 0x20ac, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_GATE_CLK_CPUCL1_CLUSTER_IPCLKPORT_CLK, 0x20b0, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_GATE_CLK_CPUCL1_CLUSTER_IPCLKPORT_CLK, 0x20b4, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_BICM_AXI_P_CPUCL1_IPCLKPORT_I_AXICLK, 0x20a8, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_XIU_P_CPUCL1_IPCLKPORT_ACLK, 0x20bc, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL2_CORE, 0x2098, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL2_CLUSTER, 0x2094, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK, 0x2028, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_ADM_APB_G_CLUSTER2_IPCLKPORT_PCLKM, 0x2000, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_PCLK, 0x204c, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_ACLK, 0x2048, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SLH_AXI_MI_P_CPUCL2_IPCLKPORT_I_CLK, 0x2080, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CON_IPCLKPORT_I_PERIPHCLK, 0x202c, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AST_MI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK, 0x2034, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AST_SI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK, 0x2038, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SLH_AXI_SI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK, 0x2084, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_CHI_SI_D_CLUSTER2_IPCLKPORT_I_CLK, 0x2044, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK, 0x203c, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK, 0x2040, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK, 0x2088, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_SCLK, 0x2024, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_ATCLK, 0x2018, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PERIPHCLK, 0x2020, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PCLK, 0x201c, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PCLK_IPCLKPORT_CLK, 0x2060, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK, 0x2054, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_NOCP_IPCLKPORT_CLK, 0x2068, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK, 0x207c, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK, 0x206c, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK, 0x2058, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK, 0x205c, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK, 0x2030, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PERIPHCLK_IPCLKPORT_CLK, 0x2064, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_PCLK, 0x200c, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK0, 0x2010, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK1, 0x2014, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK00, 0x2004, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK10, 0x2008, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK, 0x2078, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK, 0x2074, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK, 0x2070, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_QOS_OVERR_D_CPUCL2_IPCLKPORT_I_CLK, 0x2050, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICS_APB_P_CPUCL2_IPCLKPORT_I_APBCLK, 0x20a4, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SFMPU_P_CPUCL2_IPCLKPORT_I_CLK, 0x20b0, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICM_AXI_P_CPUCL2_IPCLKPORT_I_APBCLK, 0x209c, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_GATE_CLK_CPUCL2_CLUSTER_IPCLKPORT_CLK, 0x20a8, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_GATE_CLK_CPUCL2_CLUSTER_IPCLKPORT_CLK, 0x20ac, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICM_AXI_P_CPUCL2_IPCLKPORT_I_AXICLK, 0x20a0, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_XIU_P_CPUCL2_IPCLKPORT_ACLK, 0x20b4, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_DBGCORE_CMU_DBGCORE_IPCLKPORT_PCLK, 0x2010, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK, 0x2018, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK, 0x2020, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK, 0x201c, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK, 0x2044, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK, 0x2050, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK, 0x2040, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK, 0x2054, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK, 0x2004, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK, 0x2058, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK, 0x2008, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK, 0x204c, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK, 0x2014, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK, 0x200c, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK, 0x202c, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK, 0x2034, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK, 0x2030, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK, 0x203c, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK, 0x2038, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK, 0x2118, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK, 0x211c, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK, 0x200c, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK, 0x20b4, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK, 0x20e4, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK, 0x20cc, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK, 0x20fc, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK, 0x2100, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK, 0x20f8, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_IPCLKPORT_I_CLK, 0x20b8, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK, 0x20c4, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK, 0x212c, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK, 0x2120, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK, 0x2130, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK, 0x20bc, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK, 0x20c0, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK, 0x20e8, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_DNC_IPCLKPORT_PCLK, 0x2104, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_DNC_IPCLKPORT_PCLK, 0x2108, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_DNC_IPCLKPORT_PCLK, 0x210c, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_DNC_IPCLKPORT_PCLK, 0x2110, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_DNC_IPCLKPORT_PCLK, 0x2114, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_IPCLKPORT_I_CLK, 0x20ec, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK, 0x2128, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK, 0x2038, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK, 0x2040, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK, 0x2024, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK, 0x2010, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK, 0x2014, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_AS_APB_VGEN_LITE_DNC_IPCLKPORT_PCLKM, 0x2004, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK, 0x2028, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK, 0x20ac, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK, 0x207c, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK, 0x2088, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK, 0x2084, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK, 0x206c, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK, 0x2070, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM, 0x2000, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK, 0x2068, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D0_DNC_IPCLKPORT_ACLK, 0x2054, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D1_DNC_IPCLKPORT_ACLK, 0x2058, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D2_DNC_IPCLKPORT_ACLK, 0x205c, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D3_DNC_IPCLKPORT_ACLK, 0x2060, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D4_DNC_IPCLKPORT_ACLK, 0x2064, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU0_DNC_IPCLKPORT_CLK, 0x2090, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU1_DNC_IPCLKPORT_CLK, 0x2094, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU2_DNC_IPCLKPORT_CLK, 0x2098, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU3_DNC_IPCLKPORT_CLK, 0x209c, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S1_PMMU0_DNC_IPCLKPORT_CLK, 0x20a4, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK, 0x20a8, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK, 0x2020, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK, 0x201c, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK, 0x2080, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D0_DNC_IPCLKPORT_I_CLK, 0x2044, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D1_DNC_IPCLKPORT_I_CLK, 0x2048, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D2_DNC_IPCLKPORT_I_CLK, 0x204c, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D3_DNC_IPCLKPORT_I_CLK, 0x2050, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_DNC_IPCLKPORT_CLK, 0x208c, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S1_DNC_IPCLKPORT_CLK, 0x20a0, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_XIU_D_DNC_IPCLKPORT_ACLK, 0x20b0, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AST_SI_LG_DNC_NOCL0_IPCLKPORT_I_CLK, 0x2018, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SFMPU_P0_DNC_IPCLKPORT_I_CLK, 0x2034, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SFMPU_P1_DNC_IPCLKPORT_I_CLK, 0x203c, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_BIC_APB_S0_DNC_IPCLKPORT_I_APBCLK, 0x202c, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_BIC_APB_S1_DNC_IPCLKPORT_I_APBCLK, 0x2030, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK, 0x2008, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_NOCP_IPCLKPORT_CLK, 0x2044, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK, 0x204c, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPTX_UID_SLH_AXI_MI_P_DPTX_IPCLKPORT_I_CLK, 0x2048, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK, 0x2040, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK, 0x2004, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK, 0x2030, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_NOCP_IPCLKPORT_CLK, 0x2038, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_PCLK, 0x2010, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_GTC_CLK, 0x2008, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_PCLK, 0x201c, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_DP_GTC_CLK, 0x2014, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_OSCCLK_IPCLKPORT_CLK, 0x203c, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_DPGTC_IPCLKPORT_CLK, 0x2034, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_USBC31_DP_CTRL_PCLK, 0x2024, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_TCA_APB_CLK, 0x2020, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_IPCLKPORT_USBC31_DP_CTRL_PCLK, 0x202c, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_IPCLKPORT_TCA_APB_CLK, 0x2028, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_OSC_CLK, 0x200c, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_DP_OSC_CLK, 0x2018, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_SFMPU_DPTX_IPCLKPORT_I_CLK, 0x2050, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_BIC_DPTX_IPCLKPORT_I_APBCLK, 0x2000, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_CMU_DPUB_IPCLKPORT_PCLK, 0x2000, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK, 0x208c, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK, 0x2088, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK, 0x2080, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK, 0x2084, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK, 0x206c, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK, 0x2060, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK, 0x2064, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK, 0x2068, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_AD_APB_DECON_MAIN_DPUB0_IPCLKPORT_PCLKM, 0x2004, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB0, 0x2008, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB0, 0x2014, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB0, 0x201c, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB1, 0x2018, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB1, 0x2020, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB1, 0x200c, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB2, 0x2010, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK, 0x2034, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_SFMPU_DPUB_IPCLKPORT_I_CLK, 0x2038, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_BICS_APB_P0_DPUB_IPCLKPORT_I_APBCLK, 0x2024, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB0, 0x2028, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB1, 0x202c, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB0, 0x2030, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB1, 0x203c, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DSIM_OSCCLK_IPCLKPORT_CLK, 0x2044, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DSIM_OSCCLK_IPCLKPORT_CLK, 0x204c, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_DSIM_IPCLKPORT_CLK, 0x2040, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_DSIM_IPCLKPORT_CLK, 0x2048, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_CMU_DPUF_IPCLKPORT_PCLK, 0x2004, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSREG_DPUF_IPCLKPORT_PCLK, 0x20b8, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK, 0x20b4, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK, 0x20b0, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK, 0x20ac, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK, 0x20a8, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK, 0x2084, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK, 0x2088, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK, 0x208c, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK, 0x2090, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK, 0x2094, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK, 0x2098, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK, 0x207c, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK, 0x2080, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SLH_AXI_MI_P_DPUF_IPCLKPORT_I_CLK, 0x20a4, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_LH_AXI_SI_D0_DPUF_IPCLKPORT_I_CLK, 0x2074, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_LH_AXI_SI_D1_DPUF_IPCLKPORT_I_CLK, 0x2078, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_D_TZPC_DPUF_IPCLKPORT_PCLK, 0x2070, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF0, 0x2064, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF1, 0x2068, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF0, 0x206c, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCD_IPCLKPORT_CLK, 0x209c, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCP_IPCLKPORT_CLK, 0x20a0, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_SRAMC, 0x2008, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF1, 0x200c, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_XIU_D0_DPUF_IPCLKPORT_ACLK, 0x205c, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_XIU_D1_DPUF_IPCLKPORT_ACLK, 0x2060, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCD_IPCLKPORT_CLK, 0x2048, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCP_IPCLKPORT_CLK, 0x204c, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM, 0x2000, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK, 0x2054, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_SFMPU_DPUF_IPCLKPORT_I_CLK, 0x2050, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_BIC_DPUF_IPCLKPORT_I_APBCLK, 0x2010, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN0_0DPUF_IPCLKPORT_CLK, 0x2014, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN0_1DPUF_IPCLKPORT_CLK, 0x2018, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN1_0DPUF_IPCLKPORT_CLK, 0x201c, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN1_1DPUF_IPCLKPORT_CLK, 0x2020, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_CMU_DPUF1_IPCLKPORT_PCLK, 0x2000, V920_EVT2_CMU_DPUF1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF2_UID_DPUF2_CMU_DPUF2_IPCLKPORT_PCLK, 0x2000, V920_EVT2_CMU_DPUF2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK, 0x2004, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK, 0x203c, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK, 0x2018, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_MI_LD_SRAM_SDMA_DSP_IPCLKPORT_I_CLK, 0x2014, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK, 0x2034, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AST_SI_LD_SRAM_DSP_SDMA_IPCLKPORT_I_CLK, 0x2038, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK, 0x201c, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK, 0x2020, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK, 0x2008, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK, 0x200c, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK, 0x2024, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK, 0x2028, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK, 0x202c, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK, 0x2030, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_SFMPU_P_DSP_IPCLKPORT_I_CLK, 0x2010, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_BIC_APB_S_DSP_IPCLKPORT_I_APBCLK, 0x2000, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK, 0x2018, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK, 0x204c, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK, 0x2040, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK, 0x2048, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK, 0x203c, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK, 0x2024, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK, 0x2044, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK, 0x2014, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM, 0x2000, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_PCLK, 0x2020, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK, 0x2034, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK, 0x201c, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D0, 0x2004, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D1, 0x2008, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D2, 0x200c, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D3, 0x2010, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_GNPU_CMU_GNPU_IPCLKPORT_PCLK, 0x2004, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCD_IPCLKPORT_CLK, 0x203c, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK, 0x2040, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK, 0x2044, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_D_TZPC_GNPU_IPCLKPORT_PCLK, 0x2020, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP0_SDMA_GNPU_IPCLKPORT_I_CLK, 0x2028, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK, 0x2030, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK, 0x2038, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SYSREG_GNPU_IPCLKPORT_PCLK, 0x204c, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK, 0x2034, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP1_SDMA_GNPU_IPCLKPORT_I_CLK, 0x202c, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE, 0x2008, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK, 0x2010, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK, 0x2014, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP2_SDMA_GNPU_IPCLKPORT_I_CLK, 0x2054, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP3_SDMA_GNPU_IPCLKPORT_I_CLK, 0x2058, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP4_SDMA_GNPU_IPCLKPORT_I_CLK, 0x205c, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP5_SDMA_GNPU_IPCLKPORT_I_CLK, 0x2060, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_CSTFIFO_SDMA_GNPU_IPCLKPORT_I_CLK, 0x2050, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR0_GNPU_SDMA_IPCLKPORT_I_CLK, 0x207c, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR1_GNPU_SDMA_IPCLKPORT_I_CLK, 0x2080, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR2_GNPU_SDMA_IPCLKPORT_I_CLK, 0x2084, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ0_GNPU_SDMA_IPCLKPORT_I_CLK, 0x2064, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ1_GNPU_SDMA_IPCLKPORT_I_CLK, 0x2068, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ2_GNPU_SDMA_IPCLKPORT_I_CLK, 0x206c, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ3_GNPU_SDMA_IPCLKPORT_I_CLK, 0x2070, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ5_GNPU_SDMA_IPCLKPORT_I_CLK, 0x2078, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ4_GNPU_SDMA_IPCLKPORT_I_CLK, 0x2074, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_SFMPU_P_GNPU_IPCLKPORT_I_CLK, 0x2088, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_BIC_APB_S_GNPU_IPCLKPORT_I_APBCLK, 0x2018, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0, 0x2024, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1, 0x2048, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK, 0x2004, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D0_HSI0_IPCLKPORT_I_CLK, 0x205c, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK, 0x20c8, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPIO_HSI0_IPCLKPORT_PCLK, 0x2058, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK, 0x20d4, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK, 0x20e8, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK, 0x20c4, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_OSCCLK_IPCLKPORT_CLK, 0x2034, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_ACLK, 0x20a4, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_PCLK, 0x20a8, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK, 0x20f0, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DBI_ACLK_UG, 0x2070, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_MSTR_ACLK_UG, 0x2074, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_SLV_ACLK_UG, 0x2078, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DBI_ACLK_UG, 0x2064, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_MSTR_ACLK_UG, 0x2068, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_SLV_ACLK_UG, 0x206c, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_2L_IPCLKPORT_I_CLK, 0x2094, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_2L_IPCLKPORT_I_CLK, 0x209c, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_0_IPCLKPORT_PCLK, 0x2050, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK, 0x20ec, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_ACLK, 0x20ac, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_PCLK, 0x20b0, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_4L_IPCLKPORT_I_CLK, 0x2098, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_4L_IPCLKPORT_I_CLK, 0x20a0, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D1_HSI0_IPCLKPORT_I_CLK, 0x2060, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DBI_ACLK_UG, 0x207c, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_MSTR_ACLK_UG, 0x208c, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_SLV_ACLK_UG, 0x2084, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DBI_ACLK_UG, 0x2088, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_MSTR_ACLK_UG, 0x2080, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_SLV_ACLK_UG, 0x2090, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_1_IPCLKPORT_PCLK, 0x2054, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_2L_IPCLKPORT_CLK, 0x20d8, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_4L_IPCLKPORT_CLK, 0x20dc, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_2L_IPCLKPORT_CLK, 0x20e0, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_4L_IPCLKPORT_CLK, 0x20e4, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_ACLK, 0x20b4, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_ACLK, 0x20b8, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_ACLK, 0x20bc, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_ACLK, 0x20c0, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU0_HSI0_IPCLKPORT_CLK, 0x20cc, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU1_HSI0_IPCLKPORT_CLK, 0x20d0, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK, 0x203c, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_OSCCLK_IPCLKPORT_CLK, 0x2040, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_XIU_D2_HSI0_IPCLKPORT_ACLK, 0x204c, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_HSI0_IPCLKPORT_CLK, 0x2048, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_PCLK, 0x2024, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_PCLK, 0x2028, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_PCLK, 0x202c, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_PCLK, 0x2030, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_APB_PCLK, 0x2014, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_CXS_CLK, 0x2018, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_APB_PCLK, 0x2008, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK, 0x2044, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK, 0x2038, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_ASYNC_APB_PCIE_GEN5_4L_SUB_CTRL_IPCLKPORT_PCLKM, 0x2000, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DOORBELL_IPCLK, 0x2104, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DOORBELL_IPCLK, 0x2108, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DOORBELL_IPCLK, 0x2010, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DOORBELL_IPCLK, 0x201c, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK, 0x2064, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN, 0x2070, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK, 0x2088, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK, 0x2060, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK, 0x2068, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK, 0x2080, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D0_HSI1_IPCLKPORT_ACLK, 0x20ac, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK, 0x20b0, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK, 0x2074, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK, 0x2078, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK, 0x207c, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK, 0x20a8, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK, 0x206c, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK, 0x205c, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK, 0x2014, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY, 0x2090, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL, 0x208c, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY, 0x2098, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL, 0x2094, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USB31PHY_USB31_CTRL_PCLK, 0x20a4, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_BUS_CLK_EARLY, 0x20a0, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_ACLK_PHYCTRL, 0x209c, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK, 0x2084, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK, 0x2018, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK, 0x201c, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_XIU_D1_HSI1_IPCLKPORT_ACLK, 0x2058, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK, 0x2024, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_I_APB_PCLK, 0x2050, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_ACLK, 0x2040, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_ALIVE_CLK, 0x204c, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_ALIVE_CLK, 0x2028, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_ALIVE_CLK, 0x2030, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_I_USB20DRD_ALIVE_CLK, 0x2038, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_USBDRD_IPCLKPORT_CLK, 0x2020, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_SUSPEND_CLK, 0x2048, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_U3REWA_ALV_CLK, 0x2054, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_REF_CLK, 0x2044, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK, 0x202c, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK, 0x2034, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_I_USB20DRD_REF_CLK, 0x203c, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_SYS_CLK, 0x20c8, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_SYS_CLK, 0x20cc, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D0_HSI2_IPCLKPORT_I_CLK, 0x20d0, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK, 0x20dc, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD1_IPCLKPORT_ACLK, 0x20e0, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK, 0x2088, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_S0_PMMU0_HSI2_IPCLKPORT_CLK, 0x20e4, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK, 0x20e8, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO, 0x20ec, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK, 0x20f0, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK, 0x20f4, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO, 0x20f8, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_FMP_CLK, 0x20fc, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D0_HSI2_IPCLKPORT_ACLK, 0x2100, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK, 0x20d4, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_UFS_EMBD1_IPCLKPORT_ACLK, 0x20d8, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_OSCCLK_IPCLKPORT_CLK, 0x2094, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_HSI2_IPCLKPORT_CLK, 0x209c, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D2_HSI2_IPCLKPORT_ACLK, 0x20c0, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_UFS_EMBD0_IPCLKPORT_CLK, 0x20b4, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_UFS_EMBD1_IPCLKPORT_CLK, 0x20b8, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_ACLK, 0x2020, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_ACLK, 0x2030, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D3_HSI2_IPCLKPORT_ACLK, 0x20c4, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_ACEL_SI_D1_HSI2_IPCLKPORT_I_CLK, 0x204c, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK, 0x20ac, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK, 0x20b0, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_ACLK, 0x2050, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_ACLK, 0x2058, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_ACLK, 0x2068, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_ACLK, 0x2070, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S1_HSI2_IPCLKPORT_CLK, 0x20a0, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S1_PMMU0_HSI2_IPCLKPORT_CLK, 0x20a4, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D1_HSI2_IPCLKPORT_ACLK, 0x20bc, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ASYNCAPB_SYSMMU_S0_HSI2_NS_IPCLKPORT_PCLKM, 0x2000, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S0, 0x2028, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S1, 0x202c, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S0, 0x2038, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S1, 0x203c, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK, 0x201c, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK, 0x2044, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK, 0x2048, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_PCLK, 0x2054, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_PCLK, 0x205c, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK, 0x2060, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_UFS_EMBD1_IPCLKPORT_PCLK, 0x2064, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_PCLK, 0x206c, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_PCLK, 0x2074, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK, 0x2078, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_UFS_EMBD1_IPCLKPORT_PCLK, 0x207c, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK, 0x2080, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK, 0x2084, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_IPCLKPORT_CLK, 0x208c, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK, 0x2090, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK, 0x2098, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK, 0x20a8, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_PCLK, 0x200c, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK0, 0x2010, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK1, 0x2014, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK00, 0x2004, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK10, 0x2008, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_CLK_PTP, 0x2024, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_CLK_PTP, 0x2034, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK, 0x2040, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D4_HSI2_IPCLKPORT_ACLK, 0x2128, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D5_HSI2_IPCLKPORT_ACLK, 0x212c, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK, 0x2130, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D0_HSI2_IPCLKPORT_I_APBCLK, 0x2018, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D0_HSI2_IPCLKPORT_I_AXICLK, 0x2104, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D1_HSI2_IPCLKPORT_I_APBCLK, 0x210c, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D1_HSI2_IPCLKPORT_I_AXICLK, 0x2110, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICS_APB_P0_HSI2_IPCLKPORT_I_APBCLK, 0x2118, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICS_APB_P1_HSI2_IPCLKPORT_I_APBCLK, 0x211c, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SFMPU_HSI2_IPCLKPORT_I_CLK, 0x2120, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SPC_HSI2_IPCLKPORT_PCLK, 0x2124, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCD_IPCLKPORT_CLK, 0x2044, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ISP_UID_VGEN_D_ISP_IPCLKPORT_CLK, 0x2068, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_D_TZPC_ISP_IPCLKPORT_PCLK, 0x2004, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSREG_ISP_IPCLKPORT_PCLK, 0x2060, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSMMU_S0_PMMU0_ISP_IPCLKPORT_CLK, 0x205c, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_PPMU_D_ISP_IPCLKPORT_ACLK, 0x201c, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_PPMU_D_ISP_IPCLKPORT_PCLK, 0x2020, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_ACLK, 0x2024, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_PCLK, 0x2028, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_IPCLKPORT_CLK, 0x200c, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AXI_SI_D_ISP_IPCLKPORT_I_CLK, 0x2018, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AXI_MI_P_ISP_IPCLKPORT_I_CLK, 0x2054, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_AS_APB_ISP0_IPCLKPORT_PCLKM, 0x2000, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCD_IPCLKPORT_CLK, 0x204c, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCP_IPCLKPORT_CLK, 0x2050, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCP_IPCLKPORT_CLK, 0x2048, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AST_MI_L0_TAA_ISP_IPCLKPORT_I_CLK, 0x2010, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AST_SI_L0_ISP_SNW_IPCLKPORT_I_CLK, 0x2014, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSMMU_S0_ISP_IPCLKPORT_CLK, 0x2058, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_CMU_ISP_IPCLKPORT_PCLK, 0x2008, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_BICS_APB_P_ISP_IPCLKPORT_I_APBCLK, 0x202c, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SFMPU_P_ISP_IPCLKPORT_I_CLK, 0x2030, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_XIU_D1_ISP_IPCLKPORT_ACLK, 0x2034, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AST_MI_L1_TAA_ISP_IPCLKPORT_I_CLK, 0x206c, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AST_SI_L1_ISP_SNW_IPCLKPORT_I_CLK, 0x2070, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_BICM_AXI_D0_ISP_IPCLKPORT_I_APBCLK, 0x2038, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_BICM_AXI_D0_ISP_IPCLKPORT_I_AXICLK, 0x203c, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_OSCCLK_IPCLKPORT_CLK, 0x2040, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_OSCCLK_IPCLKPORT_CLK, 0x2064, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_XIU_D0_ISP_IPCLKPORT_ACLK, 0x2074, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_CMU_M2M_IPCLKPORT_PCLK, 0x2020, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK, 0x2008, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK, 0x2084, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK, 0x203c, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK, 0x2040, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK, 0x2044, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK, 0x2048, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK, 0x207c, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_PMMU1_M2M_IPCLKPORT_CLK, 0x2080, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK, 0x2078, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK, 0x2074, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_AS_APB_M2M0_IPCLKPORT_PCLKM, 0x2000, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK, 0x208c, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK, 0x2090, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_JPEG_IPCLKPORT_ACLK, 0x204c, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_JPEG_IPCLKPORT_PCLK, 0x2050, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_M2M_IPCLKPORT_ACLK, 0x2054, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_M2M_IPCLKPORT_PCLK, 0x2058, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_VGEN_LITE_D_M2M_IPCLKPORT_CLK, 0x2088, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK, 0x2024, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK, 0x2030, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK, 0x200c, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_AXI_MI_IP_JPEG_IPCLKPORT_I_CLK, 0x2018, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_AXI_SI_IP_JPEG_IPCLKPORT_I_CLK, 0x201c, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_ACEL_SI_D0_M2M_IPCLKPORT_I_CLK, 0x2010, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_ACEL_SI_D1_M2M_IPCLKPORT_I_CLK, 0x2014, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK, 0x206c, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK, 0x2070, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK, 0x2068, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK, 0x2060, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK, 0x2064, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_AS_APB_M2M_JPEG_IPCLKPORT_PCLKM, 0x2004, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK, 0x205c, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_2X1, 0x2028, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK_2X1, 0x2034, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK_VOTF, 0x2038, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_VOTF, 0x202c, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK, 0x2034, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK, 0x20cc, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK, 0x2088, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK, 0x20c0, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK, 0x20c4, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK, 0x20c8, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK, 0x2090, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK, 0x2094, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK, 0x2098, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK, 0x209c, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK, 0x20a4, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK, 0x20ac, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_PCLK, 0x20a0, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK, 0x20a8, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D1_MFC_IPCLKPORT_ACLK, 0x20d4, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM, 0x207c, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK, 0x208c, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK, 0x20d0, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK, 0x20b8, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_SI_MFC_SW_RESET_IPCLKPORT_CLK, 0x20b4, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MI_MFC_SW_RESET_IPCLKPORT_CLK, 0x20b0, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK, 0x20bc, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK, 0x2080, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK, 0x2084, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM, 0x2000, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK, 0x2038, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK, 0x2074, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK, 0x2054, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK, 0x2040, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK, 0x206c, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK, 0x2008, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK, 0x2010, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK, 0x2014, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK, 0x2018, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK, 0x201c, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK, 0x2020, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK, 0x2028, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK, 0x200c, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK, 0x2004, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK, 0x2070, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D0_MFC_IPCLKPORT_ACLK, 0x2078, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK, 0x2064, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK, 0x2068, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK, 0x2048, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK, 0x204c, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK, 0x2050, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK, 0x2058, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK, 0x2044, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK, 0x205c, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK, 0x2060, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK, 0x2024, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK, 0x202c, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_ACLK, 0x203c, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK, 0x2030, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_MFD_CMU_MFD_IPCLKPORT_PCLK, 0x2034, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK, 0x2084, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM, 0x2004, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK, 0x2008, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK, 0x202c, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK, 0x2030, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_MFD_IPCLKPORT_ACLK, 0x2038, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK, 0x203c, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK, 0x2040, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK, 0x2044, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK, 0x2048, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK, 0x208c, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK, 0x2090, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK, 0x2098, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK, 0x2094, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_IPCLKPORT_CLK, 0x204c, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK, 0x2054, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_SW_RESET_IPCLKPORT_CLK, 0x207c, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_SW_RESET_IPCLKPORT_CLK, 0x2050, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK, 0x206c, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK, 0x2070, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK, 0x201c, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK, 0x2024, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK, 0x2020, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK, 0x2028, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK, 0x200c, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK, 0x2010, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK, 0x2014, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK, 0x2018, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_ADM_APB_MFCMFD_IPCLKPORT_PCLKM, 0x2000, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK, 0x2074, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK, 0x2078, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK, 0x205c, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK, 0x2060, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK, 0x2064, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK, 0x2068, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK, 0x2088, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK, 0x209c, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_IPCLKPORT_CLK, 0x2058, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK, 0x2080, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK, 0x2000, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK, 0x2040, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK, 0x2074, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK, 0x2068, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK, 0x204c, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SMC0_IPCLKPORT_PCLK, 0x206c, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK, 0x2060, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK, 0x2020, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK, 0x2054, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK, 0x2048, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK, 0x2004, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_0_IPCLKPORT_CLK, 0x201c, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SMC1_IPCLKPORT_PCLK, 0x2070, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK, 0x2044, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK, 0x2050, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK, 0x2058, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_1_IPCLKPORT_CLK, 0x205c, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK, 0x2008, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SFMPU_P_MIF_IPCLKPORT_I_CLK, 0x2064, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK, 0x202c, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_0_IPCLKPORT_CLK, 0x2024, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_1_IPCLKPORT_CLK, 0x2028, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_SPC_MIF_IPCLKPORT_PCLK, 0x2030, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_SPMPU_P_MIF_IPCLKPORT_I_CLK, 0x2034, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC0_IPCLKPORT_PCLK, 0x2014, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC1_IPCLKPORT_PCLK, 0x2018, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY0_IPCLKPORT_PCLK, 0x200c, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY1_IPCLKPORT_PCLK, 0x2010, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_PCLK, 0x2084, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_REF_CLK0, 0x2088, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_REF_CLK1, 0x208c, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_MON_CLK00, 0x207c, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_MON_CLK10, 0x2080, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_BIC_APB_S_MIF_IPCLKPORT_I_APBCLK, 0x2078, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK, 0x2090, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK, 0x2030, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK, 0x2028, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK, 0x2040, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK, 0x2044, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA2_IPCLKPORT_ACLK, 0x2048, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA3_IPCLKPORT_ACLK, 0x204c, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA4_IPCLKPORT_ACLK, 0x2050, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_ACLK, 0x2054, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_PCLK, 0x2058, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA0_IPCLKPORT_ACLK, 0x205c, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA0_IPCLKPORT_PCLK, 0x2060, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA1_IPCLKPORT_ACLK, 0x2064, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA1_IPCLKPORT_PCLK, 0x2068, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA2_IPCLKPORT_ACLK, 0x206c, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA2_IPCLKPORT_PCLK, 0x2070, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA3_IPCLKPORT_ACLK, 0x2074, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA3_IPCLKPORT_PCLK, 0x2078, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA4_IPCLKPORT_ACLK, 0x207c, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA4_IPCLKPORT_PCLK, 0x2080, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA0_IPCLKPORT_ACLK, 0x2084, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA0_IPCLKPORT_PCLK, 0x2088, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA1_IPCLKPORT_ACLK, 0x208c, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA1_IPCLKPORT_PCLK, 0x2090, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK, 0x20b4, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK, 0x20b8, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK, 0x20bc, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_PMMU0_MISC_IPCLKPORT_CLK, 0x20c4, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK, 0x20c8, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA0_IPCLKPORT_CLK, 0x20d4, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA1_IPCLKPORT_CLK, 0x20d8, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA2_IPCLKPORT_CLK, 0x20dc, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA3_IPCLKPORT_CLK, 0x20e0, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA4_IPCLKPORT_CLK, 0x20e4, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_SPDMA0_IPCLKPORT_CLK, 0x20e8, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_SPDMA1_IPCLKPORT_CLK, 0x20ec, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D0_MISC_IPCLKPORT_ACLK, 0x20f8, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCD_IPCLKPORT_CLK, 0x20a4, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_IPCLKPORT_CLK, 0x20a8, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK, 0x2094, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK, 0x2098, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK, 0x2008, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_AD_APB_SYSMMU_S0_MISC_IPCLKPORT_PCLKM, 0x2000, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_MISC_IPCLKPORT_CLK, 0x20c0, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_1_IPCLKPORT_PCLK, 0x20cc, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_2_IPCLKPORT_PCLK, 0x20d0, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D1_MISC_IPCLKPORT_ACLK, 0x20fc, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_MCT0_MISC_IPCLKPORT_PCLK, 0x202c, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK, 0x2034, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK, 0x2038, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK, 0x203c, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK, 0x20f0, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK, 0x20f4, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_OSCCLK_IPCLKPORT_CLK, 0x20ac, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK, 0x209c, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK, 0x2014, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER1_GIC_IPCLKPORT_I_CLK, 0x2018, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK, 0x201c, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK, 0x2020, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER1_IPCLKPORT_I_CLK, 0x2024, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK, 0x20a0, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_GIC_IPCLKPORT_I_CLK, 0x2124, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_GIC_IPCLKPORT_ACLK, 0x211c, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_GIC_IPCLKPORT_PCLK, 0x2120, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_GIC_IPCLKPORT_CLK, 0x213c, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_SUB0_IPCLKPORT_PCLK, 0x2130, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK, 0x2138, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VOLMON_INT_IPCLKPORT_PCLK, 0x2140, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_ID_MISC_IPCLKPORT_I_CLK, 0x2100, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_MI_ID_MISC_IPCLKPORT_I_CLK, 0x20b0, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_SUB1_IPCLKPORT_PCLK, 0x2134, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_ADC_MISC_IPCLKPORT_PCLK_S1, 0x2004, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_ACLK, 0x2114, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_PCLK, 0x2118, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S1_PMMU0_MISC_IPCLKPORT_CLK, 0x212c, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S1_MISC_IPCLKPORT_CLK, 0x2128, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK, 0x2110, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK, 0x210c, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK, 0x2108, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D2_MISC_IPCLKPORT_ACLK, 0x215c, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SFMPU_P_MISC_IPCLKPORT_I_CLK, 0x2158, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_BICM_AXI_D_MISC_IPCLKPORT_I_APBCLK, 0x2010, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_BICM_AXI_D_MISC_IPCLKPORT_I_AXICLK, 0x2104, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_BICS_APB_P_MISC_IPCLKPORT_I_APBCLK, 0x2144, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK, 0x2148, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK_FDC, 0x214c, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK, 0x2154, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_MCT1_MISC_IPCLKPORT_PCLK, 0x2150, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_AXI_US_64TO128_D_GIC_IPCLKPORT_MAINCLK, 0x200c, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK, 0x2030, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK, 0x21bc, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP0_NOCL0_IPCLKPORT_CLK, 0x2170, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP1_NOCL0_IPCLKPORT_CLK, 0x2174, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_CLK, 0x2198, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0, 0x21c8, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK, 0x21cc, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK, 0x219c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK, 0x21a0, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK, 0x2160, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK, 0x213c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK, 0x2140, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK, 0x21b4, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK, 0x21a8, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL1_IPCLKPORT_I_CLK, 0x21ac, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK, 0x2148, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK, 0x214c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK, 0x2150, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK, 0x2154, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK, 0x21c4, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0, 0x21d0, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK, 0x21a4, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK, 0x21c0, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK, 0x2144, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_ACLK, 0x2224, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_PCLK, 0x2228, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_ACLK, 0x21f4, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_PCLK, 0x21f8, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_ACLK, 0x2204, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_PCLK, 0x2208, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_ACLK, 0x21dc, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_PCLK, 0x21e0, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_ACLK, 0x21ec, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_PCLK, 0x21f0, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1_IPCLKPORT_I_CLK, 0x2158, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_NOCL0_IPCLKPORT_I_CLK, 0x2178, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_NOCL0_IPCLKPORT_I_CLK, 0x217c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_NOCL0_IPCLKPORT_I_CLK, 0x2180, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_NOCL0_IPCLKPORT_I_CLK, 0x2184, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER0_IPCLKPORT_I_CLK, 0x2164, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK, 0x21b8, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D4_NOCL0_IPCLKPORT_I_CLK, 0x2188, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D5_NOCL0_IPCLKPORT_I_CLK, 0x218c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D6_NOCL0_IPCLKPORT_I_CLK, 0x2190, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D7_NOCL0_IPCLKPORT_I_CLK, 0x2194, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_ACLK, 0x21d4, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_PCLK, 0x21d8, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_ACLK, 0x21e4, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_PCLK, 0x21e8, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_ACLK, 0x21fc, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_ACLK, 0x220c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_PCLK, 0x2210, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL2_IPCLKPORT_I_CLK, 0x21b0, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2_IPCLKPORT_I_CLK, 0x215c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_ACLK, 0x2214, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_PCLK, 0x2218, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL1_IPCLKPORT_ACLK, 0x221c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL1_IPCLKPORT_PCLK, 0x2220, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER1_IPCLKPORT_I_CLK, 0x2168, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER2_IPCLKPORT_I_CLK, 0x216c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_PCLK, 0x2200, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_PCLK, 0x2034, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK, 0x20d4, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK, 0x20d8, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK, 0x20dc, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK, 0x20e8, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK, 0x20ec, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK, 0x20b0, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK, 0x20b8, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_GIC_IPCLKPORT_I_CLK, 0x20e0, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_SCI_IPCLKPORT_ACLK, 0x2038, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_SCI_IPCLKPORT_ACLK, 0x2044, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_SCI_IPCLKPORT_ACLK, 0x2050, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_SCI_IPCLKPORT_ACLK, 0x205c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D4_SCI_IPCLKPORT_ACLK, 0x2068, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D5_SCI_IPCLKPORT_ACLK, 0x206c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D6_SCI_IPCLKPORT_ACLK, 0x2070, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D7_SCI_IPCLKPORT_ACLK, 0x2074, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_ACLK, 0x20f0, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_PCLK, 0x20f4, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_ACLK, 0x20f8, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_PCLK, 0x20fc, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_ACLK, 0x2100, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_PCLK, 0x2104, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_ACLK, 0x2108, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_PCLK, 0x210c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D4_SCI_IPCLKPORT_ACLK, 0x2110, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D4_SCI_IPCLKPORT_PCLK, 0x2114, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D5_SCI_IPCLKPORT_ACLK, 0x2118, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D5_SCI_IPCLKPORT_PCLK, 0x211c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D6_SCI_IPCLKPORT_ACLK, 0x2120, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D6_SCI_IPCLKPORT_PCLK, 0x2124, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D7_SCI_IPCLKPORT_ACLK, 0x2128, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D7_SCI_IPCLKPORT_PCLK, 0x212c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK, 0x20c4, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER1_NOCL0_IPCLKPORT_I_CLK, 0x20c8, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK, 0x20cc, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK, 0x20e4, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK, 0x2008, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK, 0x2010, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK, 0x2018, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK, 0x2020, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK, 0x2028, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK, 0x202c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_ACLK, 0x203c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_PCLK, 0x2040, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_ACLK, 0x2048, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_PCLK, 0x204c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_ACLK, 0x2054, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_PCLK, 0x2058, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_ACLK, 0x2060, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_PCLK, 0x2064, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_ACLK, 0x2078, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_PCLK, 0x207c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_ACLK, 0x2080, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_PCLK, 0x2084, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_PCLK, 0x209c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL1_IPCLKPORT_PCLK, 0x20a4, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_PCLK, 0x20ac, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_CLK, 0x2130, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_PCLK, 0x2134, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_ACLK, 0x2088, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_PCLK, 0x208c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_POS_IPCLKPORT_CLK, 0x20b4, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CMU_IPCLKPORT_I_CLK, 0x20d0, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_LG_DNC_NOCL0_IPCLKPORT_I_CLK, 0x2004, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_ACLK, 0x2090, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_PCLK, 0x2094, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK, 0x200c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK, 0x2014, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK, 0x201c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK, 0x2024, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_ACLK, 0x2098, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL1_IPCLKPORT_ACLK, 0x20a0, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_ACLK, 0x20a8, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM, 0x2000, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_BIC_APB_P_NOCL0_IPCLKPORT_I_APBCLK, 0x20bc, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SFMPU_P_NOCL0_IPCLKPORT_I_CLK, 0x2234, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_I_TEST_CLK_DIV2, 0x222c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_CLK, 0x20c0, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_PCLK, 0x2230, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_NOCL1_CMU_NOCL1_IPCLKPORT_PCLK, 0x2048, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_SYSREG_NOCL1_IPCLKPORT_PCLK, 0x20e8, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_PCLK, 0x20f0, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCD_IPCLKPORT_CLK, 0x20dc, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCP_IPCLKPORT_CLK, 0x20e0, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI0_IPCLKPORT_I_CLK, 0x20bc, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI0_IPCLKPORT_I_CLK, 0x20c0, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK, 0x20cc, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK, 0x20f4, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_ACLK, 0x20ec, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_D_TZPC_NOCL1_IPCLKPORT_PCLK, 0x20b8, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AST_SI_G_NOCL1_IPCLKPORT_I_CLK, 0x20c8, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_SFI_IPCLKPORT_I_CLK, 0x20d4, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK, 0x20d0, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_OSCCLK_IPCLKPORT_CLK, 0x208c, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK, 0x20e4, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK, 0x20d8, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK, 0x20c4, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_NOCL1, 0x20b0, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK, 0x209c, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK, 0x20a0, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK, 0x20ac, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCD_IPCLKPORT_CLK, 0x2090, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCP_IPCLKPORT_CLK, 0x2094, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK, 0x20a4, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D_G3D_PTW_IPCLKPORT_I_CLK, 0x2010, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_ACLK, 0x2000, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_PCLK, 0x2004, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SFI_IPCLKPORT_I_CLK, 0x20a8, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI2_IPCLKPORT_I_CLK, 0x2008, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI2_IPCLKPORT_I_CLK, 0x200c, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D0_DNC_IPCLKPORT_I_CLK, 0x2014, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D1_DNC_IPCLKPORT_I_CLK, 0x201c, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D2_DNC_IPCLKPORT_I_CLK, 0x2024, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D3_DNC_IPCLKPORT_I_CLK, 0x202c, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK, 0x2034, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK, 0x2038, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK, 0x2040, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK, 0x203c, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK, 0x2044, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_ALIVE_IPCLKPORT_ACLK, 0x204c, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_ALIVE_IPCLKPORT_PCLK, 0x2050, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_G_CSSYS_IPCLKPORT_ACLK, 0x2054, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_G_CSSYS_IPCLKPORT_PCLK, 0x2058, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_G3DMMU_IPCLKPORT_ACLK, 0x2064, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_G3DMMU_IPCLKPORT_PCLK, 0x2068, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D0_NOCL1_IPCLKPORT_ACLK, 0x206c, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D0_NOCL1_IPCLKPORT_PCLK, 0x2070, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D1_NOCL1_IPCLKPORT_ACLK, 0x2074, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D1_NOCL1_IPCLKPORT_PCLK, 0x2078, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D2_NOCL1_IPCLKPORT_ACLK, 0x207c, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D2_NOCL1_IPCLKPORT_PCLK, 0x2080, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D3_NOCL1_IPCLKPORT_ACLK, 0x2084, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D3_NOCL1_IPCLKPORT_PCLK, 0x2088, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SFMPU_P_NOCL1_IPCLKPORT_I_CLK, 0x20f8, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_BIC_APB_P_NOCL1_IPCLKPORT_I_APBCLK, 0x2018, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK, 0x2028, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK, 0x205c, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK, 0x2030, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK, 0x2060, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK, 0x2020, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK, 0x20fc, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK, 0x2100, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_P_HSI0_IPCLKPORT_ACLK, 0x2098, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_P_HSI0_IPCLKPORT_PCLK, 0x20b4, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_ACLK, 0x20e8, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_PCLK, 0x20ec, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SYSREG_NOCL2_IPCLKPORT_PCLK, 0x20e4, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_D_TZPC_NOCL2_IPCLKPORT_PCLK, 0x2060, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK, 0x2064, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF2_IPCLKPORT_I_CLK, 0x2078, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK, 0x2070, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF1_IPCLKPORT_I_CLK, 0x2074, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF2_IPCLKPORT_I_CLK, 0x2094, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK, 0x208c, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF1_IPCLKPORT_I_CLK, 0x2090, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_ACC_IPCLKPORT_I_CLK, 0x206c, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_SNW_IPCLKPORT_I_CLK, 0x2084, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_ISP_IPCLKPORT_I_CLK, 0x20a0, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_TAA_IPCLKPORT_I_CLK, 0x20a8, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AST_SI_G_NOCL2_IPCLKPORT_I_CLK, 0x2068, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCD_IPCLKPORT_CLK, 0x20ac, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCP_IPCLKPORT_CLK, 0x20b0, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_OSCCLK_IPCLKPORT_CLK, 0x2050, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK_NOCL2, 0x20f4, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK, 0x20f0, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ACC_IPCLKPORT_I_CLK, 0x20b4, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF1_IPCLKPORT_I_CLK, 0x20c4, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPTX_IPCLKPORT_I_CLK, 0x20b8, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK, 0x20bc, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK, 0x20c0, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF2_IPCLKPORT_I_CLK, 0x20c8, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK, 0x20cc, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ISP_IPCLKPORT_I_CLK, 0x20d0, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_TAA_IPCLKPORT_I_CLK, 0x20e0, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_NOCL2_CMU_NOCL2_IPCLKPORT_PCLK, 0x202c, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_SNW_IPCLKPORT_I_CLK, 0x20dc, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCD_IPCLKPORT_CLK, 0x2054, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCP_IPCLKPORT_CLK, 0x2058, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D1_SNW_IPCLKPORT_I_CLK, 0x2010, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D2_SNW_IPCLKPORT_I_CLK, 0x2014, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_ACEL_MI_D0_M2M_IPCLKPORT_I_CLK, 0x2008, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_ACEL_MI_D1_M2M_IPCLKPORT_I_CLK, 0x200c, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK, 0x205c, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_PCLK, 0x2034, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_ACLK, 0x2030, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_ACLK, 0x2038, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_PCLK, 0x203c, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_ACLK, 0x2040, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_PCLK, 0x2044, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_ACLK, 0x2048, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_PCLK, 0x204c, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK, 0x201c, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK, 0x2020, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK, 0x2024, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK, 0x2028, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_MI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK, 0x2018, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_ACLK, 0x2000, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_PCLK, 0x2004, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_SFMPU_P_NOCL2_IPCLKPORT_I_CLK, 0x2080, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_BIC_APB_P_NOCL2_IPCLKPORT_I_APBCLK, 0x207c, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK, 0x20d0, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK, 0x20f8, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK, 0x2020, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK, 0x20d8, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK, 0x202c, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK, 0x20dc, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK, 0x20f4, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK, 0x20e0, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK, 0x20e4, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK, 0x20e8, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK, 0x20ec, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK, 0x20f0, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK, 0x20d4, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK, 0x20cc, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_IPCLK, 0x2044, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_PCLK, 0x2048, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_IPCLK, 0x203c, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_PCLK, 0x2040, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_IPCLK, 0x2054, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_PCLK, 0x2058, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_IPCLK, 0x204c, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_PCLK, 0x2050, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_IPCLK, 0x2064, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_PCLK, 0x2068, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_IPCLK, 0x205c, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_PCLK, 0x2060, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_IPCLK, 0x2074, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_PCLK, 0x2078, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_IPCLK, 0x206c, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_PCLK, 0x2070, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK, 0x2084, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK, 0x2088, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK, 0x207c, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK, 0x2080, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_IPCLK, 0x2094, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_PCLK, 0x2098, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_IPCLK, 0x208c, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_PCLK, 0x2090, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_USI_IPCLKPORT_IPCLK, 0x20a4, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_USI_IPCLKPORT_PCLK, 0x20a8, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_I2C_IPCLKPORT_IPCLK, 0x209c, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_I2C_IPCLKPORT_PCLK, 0x20a0, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_IPCLK, 0x20b4, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_PCLK, 0x20b8, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_IPCLK, 0x20ac, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_PCLK, 0x20b0, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_USI_IPCLKPORT_IPCLK, 0x20c4, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_USI_IPCLKPORT_PCLK, 0x20c8, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_I2C_IPCLKPORT_IPCLK, 0x20bc, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_I2C_IPCLKPORT_PCLK, 0x20c0, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C0_IPCLKPORT_I_PCLK, 0x2000, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C0_IPCLKPORT_I_SCLK, 0x2004, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK, 0x2008, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK, 0x200c, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK, 0x2010, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK, 0x2014, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK, 0x2018, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK, 0x201c, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI06_USI_IPCLKPORT_CLK, 0x2034, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI07_USI_IPCLKPORT_CLK, 0x2038, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI08_USI_IPCLKPORT_CLK, 0x2030, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK, 0x2028, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK, 0x2100, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0, 0x2024, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK, 0x2104, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I3C_IPCLKPORT_CLK, 0x20fc, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_SFMPU_P_PERIC0_IPCLKPORT_I_CLK, 0x2108, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK, 0x20d8, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK, 0x2100, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK, 0x2020, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK, 0x20dc, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK, 0x2028, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK, 0x20e0, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK, 0x20e4, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK, 0x20e8, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK, 0x20ec, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK, 0x20f0, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK, 0x20f8, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK, 0x20fc, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI14_USI_IPCLKPORT_CLK, 0x20f4, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK, 0x20d4, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK, 0x204c, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK, 0x2050, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK, 0x2044, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK, 0x2048, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK, 0x205c, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK, 0x2060, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK, 0x2054, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK, 0x2058, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK, 0x206c, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK, 0x2070, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_IPCLK, 0x2064, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_PCLK, 0x2068, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK, 0x2080, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK, 0x207c, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_IPCLK, 0x2074, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK, 0x2090, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK, 0x208c, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_IPCLK, 0x2084, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_PCLK, 0x2088, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_IPCLK, 0x209c, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_PCLK, 0x20a0, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK, 0x20ac, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK, 0x20b0, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK, 0x2094, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK, 0x2098, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK, 0x20a8, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK, 0x20a4, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK, 0x20bc, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK, 0x20c0, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK, 0x20b8, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK, 0x20b4, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_PCLK, 0x20d0, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_IPCLK, 0x20cc, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_IPCLK, 0x20c4, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_PCLK, 0x20c8, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_PCLK, 0x2000, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_SCLK, 0x2004, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_PCLK, 0x2008, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_SCLK, 0x200c, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_PCLK, 0x2010, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_SCLK, 0x2014, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK, 0x202c, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK, 0x2030, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK, 0x2034, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK, 0x2024, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_PCLK, 0x2018, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_SCLK, 0x201c, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_PCLK, 0x2078, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK, 0x203c, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK, 0x2040, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I3C_IPCLKPORT_CLK, 0x2038, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_SFMPU_P_PERIC1_IPCLKPORT_I_CLK, 0x2104, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK, 0x200c, V920_EVT2_CMU_S2D),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK, 0x2018, V920_EVT2_CMU_S2D),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK, 0x2014, V920_EVT2_CMU_S2D),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK, 0x2000, V920_EVT2_CMU_S2D),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK, 0x201c, V920_EVT2_CMU_S2D),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_SCLK_IPCLKPORT_CLK, 0x2008, V920_EVT2_CMU_S2D),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK, 0x2004, V920_EVT2_CMU_S2D),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK, 0x2020, V920_EVT2_CMU_S2D),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_SDMA_CMU_SDMA_IPCLKPORT_PCLK, 0x2054, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK, 0x205c, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU0_IPCLKPORT_I_CLK, 0x2014, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU0_IPCLKPORT_I_CLK, 0x201c, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU1_IPCLKPORT_I_CLK, 0x2024, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU1_IPCLKPORT_I_CLK, 0x202c, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK, 0x2018, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK, 0x2020, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK, 0x2028, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK, 0x2030, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD_SRAM_SDMA_DSP_IPCLKPORT_I_CLK, 0x2034, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU0_IPCLKPORT_I_CLK, 0x2038, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU0_IPCLKPORT_I_CLK, 0x203c, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU1_IPCLKPORT_I_CLK, 0x2040, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK, 0x2004, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK, 0x2010, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK, 0x2058, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU0_IPCLKPORT_I_CLK, 0x200c, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_IP_SDMA_WRAP_IPCLKPORT_CLK, 0x2008, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK, 0x2044, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK, 0x2048, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK, 0x204c, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK, 0x2050, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ0_GNPU0_SDMA_IPCLKPORT_I_CLK, 0x2064, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ0_GNPU1_SDMA_IPCLKPORT_I_CLK, 0x2068, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ1_GNPU0_SDMA_IPCLKPORT_I_CLK, 0x206c, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ1_GNPU1_SDMA_IPCLKPORT_I_CLK, 0x2070, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ2_GNPU0_SDMA_IPCLKPORT_I_CLK, 0x2074, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ2_GNPU1_SDMA_IPCLKPORT_I_CLK, 0x2078, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ3_GNPU0_SDMA_IPCLKPORT_I_CLK, 0x207c, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ3_GNPU1_SDMA_IPCLKPORT_I_CLK, 0x2080, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ4_GNPU0_SDMA_IPCLKPORT_I_CLK, 0x2084, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ4_GNPU1_SDMA_IPCLKPORT_I_CLK, 0x2088, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ5_GNPU0_SDMA_IPCLKPORT_I_CLK, 0x208c, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ5_GNPU1_SDMA_IPCLKPORT_I_CLK, 0x2090, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR0_GNPU0_SDMA_IPCLKPORT_I_CLK, 0x2094, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR0_GNPU1_SDMA_IPCLKPORT_I_CLK, 0x2098, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR1_GNPU0_SDMA_IPCLKPORT_I_CLK, 0x209c, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR1_GNPU1_SDMA_IPCLKPORT_I_CLK, 0x20a0, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR2_GNPU0_SDMA_IPCLKPORT_I_CLK, 0x20a4, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR2_GNPU1_SDMA_IPCLKPORT_I_CLK, 0x20a8, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU1_IPCLKPORT_I_CLK, 0x20ac, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU1_IPCLKPORT_I_CLK, 0x20b0, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU0_IPCLKPORT_I_CLK, 0x20b4, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU1_IPCLKPORT_I_CLK, 0x20b8, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU0_IPCLKPORT_I_CLK, 0x20bc, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU1_IPCLKPORT_I_CLK, 0x20c0, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_MI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK, 0x20c4, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_DSP_SDMA_IPCLKPORT_I_CLK, 0x2060, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_SFMPU_P_SDMA_IPCLKPORT_I_CLK, 0x20c8, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_BIC_APB_S_SDMA_IPCLKPORT_I_APBCLK, 0x2000, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI18_IPCLKPORT_CLK, 0x2180, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK, 0x20d0, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GATE_CLK_SFI_PLLCLKOUT, 0x211c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI19_IPCLKPORT_CLK, 0x2184, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_IPCLK, 0x21bc, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0, 0x202c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_IPCLK, 0x21b4, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI20_IPCLKPORT_CLK, 0x2188, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_IPCLK, 0x21c4, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCD_IPCLKPORT_CLK, 0x2178, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_ACLK, 0x21a4, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK, 0x2170, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK, 0x2174, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK, 0x2128, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK, 0x2140, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_GPIO_SFI_IPCLKPORT_PCLK, 0x2144, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_PCLK, 0x21c8, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_MAILBOX_AP4_IPCLKPORT_PCLK, 0x2160, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_MCT0_SFI_IPCLKPORT_PCLK, 0x2164, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK, 0x216c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCP_IPCLKPORT_CLK, 0x217c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_PCLK, 0x21a8, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK, 0x21b0, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_PCLK, 0x21b8, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_PCLK, 0x21c0, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK, 0x21d4, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK, 0x21d8, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_PCLK, 0x21d0, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK, 0x213c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_XSPI_IPCLKPORT_CLK, 0x2190, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_I_ACLK, 0x2148, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM, 0x2120, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_SLH_AXI_MI_P_SFI_IPCLKPORT_I_CLK, 0x21ac, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_AXI_SI_D_SFI_IPCLKPORT_I_CLK, 0x215c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK, 0x21e0, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_XSPI_IPCLKPORT_FLASH_CLK, 0x21e8, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT0_SFI_IPCLKPORT_I_CLK, 0x214c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT1_SFI_IPCLKPORT_I_CLK, 0x2150, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT2_SFI_IPCLKPORT_I_CLK, 0x2154, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT3_SFI_IPCLKPORT_I_CLK, 0x2158, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK, 0x2194, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK, 0x2198, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_IPCLK, 0x21cc, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI21_IPCLKPORT_CLK, 0x218c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK, 0x21dc, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN, 0x2138, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK, 0x20c4, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK, 0x212c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK, 0x2130, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0, 0x2134, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP1_SFI_IPCLKPORT_I_CLK, 0x2084, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP1_SFI_IPCLKPORT_I_CLK, 0x2070, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IDP0_SFI_IPCLKPORT_I_CLK, 0x2078, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IDP1_SFI_IPCLKPORT_I_CLK, 0x207c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP0_SFI_IPCLKPORT_I_CLK, 0x2080, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IDP0_SFI_IPCLKPORT_I_CLK, 0x2064, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IDP1_SFI_IPCLKPORT_I_CLK, 0x2068, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP0_SFI_IPCLKPORT_I_CLK, 0x206c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCD_IPCLKPORT_CLK, 0x20dc, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCP_IPCLKPORT_CLK, 0x20e0, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_OSCCLK_IPCLKPORT_CLK, 0x20e4, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_PCLK, 0x2118, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_I_PCLK, 0x2060, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP0_IPCLKPORT_PCLK, 0x2090, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP1_IPCLKPORT_PCLK, 0x2094, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP7_IPCLKPORT_PCLK, 0x20a8, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP2_IPCLKPORT_PCLK, 0x2098, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP3_IPCLKPORT_PCLK, 0x209c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP6_IPCLKPORT_PCLK, 0x20a4, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_DNC_IPCLKPORT_PCLK, 0x20ac, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP5_IPCLKPORT_PCLK, 0x20a0, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1, 0x2030, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1, 0x204c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P0_SFI_IPCLKPORT_I_CLK, 0x20ec, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P1_SFI_IPCLKPORT_I_CLK, 0x20f0, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P2_SFI_IPCLKPORT_I_CLK, 0x20f4, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P3_SFI_IPCLKPORT_I_CLK, 0x20f8, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_VGEN_LITE_D_SFI_IPCLKPORT_CLK, 0x210c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SYSMMU_S0_SFI_IPCLKPORT_CLK, 0x2104, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SYSMMU_S0_PMMU0_SFI_IPCLKPORT_CLK, 0x2100, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D0_SFI_IPCLKPORT_ACLK, 0x2110, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P4_SFI_IPCLKPORT_I_CLK, 0x20fc, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK, 0x2018, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK, 0x2014, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK, 0x2020, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK, 0x201c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MCT1_SFI_IPCLKPORT_PCLK, 0x20b4, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK, 0x2010, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_ASYNCAPB_CLUSTER_SFI_DEBUG_IPCLKPORT_PCLKM, 0x2004, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_ACLK, 0x20bc, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_PCLK, 0x20c0, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_DMA_SFI_IPCLKPORT_ACLK, 0x2054, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_ACLK, 0x2114, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_ABOX_IPCLKPORT_PCLK, 0x208c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_SFI_IPCLKPORT_PCLK, 0x20b0, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_DAPAPBAP_MUX_SFI_IPCLKPORT_DAPCLK, 0x2050, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_ADM_DAP_G_SFI_IPCLKPORT_DAPCLKM, 0x2000, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_TMU_SFI_IPCLKPORT_PCLK, 0x2108, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP2_SFI_IPCLKPORT_I_CLK, 0x2088, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP2_SFI_IPCLKPORT_I_CLK, 0x2074, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10, 0x2028, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0, 0x203c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00, 0x2034, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10, 0x2038, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10, 0x2048, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RTCCLK_IPCLKPORT_CLK, 0x20d8, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_PCLKDBG_IPCLKPORT_CLK, 0x20cc, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK, 0x20c8, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_ASYNCAPB_FMU_IPCLKPORT_PCLKM, 0x2008, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK, 0x20d4, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1, 0x2040, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00, 0x2044, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU, 0x2058, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK, 0x200c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P5_SFI_IPCLKPORT_I_CLK, 0x20e8, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D3_SFI_IPCLKPORT_ACLK, 0x223c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D0_SFI_IPCLKPORT_I_APBCLK, 0x2024, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D0_SFI_IPCLKPORT_I_AXICLK, 0x205c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D1_SFI_IPCLKPORT_I_APBCLK, 0x20b8, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D1_SFI_IPCLKPORT_I_AXICLK, 0x2124, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D0_SFI_IPCLKPORT_I_APBCLK, 0x219c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D0_SFI_IPCLKPORT_I_AXICLK, 0x21a0, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D1_SFI_IPCLKPORT_I_APBCLK, 0x21e4, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D1_SFI_IPCLKPORT_I_AXICLK, 0x21ec, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D2_SFI_IPCLKPORT_I_APBCLK, 0x21f0, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D3_SFI_IPCLKPORT_I_APBCLK, 0x21f8, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D4_SFI_IPCLKPORT_I_APBCLK, 0x2200, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_APB_P_SFI_IPCLKPORT_I_APBCLK, 0x2168, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D2_SFI_IPCLKPORT_I_AXICLK, 0x21f4, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D3_SFI_IPCLKPORT_I_AXICLK, 0x21fc, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFI_CMU_SFI_IPCLKPORT_PCLK, 0x2224, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00, 0x2208, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D1_SFI_IPCLKPORT_ACLK, 0x2234, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D2_SFI_IPCLKPORT_ACLK, 0x2238, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP3_SFI_IPCLKPORT_I_CLK, 0x2210, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP3_SFI_IPCLKPORT_I_CLK, 0x220c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SBISTTBOX_SFI_IPCLKPORT_CLK, 0x2220, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK, 0x2214, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_IPCLKPORT_CLK, 0x221c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XHB_P_SFI_IPCLKPORT_CLK, 0x2230, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_IPCLKPORT_CLK, 0x2218, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D4_SFI_IPCLKPORT_I_AXICLK, 0x2204, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SLH_AXI_SI_IP4_SFI_IPCLKPORT_I_CLK, 0x222c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SLH_AXI_MI_IP4_SFI_IPCLKPORT_I_CLK, 0x2228, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SNW_CMU_SNW_IPCLKPORT_PCLK, 0x20e8, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_D_TZPC_SNW_IPCLKPORT_PCLK, 0x2004, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSREG_SNW_IPCLKPORT_PCLK, 0x2104, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D0_SNW_IPCLKPORT_CLK, 0x2108, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D1_SNW_IPCLKPORT_CLK, 0x210c, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D2_SNW_IPCLKPORT_CLK, 0x2110, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_ACLK, 0x201c, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_PCLK, 0x2020, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_ACLK, 0x2024, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_PCLK, 0x2028, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SNF1_IPCLKPORT_CLK, 0x20ec, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D0_SNW_IPCLKPORT_I_CLK, 0x2010, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D1_SNW_IPCLKPORT_I_CLK, 0x2014, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SLH_AXI_MI_P_SNW_IPCLKPORT_I_CLK, 0x20e4, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AST_MI_L0_ISP_SNW_IPCLKPORT_I_CLK, 0x200c, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AST_MI_L_ACC_SNW_IPCLKPORT_I_CLK, 0x2008, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_AS_APB_SNW_SNF0_0_IPCLKPORT_PCLKM, 0x2000, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_ACLK, 0x2034, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_PCLK, 0x2038, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D1_SNW_IPCLKPORT_ACLK, 0x204c, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D1_SNW_IPCLKPORT_PCLK, 0x2050, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_ACLK, 0x2054, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_PCLK, 0x2058, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_ACLK, 0x205c, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_PCLK, 0x2060, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCP_IPCLKPORT_CLK, 0x20d8, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCD_IPCLKPORT_CLK, 0x20d4, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCD_IPCLKPORT_CLK, 0x20dc, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCP_IPCLKPORT_CLK, 0x20e0, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_ACLK, 0x202c, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_PCLK, 0x2030, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D2_SNW_IPCLKPORT_I_CLK, 0x2018, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU0_SNW_IPCLKPORT_CLK, 0x20f0, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU1_SNW_IPCLKPORT_CLK, 0x20f4, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_SNW_IPCLKPORT_CLK, 0x20f8, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU2_SNW_IPCLKPORT_CLK, 0x20fc, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SNF0_IPCLKPORT_CLK, 0x2048, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_WRP_IPCLKPORT_CLK, 0x2068, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D1_SNW_IPCLKPORT_ACLK, 0x206c, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D3_SNW_IPCLKPORT_CLK, 0x2064, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICS_APB_P_SNW_IPCLKPORT_I_APBCLK, 0x203c, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SFMPU_P_SNW_IPCLKPORT_I_CLK, 0x2044, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SLH_AST_MI_L1_ISP_SNW_IPCLKPORT_I_CLK, 0x2040, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D3_SNW_IPCLKPORT_ACLK, 0x2070, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D4_SNW_IPCLKPORT_ACLK, 0x20b0, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D5_SNW_IPCLKPORT_ACLK, 0x20b4, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D6_SNW_IPCLKPORT_ACLK, 0x20b8, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D0_SNW_IPCLKPORT_I_APBCLK, 0x2074, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D0_SNW_IPCLKPORT_I_AXICLK, 0x2078, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D1_SNW_IPCLKPORT_I_APBCLK, 0x207c, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D1_SNW_IPCLKPORT_I_AXICLK, 0x2080, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D2_SNW_IPCLKPORT_I_APBCLK, 0x2084, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D2_SNW_IPCLKPORT_I_AXICLK, 0x2088, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D3_SNW_IPCLKPORT_I_APBCLK, 0x208c, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D3_SNW_IPCLKPORT_I_AXICLK, 0x2090, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D0_SNW_IPCLKPORT_ACLK, 0x20ac, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_OSCCLK_IPCLKPORT_CLK, 0x2098, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_OSCCLK_IPCLKPORT_CLK, 0x2094, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D0_SNW_IPCLKPORT_MAINCLK, 0x209c, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D1_SNW_IPCLKPORT_MAINCLK, 0x20a0, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D2_SNW_IPCLKPORT_MAINCLK, 0x20a4, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D3_SNW_IPCLKPORT_MAINCLK, 0x20a8, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK, 0x2070, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK, 0x206c, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK, 0x200c, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK, 0x207c, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_ACLK, 0x2064, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_PCLK, 0x2068, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSMMU_S0_PMMU0_SSP_IPCLKPORT_CLK, 0x2074, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_BAAW_D_SSP_IPCLKPORT_I_PCLK, 0x2004, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_XIU_D0_SSP_IPCLKPORT_ACLK, 0x2084, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK, 0x2010, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_PPMU_D_SSP_IPCLKPORT_ACLK, 0x2024, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_PPMU_D_SSP_IPCLKPORT_PCLK, 0x2028, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D0_SSP_IPCLKPORT_ACLK, 0x203c, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D0_SSP_IPCLKPORT_PCLK, 0x2040, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D1_SSP_IPCLKPORT_ACLK, 0x2034, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D1_SSP_IPCLKPORT_PCLK, 0x2038, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_ASYNCAPB_SYSMMU_IPCLKPORT_PCLKM, 0x2000, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK, 0x2050, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK, 0x2054, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK, 0x2044, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK, 0x2048, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK, 0x204c, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK, 0x2058, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSMMU_S0_SSP_IPCLKPORT_CLK, 0x2078, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_XIU_D1_SSP_IPCLKPORT_ACLK, 0x2088, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_LH_AXI_MI_ID_STRONG_IPCLKPORT_I_CLK, 0x2014, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK, 0x205c, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK, 0x2060, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D2_SSP_IPCLKPORT_ACLK, 0x202c, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D2_SSP_IPCLKPORT_PCLK, 0x2030, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_VGEN_LITE_D_SSP_IPCLKPORT_CLK, 0x2080, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_BICS_APB_P_SSP_IPCLKPORT_I_APBCLK, 0x2008, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SFMPU_P_SSP_IPCLKPORT_I_CLK, 0x208c, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_ADK_DESERIAL_SSP_IPCLKPORT_I_CLK, 0x2018, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_PUF_DESERIAL_SSP_IPCLKPORT_I_CLK, 0x201c, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_REK_DESERIAL_SSP_IPCLKPORT_I_CLK, 0x2020, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_STRONG_UID_STRONG_CMU_STRONG_IPCLKPORT_PCLK, 0x2008, V920_EVT2_CMU_STRONG),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK, 0x2004, V920_EVT2_CMU_STRONG),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK, 0x200c, V920_EVT2_CMU_STRONG),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSC_DIV2_IPCLKPORT_CLK, 0x2010, V920_EVT2_CMU_STRONG),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AXI_SI_D_TAA_IPCLKPORT_I_CLK, 0x2048, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_SLH_AXI_MI_P_TAA_IPCLKPORT_I_CLK, 0x2060, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK, 0x2068, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCD_IPCLKPORT_CLK, 0x2054, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCP_IPCLKPORT_CLK, 0x2058, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK, 0x202c, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AST_MI_L_ACC_TAA_IPCLKPORT_I_CLK, 0x2040, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AST_SI_L0_TAA_ISP_IPCLKPORT_I_CLK, 0x2044, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK, 0x203c, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK, 0x205c, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_AS_APB_TAA0_IPCLKPORT_PCLKM, 0x2038, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_D_TAA_IPCLKPORT_ACLK, 0x204c, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_D_TAA_IPCLKPORT_PCLK, 0x2050, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_S0_PMMU0_TAA_IPCLKPORT_CLK, 0x2064, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK, 0x206c, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_ACLK, 0x2000, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_PCLK, 0x2004, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_VGEN_D_TAA_IPCLKPORT_CLK, 0x2030, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCD_IPCLKPORT_CLK, 0x2020, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCP_IPCLKPORT_CLK, 0x2024, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_SYSMMU_S0_TAA_IPCLKPORT_CLK, 0x2028, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_BICS_APB_P_TAA_IPCLKPORT_I_APBCLK, 0x2008, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_SFMPU_P_TAA_IPCLKPORT_I_CLK, 0x2010, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_SLH_AST_SI_L1_TAA_ISP_IPCLKPORT_I_CLK, 0x200c, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_XIU_D0_TAA_IPCLKPORT_ACLK, 0x2014, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_ACC_CSIS, 0x1800, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_CLK_CON_DIV_CLK_MIF_BUSD_0, 0x1800, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_DIV_CLK_MIF_BUSD_1, 0x1804, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_CLK_CON_DIV_CLKCMU_OTP, 0x1800, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_MISC_OSC_DIV2, 0x1808, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_CLK_CON_DIV_CLK_MIF_NOCD_S2D, 0x1800, V920_EVT2_CMU_S2D),
	SFR(V920_EVT2_CLK_CON_DIV_DIV_CLK_STRONG_OSC_DIV2, 0x1800, V920_EVT2_CMU_STRONG),
	SFR(V920_EVT2_QCH_CON_ACC_CMU_ACC_QCH, 0x3014, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_QCH_CON_BICM_AXI_D0_ACC_QCH, 0x3038, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_QCH_CON_BICM_AXI_D0_ACC_QCH_AXI, 0x303c, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_QCH_CON_BICS_APB_P_ACC_QCH, 0x305c, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0, 0x3018, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1, 0x301c, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2, 0x3020, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS3, 0x3024, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS4, 0x3028, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS5, 0x302c, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_QCH_CON_D_TZPC_ACC_QCH, 0x3030, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_QCH_CON_ISPPRE_QCH, 0x3034, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_QCH_CON_ISPPRE_QCH_CSYNC, 0x3068, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_L_ACC_SNW_QCH, 0x3040, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_L_ACC_TAA_QCH, 0x3044, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_IP_ORBMCH_QCH, 0x306c, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_D_ACC_QCH, 0x3048, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_IP_ORBMCH_QCH, 0x3070, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_QCH_CON_ORBMCH_QCH, 0x3050, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_QCH_CON_PPMU_D_ACC_QCH, 0x3058, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_QCH_CON_QE_D_ISPPRE_QCH, 0x3060, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_QCH_CON_QE_D_ORBMCH_QCH, 0x3064, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_QCH_CON_SFMPU_P_ACC_QCH, 0x3074, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_ACC_QCH, 0x307c, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_ACC_QCH, 0x3080, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_ACC_QCH, 0x3084, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_QCH_CON_SYSREG_ACC_QCH, 0x308c, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_QCH_CON_VGEN_D_ISPPRE_QCH, 0x3090, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_QCH_CON_VGEN_LITE_D_ORBMCH_QCH, 0x3094, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_QCH_CON_APBIF_GPIO_ALIVE_QCH, 0x3010, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH, 0x3018, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH, 0x3014, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH, 0x301c, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_APBIF_PMU_ALIVE_QCH, 0x3020, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_APBIF_RTC_QCH, 0x3024, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_APBIF_TOP_RTC_QCH, 0x3028, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_APM_CMU_APM_QCH, 0x302c, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_APM_DTA_QCH, 0x3030, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_ASYNCAHB_MI_APM_QCH, 0x3040, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_BIC_APB_ALIVE_QCH, 0x3044, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_D_TZPC_APM_QCH, 0x3034, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_GREBE_APM_QCH_GREBE, 0x303c, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_GREBE_APM_QCH_DBG, 0x3038, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH, 0x3048, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_INTMEM_ALIVE_QCH, 0x304c, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_ID_DBGCORE_ALIVE_QCH, 0x3054, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_D_ALIVE_QCH, 0x3050, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_IP_ALIVE_QCH, 0x3078, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_MAILBOX_APM_AP_QCH, 0x3058, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_MAILBOX_APM_SFI0_QCH, 0x305c, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_MAILBOX_APM_SFI1_QCH, 0x3060, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_MAILBOX_AP_DBGCORE_QCH, 0x3064, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_PMU_QCH_PMU, 0x3084, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_PMU_INTR_GEN_QCH, 0x3068, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_ROM_CRC32_HCU_QCH, 0x306c, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_ROM_CRC32_HOST_QCH, 0x3070, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_CLK_APM_NOC_QCH_GREBE, 0x3074, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_SFMPU_ALIVE_QCH, 0x307c, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_SFMPU_INTMEM_QCH, 0x30a8, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_ALIVE_QCH, 0x3080, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_SPC_APM_QCH, 0x3088, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_SPMI_MASTER_PMIC_QCH_P, 0x308c, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_SPMI_MASTER_PMIC_QCH_S, 0x3090, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_ALIVE_QCH, 0x3094, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_ALIVE_QCH, 0x3098, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_SYSREG_APM_QCH, 0x309c, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_VGEN_LITE_APM_QCH, 0x30a0, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_WDT_APM_QCH, 0x30a4, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_QCH_CON_ABOX_QCH_ACLK, 0x3014, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_ABOX_QCH_BCLK0, 0x3018, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_ABOX_QCH_BCLK1, 0x301c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_ABOX_QCH_BCLK2, 0x3020, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_ABOX_QCH_BCLK3, 0x3024, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_DMYQCH_CON_ABOX_DMY_QCH_CPU, 0x3000, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_DMYQCH_CON_ABOX_DMY_QCH_IRQ, 0x3004, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_ABOX_QCH_CNT, 0x3034, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_ABOX_QCH_BCLK4, 0x3028, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_ABOX_QCH_BCLK5, 0x302c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_ABOX_QCH_BCLK6, 0x3030, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_ABOX_QCH_SWP0, 0x3038, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_ABOX_QCH_SWP1, 0x303c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_ABOX_QCH_SWP2, 0x3040, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_ABOX_QCH_BCLK7, 0x30a4, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_ABOX_QCH_BCLK8, 0x30a8, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_ABOX_QCH_BCLK9, 0x30b8, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_ABOX_QCH_BCLKS0, 0x30bc, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_ABOX_QCH_BCLKS1, 0x3070, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_AUD_CMU_AUD_QCH, 0x3048, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_DMYQCH_CON_AUD_ETHERNET_QCH, 0x3044, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_BICS_APB_P0_AUD_QCH, 0x3104, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_BICS_APB_P1_AUD_QCH, 0x30e8, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_APB, 0x30c0, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_REF0, 0x30cc, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_REF1, 0x30d0, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_MON0, 0x30c4, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_MON1, 0x30c8, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_APB, 0x30d4, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_REF0, 0x30e0, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_REF1, 0x30e4, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_MON0, 0x30d8, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_MON1, 0x30dc, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_DMYQCH_CON_DFTMUX_AUD_QCH, 0x3008, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_D_TZPC_AUD_QCH, 0x304c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_GPIO_AUD_QCH, 0x3050, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_IP_AUD_QCH, 0x30ec, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_D_AUD_QCH, 0x3058, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_IP_AUD_QCH, 0x30f0, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_PPMU_D_AUD_QCH, 0x305c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH, 0x3060, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH, 0x3064, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH, 0x3068, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH, 0x306c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH, 0x3074, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH, 0x3078, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH, 0x307c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH, 0x3080, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH, 0x3084, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH, 0x3088, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH, 0x308c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH, 0x3090, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_SFMPU_AUD_QCH, 0x3108, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_AUD_QCH, 0x3054, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_AUD_QCH, 0x30f4, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_AUD_QCH, 0x3094, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_SYSREG_AUD_QCH, 0x309c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_VGEN_AUD0_QCH, 0x30f8, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_VGEN_AUD1_QCH, 0x30fc, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_VGEN_AUD2_QCH, 0x310c, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_VGEN_LITE_AUD_QCH, 0x3100, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_WDT_AUD0_QCH, 0x30ac, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_WDT_AUD1_QCH, 0x30b0, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_QCH_CON_WDT_AUD2_QCH, 0x30b4, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_DMYQCH_CON_ADD_CH_CLK_QCH, 0x3000, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_APB, 0x3020, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_REF0, 0x3044, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_REF1, 0x3048, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON00, 0x3024, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON10, 0x3034, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON01, 0x3028, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON11, 0x3038, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON02, 0x302c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON12, 0x303c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON03, 0x3030, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON13, 0x3040, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_APB, 0x304c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_REF0, 0x3070, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_REF1, 0x3074, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON00, 0x3050, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON10, 0x3060, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON01, 0x3054, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON11, 0x3064, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON02, 0x3058, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON12, 0x3068, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON03, 0x305c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON13, 0x306c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_DMYQCH_CON_CMU_TOP_CMUREF_QCH, 0x3004, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK0, 0x3008, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK1, 0x300c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK2, 0x3010, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK3, 0x3014, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_QCH_CON_D_TZPC_CMU_QCH, 0x3078, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_DMYQCH_CON_PLLCLKOUT_CMU_QCH, 0x3018, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_QCH_CON_SFR_APBIF_CMU_QCH, 0x307c, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_CMU_QCH, 0x3080, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH, 0x3000, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL0_QCH_BIC_APB, 0x3154, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL0_QCH_BIC_AXI, 0x3158, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_BICS_APB_P_CPUCL0_QCH, 0x316c, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_BPS_CPUCL0_QCH, 0x3090, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_APB, 0x3094, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_REF_CLK0, 0x30a0, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_REF_CLK1, 0x30a4, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_MON_CLK00, 0x3098, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_MON_CLK10, 0x309c, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_CLUSTER0_QCH_SCLK, 0x30bc, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_CLUSTER0_QCH_ATCLK, 0x30a8, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_CLUSTER0_QCH_PDBGCLK, 0x30b8, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_CLUSTER0_QCH_GICCLK, 0x30b0, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_CLUSTER0_QCH_DBG_PD, 0x30ac, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_CLUSTER0_QCH_PCLK, 0x30b4, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK, 0x3008, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_DMYQCH_CON_CLUSTER0_QCH_CORE, 0x3004, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH, 0x300c, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH, 0x30c0, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_CPUCL0_CMU_CPUCL0_QCH, 0x30c4, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_CSSYS_QCH, 0x30c8, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_D_TZPC_CPUCL0_QCH, 0x30cc, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH, 0x30d0, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH, 0x30d4, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_LH_ATB_MI_IT0_CPUCL0_QCH, 0x30d8, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_LH_ATB_MI_IT1_CPUCL0_QCH, 0x30dc, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_LH_ATB_MI_IT2_CPUCL0_QCH, 0x30e0, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_LH_ATB_MI_IT3_CPUCL0_QCH, 0x30e4, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_LH_ATB_MI_LT0_CPUCL1_CPUCL0_QCH, 0x30e8, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_LH_ATB_MI_LT0_CPUCL2_CPUCL0_QCH, 0x30ec, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_LH_ATB_MI_LT0_SFI_QCH, 0x30f0, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_LH_ATB_MI_LT1_CPUCL1_CPUCL0_QCH, 0x30f4, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_LH_ATB_MI_LT1_CPUCL2_CPUCL0_QCH, 0x30f8, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_LH_ATB_MI_LT1_SFI_QCH, 0x30fc, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_LH_ATB_MI_LT2_CPUCL1_CPUCL0_QCH, 0x3100, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_LH_ATB_MI_LT2_SFI_QCH, 0x3104, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_LH_ATB_MI_LT3_CPUCL1_CPUCL0_QCH, 0x3108, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_LH_ATB_MI_LT3_SFI_QCH, 0x310c, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_LH_ATB_MI_T_BDU_QCH, 0x3110, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_LH_ATB_SI_IT0_CPUCL0_QCH, 0x3114, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_LH_ATB_SI_IT1_CPUCL0_QCH, 0x3118, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_LH_ATB_SI_IT2_CPUCL0_QCH, 0x311c, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_LH_ATB_SI_IT3_CPUCL0_QCH, 0x3120, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_IG_CSSYS_QCH, 0x3128, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_IG_ETR_QCH, 0x312c, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_IG_STM_QCH, 0x3130, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_G_CSSYS_QCH, 0x3134, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_IG_CSSYS_QCH, 0x3138, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_IG_ETR_QCH, 0x313c, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_IG_STM_QCH, 0x3140, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_LH_CHI_SI_D_CLUSTER0_QCH, 0x3144, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_PPMU_CPUCL0_QCH, 0x3148, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_CLK_CPUCL0_CSSYS_ATCLK_QCH, 0x314c, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_CLK_CPUCL0_CSSYS_PCLKDBG_QCH, 0x3150, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_SECJTAG_QCH, 0x315c, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_SFMPU_P_CPUCL0_QCH, 0x3170, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH, 0x3124, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH, 0x3160, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_CLUSTER0_NOCL0_QCH, 0x3164, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_QCH_CON_SYSREG_CPUCL0_QCH, 0x3168, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_DMYQCH_CON_ADM_APB_G_CLUSTER1_QCH, 0x3000, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL1_QCH_BIC_APB, 0x3098, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL1_QCH_BIC_AXI, 0x309c, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_QCH_CON_BICS_APB_P_CPUCL1_QCH, 0x30a0, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_APB, 0x3034, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_REF_CLK0, 0x3040, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_REF_CLK1, 0x3044, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_MON_CLK0, 0x3038, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_MON_CLK1, 0x303c, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_QCH_CON_CLUSTER1_QCH_ATCLK, 0x3048, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_QCH_CON_CLUSTER1_QCH_PCLK, 0x3054, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_QCH_CON_CLUSTER1_QCH_SCLK, 0x305c, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_QCH_CON_CLUSTER1_QCH_PDBGCLK, 0x3058, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_QCH_CON_CLUSTER1_QCH_GICCLK, 0x3050, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_QCH_CON_CLUSTER1_QCH_DBG_PD, 0x304c, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_DMYQCH_CON_CLUSTER1_QCH_PERIPHCLK, 0x3008, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_DMYQCH_CON_CLUSTER1_QCH_CORE, 0x3004, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH, 0x300c, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH, 0x3060, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_QCH_CON_CPUCL1_CMU_CPUCL1_QCH, 0x3064, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_QCH_CON_D_TZPC_CPUCL1_QCH, 0x3068, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER1_QCH, 0x306c, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_L_ICC_CLUSTER1_GIC_QCH, 0x3070, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_QCH_CON_LH_ATB_SI_LT0_CPUCL1_CPUCL0_QCH, 0x3074, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_QCH_CON_LH_ATB_SI_LT1_CPUCL1_CPUCL0_QCH, 0x3078, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_QCH_CON_LH_ATB_SI_LT2_CPUCL1_CPUCL0_QCH, 0x307c, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_QCH_CON_LH_ATB_SI_LT3_CPUCL1_CPUCL0_QCH, 0x3080, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_QCH_CON_LH_CHI_SI_D_CLUSTER1_QCH, 0x3084, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_QCH_CON_PPMU_CPUCL1_QCH, 0x3088, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_QCH_CON_SFMPU_P_CPUCL1_QCH, 0x30a4, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_CPUCL1_QCH, 0x308c, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_CLUSTER1_NOCL0_QCH, 0x3090, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_QCH_CON_SYSREG_CPUCL1_QCH, 0x3094, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_DMYQCH_CON_ADM_APB_G_CLUSTER2_QCH, 0x3000, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL2_QCH_BIC_APB, 0x3088, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL2_QCH_BIC_AXI, 0x308c, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_QCH_CON_BICS_APB_P_CPUCL2_QCH, 0x3090, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_APB, 0x302c, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_REF_CLK0, 0x3038, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_REF_CLK1, 0x303c, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_MON_CLK0, 0x3030, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_MON_CLK1, 0x3034, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_QCH_CON_CLUSTER2_QCH_SCLK, 0x3054, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_QCH_CON_CLUSTER2_QCH_ATCLK, 0x3040, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_QCH_CON_CLUSTER2_QCH_DBG_PD, 0x3044, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_DMYQCH_CON_CLUSTER2_QCH_PERIPHCLK, 0x3008, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_QCH_CON_CLUSTER2_QCH_PCLK, 0x304c, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_DMYQCH_CON_CLUSTER2_QCH_CORE, 0x3004, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_QCH_CON_CLUSTER2_QCH_PDBGCLK, 0x3050, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_QCH_CON_CLUSTER2_QCH_GIC, 0x3048, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH, 0x300c, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH, 0x3058, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_QCH_CON_CPUCL2_CMU_CPUCL2_QCH, 0x305c, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_QCH_CON_D_TZPC_CPUCL2_QCH, 0x3060, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER2_QCH, 0x3064, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_L_ICC_CLUSTER2_GIC_QCH, 0x3068, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_QCH_CON_LH_ATB_SI_LT0_CPUCL2_CPUCL0_QCH, 0x306c, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_QCH_CON_LH_ATB_SI_LT1_CPUCL2_CPUCL0_QCH, 0x3070, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_QCH_CON_LH_CHI_SI_D_CLUSTER2_QCH, 0x3074, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_QCH_CON_PPMU_CPUCL2_QCH, 0x3078, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_QCH_CON_SFMPU_P_CPUCL2_QCH, 0x3094, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_CPUCL2_QCH, 0x307c, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_CLUSTER2_NOCL0_QCH, 0x3080, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_QCH_CON_SYSREG_CPUCL2_QCH, 0x3084, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_QCH_CON_APBIF_CSSYS_ALIVE_QCH, 0x3038, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_QCH_CON_APBIF_S2D_DBGCORE_QCH, 0x303c, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_QCH_CON_DBGCORE_CMU_DBGCORE_QCH, 0x3040, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_QCH_CON_D_TZPC_DBGCORE_QCH, 0x3044, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_GREBE, 0x304c, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_DBG, 0x3048, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_IP_ALIVE_QCH, 0x3050, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_ID_DBGCORE_ALIVE_QCH, 0x3054, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_CLK_DBGCORE_GREBE_QCH, 0x3058, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH, 0x305c, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH, 0x3060, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_QCH_CON_SYSREG_DBGCORE_QCH, 0x3068, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_QCH_CON_SYSREG_DBGCORE_CORE_QCH, 0x3064, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_QCH_CON_WDT_DBGCORE_QCH, 0x306c, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_DMYQCH_CON_ADM_DAP_DNC_QCH, 0x3000, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_BAAW_P_DNC_QCH, 0x3020, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_BIC_APB_S0_DNC_QCH, 0x3028, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_BIC_APB_S1_DNC_QCH, 0x302c, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_DNC_CMU_DNC_QCH, 0x30b0, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_D_TZPC_DNC_QCH, 0x30b4, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_IP_DNC_QCH, 0x30b8, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_LG_DNC_NOCL0_QCH, 0x30bc, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_ID_IPDNC_QCH, 0x30c0, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_LD0_MMU_SDMA_DNC_QCH, 0x30cc, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_LD1_MMU_SDMA_DNC_QCH, 0x30d0, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_LD2_MMU_SDMA_DNC_QCH, 0x30d4, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_LD3_MMU_SDMA_DNC_QCH, 0x30dc, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH, 0x30c4, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH, 0x30f4, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH, 0x30f8, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH, 0x30c8, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH, 0x30fc, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH, 0x3100, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_ID_IPDNC_QCH, 0x310c, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH, 0x3130, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH, 0x3120, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH, 0x3124, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH, 0x3128, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_LD_SRAM_DNC_SDMA_QCH, 0x311c, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_LH_TAXI_SI_D0_DNC_QCH, 0x3134, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_LH_TAXI_SI_D1_DNC_QCH, 0x3138, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_LH_TAXI_SI_D2_DNC_QCH, 0x313c, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_LH_TAXI_SI_D3_DNC_QCH, 0x3140, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_PPMU_D0_DNC_QCH, 0x3144, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_PPMU_D1_DNC_QCH, 0x3148, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_PPMU_D2_DNC_QCH, 0x314c, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_PPMU_D3_DNC_QCH, 0x3150, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_PPMU_D4_DNC_QCH, 0x3154, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_SFMPU_P0_DNC_QCH, 0x3030, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_SFMPU_P1_DNC_QCH, 0x3034, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_DNC_QCH, 0x3164, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_LP_DNC_DSP_QCH, 0x3168, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU0_QCH, 0x316c, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU1_QCH, 0x3170, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_LP_DNC_SDMA_QCH, 0x3174, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_DNC_QCH_S0, 0x3178, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_DNC_QCH_S0, 0x317c, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_DNC_QCH_S0, 0x3180, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU2_DNC_QCH_S0, 0x3184, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU3_DNC_QCH_S0, 0x3188, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S1_DNC_QCH_S0, 0x318c, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S1_PMMU0_DNC_QCH_S0, 0x3190, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_SYSREG_DNC_QCH, 0x3194, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_TREX_D_DNC_QCH, 0x3198, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_VGEN_LITE_DNC_QCH, 0x319c, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_QCH_CON_BIC_DPTX_QCH, 0x303c, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_QCH_CON_DPTX_CMU_DPTX_QCH, 0x3004, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_QCH_CON_DP_LINK0_QCH_OSC, 0x300c, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_QCH_CON_DP_LINK0_QCH_GTC, 0x3008, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_QCH_CON_DP_LINK0_QCH_PCLK, 0x3010, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_QCH_CON_DP_LINK1_QCH_OSC, 0x3018, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_QCH_CON_DP_LINK1_QCH_PCLK, 0x301c, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_QCH_CON_DP_LINK1_QCH_GTC, 0x3014, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_QCH_CON_D_TZPC_DPTX_QCH, 0x3030, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_QCH_CON_SFMPU_DPTX_QCH, 0x3040, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_DPTX_QCH, 0x3034, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_QCH_CON_SYSREG_DPTX_QCH, 0x3038, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_QCH_CTRL_APB, 0x3020, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_QCH_TCA, 0x3024, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_QCH_CTRL_APB, 0x3028, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_QCH_TCA, 0x302c, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_QCH_CON_BICS_APB_P0_DPUB_QCH, 0x3030, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_QCH_CON_DPUB_QCH_DECON_DPUB0, 0x3010, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_QCH_CON_DPUB_QCH_OSC_DSIM0_DPUB0, 0x301c, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_QCH_CON_DPUB_QCH_OSC_DSIM1_DPUB0, 0x3024, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_QCH_CON_DPUB_QCH_OSC_DSIM0_DPUB1, 0x3020, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_QCH_CON_DPUB_QCH_OSC_DSIM1_DPUB1, 0x3028, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_QCH_CON_DPUB_QCH_ALV_DSIM0_DPUB0, 0x3000, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_QCH_CON_DPUB_QCH_ALV_DSIM1_DPUB0, 0x3008, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_QCH_CON_DPUB_QCH_ALV_DSIM0_DPUB1, 0x3004, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_QCH_CON_DPUB_QCH_ALV_DSIM1_DPUB1, 0x300c, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_QCH_CON_DPUB_QCH_DECON_DPUB1, 0x3014, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_QCH_CON_DPUB_QCH_DECON_DPUB2, 0x3018, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_QCH_CON_DPUB_CMU_DPUB_QCH, 0x3060, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_QCH_CON_D_TZPC_DPUB_QCH, 0x3064, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_QCH_CON_SFMPU_DPUB_QCH, 0x302c, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_DPUB_QCH, 0x30d4, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_QCH_CON_SYSREG_DPUB_QCH, 0x30d8, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_QCH_CON_BIC_DPUF_QCH, 0x3000, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_QCH_CON_DPUF_QCH_DPUF0, 0x3044, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_QCH_CON_DPUF_QCH_DPUF1, 0x3048, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_QCH_CON_DPUF_QCH_VOTF0, 0x3050, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_QCH_CON_DPUF_QCH_VOTF1, 0x3054, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_QCH_CON_DPUF_QCH_SRAMC, 0x304c, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_QCH_CON_DPUF_CMU_DPUF_QCH, 0x3040, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_QCH_CON_D_TZPC_DPUF_QCH, 0x305c, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_D0_DPUF_QCH, 0x3094, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_D1_DPUF_QCH, 0x3098, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_QCH_CON_PPMU_D0_DPUF0_QCH, 0x309c, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_QCH_CON_PPMU_D0_DPUF1_QCH, 0x30a0, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_QCH_CON_PPMU_D1_DPUF0_QCH, 0x30a4, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_QCH_CON_PPMU_D1_DPUF1_QCH, 0x30a8, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_QCH_CON_SFMPU_DPUF_QCH, 0x30ac, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_DPUF_QCH, 0x30b0, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_DPUF_QCH, 0x30b4, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_DPUF_QCH, 0x30b8, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_DPUF_QCH, 0x30bc, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU2_DPUF_QCH, 0x30c4, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU3_DPUF_QCH, 0x30c8, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_QCH_CON_SYSREG_DPUF_QCH, 0x30cc, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_QCH_CON_VGEN0_0DPUF_QCH, 0x3004, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_QCH_CON_VGEN0_1DPUF_QCH, 0x3008, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_QCH_CON_VGEN1_0DPUF_QCH, 0x300c, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_QCH_CON_VGEN1_1DPUF_QCH, 0x3010, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_QCH_CON_DPUF1_CMU_DPUF1_QCH, 0x3000, V920_EVT2_CMU_DPUF1),
	SFR(V920_EVT2_QCH_CON_DPUF2_CMU_DPUF2_QCH, 0x3000, V920_EVT2_CMU_DPUF2),
	SFR(V920_EVT2_QCH_CON_BIC_APB_S_DSP_QCH, 0x3000, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_QCH_CON_DSP_CMU_DSP_QCH, 0x301c, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_QCH_CON_D_TZPC_DSP_QCH, 0x3020, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_QCH_CON_IP_DSP_QCH, 0x3024, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_DSP_SDMA_QCH, 0x3040, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH, 0x3030, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_LD_SRAM_SDMA_DSP_QCH, 0x302c, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH, 0x3034, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH, 0x3038, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_QCH_CON_SFMPU_P_DSP_QCH, 0x3028, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_LP_DNC_DSP_QCH, 0x303c, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_QCH_CON_SYSREG_DSP_QCH, 0x3044, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_DMYQCH_CON_ADM_DAP_G_G3D_QCH, 0x3000, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_QCH_CON_ASB_G3D_QCH_D0, 0x3030, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_QCH_CON_ASB_G3D_QCH_D1, 0x3034, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_QCH_CON_ASB_G3D_QCH_D2, 0x3038, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_QCH_CON_ASB_G3D_QCH_D3, 0x303c, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_QCH_CON_ASB_G3D_QCH_PTW, 0x3054, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_D0, 0x305c, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_D1, 0x3060, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_D2, 0x3064, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_D3, 0x3068, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU, 0x3058, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_QCH_CON_ASB_G3D_QCH_PPMU_0, 0x3044, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_QCH_CON_ASB_G3D_QCH_PPMU_1, 0x3048, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_QCH_CON_ASB_G3D_QCH_PPMU_2, 0x304c, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_QCH_CON_ASB_G3D_QCH_PPMU_3, 0x3050, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_QCH_CON_ASB_G3D_QCH_VGEN_0, 0x306c, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_QCH_CON_ASB_G3D_QCH_VGEN_1, 0x3070, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_QCH_CON_ASB_G3D_QCH_VGEN_2, 0x3074, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_QCH_CON_ASB_G3D_QCH_VGEN_3, 0x3078, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_QCH_CON_ASB_G3D_QCH_IP, 0x3040, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_DMYQCH_CON_BG3D_PWRCTL_QCH, 0x3004, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_QCH_CON_D_TZPC_G3D_QCH, 0x307c, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_QCH_CON_G3D_CMU_G3D_QCH, 0x3080, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_DMYQCH_CON_GPU_QCH, 0x3008, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_DMYQCH_CON_GPU_QCH_PCLK, 0x300c, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_IP_G3D_QCH, 0x3084, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_G3D_QCH, 0x3090, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_QCH_CON_SYSREG_G3D_QCH, 0x3094, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_QCH_CON_BIC_APB_S_GNPU_QCH, 0x3078, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_QCH_CON_D_TZPC_GNPU_QCH, 0x301c, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_QCH_CON_GNPU_CMU_GNPU_QCH, 0x3020, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_QCH_CON_IP_NPUCORE_QCH_CORE, 0x3024, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_CSTFIFO_SDMA_GNPU_QCH, 0x307c, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP0_SDMA_GNPU_QCH, 0x302c, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP1_SDMA_GNPU_QCH, 0x3030, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP2_SDMA_GNPU_QCH, 0x3080, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP3_SDMA_GNPU_QCH, 0x3084, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP4_SDMA_GNPU_QCH, 0x3088, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP5_SDMA_GNPU_QCH, 0x308c, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ0_GNPU_SDMA_QCH, 0x3090, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ1_GNPU_SDMA_QCH, 0x3094, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ2_GNPU_SDMA_QCH, 0x3098, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ3_GNPU_SDMA_QCH, 0x309c, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ4_GNPU_SDMA_QCH, 0x30a0, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ5_GNPU_SDMA_QCH, 0x30a4, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_WR0_GNPU_SDMA_QCH, 0x30a8, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_WR1_GNPU_SDMA_QCH, 0x30ac, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_WR2_GNPU_SDMA_QCH, 0x30b0, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH, 0x3034, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH, 0x3038, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH, 0x303c, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_QCH_CON_SFMPU_P_GNPU_QCH, 0x30b4, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_LP_DNC_GNPU_QCH, 0x3040, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_QCH_CON_SYSREG_GNPU_QCH, 0x3048, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_QCH_CON_D_TZPC_HSI0_0_QCH, 0x301c, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_D_TZPC_HSI0_1_QCH, 0x3020, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_GPIO_HSI0_QCH, 0x3024, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_HSI0_CMU_HSI0_QCH, 0x3028, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_LH_ACEL_SI_D0_HSI0_QCH, 0x302c, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_LH_ACEL_SI_D1_HSI0_QCH, 0x3030, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_DBI, 0x3040, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_SLV, 0x3048, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCLK, 0x304c, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_DBI, 0x3034, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_SLV, 0x303c, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_DOORBELL, 0x3038, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_DOORBELL, 0x3044, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCLK, 0x3068, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_DBI, 0x3050, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_SLV, 0x3058, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_DBI, 0x305c, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_SLV, 0x3064, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_DOORBELL, 0x3054, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_DOORBELL, 0x3060, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_DMYQCH_CON_PCIE_GEN5_4L_QCH_PCIE0_MSTR, 0x3008, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_PCIE_IA_GEN5A_2L_QCH, 0x306c, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_PCIE_IA_GEN5A_4L_QCH, 0x3070, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_PCIE_IA_GEN5B_2L_QCH, 0x3074, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_PCIE_IA_GEN5B_4L_QCH, 0x3078, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_PPMU_D0_HSI0_QCH, 0x307c, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_PPMU_D1_HSI0_QCH, 0x3080, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_QE_PCIE_GEN5A_2L_QCH, 0x3084, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_QE_PCIE_GEN5A_4L_QCH, 0x3088, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_QE_PCIE_GEN5B_2L_QCH, 0x308c, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_QE_PCIE_GEN5B_4L_QCH, 0x3090, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_HSI0_QCH, 0x3094, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_HSI0_QCH, 0x3098, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_HSI0_QCH, 0x309c, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_HSI0_QCH, 0x30a0, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_SYSREG_HSI0_QCH, 0x30a4, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_VGEN_PCIE_GEN5A_2L_QCH, 0x30a8, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_VGEN_PCIE_GEN5A_4L_QCH, 0x30ac, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_VGEN_PCIE_GEN5B_2L_QCH, 0x30b0, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_VGEN_PCIE_GEN5B_4L_QCH, 0x30b4, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_QCH_CON_D_TZPC_HSI1_QCH, 0x3018, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_QCH_CON_GPIO_HSI1_QCH, 0x301c, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_QCH_CON_HSI1_CMU_HSI1_QCH, 0x3020, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_QCH_CON_LH_ACEL_SI_D_HSI1_QCH, 0x3024, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_QCH_CON_MMC_CARD_QCH, 0x3028, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_QCH_CON_PPMU_HSI1_QCH, 0x302c, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_HSI1_QCH, 0x3030, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_HSI1_QCH, 0x3034, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_HSI1_QCH, 0x3038, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_QCH_CON_SYSREG_HSI1_QCH, 0x303c, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_QCH_CON_USB20DRD_0_QCH_LINK, 0x3040, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_QCH_CON_USB20DRD_0_QCH_PHY, 0x3044, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_DMYQCH_CON_USB20DRD_0_QCH, 0x3000, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_QCH_CON_USB20DRD_1_QCH_LINK, 0x3048, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_QCH_CON_USB20DRD_1_QCH_PHY, 0x304c, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_DMYQCH_CON_USB20DRD_1_QCH, 0x3004, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_QCH_CON_USB20DRD_2_QCH_LINK, 0x3050, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_QCH_CON_USB20DRD_2_QCH_PHY, 0x3054, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_DMYQCH_CON_USB20DRD_2_QCH, 0x3008, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_QCH_CON_USB30DRD_0_QCH_LINK, 0x3058, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_QCH_CON_USB30DRD_0_QCH_SUBCTL, 0x3060, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_DMYQCH_CON_USB30DRD_0_QCH_SUSPEND, 0x300c, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_QCH_CON_USB30DRD_0_QCH_PHY, 0x305c, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_QCH_CON_VGEN_LITE_HSI1_QCH, 0x3064, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_QCH_CON_BICM_AXI_D0_HSI2_QCH, 0x3000, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_BICM_AXI_D0_HSI2_QCH_AXI, 0x3004, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_BICM_AXI_D1_HSI2_QCH, 0x30a8, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_BICM_AXI_D1_HSI2_QCH_AXI, 0x30ac, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_BICS_APB_P0_HSI2_QCH, 0x30b0, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_BICS_APB_P1_HSI2_QCH, 0x30b4, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_APB, 0x3014, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_REF0, 0x3020, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_REF1, 0x3024, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_MON0, 0x3018, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_MON1, 0x301c, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_D_TZPC_HSI2_QCH, 0x3028, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_ETHERNET0_QCH_S0, 0x302c, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_ETHERNET0_QCH_S1, 0x3030, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_ETHERNET1_QCH_S0, 0x3034, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_ETHERNET1_QCH_S1, 0x3038, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_GPIO_HSI2_QCH, 0x3040, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_GPIO_HSI2UFS_QCH, 0x303c, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_HSI2_CMU_HSI2_QCH, 0x3044, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_LH_ACEL_SI_D0_HSI2_QCH, 0x3048, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_LH_ACEL_SI_D1_HSI2_QCH, 0x304c, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_PPMU_ETHERNET0_QCH, 0x3050, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_PPMU_ETHERNET1_QCH, 0x3054, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_PPMU_UFS_EMBD0_QCH, 0x3058, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_PPMU_UFS_EMBD1_QCH, 0x305c, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_QE_ETHERNET0_QCH, 0x3060, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_QE_ETHERNET1_QCH, 0x3064, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_QE_UFS_EMBD0_QCH, 0x3068, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_QE_UFS_EMBD1_QCH, 0x306c, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_SFMPU_HSI2_QCH, 0x30b8, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_HSI2_QCH, 0x3070, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_SPC_HSI2_QCH, 0x30bc, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_HSI2_QCH, 0x3074, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_HSI2_QCH, 0x3078, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S1_HSI2_QCH, 0x307c, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S1_PMMU0_HSI2_QCH, 0x3080, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_SYSREG_HSI2_QCH, 0x3084, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_UFS_EMBD0_QCH_UFS, 0x308c, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_UFS_EMBD0_QCH_FMP, 0x3088, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_UFS_EMBD1_QCH_UFS, 0x3094, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_UFS_EMBD1_QCH_FMP, 0x3090, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_VGEN_ETHERNET0_QCH, 0x3098, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_VGEN_ETHERNET1_QCH, 0x309c, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_VGEN_UFS_EMBD0_QCH, 0x30a0, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_VGEN_UFS_EMBD1_QCH, 0x30a4, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_QCH_CON_BICM_AXI_D0_ISP_QCH, 0x3054, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_QCH_CON_BICM_AXI_D0_ISP_QCH_AXI, 0x3060, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_QCH_CON_BICS_APB_P_ISP_QCH, 0x3030, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_QCH_CON_D_TZPC_ISP_QCH, 0x3010, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_QCH_CON_ISP_QCH, 0x3018, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_QCH_CON_ISP_CMU_ISP_QCH, 0x3014, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_L0_TAA_ISP_QCH, 0x301c, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_L0_ISP_SNW_QCH, 0x3020, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_D_ISP_QCH, 0x3024, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_QCH_CON_PPMU_D_ISP_QCH, 0x3028, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_QCH_CON_QE_D0_ISP_QCH, 0x302c, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_QCH_CON_SFMPU_P_ISP_QCH, 0x3034, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_QCH_CON_SLH_AST_MI_L1_TAA_ISP_QCH, 0x3058, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_QCH_CON_SLH_AST_SI_L1_ISP_SNW_QCH, 0x305c, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_ISP_QCH, 0x303c, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_ISP_QCH_S0, 0x3040, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_ISP_QCH_S0, 0x3044, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_QCH_CON_SYSREG_ISP_QCH, 0x3048, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_QCH_CON_VGEN_D_ISP_QCH, 0x304c, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_QCH_CON_D_TZPC_M2M_QCH, 0x3038, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_QCH_CON_JPEG_QCH, 0x303c, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_QCH_CON_LH_ACEL_SI_D0_M2M_QCH, 0x3040, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_QCH_CON_LH_ACEL_SI_D1_M2M_QCH, 0x3044, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_IP_JPEG_QCH, 0x3048, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_IP_JPEG_QCH, 0x304c, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_QCH_CON_M2M_CMU_M2M_QCH, 0x3050, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_QCH_CON_M2M_D0_QCH, 0x3054, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_QCH_CON_M2M_D0_QCH_VOTF, 0x3058, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_QCH_CON_M2M_D1_QCH, 0x305c, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_QCH_CON_M2M_D1_QCH_VOTF, 0x3060, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_QCH_CON_PPMU_D0_M2M_QCH, 0x3064, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_QCH_CON_PPMU_D1_M2M_QCH, 0x3068, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_QCH_CON_QE_D_JPEG_QCH, 0x306c, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_QCH_CON_QE_D_M2M_QCH, 0x3070, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_M2M_QCH, 0x3074, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_M2M_QCH, 0x3078, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_M2M_QCH, 0x307c, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_M2M_QCH, 0x3080, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_QCH_CON_SYSREG_M2M_QCH, 0x3084, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_QCH_CON_VGEN_LITE_D_M2M_QCH, 0x3088, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_QCH_CON_D_TZPC_MFC_QCH, 0x303c, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_OTF0_MFD_MFC_QCH, 0x3040, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_OTF1_MFD_MFC_QCH, 0x3044, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_OTF2_MFD_MFC_QCH, 0x3048, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_OTF3_MFD_MFC_QCH, 0x304c, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_OTF0_MFC_MFD_QCH, 0x3050, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_OTF1_MFC_MFD_QCH, 0x3054, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_OTF2_MFC_MFD_QCH, 0x3058, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_OTF3_MFC_MFD_QCH, 0x305c, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_LH_ATB_MI_IT_MFC_QCH, 0x3060, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_LH_ATB_SI_IT_MFC_QCH, 0x3064, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_ID_MFC_QCH, 0x3068, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_D0_MFC_QCH, 0x306c, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_D1_MFC_QCH, 0x3070, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_ID_MFC_QCH, 0x3074, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_MFC_QCH, 0x307c, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_MFC_QCH_VOTF, 0x3080, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_MFC_CMU_MFC_QCH, 0x3078, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_PPMU_D0_MFC_QCH, 0x3084, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_PPMU_D1_MFC_QCH, 0x3088, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_PPMU_D2_WFD_QCH, 0x308c, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH, 0x3090, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH, 0x3094, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH, 0x3098, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH, 0x309c, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH, 0x30a0, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH, 0x30a4, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH, 0x30a8, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH, 0x30ac, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH, 0x30b0, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MI_MFC_SW_RESET_QCH, 0x30b4, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_SI_MFC_SW_RESET_QCH, 0x30b8, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH, 0x30bc, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH, 0x30c0, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_MFC_QCH, 0x30c4, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_MFC_QCH_S0, 0x30c8, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH_S0, 0x30cc, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_MFC_QCH_S0, 0x30d0, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_SYSREG_MFC_QCH, 0x30d4, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_VGEN_LITE_MFC_QCH, 0x30d8, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_QCH_CON_WFD_QCH, 0x30dc, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_DMYQCH_CON_ADM_APB_MFCMFD_QCH, 0x3000, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_D_TZPC_MFD_QCH, 0x3030, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_OTF0_MFC_MFD_QCH, 0x3034, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_OTF1_MFC_MFD_QCH, 0x3038, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_OTF2_MFC_MFD_QCH, 0x303c, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_OTF3_MFC_MFD_QCH, 0x3040, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_OTF0_MFD_MFC_QCH, 0x3044, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_OTF1_MFD_MFC_QCH, 0x3048, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_OTF2_MFD_MFC_QCH, 0x304c, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_OTF3_MFD_MFC_QCH, 0x3050, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_D0_MFD_QCH, 0x3054, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_D1_MFD_QCH, 0x3058, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_MFD_QCH, 0x3060, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_MFD_CMU_MFD_QCH, 0x305c, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_PPMU_D0_MFD_QCH, 0x3064, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_PPMU_D1_MFD_QCH, 0x3068, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_CLK_MFD_NOCD_SW_RESET_QCH, 0x306c, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH, 0x3070, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH, 0x3074, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH, 0x3078, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH, 0x307c, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH, 0x3080, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH, 0x3084, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH, 0x3088, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH, 0x308c, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_SW_RESET_QCH, 0x3090, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_MFD_QCH, 0x3094, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_MFD_QCH_S0, 0x3098, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_MFD_QCH_S0, 0x309c, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_MFD_QCH_S0, 0x30a0, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_SYSREG_MFD_QCH, 0x30a4, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_VGEN_LITE_MFD_QCH, 0x30a8, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_QCH_CON_BIC_APB_S_MIF_QCH, 0x3044, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_APB, 0x3048, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_REF0, 0x3054, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_REF1, 0x3058, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_MON0, 0x304c, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_MON1, 0x3050, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_DMYQCH_CON_CMU_MIF_CMUREF_QCH, 0x3000, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_QCH_CON_D_TZPC_MIF_QCH, 0x3008, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_QCH_CON_MIF_CMU_MIF_QCH, 0x300c, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_QCH_CON_QCH_ADAPTER_DDRPHY0_QCH, 0x3010, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_QCH_CON_QCH_ADAPTER_DDRPHY1_QCH, 0x3014, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_QCH_CON_QCH_ADAPTER_PPC_DEBUG0_QCH, 0x3018, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_QCH_CON_QCH_ADAPTER_PPC_DEBUG1_QCH, 0x301c, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_QCH_CON_QCH_ADAPTER_SMC0_QCH, 0x3020, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_QCH_CON_QCH_ADAPTER_SMC1_QCH, 0x3024, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_QCH_CON_SFMPU_P_MIF_QCH, 0x3028, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_MIF_QCH, 0x302c, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_QCH_CON_SMC0_QCH, 0x3030, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_QCH_CON_SMC1_QCH, 0x3034, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_QCH_CON_SPC_MIF_QCH, 0x3038, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_QCH_CON_SPMPU_P_MIF_QCH, 0x303c, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_QCH_CON_SYSREG_MIF_QCH, 0x3040, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_QCH_CON_ADC_MISC_QCH, 0x30e4, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_BICM_AXI_D_MISC_QCH_APB, 0x3028, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_BICM_AXI_D_MISC_QCH_AXI, 0x30f4, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_BICS_APB_P_MISC_QCH, 0x311c, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_D_TZPC_MISC_QCH, 0x302c, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_GIC_QCH, 0x3030, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_LH_ACEL_SI_D_MISC_QCH, 0x304c, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH, 0x3034, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_L_ICC_CLUSTER1_GIC_QCH, 0x3038, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_L_ICC_CLUSTER2_GIC_QCH, 0x303c, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH, 0x3040, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER1_QCH, 0x30e8, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER2_QCH, 0x3048, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_ID_MISC_QCH, 0x30ec, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_ID_MISC_QCH, 0x30f0, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_MCT0_MISC_QCH, 0x3050, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_MCT1_MISC_QCH, 0x3120, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_MISC_CMU_MISC_QCH, 0x3054, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_DMYQCH_CON_OTP_QCH, 0x3000, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_OTP_CON_BIRA_QCH, 0x3058, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_OTP_CON_BISR_QCH, 0x305c, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_OTP_CON_TOP_QCH, 0x3060, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_PDMA0_QCH, 0x3064, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_PDMA1_QCH, 0x3068, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_PDMA2_QCH, 0x306c, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_PDMA3_QCH, 0x3070, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_PDMA4_QCH, 0x3074, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_PPMU_D0_MISC_QCH, 0x3078, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_PPMU_D1_MISC_QCH, 0x30f8, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_QE_D_GIC_QCH, 0x30fc, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_QE_D_PDMA0_QCH, 0x307c, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_QE_D_PDMA1_QCH, 0x3080, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_QE_D_PDMA2_QCH, 0x3084, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_QE_D_PDMA3_QCH, 0x3088, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_QE_D_PDMA4_QCH, 0x308c, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_QE_D_SPDMA0_QCH, 0x3090, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_QE_D_SPDMA1_QCH, 0x3094, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_SFMPU_P_MISC_QCH, 0x3124, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_MISC_QCH, 0x309c, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_MISC_GIC_QCH, 0x3098, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_SPDMA0_QCH, 0x30a0, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_SPDMA1_QCH, 0x30a4, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_MISC_QCH, 0x30a8, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_MISC_QCH, 0x30ac, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S1_MISC_QCH, 0x3100, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S1_PMMU0_MISC_QCH, 0x3104, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_SYSREG_MISC_QCH, 0x30b0, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_SYSREG_MISC_1_QCH, 0x30b4, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_SYSREG_MISC_2_QCH, 0x30b8, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_TMU_SUB0_QCH, 0x3108, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_TMU_SUB1_QCH, 0x310c, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_TMU_TOP_QCH, 0x3110, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_VGEN_D_GIC_QCH, 0x3114, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_VGEN_D_PDMA0_QCH, 0x30bc, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_VGEN_D_PDMA1_QCH, 0x30c0, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_VGEN_D_PDMA2_QCH, 0x30c4, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_VGEN_D_PDMA3_QCH, 0x30c8, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_VGEN_D_PDMA4_QCH, 0x30cc, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_VGEN_D_SPDMA0_QCH, 0x30d0, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_VGEN_D_SPDMA1_QCH, 0x30d4, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_VOLMON_INT_QCH, 0x3118, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_WDT_CLUSTER0_QCH, 0x30d8, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_WDT_CLUSTER1_QCH, 0x30dc, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_QCH_CON_BDU_QCH, 0x30a0, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_BIC_APB_P_NOCL0_QCH, 0x31d4, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_DMYQCH_CON_CMU_NOCL0_CMUREF_QCH, 0x3000, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_D_TZPC_NOCL0_QCH, 0x30a4, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_LH_ACEL_MI_D0_G3D_QCH, 0x30a8, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_LH_ACEL_MI_D1_G3D_QCH, 0x30ac, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_LH_ACEL_MI_D2_G3D_QCH, 0x30b0, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_LH_ACEL_MI_D3_G3D_QCH, 0x30b4, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_G_NOCL1_QCH, 0x30b8, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_G_NOCL2_QCH, 0x30bc, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_LG_DNC_NOCL0_QCH, 0x30c0, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_LH_ATB_SI_T_BDU_QCH, 0x30c4, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_LH_CHI_MI_D_CLUSTER0_QCH, 0x30c8, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_LH_CHI_MI_D_CLUSTER1_QCH, 0x30cc, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_LH_CHI_MI_D_CLUSTER2_QCH, 0x30d0, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_LH_TAXI_MI_D0_NOCL1_NOCL0_QCH, 0x30d4, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_LH_TAXI_MI_D0_NOCL2_NOCL0_QCH, 0x30d8, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_LH_TAXI_MI_D1_NOCL1_NOCL0_QCH, 0x30dc, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_LH_TAXI_MI_D1_NOCL2_NOCL0_QCH, 0x30e0, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_LH_TAXI_MI_D2_NOCL1_NOCL0_QCH, 0x30e4, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_LH_TAXI_MI_D2_NOCL2_NOCL0_QCH, 0x30e8, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_LH_TAXI_MI_D3_NOCL1_NOCL0_QCH, 0x30ec, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_LH_TAXI_MI_D3_NOCL2_NOCL0_QCH, 0x30f0, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1_QCH, 0x30f4, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2_QCH, 0x30f8, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_NOCL0_CMU_NOCL0_QCH, 0x30fc, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_PPC_G_SCI_QCH, 0x3100, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_PPMU_D0_TREX_QCH, 0x3104, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_PPMU_D1_TREX_QCH, 0x3108, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_PPMU_D2_TREX_QCH, 0x310c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_PPMU_D3_TREX_QCH, 0x3110, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_PPMU_DP0_SCI_QCH, 0x3114, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_PPMU_DP1_SCI_QCH, 0x3118, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_PPMU_DP2_SCI_QCH, 0x311c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_PPMU_DP_TREX_QCH, 0x3120, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_PPMU_P_CPUCL0_QCH, 0x3124, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_PPMU_P_CPUCL1_QCH, 0x3128, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_PPMU_P_CPUCL2_QCH, 0x312c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_DMYQCH_CON_SCI_QCH, 0x3004, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_SCI_QCH_S, 0x3130, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_SFMPU_P_NOCL0_QCH, 0x31d8, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_CLUSTER0_NOCL0_QCH, 0x3134, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_CLUSTER1_NOCL0_QCH, 0x3138, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_CLUSTER2_NOCL0_QCH, 0x313c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_ALIVE_QCH, 0x3140, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_CMU_QCH, 0x3144, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH, 0x3148, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_CPUCL1_QCH, 0x314c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_CPUCL2_QCH, 0x3150, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_G3D_QCH, 0x3154, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MIF0_QCH, 0x3158, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MIF1_QCH, 0x315c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MIF2_QCH, 0x3160, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MIF3_QCH, 0x3164, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MISC_QCH, 0x316c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MISC_GIC_QCH, 0x3168, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_PERIC0_QCH, 0x3170, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_PERIC1_QCH, 0x3174, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_SYSREG_NOCL0_QCH, 0x3178, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_TREX_D_NOCL0_QCH, 0x317c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_TREX_P_NOCL0_QCH, 0x3180, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_WOW_D0_G3D_QCH, 0x3184, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_WOW_D0_SCI_QCH, 0x3188, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_WOW_D0_TREX_QCH, 0x318c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_WOW_D1_G3D_QCH, 0x3190, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_WOW_D1_SCI_QCH, 0x3194, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_WOW_D1_TREX_QCH, 0x3198, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_WOW_D2_G3D_QCH, 0x319c, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_WOW_D2_SCI_QCH, 0x31a0, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_WOW_D2_TREX_QCH, 0x31a4, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_WOW_D3_G3D_QCH, 0x31a8, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_WOW_D3_SCI_QCH, 0x31ac, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_WOW_D3_TREX_QCH, 0x31b0, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_WOW_D4_SCI_QCH, 0x31b4, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_WOW_D5_SCI_QCH, 0x31b8, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_WOW_D6_SCI_QCH, 0x31bc, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_WOW_D7_SCI_QCH, 0x31c0, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_WOW_D_CPUCL0_QCH, 0x31c4, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_WOW_D_CPUCL1_QCH, 0x31c8, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_WOW_D_CPUCL2_QCH, 0x31cc, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_WOW_D_TREX_QURGENT_QCH, 0x31d0, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_QCH_CON_BIC_APB_P_NOCL1_QCH, 0x30c4, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_CACHEAID_NOCL1_QCH, 0x3084, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_DMYQCH_CON_CMU_NOCL1_CMUREF_QCH, 0x3000, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_D_TZPC_NOCL1_QCH, 0x3088, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_LH_ACEL_MI_D0_HSI0_QCH, 0x308c, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_LH_ACEL_MI_D0_HSI2_QCH, 0x3090, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_LH_ACEL_MI_D1_HSI0_QCH, 0x3094, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_LH_ACEL_MI_D1_HSI2_QCH, 0x3098, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_LH_ACEL_MI_D_MISC_QCH, 0x30cc, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_LH_ACEL_MI_D_SSP_QCH, 0x309c, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_G_NOCL1_QCH, 0x30a0, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_D0_MFC_QCH, 0x30d4, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_D0_MFD_QCH, 0x30f8, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_D1_MFC_QCH, 0x3110, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_D1_MFD_QCH, 0x3138, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_D_ALIVE_QCH, 0x30a4, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_D_AUD_QCH, 0x30a8, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_D_G3D_PTW_QCH, 0x30ac, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_D_SFI_QCH, 0x30b0, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_G_CSSYS_QCH, 0x30b4, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_LH_TAXI_MI_D0_DNC_QCH, 0x30b8, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_LH_TAXI_MI_D1_DNC_QCH, 0x30c0, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_LH_TAXI_MI_D2_DNC_QCH, 0x30c8, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_LH_TAXI_MI_D3_DNC_QCH, 0x30d0, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1_QCH, 0x30d8, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_LH_TAXI_SI_D0_NOCL1_NOCL0_QCH, 0x30dc, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_LH_TAXI_SI_D1_NOCL1_NOCL0_QCH, 0x30e0, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_LH_TAXI_SI_D2_NOCL1_NOCL0_QCH, 0x30e4, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_LH_TAXI_SI_D3_NOCL1_NOCL0_QCH, 0x30e8, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_NOCL1_CMU_NOCL1_QCH, 0x30ec, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_PPMU_D0_NOCL1_QCH, 0x3100, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_PPMU_D1_NOCL1_QCH, 0x3104, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_PPMU_D2_NOCL1_QCH, 0x3108, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_PPMU_D3_NOCL1_QCH, 0x310c, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_PPMU_D_ALIVE_QCH, 0x30f0, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_PPMU_D_G3DMMU_QCH, 0x30fc, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_PPMU_G_CSSYS_QCH, 0x30f4, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_PPMU_P_HSI0_QCH, 0x313c, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_SFMPU_P_NOCL1_QCH, 0x3140, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_AUD_QCH, 0x3114, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_DNC_QCH, 0x3118, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_HSI0_QCH, 0x311c, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_HSI2_QCH, 0x3120, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MFC_QCH, 0x3144, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MFD_QCH, 0x3148, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_SFI_QCH, 0x3124, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_SSP_QCH, 0x3128, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_SYSREG_NOCL1_QCH, 0x312c, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_TREX_D_NOCL1_QCH, 0x3130, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_TREX_P_NOCL1_QCH, 0x3134, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_QCH_CON_BIC_APB_P_NOCL2_QCH, 0x3024, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_CACHEAID_NOCL2_QCH, 0x30a4, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_DMYQCH_CON_CMU_NOCL2_CMUREF_QCH, 0x3000, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_D_TZPC_NOCL2_QCH, 0x30a8, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_LH_ACEL_MI_D0_M2M_QCH, 0x30ac, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_LH_ACEL_MI_D1_M2M_QCH, 0x30b0, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_LH_ACEL_MI_D_HSI1_QCH, 0x30b4, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_G_NOCL2_QCH, 0x30b8, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_D0_DPUF0_QCH, 0x30c0, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_D0_DPUF1_QCH, 0x30c4, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_D0_DPUF2_QCH, 0x30c8, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_D0_SNW_QCH, 0x30d4, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_D1_DPUF0_QCH, 0x30dc, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_D1_DPUF1_QCH, 0x30e0, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_D1_DPUF2_QCH, 0x30e4, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_D1_SNW_QCH, 0x30f0, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_D2_SNW_QCH, 0x30f4, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_D_ACC_QCH, 0x30bc, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_D_ISP_QCH, 0x30f8, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_D_TAA_QCH, 0x3100, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2_QCH, 0x3104, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_LH_TAXI_SI_D0_NOCL2_NOCL0_QCH, 0x3108, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_LH_TAXI_SI_D1_NOCL2_NOCL0_QCH, 0x310c, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_LH_TAXI_SI_D2_NOCL2_NOCL0_QCH, 0x3110, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_LH_TAXI_SI_D3_NOCL2_NOCL0_QCH, 0x3114, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_NOCL2_CMU_NOCL2_QCH, 0x3118, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_PPMU_D0_NOCL2_QCH, 0x311c, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_PPMU_D1_NOCL2_QCH, 0x3120, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_PPMU_D2_NOCL2_QCH, 0x3124, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_PPMU_D3_NOCL2_QCH, 0x3128, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_SFMPU_P_NOCL2_QCH, 0x3028, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_ACC_QCH, 0x312c, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPTX_QCH, 0x3130, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPUB_QCH, 0x3134, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPUF0_QCH, 0x3138, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPUF1_QCH, 0x313c, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPUF2_QCH, 0x3140, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_HSI1_QCH, 0x3144, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_ISP_QCH, 0x3148, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_M2M_QCH, 0x314c, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_SNW_QCH, 0x3158, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_P_TAA_QCH, 0x315c, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_SYSREG_NOCL2_QCH, 0x3160, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_TREX_D_NOCL2_QCH, 0x3164, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_TREX_P_NOCL2_QCH, 0x3168, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_QCH_CON_D_TZPC_PERIC0_QCH, 0x3004, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_GPIO_PERIC0_QCH, 0x3008, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_I3C0_QCH_P, 0x300c, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_I3C0_QCH_S, 0x3010, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_I3C1_QCH_S, 0x3018, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_I3C1_QCH_P, 0x3014, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_I3C2_QCH_P, 0x301c, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_I3C2_QCH_S, 0x3020, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_I3C3_QCH_S, 0x3028, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_I3C3_QCH_P, 0x3024, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_PERIC0_CMU_PERIC0_QCH, 0x3030, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_PWM_QCH, 0x3034, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_SFMPU_P_PERIC0_QCH, 0x3084, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_PERIC0_QCH, 0x302c, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_SYSREG_PERIC0_QCH, 0x3038, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_USI00_I2C_QCH, 0x3080, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_USI00_USI_QCH, 0x303c, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_USI01_I2C_QCH, 0x3040, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_USI01_USI_QCH, 0x3044, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_USI02_I2C_QCH, 0x3048, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_USI02_USI_QCH, 0x304c, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_USI03_I2C_QCH, 0x3050, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_USI03_USI_QCH, 0x3054, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_USI04_I2C_QCH, 0x3058, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_USI04_USI_QCH, 0x305c, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_USI05_I2C_QCH, 0x3060, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_USI05_USI_QCH, 0x3064, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_USI06_I2C_QCH, 0x3068, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_USI06_USI_QCH, 0x306c, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_USI07_I2C_QCH, 0x3070, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_USI07_USI_QCH, 0x3074, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_USI08_I2C_QCH, 0x3078, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_USI08_USI_QCH, 0x307c, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_QCH_CON_D_TZPC_PERIC1_QCH, 0x3004, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_GPIO_PERIC1_QCH, 0x3008, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_I3C4_QCH_P, 0x300c, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_I3C4_QCH_S, 0x3010, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_I3C5_QCH_P, 0x3014, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_I3C5_QCH_S, 0x3018, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_I3C6_QCH_P, 0x301c, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_I3C6_QCH_S, 0x3020, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_I3C7_QCH_P, 0x3024, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_I3C7_QCH_S, 0x3028, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_PERIC1_CMU_PERIC1_QCH, 0x302c, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_SFMPU_P_PERIC1_QCH, 0x3080, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_PERIC1_QCH, 0x3030, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_SYSREG_PERIC1_QCH, 0x3034, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_USI09_I2C_QCH, 0x3038, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_USI09_USI_QCH, 0x303c, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_USI10_I2C_QCH, 0x3040, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_USI10_USI_QCH, 0x3044, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_USI11_I2C_QCH, 0x3048, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_USI11_USI_QCH, 0x304c, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_USI12_I2C_QCH, 0x3050, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_USI12_USI_QCH, 0x3054, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_USI13_I2C_QCH, 0x3058, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_USI13_USI_QCH, 0x305c, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_USI14_I2C_QCH, 0x3060, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_USI14_USI_QCH, 0x3064, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_USI15_I2C_QCH, 0x3068, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_USI15_USI_QCH, 0x306c, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_USI16_I2C_QCH, 0x3070, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_USI16_USI_QCH, 0x3074, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_USI17_I2C_QCH, 0x3078, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_QCH_CON_USI17_USI_QCH, 0x307c, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_DMYQCH_CON_BIS_S2D_QCH, 0x3000, V920_EVT2_CMU_S2D),
	SFR(V920_EVT2_QCH_CON_S2D_CMU_S2D_QCH, 0x3008, V920_EVT2_CMU_S2D),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH, 0x300c, V920_EVT2_CMU_S2D),
	SFR(V920_EVT2_QCH_CON_BIC_APB_S_SDMA_QCH, 0x30f0, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_D_TZPC_SDMA_QCH, 0x303c, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_IP_SDMA_WRAP_QCH, 0x3040, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_IP_SDMA_WRAP_QCH_2, 0x30f4, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_DSP_SDMA_QCH, 0x30f8, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ0_GNPU0_SDMA_QCH, 0x30fc, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ0_GNPU1_SDMA_QCH, 0x3100, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ1_GNPU0_SDMA_QCH, 0x3104, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ1_GNPU1_SDMA_QCH, 0x3108, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ2_GNPU0_SDMA_QCH, 0x310c, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ2_GNPU1_SDMA_QCH, 0x3110, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ3_GNPU0_SDMA_QCH, 0x3114, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ3_GNPU1_SDMA_QCH, 0x3118, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ4_GNPU0_SDMA_QCH, 0x311c, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ4_GNPU1_SDMA_QCH, 0x3120, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ5_GNPU0_SDMA_QCH, 0x3124, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ5_GNPU1_SDMA_QCH, 0x3128, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR0_GNPU0_SDMA_QCH, 0x312c, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR0_GNPU1_SDMA_QCH, 0x3130, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR1_GNPU0_SDMA_QCH, 0x3134, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR1_GNPU1_SDMA_QCH, 0x3138, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR2_GNPU0_SDMA_QCH, 0x313c, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR2_GNPU1_SDMA_QCH, 0x3140, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU0_QCH, 0x3044, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU1_QCH, 0x3144, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU0_QCH, 0x3054, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU1_QCH, 0x305c, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU0_QCH, 0x304c, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU1_QCH, 0x3064, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU0_QCH, 0x3074, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU1_QCH, 0x3078, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU0_QCH, 0x3070, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU1_QCH, 0x3148, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU0_QCH, 0x314c, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU1_QCH, 0x3150, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU0_QCH, 0x3154, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU1_QCH, 0x3158, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH, 0x3048, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_LD_SRAM_DNC_SDMA_QCH, 0x315c, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_LD0_MMU_SDMA_DNC_QCH, 0x3050, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_LD1_MMU_SDMA_DNC_QCH, 0x3058, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_LD2_MMU_SDMA_DNC_QCH, 0x3060, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_LD3_MMU_SDMA_DNC_QCH, 0x3068, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_LD_SRAM_SDMA_DSP_QCH, 0x306c, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_SDMA_CMU_SDMA_QCH, 0x307c, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_SFMPU_P_SDMA_QCH, 0x3160, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_LP_DNC_SDMA_QCH, 0x3080, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_QCH_CON_SYSREG_SDMA_QCH, 0x3084, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_DMYQCH_CON_ADM_DAP_G_SFI_QCH, 0x3000, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_BAAW_D_SFI_QCH, 0x3064, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_BAAW_P_SFI_QCH, 0x3068, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_BICM_AXI_D0_SFI_QCH, 0x30bc, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_BICM_AXI_D0_SFI_QCH_AXI, 0x319c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_BICM_AXI_D1_SFI_QCH, 0x31a0, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_BICM_AXI_D1_SFI_QCH_AXI, 0x31a4, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_BICS_APB_P_SFI_QCH, 0x31a8, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_BICS_AXI_D0_SFI_QCH, 0x31ac, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_BICS_AXI_D0_SFI_QCH_AXI, 0x31b0, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_BICS_AXI_D1_SFI_QCH, 0x31b4, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_BICS_AXI_D1_SFI_QCH_AXI, 0x31b8, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_BICS_AXI_D2_SFI_QCH, 0x31bc, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_BICS_AXI_D2_SFI_QCH_AXI, 0x31c0, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_BICS_AXI_D3_SFI_QCH, 0x31c4, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_BICS_AXI_D3_SFI_QCH_AXI, 0x31c8, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_BICS_AXI_D4_SFI_QCH, 0x31cc, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_BICS_AXI_D4_SFI_QCH_AXI, 0x31d0, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_DMYQCH_CON_CAN_FD0_QCH, 0x3004, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_DMYQCH_CON_CAN_FD1_QCH, 0x3008, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_CLKMON0_QCH_APB, 0x3070, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_CLKMON0_QCH_REF0, 0x307c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_CLKMON0_QCH_REF1, 0x3080, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_CLKMON0_QCH_MON0, 0x3074, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_CLKMON0_QCH_MON1, 0x3078, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_CLKMON1_QCH_APB, 0x3084, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_CLKMON1_QCH_REF0, 0x3090, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_CLKMON1_QCH_REF1, 0x3094, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_CLKMON1_QCH_MON0, 0x3088, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_CLKMON1_QCH_MON1, 0x308c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_CLKMON2_QCH_APB, 0x3098, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_CLKMON2_QCH_REF0, 0x30a4, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_CLKMON2_QCH_REF1, 0x30a8, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_CLKMON2_QCH_MON0, 0x309c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_CLKMON2_QCH_MON1, 0x30a0, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_DMYQCH_CON_CLUSTER_SFI_QCH, 0x300c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_DMA_SFI_QCH, 0x30ac, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_D_SFPC_SFI_QCH, 0x30b0, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_D_TZPC_SFI_QCH, 0x30b4, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_DMYQCH_CON_FMU_QCH, 0x3010, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_GPIO_SFI_QCH, 0x30b8, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_INTMEM_SFI_QCH, 0x30c0, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_LH_ATB_SI_LT0_SFI_QCH, 0x30c4, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_LH_ATB_SI_LT1_SFI_QCH, 0x30c8, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_LH_ATB_SI_LT2_SFI_QCH, 0x30cc, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_LH_ATB_SI_LT3_SFI_QCH, 0x30d0, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_IDP0_SFI_QCH, 0x30d4, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_IDP1_SFI_QCH, 0x30d8, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_IP0_SFI_QCH, 0x30dc, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_IP1_SFI_QCH, 0x30e0, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_IP2_SFI_QCH, 0x30e4, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_IP3_SFI_QCH, 0x31d4, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_D_SFI_QCH, 0x30e8, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_IDP0_SFI_QCH, 0x30ec, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_IDP1_SFI_QCH, 0x30f0, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_IP0_SFI_QCH, 0x30f4, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_IP1_SFI_QCH, 0x30f8, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_IP2_SFI_QCH, 0x30fc, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_IP3_SFI_QCH, 0x31d8, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_MAILBOX_ABOX_QCH, 0x3100, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_MAILBOX_AP0_QCH, 0x3104, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_MAILBOX_AP1_QCH, 0x3108, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_MAILBOX_AP2_QCH, 0x310c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_MAILBOX_AP3_QCH, 0x3110, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_MAILBOX_AP4_QCH, 0x3114, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_MAILBOX_AP5_QCH, 0x3118, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_MAILBOX_AP6_QCH, 0x311c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_MAILBOX_AP7_QCH, 0x3120, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_MAILBOX_DNC_QCH, 0x3124, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_MAILBOX_SFI_QCH, 0x3128, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_MCT0_SFI_QCH, 0x312c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_MCT1_SFI_QCH, 0x3130, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_DMYQCH_CON_PLLCLKOUT_SFI_QCH, 0x3014, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_PPMU_D_SFI_QCH, 0x3134, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_ROM_CRC32_SFI_QCH, 0x3138, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_CLK_SFI_CPU0_QCH, 0x313c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_CLK_SFI_CPU1_QCH, 0x3140, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_CLK_SFI_CPU_ACLK_QCH, 0x31dc, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_SC_SFI_QCH, 0x3144, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_SFI_CMU_SFI_QCH, 0x31e0, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_SFMPU_P0_SFI_QCH, 0x3148, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_SFMPU_P1_SFI_QCH, 0x314c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_SFMPU_P2_SFI_QCH, 0x3150, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_SFMPU_P3_SFI_QCH, 0x3154, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_SFMPU_P4_SFI_QCH, 0x3158, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_SFMPU_P5_SFI_QCH, 0x3198, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_IP4_SFI_QCH, 0x31e4, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_SFI_QCH, 0x315c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_SI_IP4_SFI_QCH, 0x31e8, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_SFI_QCH, 0x3160, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_SFI_QCH, 0x3164, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_SYSREG_SFI_QCH, 0x3168, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_TMU_SFI_QCH, 0x316c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_USI18_USI_QCH, 0x3170, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_USI19_USI_QCH, 0x3174, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_USI20_USI_QCH, 0x3178, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_USI21_USI_QCH, 0x317c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_VGEN_LITE_D_SFI_QCH, 0x3180, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_VOLMON_QCH, 0x3184, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_WDT0_SFI_QCH, 0x3188, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_WDT1_SFI_QCH, 0x318c, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_XSPI_QCH_AXI, 0x3194, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_XSPI_QCH_APB, 0x3190, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_QCH_CON_BICM_AXI_D0_SNW_QCH, 0x3068, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_BICM_AXI_D0_SNW_QCH_AXI, 0x306c, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_BICM_AXI_D1_SNW_QCH, 0x3070, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_BICM_AXI_D1_SNW_QCH_AXI, 0x3074, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_BICM_AXI_D2_SNW_QCH, 0x3078, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_BICM_AXI_D2_SNW_QCH_AXI, 0x307c, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_BICM_AXI_D3_SNW_QCH, 0x3080, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_BICM_AXI_D3_SNW_QCH_AXI, 0x3084, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_BICS_APB_P_SNW_QCH, 0x3044, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_D_TZPC_SNW_QCH, 0x3018, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_L0_ISP_SNW_QCH, 0x3020, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_L_ACC_SNW_QCH, 0x301c, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_D0_SNW_QCH, 0x3024, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_D1_SNW_QCH, 0x3028, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_D2_SNW_QCH, 0x302c, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_PPMU_D0_SNW_QCH, 0x3030, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_PPMU_D1_SNW_QCH, 0x3034, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_PPMU_D2_SNW_QCH, 0x3038, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_QE_D0_SNW_QCH, 0x303c, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_QE_D1_SNW_QCH, 0x3048, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_QE_D2_SNW_QCH, 0x304c, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_QE_D3_SNW_QCH, 0x3050, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_SFMPU_P_SNW_QCH, 0x3058, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_SLH_AST_MI_L1_ISP_SNW_QCH, 0x3054, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_SNW_QCH, 0x308c, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_SNF0_QCH, 0x305c, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_SNF1_QCH, 0x3094, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_SNW_CMU_SNW_QCH, 0x3090, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_SNW_QCH_S0, 0x3098, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_SNW_QCH_S0, 0x309c, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU2_SNW_QCH_S0, 0x30a4, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_SNW_QCH_S0, 0x30a0, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_SYSREG_SNW_QCH, 0x30ac, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_VGEN_D0_SNW_QCH, 0x30b0, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_VGEN_D1_SNW_QCH, 0x30b4, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_VGEN_D2_SNW_QCH, 0x30b8, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_VGEN_D3_SNW_QCH, 0x3060, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_WRP_QCH, 0x3064, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_QCH_CON_BAAW_D_SSP_QCH, 0x300c, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_QCH_CON_BICS_APB_P_SSP_QCH, 0x304c, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_QCH_CON_D_TZPC_SSP_QCH, 0x3010, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_QCH_CON_LH_ACEL_SI_D_SSP_QCH, 0x3014, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_QCH_CON_LH_AXI_MI_ID_STRONG_QCH, 0x3018, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_QCH_CON_PPMU_D_SSP_QCH, 0x301c, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_QCH_CON_QE_D0_SSP_QCH, 0x3028, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_QCH_CON_QE_D1_SSP_QCH, 0x3024, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_QCH_CON_QE_D2_SSP_QCH, 0x3020, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_QCH_CON_RTIC_QCH, 0x302c, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_QCH_CON_SFMPU_P_SSP_QCH, 0x3050, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_SSP_QCH, 0x3034, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_QCH_CON_SSP_CMU_SSP_QCH, 0x3038, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_SSP_QCH, 0x303c, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_SSP_QCH, 0x3040, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_QCH_CON_SYSREG_SSP_QCH, 0x3044, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_QCH_CON_SECURITYCONTROLLER_QCH, 0x3030, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_QCH_CON_VGEN_LITE_D_SSP_QCH, 0x3048, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_QCH, 0x300c, V920_EVT2_CMU_STRONG),
	SFR(V920_EVT2_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_QCH, 0x3008, V920_EVT2_CMU_STRONG),
	SFR(V920_EVT2_DMYQCH_CON_STRONG_QCH, 0x3000, V920_EVT2_CMU_STRONG),
	SFR(V920_EVT2_QCH_CON_STRONG_CMU_STRONG_QCH, 0x3010, V920_EVT2_CMU_STRONG),
	SFR(V920_EVT2_QCH_CON_BICS_APB_P_TAA_QCH, 0x302c, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_QCH_CON_D_TZPC_TAA_QCH, 0x3010, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_QCH_CON_LH_AST_MI_L_ACC_TAA_QCH, 0x3014, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_QCH_CON_LH_AST_SI_L0_TAA_ISP_QCH, 0x3018, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_QCH_CON_LH_AXI_SI_D_TAA_QCH, 0x301c, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_QCH_CON_PPMU_D_TAA_QCH, 0x3020, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_QCH_CON_QE_D0_TAA_QCH, 0x3024, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_QCH_CON_SFMPU_P_TAA_QCH, 0x3050, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_QCH_CON_SLH_AST_SI_L1_TAA_ISP_QCH, 0x3030, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_QCH_CON_SLH_AXI_MI_P_TAA_QCH, 0x3034, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_TAA_QCH_S0, 0x3038, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_QCH_CON_SYSMMU_S0_TAA_QCH_S0, 0x303c, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_QCH_CON_SYSREG_TAA_QCH, 0x3040, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_QCH_CON_TAA_QCH, 0x3048, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_QCH_CON_TAA_CMU_TAA_QCH, 0x3044, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_QCH_CON_VGEN_D_TAA_QCH, 0x304c, V920_EVT2_CMU_TAA),
	SFR(V920_EVT2_ACC_CMU_ACC_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_ACC),
	SFR(V920_EVT2_APM_CMU_APM_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_APM),
	SFR(V920_EVT2_AUD_CMU_AUD_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_AUD),
	SFR(V920_EVT2_CMU_CMU_TOP_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_TOP),
	SFR(V920_EVT2_CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION, 0x804, V920_EVT2_CMU_CPUCL0),
	SFR(V920_EVT2_CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CPUCL1_EMBEDDED_CMU_CPUCL1_CONTROLLER_OPTION, 0x804, V920_EVT2_CMU_CPUCL1),
	SFR(V920_EVT2_CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_CPUCL2_EMBEDDED_CMU_CPUCL2_CONTROLLER_OPTION, 0x804, V920_EVT2_CMU_CPUCL2),
	SFR(V920_EVT2_DBGCORE_CMU_DBGCORE_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_DBGCORE),
	SFR(V920_EVT2_DNC_CMU_DNC_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_DNC),
	SFR(V920_EVT2_DPTX_CMU_DPTX_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_DPTX),
	SFR(V920_EVT2_DPUB_CMU_DPUB_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_DPUB),
	SFR(V920_EVT2_DPUF_CMU_DPUF_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_DPUF),
	SFR(V920_EVT2_DPUF1_CMU_DPUF1_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_DPUF1),
	SFR(V920_EVT2_DPUF2_CMU_DPUF2_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_DPUF2),
	SFR(V920_EVT2_DSP_CMU_DSP_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_DSP),
	SFR(V920_EVT2_G3D_CMU_G3D_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_G3D),
	SFR(V920_EVT2_GNPU_CMU_GNPU_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_GNPU),
	SFR(V920_EVT2_HSI0_CMU_HSI0_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_HSI0),
	SFR(V920_EVT2_HSI1_CMU_HSI1_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_HSI1),
	SFR(V920_EVT2_HSI2_CMU_HSI2_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_HSI2),
	SFR(V920_EVT2_ISP_CMU_ISP_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_ISP),
	SFR(V920_EVT2_M2M_CMU_M2M_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_M2M),
	SFR(V920_EVT2_MFC_CMU_MFC_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_MFC),
	SFR(V920_EVT2_MFD_CMU_MFD_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_MFD),
	SFR(V920_EVT2_MIF_CMU_MIF_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_MIF),
	SFR(V920_EVT2_MISC_CMU_MISC_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_MISC),
	SFR(V920_EVT2_NOCL0_CMU_NOCL0_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_NOCL0),
	SFR(V920_EVT2_NOCL1_CMU_NOCL1_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_NOCL1),
	SFR(V920_EVT2_NOCL2_CMU_NOCL2_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_NOCL2),
	SFR(V920_EVT2_PERIC0_CMU_PERIC0_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_PERIC0),
	SFR(V920_EVT2_PERIC1_CMU_PERIC1_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_PERIC1),
	SFR(V920_EVT2_S2D_CMU_S2D_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_S2D),
	SFR(V920_EVT2_SDMA_CMU_SDMA_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_SDMA),
	SFR(V920_EVT2_SFI_CMU_SFI_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_SFI),
	SFR(V920_EVT2_SNW_CMU_SNW_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_SNW),
	SFR(V920_EVT2_SSP_CMU_SSP_CONTROLLER_OPTION, 0x804, V920_EVT2_CMU_SSP),
	SFR(V920_EVT2_STRONG_CMU_STRONG_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_STRONG),
	SFR(V920_EVT2_TAA_CMU_TAA_CONTROLLER_OPTION, 0x800, V920_EVT2_CMU_TAA),
};

unsigned int v920_evt2_cmucal_sfr_access_size = 10728;
struct sfr_access v920_evt2_cmucal_sfr_access_list[] = {
	SFR_ACCESS(V920_EVT2_PLL_LOCKTIME_PLL_AUD_PLL_LOCK_TIME, 0, 20, V920_EVT2_PLL_LOCKTIME_PLL_AUD),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_AUD_ENABLE, 31, 1, V920_EVT2_PLL_CON3_PLL_AUD),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_AUD_STABLE, 29, 1, V920_EVT2_PLL_CON3_PLL_AUD),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_AUD_DIV_P, 8, 6, V920_EVT2_PLL_CON3_PLL_AUD),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_AUD_DIV_M, 16, 10, V920_EVT2_PLL_CON3_PLL_AUD),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_AUD_DIV_S, 0, 3, V920_EVT2_PLL_CON3_PLL_AUD),
	SFR_ACCESS(V920_EVT2_PLL_CON9_PLL_AUD_K, 0, 32, V920_EVT2_PLL_CON9_PLL_AUD),
	SFR_ACCESS(V920_EVT2_PLL_CON8_PLL_AUD_F, 0, 32, V920_EVT2_PLL_CON8_PLL_AUD),
	SFR_ACCESS(V920_EVT2_PLL_LOCKTIME_PLL_AVB_PLL_LOCK_TIME, 0, 20, V920_EVT2_PLL_LOCKTIME_PLL_AVB),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_AVB_ENABLE, 31, 1, V920_EVT2_PLL_CON3_PLL_AVB),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_AVB_STABLE, 29, 1, V920_EVT2_PLL_CON3_PLL_AVB),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_AVB_DIV_P, 8, 6, V920_EVT2_PLL_CON3_PLL_AVB),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_AVB_DIV_M, 16, 10, V920_EVT2_PLL_CON3_PLL_AVB),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_AVB_DIV_S, 0, 3, V920_EVT2_PLL_CON3_PLL_AVB),
	SFR_ACCESS(V920_EVT2_PLL_CON9_PLL_AVB_K, 0, 32, V920_EVT2_PLL_CON9_PLL_AVB),
	SFR_ACCESS(V920_EVT2_PLL_CON8_PLL_AVB_F, 0, 32, V920_EVT2_PLL_CON8_PLL_AVB),
	SFR_ACCESS(V920_EVT2_PLL_LOCKTIME_PLL_SHARED1_PLL_LOCK_TIME, 0, 20, V920_EVT2_PLL_LOCKTIME_PLL_SHARED1),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED1_ENABLE, 31, 1, V920_EVT2_PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED1_STABLE, 29, 1, V920_EVT2_PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED1_DIV_P, 8, 6, V920_EVT2_PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED1_DIV_M, 16, 10, V920_EVT2_PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED1_DIV_S, 0, 3, V920_EVT2_PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(V920_EVT2_PLL_CON9_PLL_SHARED1_K, 0, 32, V920_EVT2_PLL_CON9_PLL_SHARED1),
	SFR_ACCESS(V920_EVT2_PLL_CON8_PLL_SHARED1_F, 0, 32, V920_EVT2_PLL_CON8_PLL_SHARED1),
	SFR_ACCESS(V920_EVT2_PLL_LOCKTIME_PLL_SHARED4_PLL_LOCK_TIME, 0, 20, V920_EVT2_PLL_LOCKTIME_PLL_SHARED4),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED4_ENABLE, 31, 1, V920_EVT2_PLL_CON3_PLL_SHARED4),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED4_STABLE, 29, 1, V920_EVT2_PLL_CON3_PLL_SHARED4),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED4_DIV_P, 8, 6, V920_EVT2_PLL_CON3_PLL_SHARED4),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED4_DIV_M, 16, 10, V920_EVT2_PLL_CON3_PLL_SHARED4),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED4_DIV_S, 0, 3, V920_EVT2_PLL_CON3_PLL_SHARED4),
	SFR_ACCESS(V920_EVT2_PLL_CON9_PLL_SHARED4_K, 0, 32, V920_EVT2_PLL_CON9_PLL_SHARED4),
	SFR_ACCESS(V920_EVT2_PLL_CON8_PLL_SHARED4_F, 0, 32, V920_EVT2_PLL_CON8_PLL_SHARED4),
	SFR_ACCESS(V920_EVT2_PLL_LOCKTIME_PLL_SHARED3_PLL_LOCK_TIME, 0, 20, V920_EVT2_PLL_LOCKTIME_PLL_SHARED3),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED3_ENABLE, 31, 1, V920_EVT2_PLL_CON3_PLL_SHARED3),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED3_STABLE, 29, 1, V920_EVT2_PLL_CON3_PLL_SHARED3),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED3_DIV_P, 8, 6, V920_EVT2_PLL_CON3_PLL_SHARED3),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED3_DIV_M, 16, 10, V920_EVT2_PLL_CON3_PLL_SHARED3),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED3_DIV_S, 0, 3, V920_EVT2_PLL_CON3_PLL_SHARED3),
	SFR_ACCESS(V920_EVT2_PLL_CON9_PLL_SHARED3_K, 0, 32, V920_EVT2_PLL_CON9_PLL_SHARED3),
	SFR_ACCESS(V920_EVT2_PLL_CON8_PLL_SHARED3_F, 0, 32, V920_EVT2_PLL_CON8_PLL_SHARED3),
	SFR_ACCESS(V920_EVT2_PLL_LOCKTIME_PLL_SHARED2_PLL_LOCK_TIME, 0, 20, V920_EVT2_PLL_LOCKTIME_PLL_SHARED2),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED2_ENABLE, 31, 1, V920_EVT2_PLL_CON3_PLL_SHARED2),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED2_STABLE, 29, 1, V920_EVT2_PLL_CON3_PLL_SHARED2),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED2_DIV_P, 8, 6, V920_EVT2_PLL_CON3_PLL_SHARED2),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED2_DIV_M, 16, 10, V920_EVT2_PLL_CON3_PLL_SHARED2),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED2_DIV_S, 0, 3, V920_EVT2_PLL_CON3_PLL_SHARED2),
	SFR_ACCESS(V920_EVT2_PLL_CON9_PLL_SHARED2_K, 0, 32, V920_EVT2_PLL_CON9_PLL_SHARED2),
	SFR_ACCESS(V920_EVT2_PLL_CON8_PLL_SHARED2_F, 0, 32, V920_EVT2_PLL_CON8_PLL_SHARED2),
	SFR_ACCESS(V920_EVT2_PLL_LOCKTIME_PLL_SHARED0_PLL_LOCK_TIME, 0, 20, V920_EVT2_PLL_LOCKTIME_PLL_SHARED0),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED0_ENABLE, 31, 1, V920_EVT2_PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED0_STABLE, 29, 1, V920_EVT2_PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED0_DIV_P, 8, 6, V920_EVT2_PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED0_DIV_M, 16, 10, V920_EVT2_PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED0_DIV_S, 0, 3, V920_EVT2_PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(V920_EVT2_PLL_CON9_PLL_SHARED0_K, 0, 32, V920_EVT2_PLL_CON9_PLL_SHARED0),
	SFR_ACCESS(V920_EVT2_PLL_CON8_PLL_SHARED0_F, 0, 32, V920_EVT2_PLL_CON8_PLL_SHARED0),
	SFR_ACCESS(V920_EVT2_PLL_LOCKTIME_PLL_SHARED5_PLL_LOCK_TIME, 0, 20, V920_EVT2_PLL_LOCKTIME_PLL_SHARED5),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED5_ENABLE, 31, 1, V920_EVT2_PLL_CON3_PLL_SHARED5),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED5_STABLE, 29, 1, V920_EVT2_PLL_CON3_PLL_SHARED5),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED5_DIV_P, 8, 6, V920_EVT2_PLL_CON3_PLL_SHARED5),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED5_DIV_M, 16, 10, V920_EVT2_PLL_CON3_PLL_SHARED5),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SHARED5_DIV_S, 0, 3, V920_EVT2_PLL_CON3_PLL_SHARED5),
	SFR_ACCESS(V920_EVT2_PLL_CON9_PLL_SHARED5_K, 0, 32, V920_EVT2_PLL_CON9_PLL_SHARED5),
	SFR_ACCESS(V920_EVT2_PLL_CON8_PLL_SHARED5_F, 0, 32, V920_EVT2_PLL_CON8_PLL_SHARED5),
	SFR_ACCESS(V920_EVT2_PLL_LOCKTIME_PLL_MMC_PLL_LOCK_TIME, 0, 20, V920_EVT2_PLL_LOCKTIME_PLL_MMC),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_MMC_ENABLE, 31, 1, V920_EVT2_PLL_CON3_PLL_MMC),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_MMC_STABLE, 29, 1, V920_EVT2_PLL_CON3_PLL_MMC),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_MMC_DIV_P, 8, 6, V920_EVT2_PLL_CON3_PLL_MMC),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_MMC_DIV_M, 16, 10, V920_EVT2_PLL_CON3_PLL_MMC),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_MMC_DIV_S, 0, 3, V920_EVT2_PLL_CON3_PLL_MMC),
	SFR_ACCESS(V920_EVT2_PLL_CON9_PLL_MMC_K, 0, 32, V920_EVT2_PLL_CON9_PLL_MMC),
	SFR_ACCESS(V920_EVT2_PLL_CON8_PLL_MMC_F, 0, 32, V920_EVT2_PLL_CON8_PLL_MMC),
	SFR_ACCESS(V920_EVT2_PLL_LOCKTIME_PLL_CPUCL0_PLL_LOCK_TIME, 0, 20, V920_EVT2_PLL_LOCKTIME_PLL_CPUCL0),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_CPUCL0_ENABLE, 31, 1, V920_EVT2_PLL_CON3_PLL_CPUCL0),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_CPUCL0_STABLE, 29, 1, V920_EVT2_PLL_CON3_PLL_CPUCL0),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_CPUCL0_DIV_P, 8, 6, V920_EVT2_PLL_CON3_PLL_CPUCL0),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_CPUCL0_DIV_M, 16, 10, V920_EVT2_PLL_CON3_PLL_CPUCL0),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_CPUCL0_DIV_S, 0, 3, V920_EVT2_PLL_CON3_PLL_CPUCL0),
	SFR_ACCESS(V920_EVT2_PLL_CON9_PLL_CPUCL0_K, 0, 32, V920_EVT2_PLL_CON9_PLL_CPUCL0),
	SFR_ACCESS(V920_EVT2_PLL_CON8_PLL_CPUCL0_F, 0, 32, V920_EVT2_PLL_CON8_PLL_CPUCL0),
	SFR_ACCESS(V920_EVT2_PLL_LOCKTIME_PLL_CPUCL1_PLL_LOCK_TIME, 0, 20, V920_EVT2_PLL_LOCKTIME_PLL_CPUCL1),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_CPUCL1_ENABLE, 31, 1, V920_EVT2_PLL_CON3_PLL_CPUCL1),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_CPUCL1_STABLE, 29, 1, V920_EVT2_PLL_CON3_PLL_CPUCL1),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_CPUCL1_DIV_P, 8, 6, V920_EVT2_PLL_CON3_PLL_CPUCL1),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_CPUCL1_DIV_M, 16, 10, V920_EVT2_PLL_CON3_PLL_CPUCL1),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_CPUCL1_DIV_S, 0, 3, V920_EVT2_PLL_CON3_PLL_CPUCL1),
	SFR_ACCESS(V920_EVT2_PLL_CON9_PLL_CPUCL1_K, 0, 32, V920_EVT2_PLL_CON9_PLL_CPUCL1),
	SFR_ACCESS(V920_EVT2_PLL_CON8_PLL_CPUCL1_F, 0, 32, V920_EVT2_PLL_CON8_PLL_CPUCL1),
	SFR_ACCESS(V920_EVT2_PLL_LOCKTIME_PLL_CPUCL2_PLL_LOCK_TIME, 0, 20, V920_EVT2_PLL_LOCKTIME_PLL_CPUCL2),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_CPUCL2_ENABLE, 31, 1, V920_EVT2_PLL_CON3_PLL_CPUCL2),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_CPUCL2_STABLE, 29, 1, V920_EVT2_PLL_CON3_PLL_CPUCL2),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_CPUCL2_DIV_P, 8, 6, V920_EVT2_PLL_CON3_PLL_CPUCL2),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_CPUCL2_DIV_M, 16, 10, V920_EVT2_PLL_CON3_PLL_CPUCL2),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_CPUCL2_DIV_S, 0, 3, V920_EVT2_PLL_CON3_PLL_CPUCL2),
	SFR_ACCESS(V920_EVT2_PLL_CON9_PLL_CPUCL2_K, 0, 32, V920_EVT2_PLL_CON9_PLL_CPUCL2),
	SFR_ACCESS(V920_EVT2_PLL_CON8_PLL_CPUCL2_F, 0, 32, V920_EVT2_PLL_CON8_PLL_CPUCL2),
	SFR_ACCESS(V920_EVT2_PLL_LOCKTIME_PLL_G3D_PLL_LOCK_TIME, 0, 20, V920_EVT2_PLL_LOCKTIME_PLL_G3D),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_G3D_ENABLE, 31, 1, V920_EVT2_PLL_CON3_PLL_G3D),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_G3D_STABLE, 29, 1, V920_EVT2_PLL_CON3_PLL_G3D),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_G3D_DIV_P, 8, 6, V920_EVT2_PLL_CON3_PLL_G3D),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_G3D_DIV_M, 16, 10, V920_EVT2_PLL_CON3_PLL_G3D),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_G3D_DIV_S, 0, 3, V920_EVT2_PLL_CON3_PLL_G3D),
	SFR_ACCESS(V920_EVT2_PLL_CON9_PLL_G3D_K, 0, 32, V920_EVT2_PLL_CON9_PLL_G3D),
	SFR_ACCESS(V920_EVT2_PLL_CON8_PLL_G3D_F, 0, 32, V920_EVT2_PLL_CON8_PLL_G3D),
	SFR_ACCESS(V920_EVT2_PLL_LOCKTIME_PLL_ETH_PLL_LOCK_TIME, 0, 20, V920_EVT2_PLL_LOCKTIME_PLL_ETH),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_ETH_ENABLE, 31, 1, V920_EVT2_PLL_CON3_PLL_ETH),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_ETH_STABLE, 29, 1, V920_EVT2_PLL_CON3_PLL_ETH),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_ETH_DIV_P, 8, 6, V920_EVT2_PLL_CON3_PLL_ETH),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_ETH_DIV_M, 16, 10, V920_EVT2_PLL_CON3_PLL_ETH),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_ETH_DIV_S, 0, 3, V920_EVT2_PLL_CON3_PLL_ETH),
	SFR_ACCESS(V920_EVT2_PLL_CON9_PLL_ETH_K, 0, 32, V920_EVT2_PLL_CON9_PLL_ETH),
	SFR_ACCESS(V920_EVT2_PLL_CON8_PLL_ETH_F, 0, 32, V920_EVT2_PLL_CON8_PLL_ETH),
	SFR_ACCESS(V920_EVT2_PLL_LOCKTIME_PLL_MIF_MAIN_PLL_LOCK_TIME, 0, 20, V920_EVT2_PLL_LOCKTIME_PLL_MIF_MAIN),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_MIF_MAIN_ENABLE, 31, 1, V920_EVT2_PLL_CON3_PLL_MIF_MAIN),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_MIF_MAIN_STABLE, 29, 1, V920_EVT2_PLL_CON3_PLL_MIF_MAIN),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_MIF_MAIN_DIV_P, 8, 6, V920_EVT2_PLL_CON3_PLL_MIF_MAIN),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_MIF_MAIN_DIV_M, 16, 10, V920_EVT2_PLL_CON3_PLL_MIF_MAIN),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_MIF_MAIN_DIV_S, 0, 3, V920_EVT2_PLL_CON3_PLL_MIF_MAIN),
	SFR_ACCESS(V920_EVT2_PLL_LOCKTIME_PLL_MIF_S2D_PLL_LOCK_TIME, 0, 20, V920_EVT2_PLL_LOCKTIME_PLL_MIF_S2D),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_MIF_S2D_ENABLE, 31, 1, V920_EVT2_PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_MIF_S2D_STABLE, 29, 1, V920_EVT2_PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_MIF_S2D_DIV_P, 8, 6, V920_EVT2_PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_MIF_S2D_DIV_M, 16, 10, V920_EVT2_PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_MIF_S2D_DIV_S, 0, 3, V920_EVT2_PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(V920_EVT2_PLL_LOCKTIME_PLL_SFI_PLL_LOCK_TIME, 0, 20, V920_EVT2_PLL_LOCKTIME_PLL_SFI),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SFI_ENABLE, 31, 1, V920_EVT2_PLL_CON3_PLL_SFI),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SFI_STABLE, 29, 1, V920_EVT2_PLL_CON3_PLL_SFI),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SFI_DIV_P, 8, 6, V920_EVT2_PLL_CON3_PLL_SFI),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SFI_DIV_M, 16, 10, V920_EVT2_PLL_CON3_PLL_SFI),
	SFR_ACCESS(V920_EVT2_PLL_CON3_PLL_SFI_DIV_S, 0, 3, V920_EVT2_PLL_CON3_PLL_SFI),
	SFR_ACCESS(V920_EVT2_PLL_CON9_PLL_SFI_K, 0, 32, V920_EVT2_PLL_CON9_PLL_SFI),
	SFR_ACCESS(V920_EVT2_PLL_CON8_PLL_SFI_F, 0, 32, V920_EVT2_PLL_CON8_PLL_SFI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_APM_NOC_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_APM_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_APM_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_APM_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_APM_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_APM_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_APM_TIMER_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_APM_TIMER),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_APM_TIMER_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_APM_TIMER),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_APM_TIMER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_APM_TIMER),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_APM_SPMI_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLK_APM_SPMI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_APM_SPMI_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_APM_SPMI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_APM_SPMI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_APM_SPMI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_APM_DBGCORE_NOC_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLK_APM_DBGCORE_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_APM_DBGCORE_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_APM_DBGCORE_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_APM_DBGCORE_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_APM_DBGCORE_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF3_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF3),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF3_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF3),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF3),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF2_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF2),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF2_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF2),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF2),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF1_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF1),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF1_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF1),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF1),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF0_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF0),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF0_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF0),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF0),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_CPU_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_CPU),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_CPU_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_CPU),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_CPU),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF4_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF4),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF4_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF4),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF4),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF5_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF5),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF5_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF5),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF5),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF6_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF6),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF6_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF6),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF6),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_NOC_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_AVB_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_AVB),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_AVB_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_AVB),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_AVB_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_AVB),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_AUDIF_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_AUDIF),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_AUDIF_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_AUDIF),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_AUDIF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_AUDIF),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_AVB_ETH_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_AVB_ETH),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_AVB_ETH_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_AVB_ETH),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_AVB_ETH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_AVB_ETH),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF7_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF7),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF7_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF7),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF7_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF7),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF8_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF8),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF8_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF8),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF8_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF8),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF9_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF9),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF9_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF9),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF9_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIF9),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIFS0_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIFS0),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIFS0_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIFS0),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIFS0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIFS0),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIFS1_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIFS1),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIFS1_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIFS1),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIFS1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_AUD_UAIFS1),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MFC_MFC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MFC_MFC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MFC_MFC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_NOCL2_NOC_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_NOCL2_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_NOCL2_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_NOCL2_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_NOCL2_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_NOCL2_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUF0_NOC_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUF0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUF0_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUF0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUF0_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUF0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_TAA_NOC_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_TAA_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_TAA_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_TAA_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_TAA_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_TAA_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_ACC_NOC_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_ACC_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_ACC_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_ACC_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_ACC_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_ACC_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_ISP_NOC_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_ISP_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_ISP_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_ISP_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_ISP_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_ISP_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_AUD_CPU),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_AUD_CPU),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_AUD_CPU),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI1_USBDRD_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI1_USBDRD),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI1_USBDRD_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI1_USBDRD),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI1_USBDRD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI1_USBDRD),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CMU_CMUREF_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CMU_CMUREF),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CMU_CMUREF_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CMU_CMUREF),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CMU_CMUREF),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_APM_NOC_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_APM_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_APM_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_APM_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_APM_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_APM_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MFC_WFD_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MFC_WFD),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MFC_WFD_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MFC_WFD),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MFC_WFD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MFC_WFD),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_GNPU_NOC_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_GNPU_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_GNPU_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_GNPU_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_GNPU_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_GNPU_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUB_NOC_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUB_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUB_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUB_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUB_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUB_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI1_MMC_CARD_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI1_MMC_CARD),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI1_MMC_CARD_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI1_MMC_CARD),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI1_MMC_CARD),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_CMU_PLLCLKOUT_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLK_CMU_PLLCLKOUT),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_CMU_PLLCLKOUT_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_CMU_PLLCLKOUT),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_CMU_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_CMU_PLLCLKOUT),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPTX_NOC_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPTX_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPTX_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPTX_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPTX_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPTX_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUF1_NOC_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUF1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUF1_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUF1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUF1_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUF1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_AUD_NOC_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_AUD_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_AUD_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_AUD_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_AUD_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_AUD_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL1_CLUSTER_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL1_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL1_CLUSTER_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL1_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL1_CLUSTER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL1_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_NOCL1_NOC_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_NOCL1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_NOCL1_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_NOCL1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_NOCL1_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_NOCL1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_UFS_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_UFS),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_UFS_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_UFS),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_UFS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_UFS),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI2_ETHERNET_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI2_ETHERNET),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI2_ETHERNET_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI2_ETHERNET),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI2_ETHERNET),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DNC_NOC_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DNC_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DNC_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DNC_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DNC_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DNC_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_SNW_NOC_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_SNW_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_SNW_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_SNW_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_SNW_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_SNW_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL2_CLUSTER_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL2_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL2_CLUSTER_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL2_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL2_CLUSTER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL2_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DSP_NOC_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DSP_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DSP_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DSP_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DSP_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DSP_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_SDMA_NOC_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_SDMA_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_SDMA_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_SDMA_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_SDMA_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_SDMA_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUF2_NOC_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUF2_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUF2_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUF2_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUF2_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUF2_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MFD_NOC_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MFD_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MFD_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MFD_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MFD_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MFD_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MISC_NOC_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MISC_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MISC_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MISC_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MISC_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_MISC_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_SSP_NOC_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_SSP_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_SSP_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_SSP_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_SSP_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_SSP_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_M2M_NOC_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_M2M_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_M2M_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_M2M_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_M2M_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_M2M_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_M2M_JPEG_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_M2M_JPEG),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_M2M_JPEG_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_M2M_JPEG),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_M2M_JPEG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_M2M_JPEG),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUB_DSIM_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUB_DSIM),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUB_DSIM_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUB_DSIM),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUB_DSIM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPUB_DSIM),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_CMU_NOCP_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_CMU_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_CMU_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_CMU_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_CMU_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_CMU_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK0_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK0_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK1_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK1_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK2_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK2),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK2_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK2),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK2),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK3_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK3),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK3_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK3),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK3),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPTX_DPOSC_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPTX_DPOSC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPTX_DPOSC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPTX_DPOSC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPTX_DPOSC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_DPTX_DPOSC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_G3D_NOCP_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_G3D_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_G3D_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_G3D_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_G3D_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_G3D_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_ACC_ORB_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_ACC_ORB),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_ACC_ORB_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_ACC_ORB),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_ACC_ORB_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_ACC_ORB),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_GNPU_XMAA_SELECT, 0, 3, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_GNPU_XMAA),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_GNPU_XMAA_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_GNPU_XMAA),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_GNPU_XMAA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLKCMU_GNPU_XMAA),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL0_CORE_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL0_CORE),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL0_CORE_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL0_CORE),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL0_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL0_CORE),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CPUCL0_CMUREF_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CPUCL0_CMUREF),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CPUCL0_CMUREF_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CPUCL0_CMUREF),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CPUCL0_CMUREF),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL0_CLUSTER_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL0_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL0_CLUSTER_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL0_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL0_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL1_CORE_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL1_CORE),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL1_CORE_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL1_CORE),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL1_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL1_CORE),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CPUCL1_CMUREF_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CPUCL1_CMUREF),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CPUCL1_CMUREF_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CPUCL1_CMUREF),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CPUCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CPUCL1_CMUREF),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL1_CLUSTER_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL1_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL1_CLUSTER_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL1_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL1_CLUSTER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL1_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CPUCL2_CMUREF_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CPUCL2_CMUREF),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CPUCL2_CMUREF_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CPUCL2_CMUREF),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CPUCL2_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CPUCL2_CMUREF),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL2_CLUSTER_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL2_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL2_CLUSTER_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL2_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL2_CLUSTER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL2_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL2_CORE_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL2_CORE),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL2_CORE_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL2_CORE),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL2_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_CPUCL2_CORE),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_G3D_NOC_SELECT, 0, 2, V920_EVT2_CLK_CON_MUX_MUX_CLK_G3D_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_G3D_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_G3D_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_G3D_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_G3D_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_HSI1_USBDRD_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_HSI1_USBDRD),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_HSI1_USBDRD_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_HSI1_USBDRD),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_HSI1_USBDRD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_HSI1_USBDRD),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_HSI2_ETHERNET_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_HSI2_ETHERNET),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_HSI2_ETHERNET_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_HSI2_ETHERNET),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_HSI2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_HSI2_ETHERNET),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_MIF_CMUREF_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_MIF_CMUREF),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_MIF_CMUREF_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_MIF_CMUREF),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_MIF_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_MIF_CMUREF),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_MISC_GIC_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_MISC_GIC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_MISC_GIC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_MISC_GIC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_MISC_GIC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_MISC_GIC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_NOCL0_CMUREF_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_NOCL0_CMUREF),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_NOCL0_CMUREF_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_NOCL0_CMUREF),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_NOCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_NOCL0_CMUREF),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_NOCL1_CMUREF_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_NOCL1_CMUREF),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_NOCL1_CMUREF_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_NOCL1_CMUREF),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_NOCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_NOCL1_CMUREF),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_NOCL2_CMUREF_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_NOCL2_CMUREF),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_NOCL2_CMUREF_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_NOCL2_CMUREF),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_NOCL2_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_NOCL2_CMUREF),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI04_USI_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI04_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI04_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI04_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI04_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI04_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI05_USI_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI05_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI05_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI05_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI05_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI05_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_I3C_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_I3C),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_I3C_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_I3C),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_I3C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_I3C),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI06_USI_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI06_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI06_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI06_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI06_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI06_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI07_USI_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI07_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI07_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI07_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI07_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI07_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI08_USI_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI08_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI08_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI08_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI08_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC0_USI08_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI12_USI_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI12_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI12_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI12_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI12_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI12_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI13_USI_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI13_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI13_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI13_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI13_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI13_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI14_USI_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI14_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI14_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI14_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI14_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI14_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI15_USI_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI15_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI15_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI15_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI15_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI15_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI16_USI_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI16_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI16_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI16_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI16_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI16_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI17_USI_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI17_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI17_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI17_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI17_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_USI17_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_I3C_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_I3C),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_I3C_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_I3C),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_I3C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_PERIC1_I3C),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_S2D_CORE_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_S2D_CORE),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_S2D_CORE_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_S2D_CORE),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_S2D_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_S2D_CORE),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_PLLCLKOUT_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_PLLCLKOUT),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_PLLCLKOUT_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_PLLCLKOUT),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_PLLCLKOUT),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_USI18_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_USI18),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_USI18_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_USI18),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_USI18_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_USI18),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_USI19_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_USI19),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_USI19_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_USI19),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_USI19_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_USI19),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_USI20_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_USI20),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_USI20_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_USI20),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_USI20_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_USI20),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_USI21_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_USI21),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_USI21_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_USI21),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_USI21_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_USI21),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_XSPI_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_XSPI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_XSPI_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_XSPI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_XSPI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_XSPI),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_CAN0_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_CAN0),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_CAN0_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_CAN0),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_CAN0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_CAN0),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_CAN1_SELECT, 0, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_CAN1),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_CAN1_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_CAN1),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_CAN1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_SFI_CAN1),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_ACC_NOC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_ACC_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_ACC_NOC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_ACC_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_ACC_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_ACC_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_ACC_ORB_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_ACC_ORB_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_ACC_ORB_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_ACC_ORB_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_ACC_ORB_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_ACC_ORB_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_APM_NOC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_APM_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_APM_NOC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_APM_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_APM_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_APM_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKMUX_APM_RCO_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKMUX_APM_RCO_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKMUX_APM_RCO_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKMUX_APM_RCO_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKMUX_APM_RCO_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKMUX_APM_RCO_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLK_RCO_SPMI_PMIC_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLK_RCO_SPMI_PMIC),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLK_RCO_SPMI_PMIC_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLK_RCO_SPMI_PMIC),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLK_RCO_SPMI_PMIC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLK_RCO_SPMI_PMIC),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_AUD_CPU_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_AUD_CPU_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_AUD_CPU_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_AUD_CPU_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_AUD_CPU_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_AUD_CPU_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_AUD_NOC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_AUD_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_AUD_NOC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_AUD_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_AUD_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_AUD_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL0_CLUSTER_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL0_CLUSTER_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL0_CLUSTER_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL0_CLUSTER_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_CPUCL0_CLUSTER_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_CPUCL0_CLUSTER_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL1_CLUSTER_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL1_CLUSTER_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL1_CLUSTER_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL1_CLUSTER_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_CPUCL1_CLUSTER_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_CPUCL1_CLUSTER_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_CPUCL2_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_CPUCL2_SWITCH_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL2_CLUSTER_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL2_CLUSTER_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL2_CLUSTER_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_CPUCL2_CLUSTER_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_CPUCL2_CLUSTER_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_CPUCL2_CLUSTER_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLK_APM_DBGCORE_NOC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLK_APM_DBGCORE_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLK_APM_DBGCORE_NOC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLK_APM_DBGCORE_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLK_APM_DBGCORE_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLK_APM_DBGCORE_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_DNC_NOC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_DNC_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_DNC_NOC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_DNC_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_DNC_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_DNC_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_DPTX_NOC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_DPTX_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_DPTX_NOC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_DPTX_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_DPTX_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_DPTX_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_DPTX_DPGTC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_DPTX_DPGTC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_DPTX_DPGTC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_DPTX_DPGTC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_DPTX_DPGTC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_DPTX_DPGTC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_DPTX_DPOSC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_DPTX_DPOSC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_DPTX_DPOSC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_DPTX_DPOSC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_DPTX_DPOSC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_DPTX_DPOSC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_DPUB_NOC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_DPUB_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_DPUB_NOC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_DPUB_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_DPUB_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_DPUB_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_DPUB_DSIM_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_DPUB_DSIM_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_DPUB_DSIM_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_DPUB_DSIM_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_DPUB_DSIM_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_DPUB_DSIM_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_DPUF_NOC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_DPUF_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_DPUF_NOC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_DPUF_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_DPUF_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_DPUF_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_DPUF1_NOC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_DPUF1_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_DPUF1_NOC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_DPUF1_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_DPUF1_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_DPUF1_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_DPUF2_NOC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_DPUF2_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_DPUF2_NOC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_DPUF2_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_DPUF2_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_DPUF2_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_DSP_NOC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_DSP_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_DSP_NOC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_DSP_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_DSP_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_DSP_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_G3D_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_G3D_SWITCH_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_G3D_NOCP_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_G3D_NOCP_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_G3D_NOCP_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_G3D_NOCP_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_G3D_NOCP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_G3D_NOCP_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_GNPU_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_GNPU_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_GNPU_XMAA_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_GNPU_XMAA_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_HSI0_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_HSI0_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_HSI1_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_HSI1_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI1_MMC_CARD_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI1_MMC_CARD_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI1_MMC_CARD_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI1_MMC_CARD_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_HSI1_MMC_CARD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_HSI1_MMC_CARD_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI1_USBDRD_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI1_USBDRD_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI1_USBDRD_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI1_USBDRD_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_HSI1_USBDRD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_HSI1_USBDRD_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_HSI2_UFS_EMBD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_HSI2_UFS_EMBD_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI2_ETHERNET_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI2_ETHERNET_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI2_ETHERNET_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI2_ETHERNET_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_HSI2_ETHERNET_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_HSI2_ETHERNET_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI2_NOC_UFS_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI2_NOC_UFS_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI2_NOC_UFS_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI2_NOC_UFS_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_HSI2_NOC_UFS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_HSI2_NOC_UFS_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI2_NOC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI2_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI2_NOC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_HSI2_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_HSI2_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_HSI2_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_ISP_NOC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_ISP_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_ISP_NOC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_ISP_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_ISP_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_ISP_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_M2M_NOC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_M2M_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_M2M_NOC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_M2M_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_M2M_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_M2M_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_M2M_JPEG_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_M2M_JPEG_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_M2M_JPEG_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_M2M_JPEG_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_M2M_JPEG_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_M2M_JPEG_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_MFC_MFC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_MFC_MFC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_MFC_MFC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_MFC_MFC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_MFC_MFC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_MFC_MFC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_MFC_WFD_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_MFC_WFD_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_MFC_WFD_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_MFC_WFD_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_MFC_WFD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_MFC_WFD_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_MFD_NOC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_MFD_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_MFD_NOC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_MFD_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_MFD_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_MFD_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_CLKMUX_MIF_DDRPHY2X_MUX_SEL, 4, 2, V920_EVT2_PLL_CON0_CLKMUX_MIF_DDRPHY2X),
	SFR_ACCESS(V920_EVT2_PLL_CON0_CLKMUX_MIF_DDRPHY2X_BUSY, 16, 1, V920_EVT2_PLL_CON0_CLKMUX_MIF_DDRPHY2X),
	SFR_ACCESS(V920_EVT2_PLL_CON1_CLKMUX_MIF_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_CLKMUX_MIF_DDRPHY2X),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_MISC_NOC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_MISC_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_MISC_NOC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_MISC_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_MISC_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_MISC_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_NOCL0_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_NOCL0_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_NOCL1_NOC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_NOCL1_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_NOCL1_NOC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_NOCL1_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_NOCL1_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_NOCL1_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_NOCL2_NOC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_NOCL2_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_NOCL2_NOC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_NOCL2_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_NOCL2_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_NOCL2_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_PERIC0_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_PERIC0_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_PERIC0_IP_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_PERIC0_IP_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_PERIC0_IP_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_PERIC0_IP_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_PERIC0_IP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_PERIC0_IP_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_PERIC1_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_PERIC1_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_PERIC1_IP_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_PERIC1_IP_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_PERIC1_IP_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_PERIC1_IP_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_PERIC1_IP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_PERIC1_IP_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_MUX_SEL, 4, 2, V920_EVT2_PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D),
	SFR_ACCESS(V920_EVT2_PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_BUSY, 16, 1, V920_EVT2_PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D),
	SFR_ACCESS(V920_EVT2_PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_SDMA_NOC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_SDMA_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_SDMA_NOC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_SDMA_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_SDMA_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_SDMA_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_SNW_NOC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_SNW_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_SNW_NOC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_SNW_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_SNW_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_SNW_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_SSP_NOC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_SSP_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_SSP_NOC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_SSP_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_SSP_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_SSP_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_TAA_NOC_USER_MUX_SEL, 4, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_TAA_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON0_MUX_CLKCMU_TAA_NOC_USER_BUSY, 16, 1, V920_EVT2_PLL_CON0_MUX_CLKCMU_TAA_NOC_USER),
	SFR_ACCESS(V920_EVT2_PLL_CON1_MUX_CLKCMU_TAA_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PLL_CON1_MUX_CLKCMU_TAA_NOC_USER),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_DBGCORE_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_DBGCORE_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_CLK_DBGCORE_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_CLK_DBGCORE_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_OSCCLK_DBGCORE_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_OSCCLK_DBGCORE),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_OSCCLK_DBGCORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_OSCCLK_DBGCORE),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_FREE_OSCCLK_DBGCORE_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_FREE_OSCCLK_DBGCORE),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_FREE_OSCCLK_DBGCORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_FREE_OSCCLK_DBGCORE),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_HCHGEN_CLK_SFI_CPU_BUSY, 16, 1, V920_EVT2_CLK_CON_MUX_MUX_HCHGEN_CLK_SFI_CPU),
	SFR_ACCESS(V920_EVT2_CLK_CON_MUX_MUX_HCHGEN_CLK_SFI_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_MUX_MUX_HCHGEN_CLK_SFI_CPU),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_ACC_NOCP_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_ACC_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_ACC_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_ACC_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_ACC_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_ACC_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_APM_SPMI_DIVRATIO, 0, 5, V920_EVT2_CLK_CON_DIV_DIV_CLK_APM_SPMI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_APM_SPMI_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_APM_SPMI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_APM_SPMI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_APM_SPMI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_APM_DBGCORE_NOC_DIVRATIO, 0, 5, V920_EVT2_CLK_CON_DIV_DIV_CLK_APM_DBGCORE_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_APM_DBGCORE_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_APM_DBGCORE_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_APM_DBGCORE_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_APM_DBGCORE_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_CPU_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_CPU),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_CPU_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_CPU),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_CPU),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_AUDIF_DIVRATIO, 0, 9, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_AUDIF),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_AUDIF_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_AUDIF),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_AUDIF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_AUDIF),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF0_DIVRATIO, 0, 9, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF0),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF0_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF0),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF0),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF1_DIVRATIO, 0, 9, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF1),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF1_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF1),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF1),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF2_DIVRATIO, 0, 9, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF2),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF2_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF2),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF2),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF3_DIVRATIO, 0, 9, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF3),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF3_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF3),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF3),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_NOC_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_NOCP_DIVRATIO, 0, 2, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_CNT_DIVRATIO, 0, 9, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_CNT),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_CNT_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_CNT),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_CNT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_CNT),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_MCLK_DIVRATIO, 0, 8, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_MCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_MCLK_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_MCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_MCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_MCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF6_DIVRATIO, 0, 9, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF6),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF6_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF6),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF6),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF5_DIVRATIO, 0, 9, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF5),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF5_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF5),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF5),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF4_DIVRATIO, 0, 9, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF4),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF4_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF4),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF4),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_HCHGEN_CLK_AUD_CPU_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_HCHGEN_CLK_AUD_CPU),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_HCHGEN_CLK_AUD_CPU_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_HCHGEN_CLK_AUD_CPU),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_HCHGEN_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_HCHGEN_CLK_AUD_CPU),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLK_AUD_AVB_ETH_DIVRATIO, 0, 14, V920_EVT2_CLK_CON_DIV_CLK_AUD_AVB_ETH),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLK_AUD_AVB_ETH_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLK_AUD_AVB_ETH),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLK_AUD_AVB_ETH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLK_AUD_AVB_ETH),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF7_DIVRATIO, 0, 9, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF7),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF7_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF7),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF7_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF7),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF8_DIVRATIO, 0, 9, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF8),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF8_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF8),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF8_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF8),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF9_DIVRATIO, 0, 9, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF9),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF9_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF9),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF9_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIF9),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIFS0_DIVRATIO, 0, 9, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIFS0),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIFS0_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIFS0),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIFS0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIFS0),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIFS1_DIVRATIO, 0, 9, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIFS1),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIFS1_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIFS1),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIFS1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_AUD_UAIFS1),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_APM_NOC_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_CLKCMU_APM_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_APM_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_APM_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_APM_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_APM_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_PERIC0_NOC_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_PERIC0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_PERIC0_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_PERIC0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_PERIC0_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_PERIC0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI0_NOC_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_HSI0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI0_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_HSI0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI0_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_HSI0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DPUB_NOC_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_DPUB_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DPUB_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_DPUB_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DPUB_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_DPUB_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_MFC_MFC_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_MFC_MFC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_MFC_MFC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_MFC_MFC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_MFC_MFC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI1_NOC_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_HSI1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI1_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_HSI1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI1_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_HSI1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DPUF0_NOC_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_DPUF0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DPUF0_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_DPUF0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DPUF0_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_DPUF0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_PERIC1_NOC_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_PERIC1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_PERIC1_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_PERIC1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_PERIC1_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_PERIC1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_NOCL2_NOC_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_NOCL2_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_NOCL2_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_NOCL2_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_NOCL2_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_NOCL2_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_NOCL0_NOC_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_NOCL0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_NOCL0_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_NOCL0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_NOCL0_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_NOCL0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_TAA_NOC_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_TAA_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_TAA_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_TAA_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_TAA_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_TAA_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_ACC_NOC_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_ACC_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_ACC_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_ACC_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_ACC_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_ACC_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_ISP_NOC_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_ISP_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_ISP_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_ISP_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_ISP_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_ISP_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_AUD_CPU_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_CLKCMU_AUD_CPU),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_AUD_CPU_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_AUD_CPU),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_AUD_CPU),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL0_DBG_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI1_USBDRD_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_HSI1_USBDRD),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI1_USBDRD_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_HSI1_USBDRD),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI1_USBDRD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_HSI1_USBDRD),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_DIVRATIO, 0, 2, V920_EVT2_CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_MFC_WFD_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_MFC_WFD),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_MFC_WFD_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_MFC_WFD),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_MFC_WFD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_MFC_WFD),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_MIF_NOCP_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_MIF_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_MIF_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_MIF_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_MIF_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_MIF_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_PERIC0_IP_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_PERIC0_IP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_PERIC0_IP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_PERIC0_IP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_PERIC0_IP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_PERIC1_IP_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_PERIC1_IP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_PERIC1_IP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_PERIC1_IP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_PERIC1_IP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_GNPU_NOC_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_GNPU_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_GNPU_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_GNPU_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_GNPU_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_GNPU_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_G3D_SWITCH_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_G3D_SWITCH_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLK_CMU_PLLCLKOUT_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLK_CMU_PLLCLKOUT),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLK_CMU_PLLCLKOUT_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLK_CMU_PLLCLKOUT),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLK_CMU_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLK_CMU_PLLCLKOUT),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DPTX_NOC_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_DPTX_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DPTX_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_DPTX_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DPTX_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_DPTX_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DPUF1_NOC_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_DPUF1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DPUF1_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_DPUF1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DPUF1_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_DPUF1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DPTX_DPGTC_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_CLKCMU_DPTX_DPGTC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DPTX_DPGTC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_DPTX_DPGTC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DPTX_DPGTC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_DPTX_DPGTC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_AUD_NOC_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_AUD_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_AUD_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_AUD_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_AUD_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_AUD_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL1_CLUSTER_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL1_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL1_CLUSTER_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL1_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL1_CLUSTER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL1_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_NOCL1_NOC_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_NOCL1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_NOCL1_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_NOCL1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_NOCL1_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_NOCL1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI2_NOC_UFS_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_HSI2_NOC_UFS),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI2_NOC_UFS_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_HSI2_NOC_UFS),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI2_NOC_UFS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_HSI2_NOC_UFS),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI2_ETHERNET_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_CLKCMU_HSI2_ETHERNET),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI2_ETHERNET_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_HSI2_ETHERNET),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_HSI2_ETHERNET),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DNC_NOC_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_DNC_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DNC_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_DNC_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DNC_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_DNC_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_SNW_NOC_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_SNW_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_SNW_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_SNW_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_SNW_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_SNW_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL2_CLUSTER_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL2_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL2_CLUSTER_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL2_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL2_CLUSTER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_CPUCL2_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DSP_NOC_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_DSP_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DSP_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_DSP_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DSP_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_DSP_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_SDMA_NOC_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_SDMA_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_SDMA_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_SDMA_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_SDMA_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_SDMA_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DPUF2_NOC_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_DPUF2_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DPUF2_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_DPUF2_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DPUF2_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_DPUF2_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_MFD_NOC_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_MFD_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_MFD_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_MFD_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_MFD_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_MFD_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_MISC_NOC_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_MISC_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_MISC_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_MISC_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_MISC_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_MISC_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_SSP_NOC_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_SSP_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_SSP_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_SSP_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_SSP_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_SSP_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_M2M_NOC_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_M2M_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_M2M_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_M2M_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_M2M_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_M2M_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_M2M_JPEG_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_M2M_JPEG),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_M2M_JPEG_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_M2M_JPEG),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_M2M_JPEG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_M2M_JPEG),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DPUB_DSIM_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_DPUB_DSIM),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DPUB_DSIM_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_DPUB_DSIM),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DPUB_DSIM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_DPUB_DSIM),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI1_MMC_CARD_DIVRATIO, 0, 9, V920_EVT2_CLK_CON_DIV_CLKCMU_HSI1_MMC_CARD),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI1_MMC_CARD_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_HSI1_MMC_CARD),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_HSI1_MMC_CARD),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI2_NOC_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_HSI2_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI2_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_HSI2_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_HSI2_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_HSI2_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLK_ADD_CH_CLK_DIVRATIO, 0, 5, V920_EVT2_CLK_CON_DIV_CLK_ADD_CH_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLK_ADD_CH_CLK_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLK_ADD_CH_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLK_ADD_CH_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLK_ADD_CH_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CMU_NOCP_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_CMU_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CMU_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CMU_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CMU_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CMU_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CIS_MCLK3_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_CIS_MCLK3),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CIS_MCLK3_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_CIS_MCLK3),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CIS_MCLK3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_CIS_MCLK3),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CIS_MCLK0_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_CIS_MCLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CIS_MCLK0_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_CIS_MCLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CIS_MCLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_CIS_MCLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CIS_MCLK1_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_CIS_MCLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CIS_MCLK1_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_CIS_MCLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CIS_MCLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_CIS_MCLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CIS_MCLK2_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_CIS_MCLK2),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CIS_MCLK2_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_CIS_MCLK2),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_CIS_MCLK2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_CIS_MCLK2),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DPTX_DPOSC_DIVRATIO, 0, 5, V920_EVT2_CLK_CON_DIV_CLKCMU_DPTX_DPOSC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DPTX_DPOSC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_DPTX_DPOSC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_DPTX_DPOSC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_DPTX_DPOSC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_G3D_NOCP_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_CLKCMU_G3D_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_G3D_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_G3D_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_G3D_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_G3D_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_ACC_ORB_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_ACC_ORB),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_ACC_ORB_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_ACC_ORB),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_ACC_ORB_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_ACC_ORB),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_GNPU_XMAA_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLKCMU_GNPU_XMAA),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_GNPU_XMAA_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_GNPU_XMAA),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_GNPU_XMAA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_GNPU_XMAA),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL0_NOCP_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL0_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL0_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL0_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL0_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL0_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLK_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLK_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_MPCLK_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_MPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_MPCLK_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_MPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_MPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER0_MPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL1_SHORTSTOP_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL1_SHORTSTOP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL1_SHORTSTOP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL1_SHORTSTOP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL1_SHORTSTOP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL1_SHORTSTOP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_ACLK_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_ACLK_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_ATCLK_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_ATCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_ATCLK_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_ATCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_ATCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_ATCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_PERIPHCLK_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_PERIPHCLK_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL1_NOCP_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL1_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL1_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL1_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL1_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL1_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_PCLK_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_PCLK_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_MPCLK_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_MPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_MPCLK_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_MPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_MPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER1_MPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_PCLK_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_PCLK_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL2_NOCP_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL2_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL2_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL2_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL2_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL2_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL2_SHORTSTOP_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL2_SHORTSTOP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL2_SHORTSTOP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL2_SHORTSTOP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL2_SHORTSTOP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CPUCL2_SHORTSTOP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_PERIPHCLK_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_PERIPHCLK_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_ACLK_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_ACLK_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_ATCLK_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_ATCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_ATCLK_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_ATCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_ATCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_ATCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_MPCLK_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_MPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_MPCLK_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_MPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_MPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_CLUSTER2_MPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_DNC_NOCP_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_DNC_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_DNC_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_DNC_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_DNC_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_DNC_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_DPUB_NOCP_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_DPUB_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_DPUB_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_DPUB_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_DPUB_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_DPUB_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_DSIM_OSCCLK_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_DSIM_OSCCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_DSIM_OSCCLK_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_DSIM_OSCCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_DSIM_OSCCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_DSIM_OSCCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_DPUF_NOCP_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_DPUF_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_DPUF_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_DPUF_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_DPUF_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_DPUF_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_DPUF1_NOCP_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_DPUF1_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_DPUF1_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_DPUF1_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_DPUF1_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_DPUF1_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_DPUF2_NOCP_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_DPUF2_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_DPUF2_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_DPUF2_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_DPUF2_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_DPUF2_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_DSP_NOCP_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_DSP_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_DSP_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_DSP_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_DSP_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_DSP_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_GNPU_NOCP_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_GNPU_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_GNPU_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_GNPU_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_GNPU_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_GNPU_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_HSI0_PCIE_APB_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_HSI0_PCIE_APB),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_HSI0_PCIE_APB_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_HSI0_PCIE_APB),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_HSI0_PCIE_APB_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_HSI0_PCIE_APB),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_HSI2_ETHERNET_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_HSI2_ETHERNET),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_HSI2_ETHERNET_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_HSI2_ETHERNET),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_HSI2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_HSI2_ETHERNET),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_HSI2_ETHERNET_PTP_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_HSI2_ETHERNET_PTP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_HSI2_ETHERNET_PTP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_HSI2_ETHERNET_PTP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_HSI2_ETHERNET_PTP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_HSI2_ETHERNET_PTP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_ISP_NOCP_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_ISP_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_ISP_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_ISP_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_ISP_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_ISP_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_M2M_NOCP_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_M2M_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_M2M_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_M2M_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_M2M_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_M2M_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_MFC_NOCP_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_MFC_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_MFC_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_MFC_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_MFC_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_MFC_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_MFD_NOCP_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_MFD_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_MFD_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_MFD_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_MFD_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_MFD_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_MISC_NOCP_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_MISC_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_MISC_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_MISC_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_MISC_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_MISC_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_NOCL0_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_NOCL0_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_NOCL0_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_NOCL0_SCI_DIV2_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_NOCL0_SCI_DIV2),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_NOCL0_SCI_DIV2_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_NOCL0_SCI_DIV2),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_NOCL0_SCI_DIV2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_NOCL0_SCI_DIV2),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_NOCL1_NOCP_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_NOCL1_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_NOCL1_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_NOCL1_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_NOCL1_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_NOCL1_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_NOCL2_NOCP_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_NOCL2_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_NOCL2_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_NOCL2_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_NOCL2_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_NOCL2_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_I3C_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_I3C),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_I3C_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_I3C),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_I3C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_I3C),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI06_USI_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI06_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI06_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI06_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI06_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI06_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI07_USI_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI07_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI07_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI07_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI07_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI07_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI08_USI_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI08_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI08_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI08_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI08_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC0_USI08_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI14_USI_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI14_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI14_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI14_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI14_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI14_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_I3C_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_I3C),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_I3C_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_I3C),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_I3C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_PERIC1_I3C),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SDMA_NOCP_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_SDMA_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SDMA_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SDMA_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SDMA_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SDMA_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLK_SFI_PLLCLKOUT_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_CLK_SFI_PLLCLKOUT),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLK_SFI_PLLCLKOUT_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_CLK_SFI_PLLCLKOUT),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLK_SFI_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLK_SFI_PLLCLKOUT),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_USI18_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_USI18),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_USI18_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_USI18),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_USI18_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_USI18),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_USI20_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_USI20),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_USI20_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_USI20),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_USI20_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_USI20),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_USI19_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_USI19),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_USI19_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_USI19),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_USI19_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_USI19),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_NOCD_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_NOCD),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_NOCD_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_NOCD),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_NOCD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_NOCD),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CPU_ACLK_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CPU_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CPU_ACLK_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CPU_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CPU_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CPU_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CPU_ATCLK_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CPU_ATCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CPU_ATCLK_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CPU_ATCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CPU_ATCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CPU_ATCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CPU_PCLKDBG_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CPU_PCLKDBG),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CPU_PCLKDBG_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CPU_PCLKDBG),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CPU_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CPU_PCLKDBG),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CPU_CNTCLK_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CPU_CNTCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CPU_CNTCLK_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CPU_CNTCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CPU_CNTCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CPU_CNTCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_NOCP_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_XSPI_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_XSPI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_XSPI_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_XSPI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_XSPI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_XSPI),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_USI21_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_USI21),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_USI21_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_USI21),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_USI21_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_USI21),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CAN0_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CAN0),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CAN0_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CAN0),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CAN0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CAN0),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CAN1_DIVRATIO, 0, 4, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CAN1),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CAN1_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CAN1),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CAN1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SFI_CAN1),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SNW_NOCP_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_SNW_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SNW_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SNW_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SNW_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SNW_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SSP_NOCP_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_SSP_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SSP_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SSP_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_SSP_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_SSP_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_TAA_NOCP_DIVRATIO, 0, 3, V920_EVT2_CLK_CON_DIV_DIV_CLK_TAA_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_TAA_NOCP_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_TAA_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_TAA_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_TAA_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_G3D_NOCD_BUSY, 16, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_G3D_NOCD),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_G3D_NOCD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_G3D_NOCD),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_SLH_AXI_MI_P_ACC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_SLH_AXI_MI_P_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_SLH_AXI_MI_P_ACC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_SLH_AXI_MI_P_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_SLH_AXI_MI_P_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_SLH_AXI_MI_P_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AXI_SI_D_ACC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AXI_SI_D_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AXI_SI_D_ACC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AXI_SI_D_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AXI_SI_D_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AXI_SI_D_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_SNW_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_SNW_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_TAA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_TAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_TAA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_TAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_TAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_TAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_D_ACC_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_D_ACC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_D_ACC_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_D_ACC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_D_ACC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_D_ACC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_D_ACC_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_D_ACC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_D_ACC_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_D_ACC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_D_ACC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_D_ACC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_S0_PMMU0_ACC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_S0_PMMU0_ACC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_S0_PMMU0_ACC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_S0_PMMU0_ACC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_S0_PMMU0_ACC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_S0_PMMU0_ACC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_APB_ASYNC_ISPPRE0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_APB_ASYNC_ISPPRE0_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_APB_ASYNC_ISPPRE0_IPCLKPORT_PCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_APB_ASYNC_ISPPRE0_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_APB_ASYNC_ISPPRE0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_APB_ASYNC_ISPPRE0_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_D_ISPPRE_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_D_ISPPRE_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_D_ISPPRE_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_D_ISPPRE_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_D_ISPPRE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_D_ISPPRE_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_VGEN_LITE_D_ORBMCH_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_VGEN_LITE_D_ORBMCH_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_VGEN_LITE_D_ORBMCH_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_VGEN_LITE_D_ORBMCH_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_VGEN_LITE_D_ORBMCH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_VGEN_LITE_D_ORBMCH_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS3_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS3_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS3_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS3_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS3_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS3_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS4_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS4_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS4_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS4_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS4_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS4_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS5_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS5_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS5_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS5_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS5_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS5_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D0_ACC_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D0_ACC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D0_ACC_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D0_ACC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D0_ACC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D0_ACC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D1_ACC_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D1_ACC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D1_ACC_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D1_ACC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D1_ACC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D1_ACC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_SYSMMU_S0_ACC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_SYSMMU_S0_ACC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_SYSMMU_S0_ACC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_SYSMMU_S0_ACC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_SYSMMU_S0_ACC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_SYSMMU_S0_ACC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_CSIS_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_CSIS),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_CSIS_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_CSIS),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_CSIS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_CSIS),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS3_I_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS3_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS3_I_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS3_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS3_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS3_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS4_I_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS4_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS4_I_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS4_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS4_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS4_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS5_I_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS5_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS5_I_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS5_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS5_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS5_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_CSIS_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_CSIS_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_CSIS_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_CSIS_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_CSIS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_CSIS_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_US_128_256_D0_ACC_IPCLKPORT_MAINCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_US_128_256_D0_ACC_IPCLKPORT_MAINCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_US_128_256_D0_ACC_IPCLKPORT_MAINCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_US_128_256_D0_ACC_IPCLKPORT_MAINCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_US_128_256_D0_ACC_IPCLKPORT_MAINCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_US_128_256_D0_ACC_IPCLKPORT_MAINCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_SENSORVSYNC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_SENSORVSYNC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_SENSORVSYNC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_SENSORVSYNC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_SENSORVSYNC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_SENSORVSYNC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ORBMCH_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ORBMCH_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ORBMCH_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ORBMCH_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ORBMCH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_ORBMCH_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_ORBMCH_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_ORBMCH_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_ORBMCH_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_ORBMCH_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_ORBMCH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_ORBMCH_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_BICS_APB_P_ACC_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_BICS_APB_P_ACC_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_BICS_APB_P_ACC_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_BICS_APB_P_ACC_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_BICS_APB_P_ACC_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_BICS_APB_P_ACC_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_SFMPU_P_ACC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_SFMPU_P_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_SFMPU_P_ACC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_SFMPU_P_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_SFMPU_P_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_SFMPU_P_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_LH_AXI_SI_IP_ORBMCH_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_LH_AXI_SI_IP_ORBMCH_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_LH_AXI_SI_IP_ORBMCH_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_LH_AXI_SI_IP_ORBMCH_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_LH_AXI_SI_IP_ORBMCH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_LH_AXI_SI_IP_ORBMCH_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_LH_AXI_MI_IP_ORBMCH_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_LH_AXI_MI_IP_ORBMCH_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_LH_AXI_MI_IP_ORBMCH_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_LH_AXI_MI_IP_ORBMCH_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_LH_AXI_MI_IP_ORBMCH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_LH_AXI_MI_IP_ORBMCH_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D2_ACC_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D2_ACC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D2_ACC_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D2_ACC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D2_ACC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D2_ACC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_ORBMCH_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_ORBMCH_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_ORBMCH_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_ORBMCH_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_ORBMCH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_ORBMCH_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_BICM_AXI_D0_ACC_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_BICM_AXI_D0_ACC_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_BICM_AXI_D0_ACC_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_BICM_AXI_D0_ACC_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_BICM_AXI_D0_ACC_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_BICM_AXI_D0_ACC_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_BICM_AXI_D0_ACC_IPCLKPORT_I_AXICLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_BICM_AXI_D0_ACC_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_BICM_AXI_D0_ACC_IPCLKPORT_I_AXICLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_BICM_AXI_D0_ACC_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_BICM_AXI_D0_ACC_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_BICM_AXI_D0_ACC_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_APB_ASYNC_ORBMCH_IPCLKPORT_PCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_APB_ASYNC_ORBMCH_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_APB_ASYNC_ORBMCH_IPCLKPORT_PCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_APB_ASYNC_ORBMCH_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_APB_ASYNC_ORBMCH_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_APB_ASYNC_ORBMCH_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_I_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_GREBE_APM_IPCLKPORT_HCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_GREBE_APM_IPCLKPORT_HCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_GREBE_APM_IPCLKPORT_HCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_GREBE_APM_IPCLKPORT_HCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_GREBE_APM_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_GREBE_APM_IPCLKPORT_HCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_SPMI_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_SPMI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_SPMI_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_SPMI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_SPMI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_SPMI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APM_DTA_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APM_DTA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APM_DTA_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APM_DTA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APM_DTA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APM_DTA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_PMMU0_ALIVE_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_PMMU0_ALIVE_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_PMMU0_ALIVE_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_PMMU0_ALIVE_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_PMMU0_ALIVE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_PMMU0_ALIVE_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_ALIVE_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_ALIVE_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_ALIVE_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_ALIVE_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_ALIVE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_ALIVE_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SFMPU_ALIVE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SFMPU_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SFMPU_ALIVE_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SFMPU_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SFMPU_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SFMPU_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SPC_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SPC_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SPC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_SPMI_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_SPMI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_SPMI_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_SPMI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_SPMI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_SPMI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_XIU_D_ALIVE_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_XIU_D_ALIVE_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_XIU_D_ALIVE_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_XIU_D_ALIVE_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_XIU_D_ALIVE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_XIU_D_ALIVE_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SFMPU_INTMEM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SFMPU_INTMEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SFMPU_INTMEM_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SFMPU_INTMEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SFMPU_INTMEM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_SFMPU_INTMEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_BIC_APB_ALIVE_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_BIC_APB_ALIVE_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_BIC_APB_ALIVE_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_BIC_APB_ALIVE_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_BIC_APB_ALIVE_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_BIC_APB_ALIVE_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_PMU_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_PMU_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_PMU_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_PMU_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_PMU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_PMU_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_ASYNCAHB_MI_APM_IPCLKPORT_HCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_ASYNCAHB_MI_APM_IPCLKPORT_HCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_ASYNCAHB_MI_APM_IPCLKPORT_HCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_ASYNCAHB_MI_APM_IPCLKPORT_HCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_ASYNCAHB_MI_APM_IPCLKPORT_HCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_APM_UID_ASYNCAHB_MI_APM_IPCLKPORT_HCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5_B_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5_B),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5_B_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5_B),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5_B_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5_B),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP2_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP2),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP2_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP2),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP2),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD2_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD2_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_LH_AXI_MI_IP_AUD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_LH_AXI_MI_IP_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_LH_AXI_MI_IP_AUD_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_LH_AXI_MI_IP_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_LH_AXI_MI_IP_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_LH_AXI_MI_IP_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_LH_AXI_SI_IP_AUD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_LH_AXI_SI_IP_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_LH_AXI_SI_IP_AUD_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_LH_AXI_SI_IP_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_LH_AXI_SI_IP_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_LH_AXI_SI_IP_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_AUD_AVB_ETH_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_AUD_AVB_ETH),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_AUD_AVB_ETH_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_AUD_AVB_ETH),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_AUD_AVB_ETH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_AUD_AVB_ETH),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_XIU_D_AUD_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_XIU_D_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_XIU_D_AUD_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_XIU_D_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_XIU_D_AUD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_XIU_D_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF7_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF7),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF7_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF7),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF7_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF7),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF8_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF8),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF8_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF8),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF8_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF8),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF9_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF9),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF9_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF9),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF9_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF9),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF7_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF7_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF7_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF7_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF7_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF7_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF8_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF8_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF8_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF8_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF8_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF8_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF9_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF9_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF9_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF9_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF9_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF9_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIFS0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIFS0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIFS0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIFS0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIFS0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIFS0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIFS0_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIFS0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIFS0_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIFS0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIFS0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIFS0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK10_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK10_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK00_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK00_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK10_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK10_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK00_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK00_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIFS1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIFS1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIFS1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIFS1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIFS1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIFS1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIFS1_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIFS1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIFS1_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIFS1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIFS1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIFS1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_BICS_APB_P0_AUD_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_BICS_APB_P0_AUD_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_BICS_APB_P0_AUD_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_BICS_APB_P0_AUD_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_BICS_APB_P0_AUD_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_BICS_APB_P0_AUD_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_BICS_APB_P1_AUD_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_BICS_APB_P1_AUD_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_BICS_APB_P1_AUD_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_BICS_APB_P1_AUD_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_BICS_APB_P1_AUD_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_BICS_APB_P1_AUD_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_SFMPU_AUD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_SFMPU_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_SFMPU_AUD_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_SFMPU_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_SFMPU_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_SFMPU_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD2_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD2_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_APM_NOC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_APM_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_APM_NOC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_APM_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_APM_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_APM_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLKCMU_MIF_SWITCH_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLKCMU_MIF_SWITCH_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MFC_MFC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MFC_MFC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MFC_MFC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI1_MMC_CARD_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI1_MMC_CARD),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI1_MMC_CARD_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI1_MMC_CARD),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI1_MMC_CARD),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUF0_NOC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUF0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUF0_NOC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUF0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUF0_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUF0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_NOCL2_NOC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_NOCL2_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_NOCL2_NOC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_NOCL2_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_NOCL2_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_NOCL2_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_TAA_NOC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_TAA_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_TAA_NOC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_TAA_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_TAA_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_TAA_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_ACC_NOC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_ACC_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_ACC_NOC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_ACC_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_ACC_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_ACC_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_ISP_NOC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_ISP_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_ISP_NOC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_ISP_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_ISP_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_ISP_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_AUD_CPU),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_AUD_CPU),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_AUD_CPU),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI1_USBDRD_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI1_USBDRD),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI1_USBDRD_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI1_USBDRD),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI1_USBDRD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI1_USBDRD),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MFC_WFD_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MFC_WFD),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MFC_WFD_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MFC_WFD),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MFC_WFD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MFC_WFD),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_GNPU_NOC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_GNPU_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_GNPU_NOC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_GNPU_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_GNPU_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_GNPU_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_CMU_PLLCLKOUT_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_CMU_PLLCLKOUT),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_CMU_PLLCLKOUT_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_CMU_PLLCLKOUT),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_CMU_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_CMU_PLLCLKOUT),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPTX_NOC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPTX_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPTX_NOC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPTX_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPTX_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPTX_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUF1_NOC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUF1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUF1_NOC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUF1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUF1_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUF1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_AUD_NOC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_AUD_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_AUD_NOC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_AUD_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_AUD_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_AUD_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL1_CLUSTER_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL1_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL1_CLUSTER_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL1_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL1_CLUSTER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL1_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_CPUCL1_BOOST_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_CPUCL1_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_CPUCL1_BOOST_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_CPUCL1_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_CPUCL1_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_CPUCL1_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_NOCL0_BOOST_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_NOCL0_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_NOCL0_BOOST_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_NOCL0_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_NOCL0_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_NOCL0_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_NOCL2_BOOST_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_NOCL2_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_NOCL2_BOOST_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_NOCL2_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_NOCL2_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_NOCL2_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_NOCL1_NOC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_NOCL1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_NOCL1_NOC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_NOCL1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_NOCL1_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_NOCL1_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_NOCL1_BOOST_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_NOCL1_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_NOCL1_BOOST_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_NOCL1_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_NOCL1_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_NOCL1_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_UFS_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_UFS),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_UFS_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_UFS),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_UFS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_UFS),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI2_ETHERNET_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI2_ETHERNET),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI2_ETHERNET_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI2_ETHERNET),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI2_ETHERNET),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DNC_NOC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DNC_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DNC_NOC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DNC_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DNC_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DNC_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_SNW_NOC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_SNW_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_SNW_NOC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_SNW_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_SNW_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_SNW_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_CLUSTER_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_CLUSTER_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_CLUSTER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DSP_NOC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DSP_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DSP_NOC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DSP_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DSP_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DSP_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_SDMA_NOC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_SDMA_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_SDMA_NOC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_SDMA_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_SDMA_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_SDMA_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUF2_NOC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUF2_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUF2_NOC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUF2_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUF2_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUF2_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MFD_NOC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MFD_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MFD_NOC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MFD_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MFD_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MFD_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MISC_NOC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MISC_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MISC_NOC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MISC_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MISC_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_MISC_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_SSP_NOC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_SSP_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_SSP_NOC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_SSP_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_SSP_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_SSP_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_CPUCL2_BOOST_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_CPUCL2_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_CPUCL2_BOOST_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_CPUCL2_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_CPUCL2_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLKCMU_CMU_CPUCL2_BOOST),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_M2M_NOC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_M2M_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_M2M_NOC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_M2M_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_M2M_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_M2M_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_M2M_JPEG_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_M2M_JPEG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_M2M_JPEG_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_M2M_JPEG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_M2M_JPEG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_M2M_JPEG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUB_DSIM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUB_DSIM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUB_DSIM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUB_DSIM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUB_DSIM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPUB_DSIM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_ADD_CH_CLK_IPCLKPORT_ADD_CH_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_ADD_CH_CLK_IPCLKPORT_ADD_CH_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_ADD_CH_CLK_IPCLKPORT_ADD_CH_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_ADD_CH_CLK_IPCLKPORT_ADD_CH_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_ADD_CH_CLK_IPCLKPORT_ADD_CH_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_ADD_CH_CLK_IPCLKPORT_ADD_CH_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_ADD_CH_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_ADD_CH_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_ADD_CH_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_ADD_CH_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_ADD_CH_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_ADD_CH_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_CMU_NOCP_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_CMU_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_CMU_NOCP_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_CMU_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_CMU_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_CMU_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_SLH_AXI_MI_P_CMU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_SLH_AXI_MI_P_CMU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_SLH_AXI_MI_P_CMU_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_SLH_AXI_MI_P_CMU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_SLH_AXI_MI_P_CMU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_SLH_AXI_MI_P_CMU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_D_TZPC_CMU_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_D_TZPC_CMU_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_D_TZPC_CMU_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_D_TZPC_CMU_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_D_TZPC_CMU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_D_TZPC_CMU_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_SFR_APBIF_CMU_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_SFR_APBIF_CMU_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_SFR_APBIF_CMU_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_SFR_APBIF_CMU_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_SFR_APBIF_CMU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_SFR_APBIF_CMU_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK02_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK02),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK02_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK02),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK02_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK02),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK12_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK12),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK12_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK12),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK12_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK12),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK03_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK03),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK03_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK03),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK03_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK03),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK13_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK13),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK13_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK13),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK13_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK13),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_SR_CLK_CMU_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_SR_CLK_CMU_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_SR_CLK_CMU_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_SR_CLK_CMU_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_SR_CLK_CMU_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_SR_CLK_CMU_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK2_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK2),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK2_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK2),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK2),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK3_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK3),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK3_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK3),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK3),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPTX_DPOSC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPTX_DPOSC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPTX_DPOSC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPTX_DPOSC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPTX_DPOSC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_DPTX_DPOSC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_G3D_NOCP_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_G3D_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_G3D_NOCP_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_G3D_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_G3D_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_G3D_NOCP),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_ACC_ORB_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_ACC_ORB),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_ACC_ORB_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_ACC_ORB),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_ACC_ORB_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_ACC_ORB),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_GNPU_XMAA_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_GNPU_XMAA),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_GNPU_XMAA_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_GNPU_XMAA),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_GNPU_XMAA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLKCMU_GNPU_XMAA),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK00_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK00_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK01_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK01),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK01_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK01),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK01_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK01),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK02_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK02),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK02_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK02),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK02_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK02),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK03_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK03),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK03_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK03),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK03_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK03),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK10_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK10_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK11_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK11),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK11_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK11),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK11_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK11),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK12_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK12),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK12_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK12),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK12_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK12),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK13_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK13),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK13_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK13),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK13_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK13),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK00_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK00_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK01_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK01),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK01_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK01),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK01_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK01),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK10_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK10_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK11_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK11),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK11_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK11),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK11_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK11),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT0_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT0_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT0_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT0_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT0_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT0_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT0_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT0_CPUCL1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT0_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT0_CPUCL1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT0_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT0_CPUCL1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT1_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT1_CPUCL1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT1_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT1_CPUCL1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT1_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT1_CPUCL1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT2_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT2_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT2_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT2_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT2_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT2_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_CHI_SI_D_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_CHI_SI_D_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_CHI_SI_D_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_CHI_SI_D_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_CHI_SI_D_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_CHI_SI_D_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT0_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT0_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT0_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT0_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT0_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT0_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT1_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT2_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT2_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT2_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT2_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT2_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT2_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT3_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT3_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT3_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT3_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT3_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT3_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_ETR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_ETR_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_ETR_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_ETR_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_ETR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_ETR_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_ETR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_ETR_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_ETR_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_ETR_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_ETR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_ETR_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT2_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT2_CPUCL1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT2_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT2_CPUCL1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT2_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT2_CPUCL1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT3_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT3_CPUCL1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT3_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT3_CPUCL1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT3_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT3_CPUCL1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL0_CORE_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL0_CORE),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL0_CORE_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL0_CORE),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL0_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL0_CORE),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT0_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT0_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT1_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT1_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT2_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT2_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT2_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT2_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT2_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT2_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT3_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT3_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT3_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT3_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT3_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT3_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_MPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_MPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_MPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_MPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_MPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_MPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_IT3_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_IT3_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_IT3_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_IT3_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_IT3_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_IT3_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK00_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK00_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK10_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK10_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_ATCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_ATCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_PCLKDBG_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_PCLKDBG_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_MPCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_MPCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_MPCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_MPCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_MPCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_MPCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_QOS_OVERR_D_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_QOS_OVERR_D_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_QOS_OVERR_D_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_QOS_OVERR_D_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_QOS_OVERR_D_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_QOS_OVERR_D_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SFMPU_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SFMPU_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SFMPU_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SFMPU_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SFMPU_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SFMPU_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICM_AXI_P_CPUCL0_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICM_AXI_P_CPUCL0_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICM_AXI_P_CPUCL0_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICM_AXI_P_CPUCL0_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICM_AXI_P_CPUCL0_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICM_AXI_P_CPUCL0_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICS_APB_P_CPUCL0_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICS_APB_P_CPUCL0_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICS_APB_P_CPUCL0_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICS_APB_P_CPUCL0_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICS_APB_P_CPUCL0_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICS_APB_P_CPUCL0_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_BUF_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_BUF_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_BUF_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_BUF_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_BUF_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_BUF_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_BUF_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_BUF_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_BUF_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_BUF_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_BUF_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_BUF_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICM_AXI_P_CPUCL0_IPCLKPORT_I_AXICLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICM_AXI_P_CPUCL0_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICM_AXI_P_CPUCL0_IPCLKPORT_I_AXICLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICM_AXI_P_CPUCL0_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICM_AXI_P_CPUCL0_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICM_AXI_P_CPUCL0_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P1_CPUCL0_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P1_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P1_CPUCL0_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P1_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P1_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P1_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL1_CORE_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL1_CORE),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL1_CORE_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL1_CORE),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL1_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL1_CORE),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT3_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT3_CPUCL1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT3_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT3_CPUCL1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT3_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT3_CPUCL1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT2_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT2_CPUCL1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT2_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT2_CPUCL1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT2_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT2_CPUCL1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT1_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT1_CPUCL1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT1_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT1_CPUCL1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT1_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT1_CPUCL1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT0_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT0_CPUCL1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT0_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT0_CPUCL1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT0_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT0_CPUCL1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_CHI_SI_D_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_CHI_SI_D_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_CHI_SI_D_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_CHI_SI_D_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_CHI_SI_D_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_CHI_SI_D_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SLH_AXI_MI_P_CPUCL1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SLH_AXI_MI_P_CPUCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SLH_AXI_MI_P_CPUCL1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SLH_AXI_MI_P_CPUCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SLH_AXI_MI_P_CPUCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SLH_AXI_MI_P_CPUCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL1_CLUSTER_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL1_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL1_CLUSTER_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL1_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL1_CLUSTER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL1_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CLUSTER1_IPCLKPORT_PCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CLUSTER1_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CLUSTER1_IPCLKPORT_PCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CLUSTER1_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CLUSTER1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CLUSTER1_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_PPMU_CPUCL1_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_PPMU_CPUCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_PPMU_CPUCL1_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_PPMU_CPUCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_PPMU_CPUCL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_PPMU_CPUCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CON_IPCLKPORT_I_PERIPHCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CON_IPCLKPORT_I_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CON_IPCLKPORT_I_PERIPHCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CON_IPCLKPORT_I_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CON_IPCLKPORT_I_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CON_IPCLKPORT_I_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AST_MI_L_IRI_GIC_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AST_MI_L_IRI_GIC_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AST_MI_L_IRI_GIC_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AST_MI_L_IRI_GIC_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AST_MI_L_IRI_GIC_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AST_MI_L_IRI_GIC_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_PPMU_CPUCL1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_PPMU_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_PPMU_CPUCL1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_PPMU_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_PPMU_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_PPMU_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AST_SI_L_ICC_CLUSTER1_GIC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AST_SI_L_ICC_CLUSTER1_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AST_SI_L_ICC_CLUSTER1_GIC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AST_SI_L_ICC_CLUSTER1_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AST_SI_L_ICC_CLUSTER1_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AST_SI_L_ICC_CLUSTER1_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_SLH_AXI_SI_P_CLUSTER1_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_SLH_AXI_SI_P_CLUSTER1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_SLH_AXI_SI_P_CLUSTER1_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_SLH_AXI_SI_P_CLUSTER1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_SLH_AXI_SI_P_CLUSTER1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_SLH_AXI_SI_P_CLUSTER1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_MPCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_MPCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_MPCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_MPCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_MPCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_MPCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PERIPHCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PERIPHCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PERIPHCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PERIPHCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PERIPHCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PERIPHCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_REF_CLK0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_REF_CLK0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_REF_CLK1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_REF_CLK1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_MON_CLK00_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_MON_CLK00_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_MON_CLK10_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_MON_CLK10_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_QOS_OVERR_D_CPUCL1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_QOS_OVERR_D_CPUCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_QOS_OVERR_D_CPUCL1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_QOS_OVERR_D_CPUCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_QOS_OVERR_D_CPUCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_QOS_OVERR_D_CPUCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_MPCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_MPCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_MPCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_MPCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_MPCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_MPCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_BICM_AXI_P_CPUCL1_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_BICM_AXI_P_CPUCL1_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_BICM_AXI_P_CPUCL1_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_BICM_AXI_P_CPUCL1_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_BICM_AXI_P_CPUCL1_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_BICM_AXI_P_CPUCL1_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_SFMPU_P_CPUCL1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_SFMPU_P_CPUCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_SFMPU_P_CPUCL1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_SFMPU_P_CPUCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_SFMPU_P_CPUCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_SFMPU_P_CPUCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_BICS_APB_P_CPUCL1_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_BICS_APB_P_CPUCL1_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_BICS_APB_P_CPUCL1_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_BICS_APB_P_CPUCL1_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_BICS_APB_P_CPUCL1_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_BICS_APB_P_CPUCL1_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_GATE_CLK_CPUCL1_CLUSTER_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_GATE_CLK_CPUCL1_CLUSTER_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_GATE_CLK_CPUCL1_CLUSTER_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_GATE_CLK_CPUCL1_CLUSTER_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_GATE_CLK_CPUCL1_CLUSTER_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_GATE_CLK_CPUCL1_CLUSTER_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_GATE_CLK_CPUCL1_CLUSTER_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_GATE_CLK_CPUCL1_CLUSTER_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_GATE_CLK_CPUCL1_CLUSTER_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_GATE_CLK_CPUCL1_CLUSTER_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_GATE_CLK_CPUCL1_CLUSTER_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_GATE_CLK_CPUCL1_CLUSTER_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_BICM_AXI_P_CPUCL1_IPCLKPORT_I_AXICLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_BICM_AXI_P_CPUCL1_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_BICM_AXI_P_CPUCL1_IPCLKPORT_I_AXICLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_BICM_AXI_P_CPUCL1_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_BICM_AXI_P_CPUCL1_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_BICM_AXI_P_CPUCL1_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_XIU_P_CPUCL1_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_XIU_P_CPUCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_XIU_P_CPUCL1_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_XIU_P_CPUCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_XIU_P_CPUCL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_XIU_P_CPUCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL2_CORE_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL2_CORE),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL2_CORE_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL2_CORE),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL2_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL2_CORE),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL2_CLUSTER_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL2_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL2_CLUSTER_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL2_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL2_CLUSTER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_CPUCL2_CLUSTER),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_ADM_APB_G_CLUSTER2_IPCLKPORT_PCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_ADM_APB_G_CLUSTER2_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_ADM_APB_G_CLUSTER2_IPCLKPORT_PCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_ADM_APB_G_CLUSTER2_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_ADM_APB_G_CLUSTER2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_ADM_APB_G_CLUSTER2_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SLH_AXI_MI_P_CPUCL2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SLH_AXI_MI_P_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SLH_AXI_MI_P_CPUCL2_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SLH_AXI_MI_P_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SLH_AXI_MI_P_CPUCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SLH_AXI_MI_P_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CON_IPCLKPORT_I_PERIPHCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CON_IPCLKPORT_I_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CON_IPCLKPORT_I_PERIPHCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CON_IPCLKPORT_I_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CON_IPCLKPORT_I_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CON_IPCLKPORT_I_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AST_MI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AST_MI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AST_MI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AST_MI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AST_MI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AST_MI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AST_SI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AST_SI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AST_SI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AST_SI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AST_SI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AST_SI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SLH_AXI_SI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SLH_AXI_SI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SLH_AXI_SI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SLH_AXI_SI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SLH_AXI_SI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SLH_AXI_SI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_CHI_SI_D_CLUSTER2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_CHI_SI_D_CLUSTER2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_CHI_SI_D_CLUSTER2_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_CHI_SI_D_CLUSTER2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_CHI_SI_D_CLUSTER2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_CHI_SI_D_CLUSTER2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_SCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_SCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_ATCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_ATCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_ATCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_ATCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_ATCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PERIPHCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PERIPHCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PERIPHCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PERIPHCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PERIPHCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PERIPHCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PERIPHCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PERIPHCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK00_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK00_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK10_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK10_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_QOS_OVERR_D_CPUCL2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_QOS_OVERR_D_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_QOS_OVERR_D_CPUCL2_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_QOS_OVERR_D_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_QOS_OVERR_D_CPUCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_QOS_OVERR_D_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICS_APB_P_CPUCL2_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICS_APB_P_CPUCL2_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICS_APB_P_CPUCL2_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICS_APB_P_CPUCL2_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICS_APB_P_CPUCL2_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICS_APB_P_CPUCL2_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SFMPU_P_CPUCL2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SFMPU_P_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SFMPU_P_CPUCL2_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SFMPU_P_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SFMPU_P_CPUCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SFMPU_P_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICM_AXI_P_CPUCL2_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICM_AXI_P_CPUCL2_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICM_AXI_P_CPUCL2_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICM_AXI_P_CPUCL2_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICM_AXI_P_CPUCL2_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICM_AXI_P_CPUCL2_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_GATE_CLK_CPUCL2_CLUSTER_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_GATE_CLK_CPUCL2_CLUSTER_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_GATE_CLK_CPUCL2_CLUSTER_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_GATE_CLK_CPUCL2_CLUSTER_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_GATE_CLK_CPUCL2_CLUSTER_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_GATE_CLK_CPUCL2_CLUSTER_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_GATE_CLK_CPUCL2_CLUSTER_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_GATE_CLK_CPUCL2_CLUSTER_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_GATE_CLK_CPUCL2_CLUSTER_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_GATE_CLK_CPUCL2_CLUSTER_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_GATE_CLK_CPUCL2_CLUSTER_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_GATE_CLK_CPUCL2_CLUSTER_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICM_AXI_P_CPUCL2_IPCLKPORT_I_AXICLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICM_AXI_P_CPUCL2_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICM_AXI_P_CPUCL2_IPCLKPORT_I_AXICLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICM_AXI_P_CPUCL2_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICM_AXI_P_CPUCL2_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICM_AXI_P_CPUCL2_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_XIU_P_CPUCL2_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_XIU_P_CPUCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_XIU_P_CPUCL2_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_XIU_P_CPUCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_XIU_P_CPUCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_XIU_P_CPUCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_DBGCORE_CMU_DBGCORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_DBGCORE_CMU_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_DBGCORE_CMU_DBGCORE_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_DBGCORE_CMU_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_DBGCORE_CMU_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_DBGCORE_CMU_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_DNC_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_DNC_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_DNC_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_DNC_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_DNC_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_DNC_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_DNC_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_DNC_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_DNC_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_DNC_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_AS_APB_VGEN_LITE_DNC_IPCLKPORT_PCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_AS_APB_VGEN_LITE_DNC_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_AS_APB_VGEN_LITE_DNC_IPCLKPORT_PCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_AS_APB_VGEN_LITE_DNC_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_AS_APB_VGEN_LITE_DNC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_AS_APB_VGEN_LITE_DNC_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D0_DNC_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D0_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D0_DNC_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D0_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D0_DNC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D0_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D1_DNC_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D1_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D1_DNC_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D1_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D1_DNC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D1_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D2_DNC_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D2_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D2_DNC_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D2_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D2_DNC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D2_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D3_DNC_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D3_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D3_DNC_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D3_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D3_DNC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D3_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D4_DNC_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D4_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D4_DNC_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D4_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D4_DNC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D4_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU0_DNC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU0_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU0_DNC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU0_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU0_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU0_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU1_DNC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU1_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU1_DNC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU1_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU1_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU1_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU2_DNC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU2_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU2_DNC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU2_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU2_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU2_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU3_DNC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU3_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU3_DNC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU3_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU3_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU3_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S1_PMMU0_DNC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S1_PMMU0_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S1_PMMU0_DNC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S1_PMMU0_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S1_PMMU0_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S1_PMMU0_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D0_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D0_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D0_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D0_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D0_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D0_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D1_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D1_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D1_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D1_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D1_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D1_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D2_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D2_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D2_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D2_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D2_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D2_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D3_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D3_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D3_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D3_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D3_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D3_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_DNC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_DNC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S1_DNC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S1_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S1_DNC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S1_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S1_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S1_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_XIU_D_DNC_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_XIU_D_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_XIU_D_DNC_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_XIU_D_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_XIU_D_DNC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_XIU_D_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AST_SI_LG_DNC_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AST_SI_LG_DNC_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AST_SI_LG_DNC_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AST_SI_LG_DNC_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AST_SI_LG_DNC_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AST_SI_LG_DNC_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SFMPU_P0_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SFMPU_P0_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SFMPU_P0_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SFMPU_P0_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SFMPU_P0_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SFMPU_P0_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SFMPU_P1_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SFMPU_P1_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SFMPU_P1_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SFMPU_P1_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SFMPU_P1_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_SFMPU_P1_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_BIC_APB_S0_DNC_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_BIC_APB_S0_DNC_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_BIC_APB_S0_DNC_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_BIC_APB_S0_DNC_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_BIC_APB_S0_DNC_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_BIC_APB_S0_DNC_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_BIC_APB_S1_DNC_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_BIC_APB_S1_DNC_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_BIC_APB_S1_DNC_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_BIC_APB_S1_DNC_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_BIC_APB_S1_DNC_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_BIC_APB_S1_DNC_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DNC_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPTX_UID_SLH_AXI_MI_P_DPTX_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPTX_UID_SLH_AXI_MI_P_DPTX_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPTX_UID_SLH_AXI_MI_P_DPTX_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPTX_UID_SLH_AXI_MI_P_DPTX_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPTX_UID_SLH_AXI_MI_P_DPTX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPTX_UID_SLH_AXI_MI_P_DPTX_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_GTC_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_GTC_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_GTC_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_GTC_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_GTC_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_GTC_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_DP_GTC_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_DP_GTC_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_DP_GTC_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_DP_GTC_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_DP_GTC_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_DP_GTC_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_DPGTC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_DPGTC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_DPGTC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_DPGTC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_DPGTC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_DPGTC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_USBC31_DP_CTRL_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_USBC31_DP_CTRL_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_USBC31_DP_CTRL_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_USBC31_DP_CTRL_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_USBC31_DP_CTRL_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_USBC31_DP_CTRL_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_TCA_APB_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_TCA_APB_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_TCA_APB_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_TCA_APB_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_TCA_APB_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_TCA_APB_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_IPCLKPORT_USBC31_DP_CTRL_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_IPCLKPORT_USBC31_DP_CTRL_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_IPCLKPORT_USBC31_DP_CTRL_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_IPCLKPORT_USBC31_DP_CTRL_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_IPCLKPORT_USBC31_DP_CTRL_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_IPCLKPORT_USBC31_DP_CTRL_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_IPCLKPORT_TCA_APB_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_IPCLKPORT_TCA_APB_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_IPCLKPORT_TCA_APB_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_IPCLKPORT_TCA_APB_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_IPCLKPORT_TCA_APB_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_IPCLKPORT_TCA_APB_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_OSC_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_OSC_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_OSC_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_OSC_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_OSC_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_OSC_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_DP_OSC_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_DP_OSC_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_DP_OSC_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_DP_OSC_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_DP_OSC_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_DP_OSC_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_SFMPU_DPTX_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_SFMPU_DPTX_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_SFMPU_DPTX_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_SFMPU_DPTX_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_SFMPU_DPTX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_SFMPU_DPTX_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_BIC_DPTX_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_BIC_DPTX_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_BIC_DPTX_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_BIC_DPTX_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_BIC_DPTX_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPTX_UID_BIC_DPTX_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_CMU_DPUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_CMU_DPUB_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_CMU_DPUB_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_CMU_DPUB_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_CMU_DPUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_CMU_DPUB_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_AD_APB_DECON_MAIN_DPUB0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_AD_APB_DECON_MAIN_DPUB0_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_AD_APB_DECON_MAIN_DPUB0_IPCLKPORT_PCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_AD_APB_DECON_MAIN_DPUB0_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_AD_APB_DECON_MAIN_DPUB0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_AD_APB_DECON_MAIN_DPUB0_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB2_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB2),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB2_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB2),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB2),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_SFMPU_DPUB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_SFMPU_DPUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_SFMPU_DPUB_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_SFMPU_DPUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_SFMPU_DPUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_SFMPU_DPUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_BICS_APB_P0_DPUB_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_BICS_APB_P0_DPUB_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_BICS_APB_P0_DPUB_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_BICS_APB_P0_DPUB_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_BICS_APB_P0_DPUB_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_BICS_APB_P0_DPUB_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DSIM_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DSIM_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DSIM_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DSIM_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DSIM_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DSIM_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DSIM_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DSIM_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DSIM_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DSIM_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DSIM_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DSIM_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_DSIM_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_DSIM_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_DSIM_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_DSIM_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_DSIM_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_DSIM_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_DSIM_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_DSIM_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_DSIM_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_DSIM_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_DSIM_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_DSIM_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_CMU_DPUF_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_CMU_DPUF_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_CMU_DPUF_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_CMU_DPUF_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_CMU_DPUF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_CMU_DPUF_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSREG_DPUF_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSREG_DPUF_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSREG_DPUF_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSREG_DPUF_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSREG_DPUF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSREG_DPUF_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SLH_AXI_MI_P_DPUF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SLH_AXI_MI_P_DPUF_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SLH_AXI_MI_P_DPUF_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SLH_AXI_MI_P_DPUF_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SLH_AXI_MI_P_DPUF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SLH_AXI_MI_P_DPUF_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_LH_AXI_SI_D0_DPUF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_LH_AXI_SI_D0_DPUF_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_LH_AXI_SI_D0_DPUF_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_LH_AXI_SI_D0_DPUF_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_LH_AXI_SI_D0_DPUF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_LH_AXI_SI_D0_DPUF_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_LH_AXI_SI_D1_DPUF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_LH_AXI_SI_D1_DPUF_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_LH_AXI_SI_D1_DPUF_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_LH_AXI_SI_D1_DPUF_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_LH_AXI_SI_D1_DPUF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_LH_AXI_SI_D1_DPUF_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_D_TZPC_DPUF_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_D_TZPC_DPUF_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_D_TZPC_DPUF_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_D_TZPC_DPUF_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_D_TZPC_DPUF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_D_TZPC_DPUF_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_SRAMC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_SRAMC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_SRAMC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_SRAMC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_SRAMC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_SRAMC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_XIU_D0_DPUF_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_XIU_D0_DPUF_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_XIU_D0_DPUF_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_XIU_D0_DPUF_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_XIU_D0_DPUF_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_XIU_D0_DPUF_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_XIU_D1_DPUF_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_XIU_D1_DPUF_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_XIU_D1_DPUF_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_XIU_D1_DPUF_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_XIU_D1_DPUF_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_XIU_D1_DPUF_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_SFMPU_DPUF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_SFMPU_DPUF_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_SFMPU_DPUF_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_SFMPU_DPUF_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_SFMPU_DPUF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_SFMPU_DPUF_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_BIC_DPUF_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_BIC_DPUF_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_BIC_DPUF_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_BIC_DPUF_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_BIC_DPUF_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_BIC_DPUF_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN0_0DPUF_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN0_0DPUF_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN0_0DPUF_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN0_0DPUF_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN0_0DPUF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN0_0DPUF_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN0_1DPUF_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN0_1DPUF_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN0_1DPUF_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN0_1DPUF_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN0_1DPUF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN0_1DPUF_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN1_0DPUF_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN1_0DPUF_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN1_0DPUF_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN1_0DPUF_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN1_0DPUF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN1_0DPUF_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN1_1DPUF_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN1_1DPUF_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN1_1DPUF_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN1_1DPUF_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN1_1DPUF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN1_1DPUF_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_CMU_DPUF1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_CMU_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_CMU_DPUF1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_CMU_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_CMU_DPUF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_CMU_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF2_UID_DPUF2_CMU_DPUF2_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF2_UID_DPUF2_CMU_DPUF2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF2_UID_DPUF2_CMU_DPUF2_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF2_UID_DPUF2_CMU_DPUF2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF2_UID_DPUF2_CMU_DPUF2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DPUF2_UID_DPUF2_CMU_DPUF2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_MI_LD_SRAM_SDMA_DSP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_MI_LD_SRAM_SDMA_DSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_MI_LD_SRAM_SDMA_DSP_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_MI_LD_SRAM_SDMA_DSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_MI_LD_SRAM_SDMA_DSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_MI_LD_SRAM_SDMA_DSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AST_SI_LD_SRAM_DSP_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AST_SI_LD_SRAM_DSP_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AST_SI_LD_SRAM_DSP_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AST_SI_LD_SRAM_DSP_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AST_SI_LD_SRAM_DSP_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AST_SI_LD_SRAM_DSP_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_SFMPU_P_DSP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_SFMPU_P_DSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_SFMPU_P_DSP_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_SFMPU_P_DSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_SFMPU_P_DSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_SFMPU_P_DSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_BIC_APB_S_DSP_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_BIC_APB_S_DSP_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_BIC_APB_S_DSP_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_BIC_APB_S_DSP_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_BIC_APB_S_DSP_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_DSP_UID_BIC_APB_S_DSP_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D2_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D2),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D2_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D2),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D2),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D3_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D3),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D3_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D3),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D3),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_GNPU_CMU_GNPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_GNPU_CMU_GNPU_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_GNPU_CMU_GNPU_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_GNPU_CMU_GNPU_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_GNPU_CMU_GNPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_GNPU_CMU_GNPU_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_D_TZPC_GNPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_D_TZPC_GNPU_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_D_TZPC_GNPU_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_D_TZPC_GNPU_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_D_TZPC_GNPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_D_TZPC_GNPU_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP0_SDMA_GNPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP0_SDMA_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP0_SDMA_GNPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP0_SDMA_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP0_SDMA_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP0_SDMA_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SYSREG_GNPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SYSREG_GNPU_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SYSREG_GNPU_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SYSREG_GNPU_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SYSREG_GNPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SYSREG_GNPU_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP1_SDMA_GNPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP1_SDMA_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP1_SDMA_GNPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP1_SDMA_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP1_SDMA_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP1_SDMA_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP2_SDMA_GNPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP2_SDMA_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP2_SDMA_GNPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP2_SDMA_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP2_SDMA_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP2_SDMA_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP3_SDMA_GNPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP3_SDMA_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP3_SDMA_GNPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP3_SDMA_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP3_SDMA_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP3_SDMA_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP4_SDMA_GNPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP4_SDMA_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP4_SDMA_GNPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP4_SDMA_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP4_SDMA_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP4_SDMA_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP5_SDMA_GNPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP5_SDMA_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP5_SDMA_GNPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP5_SDMA_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP5_SDMA_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP5_SDMA_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_CSTFIFO_SDMA_GNPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_CSTFIFO_SDMA_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_CSTFIFO_SDMA_GNPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_CSTFIFO_SDMA_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_CSTFIFO_SDMA_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_CSTFIFO_SDMA_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR0_GNPU_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR0_GNPU_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR0_GNPU_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR0_GNPU_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR0_GNPU_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR0_GNPU_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR1_GNPU_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR1_GNPU_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR1_GNPU_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR1_GNPU_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR1_GNPU_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR1_GNPU_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR2_GNPU_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR2_GNPU_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR2_GNPU_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR2_GNPU_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR2_GNPU_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR2_GNPU_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ0_GNPU_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ0_GNPU_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ0_GNPU_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ0_GNPU_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ0_GNPU_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ0_GNPU_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ1_GNPU_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ1_GNPU_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ1_GNPU_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ1_GNPU_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ1_GNPU_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ1_GNPU_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ2_GNPU_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ2_GNPU_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ2_GNPU_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ2_GNPU_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ2_GNPU_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ2_GNPU_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ3_GNPU_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ3_GNPU_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ3_GNPU_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ3_GNPU_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ3_GNPU_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ3_GNPU_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ5_GNPU_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ5_GNPU_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ5_GNPU_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ5_GNPU_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ5_GNPU_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ5_GNPU_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ4_GNPU_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ4_GNPU_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ4_GNPU_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ4_GNPU_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ4_GNPU_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ4_GNPU_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_SFMPU_P_GNPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_SFMPU_P_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_SFMPU_P_GNPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_SFMPU_P_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_SFMPU_P_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_SFMPU_P_GNPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_BIC_APB_S_GNPU_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_BIC_APB_S_GNPU_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_BIC_APB_S_GNPU_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_BIC_APB_S_GNPU_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_BIC_APB_S_GNPU_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_BIC_APB_S_GNPU_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D0_HSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D0_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D0_HSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D0_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D0_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D0_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPIO_HSI0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPIO_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPIO_HSI0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPIO_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPIO_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPIO_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DBI_ACLK_UG_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DBI_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DBI_ACLK_UG_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DBI_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DBI_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_MSTR_ACLK_UG_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_MSTR_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_MSTR_ACLK_UG_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_MSTR_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_MSTR_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_SLV_ACLK_UG_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_SLV_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_SLV_ACLK_UG_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_SLV_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_SLV_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DBI_ACLK_UG_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DBI_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DBI_ACLK_UG_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DBI_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DBI_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_MSTR_ACLK_UG_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_MSTR_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_MSTR_ACLK_UG_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_MSTR_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_MSTR_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_SLV_ACLK_UG_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_SLV_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_SLV_ACLK_UG_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_SLV_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_SLV_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_2L_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_2L_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_2L_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_2L_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_2L_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_2L_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_2L_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_2L_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_2L_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_2L_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_2L_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_2L_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_4L_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_4L_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_4L_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_4L_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_4L_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_4L_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_4L_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_4L_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_4L_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_4L_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_4L_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_4L_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D1_HSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D1_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D1_HSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D1_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D1_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D1_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DBI_ACLK_UG_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DBI_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DBI_ACLK_UG_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DBI_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DBI_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_MSTR_ACLK_UG_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_MSTR_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_MSTR_ACLK_UG_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_MSTR_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_MSTR_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_SLV_ACLK_UG_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_SLV_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_SLV_ACLK_UG_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_SLV_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_SLV_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DBI_ACLK_UG_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DBI_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DBI_ACLK_UG_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DBI_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DBI_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_MSTR_ACLK_UG_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_MSTR_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_MSTR_ACLK_UG_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_MSTR_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_MSTR_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_SLV_ACLK_UG_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_SLV_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_SLV_ACLK_UG_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_SLV_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_SLV_ACLK_UG),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_2L_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_2L_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_2L_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_2L_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_2L_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_2L_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_4L_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_4L_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_4L_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_4L_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_4L_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_4L_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_2L_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_2L_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_2L_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_2L_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_2L_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_2L_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_4L_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_4L_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_4L_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_4L_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_4L_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_4L_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU0_HSI0_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU0_HSI0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU0_HSI0_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU0_HSI0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU0_HSI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU0_HSI0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU1_HSI0_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU1_HSI0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU1_HSI0_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU1_HSI0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU1_HSI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU1_HSI0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_XIU_D2_HSI0_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_XIU_D2_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_XIU_D2_HSI0_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_XIU_D2_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_XIU_D2_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_XIU_D2_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_HSI0_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_HSI0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_HSI0_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_HSI0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_HSI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_HSI0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_APB_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_APB_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_APB_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_APB_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_APB_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_CXS_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_CXS_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_CXS_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_CXS_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_CXS_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_CXS_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_APB_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_APB_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_APB_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_APB_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_APB_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_ASYNC_APB_PCIE_GEN5_4L_SUB_CTRL_IPCLKPORT_PCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_ASYNC_APB_PCIE_GEN5_4L_SUB_CTRL_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_ASYNC_APB_PCIE_GEN5_4L_SUB_CTRL_IPCLKPORT_PCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_ASYNC_APB_PCIE_GEN5_4L_SUB_CTRL_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_ASYNC_APB_PCIE_GEN5_4L_SUB_CTRL_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_ASYNC_APB_PCIE_GEN5_4L_SUB_CTRL_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DOORBELL_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DOORBELL_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DOORBELL_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DOORBELL_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DOORBELL_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DOORBELL_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DOORBELL_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DOORBELL_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DOORBELL_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DOORBELL_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DOORBELL_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DOORBELL_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DOORBELL_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DOORBELL_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DOORBELL_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DOORBELL_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DOORBELL_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DOORBELL_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DOORBELL_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DOORBELL_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DOORBELL_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DOORBELL_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DOORBELL_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DOORBELL_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D0_HSI1_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D0_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D0_HSI1_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D0_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D0_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D0_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USB31PHY_USB31_CTRL_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USB31PHY_USB31_CTRL_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USB31PHY_USB31_CTRL_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USB31PHY_USB31_CTRL_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USB31PHY_USB31_CTRL_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USB31PHY_USB31_CTRL_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_BUS_CLK_EARLY_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_BUS_CLK_EARLY_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_ACLK_PHYCTRL_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_ACLK_PHYCTRL),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_ACLK_PHYCTRL_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_ACLK_PHYCTRL),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_ACLK_PHYCTRL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_ACLK_PHYCTRL),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_XIU_D1_HSI1_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_XIU_D1_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_XIU_D1_HSI1_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_XIU_D1_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_XIU_D1_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_XIU_D1_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_I_APB_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_I_APB_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_I_APB_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_I_APB_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_I_APB_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_ALIVE_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_ALIVE_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_ALIVE_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_ALIVE_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_ALIVE_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_ALIVE_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_ALIVE_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_ALIVE_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_ALIVE_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_ALIVE_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_ALIVE_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_ALIVE_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_ALIVE_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_ALIVE_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_ALIVE_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_ALIVE_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_ALIVE_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_ALIVE_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_I_USB20DRD_ALIVE_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_I_USB20DRD_ALIVE_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_I_USB20DRD_ALIVE_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_I_USB20DRD_ALIVE_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_I_USB20DRD_ALIVE_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_I_USB20DRD_ALIVE_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_USBDRD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_USBDRD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_USBDRD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_USBDRD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_USBDRD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_USBDRD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_SUSPEND_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_SUSPEND_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_SUSPEND_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_SUSPEND_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_SUSPEND_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_SUSPEND_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_U3REWA_ALV_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_U3REWA_ALV_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_U3REWA_ALV_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_U3REWA_ALV_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_U3REWA_ALV_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_U3REWA_ALV_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_REF_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_REF_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_REF_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_REF_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_REF_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_REF_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_I_USB20DRD_REF_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_I_USB20DRD_REF_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_I_USB20DRD_REF_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_I_USB20DRD_REF_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_I_USB20DRD_REF_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_I_USB20DRD_REF_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_SYS_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_SYS_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_SYS_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_SYS_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_SYS_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_SYS_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_SYS_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_SYS_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_SYS_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_SYS_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_SYS_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_SYS_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D0_HSI2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D0_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D0_HSI2_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D0_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D0_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D0_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD1_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD1_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_S0_PMMU0_HSI2_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_S0_PMMU0_HSI2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_S0_PMMU0_HSI2_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_S0_PMMU0_HSI2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_S0_PMMU0_HSI2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_S0_PMMU0_HSI2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_FMP_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_FMP_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_FMP_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D0_HSI2_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D0_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D0_HSI2_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D0_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D0_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D0_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_UFS_EMBD1_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_UFS_EMBD1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_UFS_EMBD1_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_UFS_EMBD1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_UFS_EMBD1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_UFS_EMBD1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_HSI2_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_HSI2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_HSI2_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_HSI2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_HSI2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_HSI2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D2_HSI2_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D2_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D2_HSI2_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D2_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D2_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D2_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_UFS_EMBD0_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_UFS_EMBD0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_UFS_EMBD0_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_UFS_EMBD0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_UFS_EMBD0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_UFS_EMBD0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_UFS_EMBD1_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_UFS_EMBD1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_UFS_EMBD1_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_UFS_EMBD1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_UFS_EMBD1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_UFS_EMBD1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D3_HSI2_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D3_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D3_HSI2_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D3_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D3_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D3_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_ACEL_SI_D1_HSI2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_ACEL_SI_D1_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_ACEL_SI_D1_HSI2_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_ACEL_SI_D1_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_ACEL_SI_D1_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_ACEL_SI_D1_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S1_HSI2_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S1_HSI2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S1_HSI2_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S1_HSI2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S1_HSI2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S1_HSI2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S1_PMMU0_HSI2_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S1_PMMU0_HSI2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S1_PMMU0_HSI2_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S1_PMMU0_HSI2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S1_PMMU0_HSI2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S1_PMMU0_HSI2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D1_HSI2_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D1_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D1_HSI2_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D1_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D1_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D1_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ASYNCAPB_SYSMMU_S0_HSI2_NS_IPCLKPORT_PCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ASYNCAPB_SYSMMU_S0_HSI2_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ASYNCAPB_SYSMMU_S0_HSI2_NS_IPCLKPORT_PCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ASYNCAPB_SYSMMU_S0_HSI2_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ASYNCAPB_SYSMMU_S0_HSI2_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ASYNCAPB_SYSMMU_S0_HSI2_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_UFS_EMBD1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_UFS_EMBD1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_UFS_EMBD1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_UFS_EMBD1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_UFS_EMBD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_UFS_EMBD1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_UFS_EMBD1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_UFS_EMBD1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_UFS_EMBD1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_UFS_EMBD1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_UFS_EMBD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_UFS_EMBD1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK00_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK00_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK10_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK10_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_CLK_PTP_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_CLK_PTP),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_CLK_PTP_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_CLK_PTP),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_CLK_PTP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_CLK_PTP),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_CLK_PTP_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_CLK_PTP),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_CLK_PTP_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_CLK_PTP),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_CLK_PTP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_CLK_PTP),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D4_HSI2_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D4_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D4_HSI2_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D4_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D4_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D4_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D5_HSI2_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D5_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D5_HSI2_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D5_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D5_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D5_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D0_HSI2_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D0_HSI2_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D0_HSI2_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D0_HSI2_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D0_HSI2_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D0_HSI2_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D0_HSI2_IPCLKPORT_I_AXICLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D0_HSI2_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D0_HSI2_IPCLKPORT_I_AXICLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D0_HSI2_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D0_HSI2_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D0_HSI2_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D1_HSI2_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D1_HSI2_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D1_HSI2_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D1_HSI2_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D1_HSI2_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D1_HSI2_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D1_HSI2_IPCLKPORT_I_AXICLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D1_HSI2_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D1_HSI2_IPCLKPORT_I_AXICLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D1_HSI2_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D1_HSI2_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D1_HSI2_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICS_APB_P0_HSI2_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICS_APB_P0_HSI2_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICS_APB_P0_HSI2_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICS_APB_P0_HSI2_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICS_APB_P0_HSI2_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICS_APB_P0_HSI2_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICS_APB_P1_HSI2_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICS_APB_P1_HSI2_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICS_APB_P1_HSI2_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICS_APB_P1_HSI2_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICS_APB_P1_HSI2_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICS_APB_P1_HSI2_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SFMPU_HSI2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SFMPU_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SFMPU_HSI2_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SFMPU_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SFMPU_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SFMPU_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SPC_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SPC_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SPC_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SPC_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SPC_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_HSI2_UID_SPC_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ISP_UID_VGEN_D_ISP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ISP_UID_VGEN_D_ISP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ISP_UID_VGEN_D_ISP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ISP_UID_VGEN_D_ISP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_ISP_UID_VGEN_D_ISP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_ISP_UID_VGEN_D_ISP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_D_TZPC_ISP_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_D_TZPC_ISP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_D_TZPC_ISP_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_D_TZPC_ISP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_D_TZPC_ISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_D_TZPC_ISP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSREG_ISP_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSREG_ISP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSREG_ISP_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSREG_ISP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSREG_ISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSREG_ISP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSMMU_S0_PMMU0_ISP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSMMU_S0_PMMU0_ISP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSMMU_S0_PMMU0_ISP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSMMU_S0_PMMU0_ISP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSMMU_S0_PMMU0_ISP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSMMU_S0_PMMU0_ISP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_PPMU_D_ISP_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_PPMU_D_ISP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_PPMU_D_ISP_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_PPMU_D_ISP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_PPMU_D_ISP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_PPMU_D_ISP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_PPMU_D_ISP_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_PPMU_D_ISP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_PPMU_D_ISP_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_PPMU_D_ISP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_PPMU_D_ISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_PPMU_D_ISP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AXI_SI_D_ISP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AXI_SI_D_ISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AXI_SI_D_ISP_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AXI_SI_D_ISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AXI_SI_D_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AXI_SI_D_ISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AXI_MI_P_ISP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AXI_MI_P_ISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AXI_MI_P_ISP_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AXI_MI_P_ISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AXI_MI_P_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AXI_MI_P_ISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_AS_APB_ISP0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_AS_APB_ISP0_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_AS_APB_ISP0_IPCLKPORT_PCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_AS_APB_ISP0_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_AS_APB_ISP0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_AS_APB_ISP0_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AST_MI_L0_TAA_ISP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AST_MI_L0_TAA_ISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AST_MI_L0_TAA_ISP_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AST_MI_L0_TAA_ISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AST_MI_L0_TAA_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AST_MI_L0_TAA_ISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AST_SI_L0_ISP_SNW_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AST_SI_L0_ISP_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AST_SI_L0_ISP_SNW_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AST_SI_L0_ISP_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AST_SI_L0_ISP_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AST_SI_L0_ISP_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSMMU_S0_ISP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSMMU_S0_ISP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSMMU_S0_ISP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSMMU_S0_ISP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSMMU_S0_ISP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSMMU_S0_ISP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_CMU_ISP_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_CMU_ISP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_CMU_ISP_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_CMU_ISP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_CMU_ISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_CMU_ISP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_BICS_APB_P_ISP_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_BICS_APB_P_ISP_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_BICS_APB_P_ISP_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_BICS_APB_P_ISP_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_BICS_APB_P_ISP_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_BICS_APB_P_ISP_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SFMPU_P_ISP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SFMPU_P_ISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SFMPU_P_ISP_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SFMPU_P_ISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SFMPU_P_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SFMPU_P_ISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_XIU_D1_ISP_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_XIU_D1_ISP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_XIU_D1_ISP_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_XIU_D1_ISP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_XIU_D1_ISP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_XIU_D1_ISP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AST_MI_L1_TAA_ISP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AST_MI_L1_TAA_ISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AST_MI_L1_TAA_ISP_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AST_MI_L1_TAA_ISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AST_MI_L1_TAA_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AST_MI_L1_TAA_ISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AST_SI_L1_ISP_SNW_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AST_SI_L1_ISP_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AST_SI_L1_ISP_SNW_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AST_SI_L1_ISP_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AST_SI_L1_ISP_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AST_SI_L1_ISP_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_BICM_AXI_D0_ISP_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_BICM_AXI_D0_ISP_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_BICM_AXI_D0_ISP_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_BICM_AXI_D0_ISP_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_BICM_AXI_D0_ISP_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_BICM_AXI_D0_ISP_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_BICM_AXI_D0_ISP_IPCLKPORT_I_AXICLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_BICM_AXI_D0_ISP_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_BICM_AXI_D0_ISP_IPCLKPORT_I_AXICLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_BICM_AXI_D0_ISP_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_BICM_AXI_D0_ISP_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_BICM_AXI_D0_ISP_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_XIU_D0_ISP_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_XIU_D0_ISP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_XIU_D0_ISP_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_XIU_D0_ISP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_XIU_D0_ISP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_ISP_UID_XIU_D0_ISP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_CMU_M2M_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_CMU_M2M_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_CMU_M2M_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_CMU_M2M_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_CMU_M2M_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_CMU_M2M_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_PMMU1_M2M_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_PMMU1_M2M_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_PMMU1_M2M_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_PMMU1_M2M_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_PMMU1_M2M_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_PMMU1_M2M_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_AS_APB_M2M0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_AS_APB_M2M0_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_AS_APB_M2M0_IPCLKPORT_PCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_AS_APB_M2M0_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_AS_APB_M2M0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_AS_APB_M2M0_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_JPEG_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_JPEG_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_JPEG_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_JPEG_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_JPEG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_JPEG_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_JPEG_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_JPEG_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_JPEG_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_JPEG_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_JPEG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_JPEG_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_M2M_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_M2M_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_M2M_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_M2M_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_M2M_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_M2M_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_M2M_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_M2M_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_M2M_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_M2M_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_M2M_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_M2M_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_VGEN_LITE_D_M2M_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_VGEN_LITE_D_M2M_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_VGEN_LITE_D_M2M_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_VGEN_LITE_D_M2M_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_VGEN_LITE_D_M2M_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_VGEN_LITE_D_M2M_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_AXI_MI_IP_JPEG_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_AXI_MI_IP_JPEG_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_AXI_MI_IP_JPEG_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_AXI_MI_IP_JPEG_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_AXI_MI_IP_JPEG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_AXI_MI_IP_JPEG_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_AXI_SI_IP_JPEG_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_AXI_SI_IP_JPEG_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_AXI_SI_IP_JPEG_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_AXI_SI_IP_JPEG_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_AXI_SI_IP_JPEG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_AXI_SI_IP_JPEG_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_ACEL_SI_D0_M2M_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_ACEL_SI_D0_M2M_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_ACEL_SI_D0_M2M_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_ACEL_SI_D0_M2M_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_ACEL_SI_D0_M2M_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_ACEL_SI_D0_M2M_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_ACEL_SI_D1_M2M_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_ACEL_SI_D1_M2M_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_ACEL_SI_D1_M2M_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_ACEL_SI_D1_M2M_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_ACEL_SI_D1_M2M_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_ACEL_SI_D1_M2M_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_AS_APB_M2M_JPEG_IPCLKPORT_PCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_AS_APB_M2M_JPEG_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_AS_APB_M2M_JPEG_IPCLKPORT_PCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_AS_APB_M2M_JPEG_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_AS_APB_M2M_JPEG_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_AS_APB_M2M_JPEG_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_2X1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_2X1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_2X1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_2X1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_2X1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_2X1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK_2X1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK_2X1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK_2X1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK_2X1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK_2X1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK_2X1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK_VOTF_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK_VOTF),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK_VOTF_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK_VOTF),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK_VOTF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK_VOTF),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_VOTF_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_VOTF),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_VOTF_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_VOTF),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_VOTF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_VOTF),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D1_MFC_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D1_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D1_MFC_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D1_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D1_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D1_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_SI_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_SI_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_SI_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_SI_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_SI_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_SI_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MI_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MI_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MI_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MI_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MI_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MI_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D0_MFC_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D0_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D0_MFC_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D0_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D0_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D0_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_MFD_CMU_MFD_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_MFD_CMU_MFD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_MFD_CMU_MFD_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_MFD_CMU_MFD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_MFD_CMU_MFD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_MFD_CMU_MFD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_MFD_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_MFD_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_MFD_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_MFD_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_MFD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_MFD_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_ADM_APB_MFCMFD_IPCLKPORT_PCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_ADM_APB_MFCMFD_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_ADM_APB_MFCMFD_IPCLKPORT_PCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_ADM_APB_MFCMFD_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_ADM_APB_MFCMFD_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_ADM_APB_MFCMFD_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SMC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SMC0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SMC0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SMC0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SMC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SMC0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_0_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_0_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SMC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SMC1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SMC1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SMC1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SMC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SMC1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_1_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_1_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SFMPU_P_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SFMPU_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SFMPU_P_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SFMPU_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SFMPU_P_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_MIF_UID_SFMPU_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_0_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_0_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_1_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_1_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_SPC_MIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_SPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_SPC_MIF_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_SPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_SPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_SPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_SPMPU_P_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_SPMPU_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_SPMPU_P_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_SPMPU_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_SPMPU_P_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_SPMPU_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_REF_CLK0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_REF_CLK0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_REF_CLK1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_REF_CLK1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_MON_CLK00_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_MON_CLK00_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_MON_CLK10_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_MON_CLK10_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_BIC_APB_S_MIF_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_BIC_APB_S_MIF_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_BIC_APB_S_MIF_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_BIC_APB_S_MIF_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_BIC_APB_S_MIF_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_BIC_APB_S_MIF_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA2_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA2_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA3_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA3_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA3_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA3_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA3_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA4_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA4_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA4_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA4_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA4_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA4_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA0_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA0_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA1_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA1_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA2_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA2_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA2_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA2_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA3_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA3_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA3_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA3_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA3_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA3_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA3_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA3_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA3_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA3_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA4_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA4_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA4_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA4_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA4_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA4_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA4_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA4_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA4_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA4_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA4_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA4_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA0_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA0_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA1_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA1_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_PMMU0_MISC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_PMMU0_MISC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_PMMU0_MISC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_PMMU0_MISC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_PMMU0_MISC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_PMMU0_MISC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA0_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA0_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA1_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA1_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA2_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA2_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA3_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA3_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA3_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA3_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA3_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA4_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA4_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA4_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA4_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA4_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA4_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_SPDMA0_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_SPDMA0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_SPDMA0_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_SPDMA0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_SPDMA0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_SPDMA0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_SPDMA1_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_SPDMA1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_SPDMA1_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_SPDMA1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_SPDMA1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_SPDMA1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D0_MISC_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D0_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D0_MISC_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D0_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D0_MISC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D0_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_AD_APB_SYSMMU_S0_MISC_IPCLKPORT_PCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_AD_APB_SYSMMU_S0_MISC_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_AD_APB_SYSMMU_S0_MISC_IPCLKPORT_PCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_AD_APB_SYSMMU_S0_MISC_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_AD_APB_SYSMMU_S0_MISC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_AD_APB_SYSMMU_S0_MISC_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_MISC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_MISC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_MISC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_MISC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_MISC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_MISC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_2_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_2_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D1_MISC_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D1_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D1_MISC_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D1_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D1_MISC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D1_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_MCT0_MISC_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_MCT0_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_MCT0_MISC_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_MCT0_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_MCT0_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_MCT0_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER1_GIC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER1_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER1_GIC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER1_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER1_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER1_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_GIC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_GIC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_GIC_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_GIC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_GIC_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_GIC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_GIC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_GIC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_GIC_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_GIC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_GIC_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_GIC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_GIC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_GIC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_GIC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_GIC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_SUB0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_SUB0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_SUB0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_SUB0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_SUB0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_SUB0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VOLMON_INT_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VOLMON_INT_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VOLMON_INT_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VOLMON_INT_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VOLMON_INT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_VOLMON_INT_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_ID_MISC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_ID_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_ID_MISC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_ID_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_ID_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_ID_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_MI_ID_MISC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_MI_ID_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_MI_ID_MISC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_MI_ID_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_MI_ID_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_MI_ID_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_SUB1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_SUB1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_SUB1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_SUB1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_SUB1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_SUB1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_ADC_MISC_IPCLKPORT_PCLK_S1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_ADC_MISC_IPCLKPORT_PCLK_S1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_ADC_MISC_IPCLKPORT_PCLK_S1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_ADC_MISC_IPCLKPORT_PCLK_S1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_ADC_MISC_IPCLKPORT_PCLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_ADC_MISC_IPCLKPORT_PCLK_S1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S1_PMMU0_MISC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S1_PMMU0_MISC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S1_PMMU0_MISC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S1_PMMU0_MISC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S1_PMMU0_MISC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S1_PMMU0_MISC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S1_MISC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S1_MISC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S1_MISC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S1_MISC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S1_MISC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S1_MISC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D2_MISC_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D2_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D2_MISC_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D2_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D2_MISC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D2_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SFMPU_P_MISC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SFMPU_P_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SFMPU_P_MISC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SFMPU_P_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SFMPU_P_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_SFMPU_P_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_BICM_AXI_D_MISC_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_BICM_AXI_D_MISC_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_BICM_AXI_D_MISC_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_BICM_AXI_D_MISC_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_BICM_AXI_D_MISC_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_BICM_AXI_D_MISC_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_BICM_AXI_D_MISC_IPCLKPORT_I_AXICLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_BICM_AXI_D_MISC_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_BICM_AXI_D_MISC_IPCLKPORT_I_AXICLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_BICM_AXI_D_MISC_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_BICM_AXI_D_MISC_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_BICM_AXI_D_MISC_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_BICS_APB_P_MISC_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_BICS_APB_P_MISC_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_BICS_APB_P_MISC_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_BICS_APB_P_MISC_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_BICS_APB_P_MISC_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_BICS_APB_P_MISC_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK_FDC_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK_FDC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK_FDC_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK_FDC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK_FDC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK_FDC),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_MCT1_MISC_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_MCT1_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_MCT1_MISC_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_MCT1_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_MCT1_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_MCT1_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_AXI_US_64TO128_D_GIC_IPCLKPORT_MAINCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_AXI_US_64TO128_D_GIC_IPCLKPORT_MAINCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_AXI_US_64TO128_D_GIC_IPCLKPORT_MAINCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_AXI_US_64TO128_D_GIC_IPCLKPORT_MAINCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_AXI_US_64TO128_D_GIC_IPCLKPORT_MAINCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_MISC_UID_AXI_US_64TO128_D_GIC_IPCLKPORT_MAINCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP0_NOCL0_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP0_NOCL0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP0_NOCL0_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP0_NOCL0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP0_NOCL0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP0_NOCL0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP1_NOCL0_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP1_NOCL0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP1_NOCL0_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP1_NOCL0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP1_NOCL0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP1_NOCL0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D4_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D4_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D4_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D4_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D4_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D4_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D5_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D5_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D5_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D5_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D5_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D5_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D6_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D6_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D6_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D6_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D6_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D6_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D7_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D7_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D7_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D7_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D7_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D7_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL2_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL1_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL1_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER2_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_GIC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_GIC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_SCI_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_SCI_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_SCI_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_SCI_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_SCI_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_SCI_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_SCI_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_SCI_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D4_SCI_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D4_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D4_SCI_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D4_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D4_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D4_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D5_SCI_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D5_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D5_SCI_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D5_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D5_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D5_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D6_SCI_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D6_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D6_SCI_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D6_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D6_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D6_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D7_SCI_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D7_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D7_SCI_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D7_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D7_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D7_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D4_SCI_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D4_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D4_SCI_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D4_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D4_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D4_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D4_SCI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D4_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D4_SCI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D4_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D4_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D4_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D5_SCI_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D5_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D5_SCI_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D5_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D5_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D5_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D5_SCI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D5_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D5_SCI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D5_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D5_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D5_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D6_SCI_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D6_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D6_SCI_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D6_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D6_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D6_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D6_SCI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D6_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D6_SCI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D6_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D6_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D6_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D7_SCI_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D7_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D7_SCI_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D7_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D7_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D7_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D7_SCI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D7_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D7_SCI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D7_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D7_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D7_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER1_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER1_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_POS_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_POS_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_POS_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_POS_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_POS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_POS_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CMU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CMU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CMU_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CMU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CMU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CMU_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_LG_DNC_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_LG_DNC_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_LG_DNC_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_LG_DNC_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_LG_DNC_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_LG_DNC_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL1_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL1_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_BIC_APB_P_NOCL0_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_BIC_APB_P_NOCL0_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_BIC_APB_P_NOCL0_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_BIC_APB_P_NOCL0_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_BIC_APB_P_NOCL0_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_BIC_APB_P_NOCL0_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SFMPU_P_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SFMPU_P_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SFMPU_P_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SFMPU_P_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SFMPU_P_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SFMPU_P_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_I_TEST_CLK_DIV2_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_I_TEST_CLK_DIV2),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_I_TEST_CLK_DIV2_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_I_TEST_CLK_DIV2),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_I_TEST_CLK_DIV2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_I_TEST_CLK_DIV2),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_NOCL1_CMU_NOCL1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_NOCL1_CMU_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_NOCL1_CMU_NOCL1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_NOCL1_CMU_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_NOCL1_CMU_NOCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_NOCL1_CMU_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_SYSREG_NOCL1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_SYSREG_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_SYSREG_NOCL1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_SYSREG_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_SYSREG_NOCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_SYSREG_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_D_TZPC_NOCL1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_D_TZPC_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_D_TZPC_NOCL1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_D_TZPC_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_D_TZPC_NOCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_D_TZPC_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AST_SI_G_NOCL1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AST_SI_G_NOCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AST_SI_G_NOCL1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AST_SI_G_NOCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AST_SI_G_NOCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AST_SI_G_NOCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_NOCL1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_NOCL1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_NOCL1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_NOCL1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_NOCL1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_NOCL1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D_G3D_PTW_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D_G3D_PTW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D_G3D_PTW_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D_G3D_PTW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D_G3D_PTW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D_G3D_PTW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI2_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI2_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D0_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D0_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D0_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D0_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D0_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D0_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D1_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D1_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D1_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D1_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D1_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D1_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D2_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D2_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D2_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D2_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D2_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D2_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D3_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D3_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D3_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D3_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D3_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D3_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_ALIVE_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_ALIVE_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_ALIVE_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_ALIVE_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_ALIVE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_ALIVE_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_ALIVE_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_ALIVE_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_G_CSSYS_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_G_CSSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_G_CSSYS_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_G_CSSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_G_CSSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_G_CSSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_G_CSSYS_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_G_CSSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_G_CSSYS_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_G_CSSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_G_CSSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_G_CSSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_G3DMMU_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_G3DMMU_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_G3DMMU_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_G3DMMU_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_G3DMMU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_G3DMMU_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_G3DMMU_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_G3DMMU_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_G3DMMU_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_G3DMMU_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_G3DMMU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_G3DMMU_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D0_NOCL1_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D0_NOCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D0_NOCL1_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D0_NOCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D0_NOCL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D0_NOCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D0_NOCL1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D0_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D0_NOCL1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D0_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D0_NOCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D0_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D1_NOCL1_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D1_NOCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D1_NOCL1_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D1_NOCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D1_NOCL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D1_NOCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D1_NOCL1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D1_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D1_NOCL1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D1_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D1_NOCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D1_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D2_NOCL1_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D2_NOCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D2_NOCL1_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D2_NOCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D2_NOCL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D2_NOCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D2_NOCL1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D2_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D2_NOCL1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D2_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D2_NOCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D2_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D3_NOCL1_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D3_NOCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D3_NOCL1_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D3_NOCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D3_NOCL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D3_NOCL1_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D3_NOCL1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D3_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D3_NOCL1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D3_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D3_NOCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D3_NOCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SFMPU_P_NOCL1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SFMPU_P_NOCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SFMPU_P_NOCL1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SFMPU_P_NOCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SFMPU_P_NOCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SFMPU_P_NOCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_BIC_APB_P_NOCL1_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_BIC_APB_P_NOCL1_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_BIC_APB_P_NOCL1_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_BIC_APB_P_NOCL1_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_BIC_APB_P_NOCL1_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_BIC_APB_P_NOCL1_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_P_HSI0_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_P_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_P_HSI0_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_P_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_P_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_P_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_P_HSI0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_P_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_P_HSI0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_P_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_P_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_P_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SYSREG_NOCL2_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SYSREG_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SYSREG_NOCL2_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SYSREG_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SYSREG_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SYSREG_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_D_TZPC_NOCL2_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_D_TZPC_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_D_TZPC_NOCL2_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_D_TZPC_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_D_TZPC_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_D_TZPC_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF2_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF2_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_ACC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_ACC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_SNW_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_SNW_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_ISP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_ISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_ISP_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_ISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_ISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_TAA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_TAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_TAA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_TAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_TAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_TAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AST_SI_G_NOCL2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AST_SI_G_NOCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AST_SI_G_NOCL2_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AST_SI_G_NOCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AST_SI_G_NOCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AST_SI_G_NOCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK_NOCL2_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK_NOCL2),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK_NOCL2_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK_NOCL2),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK_NOCL2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK_NOCL2),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ACC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ACC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPTX_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPTX_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPTX_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPTX_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPTX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPTX_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF2_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ISP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ISP_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_TAA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_TAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_TAA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_TAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_TAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_TAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_NOCL2_CMU_NOCL2_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_NOCL2_CMU_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_NOCL2_CMU_NOCL2_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_NOCL2_CMU_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_NOCL2_CMU_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_NOCL2_CMU_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_SNW_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_SNW_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D1_SNW_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D1_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D1_SNW_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D1_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D1_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D1_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D2_SNW_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D2_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D2_SNW_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D2_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D2_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D2_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_ACEL_MI_D0_M2M_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_ACEL_MI_D0_M2M_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_ACEL_MI_D0_M2M_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_ACEL_MI_D0_M2M_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_ACEL_MI_D0_M2M_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_ACEL_MI_D0_M2M_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_ACEL_MI_D1_M2M_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_ACEL_MI_D1_M2M_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_ACEL_MI_D1_M2M_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_ACEL_MI_D1_M2M_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_ACEL_MI_D1_M2M_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_ACEL_MI_D1_M2M_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_MI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_MI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_MI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_MI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_MI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_MI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_SFMPU_P_NOCL2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_SFMPU_P_NOCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_SFMPU_P_NOCL2_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_SFMPU_P_NOCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_SFMPU_P_NOCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_SFMPU_P_NOCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_BIC_APB_P_NOCL2_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_BIC_APB_P_NOCL2_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_BIC_APB_P_NOCL2_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_BIC_APB_P_NOCL2_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_BIC_APB_P_NOCL2_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_NOCL2_UID_BIC_APB_P_NOCL2_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C0_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C0_IPCLKPORT_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C0_IPCLKPORT_I_SCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C0_IPCLKPORT_I_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C0_IPCLKPORT_I_SCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C0_IPCLKPORT_I_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C0_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C0_IPCLKPORT_I_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI06_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI06_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI06_USI_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI06_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI06_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI06_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI07_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI07_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI07_USI_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI07_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI07_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI07_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI08_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI08_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI08_USI_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI08_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI08_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI08_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I3C_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I3C_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I3C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_SFMPU_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_SFMPU_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_SFMPU_P_PERIC0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_SFMPU_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_SFMPU_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC0_UID_SFMPU_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI14_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI14_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI14_USI_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI14_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI14_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI14_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_SCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_SCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_SCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_SCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_SCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_SCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_SCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_SCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I3C_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I3C_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I3C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_SFMPU_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_SFMPU_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_SFMPU_P_PERIC1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_SFMPU_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_SFMPU_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_PERIC1_UID_SFMPU_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_SCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_SCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_SDMA_CMU_SDMA_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_SDMA_CMU_SDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_SDMA_CMU_SDMA_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_SDMA_CMU_SDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_SDMA_CMU_SDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_SDMA_CMU_SDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD_SRAM_SDMA_DSP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD_SRAM_SDMA_DSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD_SRAM_SDMA_DSP_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD_SRAM_SDMA_DSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD_SRAM_SDMA_DSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD_SRAM_SDMA_DSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_IP_SDMA_WRAP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_IP_SDMA_WRAP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_IP_SDMA_WRAP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_IP_SDMA_WRAP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_IP_SDMA_WRAP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_IP_SDMA_WRAP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ0_GNPU0_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ0_GNPU0_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ0_GNPU0_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ0_GNPU0_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ0_GNPU0_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ0_GNPU0_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ0_GNPU1_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ0_GNPU1_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ0_GNPU1_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ0_GNPU1_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ0_GNPU1_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ0_GNPU1_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ1_GNPU0_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ1_GNPU0_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ1_GNPU0_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ1_GNPU0_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ1_GNPU0_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ1_GNPU0_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ1_GNPU1_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ1_GNPU1_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ1_GNPU1_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ1_GNPU1_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ1_GNPU1_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ1_GNPU1_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ2_GNPU0_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ2_GNPU0_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ2_GNPU0_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ2_GNPU0_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ2_GNPU0_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ2_GNPU0_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ2_GNPU1_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ2_GNPU1_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ2_GNPU1_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ2_GNPU1_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ2_GNPU1_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ2_GNPU1_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ3_GNPU0_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ3_GNPU0_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ3_GNPU0_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ3_GNPU0_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ3_GNPU0_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ3_GNPU0_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ3_GNPU1_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ3_GNPU1_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ3_GNPU1_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ3_GNPU1_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ3_GNPU1_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ3_GNPU1_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ4_GNPU0_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ4_GNPU0_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ4_GNPU0_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ4_GNPU0_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ4_GNPU0_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ4_GNPU0_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ4_GNPU1_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ4_GNPU1_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ4_GNPU1_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ4_GNPU1_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ4_GNPU1_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ4_GNPU1_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ5_GNPU0_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ5_GNPU0_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ5_GNPU0_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ5_GNPU0_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ5_GNPU0_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ5_GNPU0_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ5_GNPU1_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ5_GNPU1_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ5_GNPU1_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ5_GNPU1_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ5_GNPU1_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ5_GNPU1_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR0_GNPU0_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR0_GNPU0_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR0_GNPU0_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR0_GNPU0_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR0_GNPU0_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR0_GNPU0_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR0_GNPU1_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR0_GNPU1_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR0_GNPU1_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR0_GNPU1_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR0_GNPU1_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR0_GNPU1_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR1_GNPU0_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR1_GNPU0_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR1_GNPU0_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR1_GNPU0_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR1_GNPU0_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR1_GNPU0_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR1_GNPU1_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR1_GNPU1_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR1_GNPU1_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR1_GNPU1_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR1_GNPU1_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR1_GNPU1_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR2_GNPU0_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR2_GNPU0_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR2_GNPU0_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR2_GNPU0_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR2_GNPU0_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR2_GNPU0_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR2_GNPU1_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR2_GNPU1_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR2_GNPU1_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR2_GNPU1_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR2_GNPU1_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR2_GNPU1_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU0_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU0_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU1_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU1_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_MI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_MI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_MI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_MI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_MI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_MI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_DSP_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_DSP_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_DSP_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_DSP_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_DSP_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_DSP_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_SFMPU_P_SDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_SFMPU_P_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_SFMPU_P_SDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_SFMPU_P_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_SFMPU_P_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_SFMPU_P_SDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_BIC_APB_S_SDMA_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_BIC_APB_S_SDMA_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_BIC_APB_S_SDMA_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_BIC_APB_S_SDMA_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_BIC_APB_S_SDMA_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SDMA_UID_BIC_APB_S_SDMA_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI18_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI18_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI18_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI18_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI18_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI18_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_SFI_PLLCLKOUT_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_SFI_PLLCLKOUT),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_SFI_PLLCLKOUT_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_SFI_PLLCLKOUT),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GATE_CLK_SFI_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GATE_CLK_SFI_PLLCLKOUT),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI19_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI19_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI19_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI19_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI19_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI19_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI20_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI20_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI20_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI20_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI20_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI20_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_GPIO_SFI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_GPIO_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_GPIO_SFI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_GPIO_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_GPIO_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_GPIO_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_MAILBOX_AP4_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_MAILBOX_AP4_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_MAILBOX_AP4_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_MAILBOX_AP4_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_MAILBOX_AP4_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_MAILBOX_AP4_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_MCT0_SFI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_MCT0_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_MCT0_SFI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_MCT0_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_MCT0_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_MCT0_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_XSPI_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_XSPI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_XSPI_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_XSPI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_XSPI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_XSPI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_I_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_SLH_AXI_MI_P_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_SLH_AXI_MI_P_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_SLH_AXI_MI_P_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_SLH_AXI_MI_P_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_SLH_AXI_MI_P_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_SLH_AXI_MI_P_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_AXI_SI_D_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_AXI_SI_D_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_AXI_SI_D_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_AXI_SI_D_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_AXI_SI_D_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_AXI_SI_D_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_XSPI_IPCLKPORT_FLASH_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_XSPI_IPCLKPORT_FLASH_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_XSPI_IPCLKPORT_FLASH_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_XSPI_IPCLKPORT_FLASH_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_XSPI_IPCLKPORT_FLASH_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_XSPI_IPCLKPORT_FLASH_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT0_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT0_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT1_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT1_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT2_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT2_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT2_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT2_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT2_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT2_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT3_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT3_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT3_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT3_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT3_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT3_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI21_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI21_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI21_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI21_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI21_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI21_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP1_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP1_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP1_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP1_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IDP0_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IDP0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IDP0_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IDP0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IDP0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IDP0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IDP1_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IDP1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IDP1_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IDP1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IDP1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IDP1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP0_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP0_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IDP0_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IDP0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IDP0_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IDP0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IDP0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IDP0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IDP1_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IDP1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IDP1_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IDP1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IDP1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IDP1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP0_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP0_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP0_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP0_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP0_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP1_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP1_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP1_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP7_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP7_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP7_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP7_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP7_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP7_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP2_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP2_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP2_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP3_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP3_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP3_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP3_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP3_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP6_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP6_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP6_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP6_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP6_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP6_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_DNC_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_DNC_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP5_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP5_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP5_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP5_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP5_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP5_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P0_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P0_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P1_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P1_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P2_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P2_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P2_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P2_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P2_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P2_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P3_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P3_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P3_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P3_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P3_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P3_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_VGEN_LITE_D_SFI_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_VGEN_LITE_D_SFI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_VGEN_LITE_D_SFI_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_VGEN_LITE_D_SFI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_VGEN_LITE_D_SFI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_VGEN_LITE_D_SFI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SYSMMU_S0_SFI_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SYSMMU_S0_SFI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SYSMMU_S0_SFI_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SYSMMU_S0_SFI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SYSMMU_S0_SFI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SYSMMU_S0_SFI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SYSMMU_S0_PMMU0_SFI_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SYSMMU_S0_PMMU0_SFI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SYSMMU_S0_PMMU0_SFI_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SYSMMU_S0_PMMU0_SFI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SYSMMU_S0_PMMU0_SFI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SYSMMU_S0_PMMU0_SFI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D0_SFI_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D0_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D0_SFI_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D0_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D0_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D0_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P4_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P4_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P4_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P4_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P4_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P4_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MCT1_SFI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MCT1_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MCT1_SFI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MCT1_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MCT1_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MCT1_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_ASYNCAPB_CLUSTER_SFI_DEBUG_IPCLKPORT_PCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_ASYNCAPB_CLUSTER_SFI_DEBUG_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_ASYNCAPB_CLUSTER_SFI_DEBUG_IPCLKPORT_PCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_ASYNCAPB_CLUSTER_SFI_DEBUG_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_ASYNCAPB_CLUSTER_SFI_DEBUG_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_ASYNCAPB_CLUSTER_SFI_DEBUG_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_DMA_SFI_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_DMA_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_DMA_SFI_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_DMA_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_DMA_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_DMA_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_ABOX_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_ABOX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_ABOX_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_ABOX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_ABOX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_ABOX_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_SFI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_SFI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_DAPAPBAP_MUX_SFI_IPCLKPORT_DAPCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_DAPAPBAP_MUX_SFI_IPCLKPORT_DAPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_DAPAPBAP_MUX_SFI_IPCLKPORT_DAPCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_DAPAPBAP_MUX_SFI_IPCLKPORT_DAPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_DAPAPBAP_MUX_SFI_IPCLKPORT_DAPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_DAPAPBAP_MUX_SFI_IPCLKPORT_DAPCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_ADM_DAP_G_SFI_IPCLKPORT_DAPCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_ADM_DAP_G_SFI_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_ADM_DAP_G_SFI_IPCLKPORT_DAPCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_ADM_DAP_G_SFI_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_ADM_DAP_G_SFI_IPCLKPORT_DAPCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_ADM_DAP_G_SFI_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_TMU_SFI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_TMU_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_TMU_SFI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_TMU_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_TMU_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_TMU_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP2_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP2_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP2_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP2_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP2_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP2_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP2_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP2_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP2_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP2_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP2_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP2_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RTCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RTCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RTCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RTCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RTCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RTCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_PCLKDBG_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_PCLKDBG_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_ASYNCAPB_FMU_IPCLKPORT_PCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_ASYNCAPB_FMU_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_ASYNCAPB_FMU_IPCLKPORT_PCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_ASYNCAPB_FMU_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_ASYNCAPB_FMU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_ASYNCAPB_FMU_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P5_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P5_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P5_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P5_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P5_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P5_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D3_SFI_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D3_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D3_SFI_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D3_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D3_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D3_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D0_SFI_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D0_SFI_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D0_SFI_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D0_SFI_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D0_SFI_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D0_SFI_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D0_SFI_IPCLKPORT_I_AXICLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D0_SFI_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D0_SFI_IPCLKPORT_I_AXICLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D0_SFI_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D0_SFI_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D0_SFI_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D1_SFI_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D1_SFI_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D1_SFI_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D1_SFI_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D1_SFI_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D1_SFI_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D1_SFI_IPCLKPORT_I_AXICLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D1_SFI_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D1_SFI_IPCLKPORT_I_AXICLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D1_SFI_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D1_SFI_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D1_SFI_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D0_SFI_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D0_SFI_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D0_SFI_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D0_SFI_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D0_SFI_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D0_SFI_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D0_SFI_IPCLKPORT_I_AXICLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D0_SFI_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D0_SFI_IPCLKPORT_I_AXICLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D0_SFI_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D0_SFI_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D0_SFI_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D1_SFI_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D1_SFI_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D1_SFI_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D1_SFI_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D1_SFI_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D1_SFI_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D1_SFI_IPCLKPORT_I_AXICLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D1_SFI_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D1_SFI_IPCLKPORT_I_AXICLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D1_SFI_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D1_SFI_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D1_SFI_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D2_SFI_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D2_SFI_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D2_SFI_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D2_SFI_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D2_SFI_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D2_SFI_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D3_SFI_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D3_SFI_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D3_SFI_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D3_SFI_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D3_SFI_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D3_SFI_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D4_SFI_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D4_SFI_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D4_SFI_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D4_SFI_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D4_SFI_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D4_SFI_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_APB_P_SFI_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_APB_P_SFI_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_APB_P_SFI_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_APB_P_SFI_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_APB_P_SFI_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_APB_P_SFI_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D2_SFI_IPCLKPORT_I_AXICLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D2_SFI_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D2_SFI_IPCLKPORT_I_AXICLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D2_SFI_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D2_SFI_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D2_SFI_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D3_SFI_IPCLKPORT_I_AXICLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D3_SFI_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D3_SFI_IPCLKPORT_I_AXICLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D3_SFI_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D3_SFI_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D3_SFI_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFI_CMU_SFI_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFI_CMU_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFI_CMU_SFI_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFI_CMU_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFI_CMU_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SFI_CMU_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D1_SFI_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D1_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D1_SFI_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D1_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D1_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D1_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D2_SFI_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D2_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D2_SFI_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D2_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D2_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D2_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP3_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP3_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP3_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP3_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP3_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP3_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP3_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP3_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP3_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP3_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP3_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP3_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SBISTTBOX_SFI_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SBISTTBOX_SFI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SBISTTBOX_SFI_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SBISTTBOX_SFI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SBISTTBOX_SFI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SBISTTBOX_SFI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XHB_P_SFI_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XHB_P_SFI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XHB_P_SFI_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XHB_P_SFI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XHB_P_SFI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_XHB_P_SFI_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D4_SFI_IPCLKPORT_I_AXICLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D4_SFI_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D4_SFI_IPCLKPORT_I_AXICLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D4_SFI_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D4_SFI_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D4_SFI_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SLH_AXI_SI_IP4_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SLH_AXI_SI_IP4_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SLH_AXI_SI_IP4_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SLH_AXI_SI_IP4_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SLH_AXI_SI_IP4_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SLH_AXI_SI_IP4_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SLH_AXI_MI_IP4_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SLH_AXI_MI_IP4_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SLH_AXI_MI_IP4_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SLH_AXI_MI_IP4_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SLH_AXI_MI_IP4_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SFI_UID_SLH_AXI_MI_IP4_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SNW_CMU_SNW_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SNW_CMU_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SNW_CMU_SNW_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SNW_CMU_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SNW_CMU_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SNW_CMU_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_D_TZPC_SNW_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_D_TZPC_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_D_TZPC_SNW_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_D_TZPC_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_D_TZPC_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_D_TZPC_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSREG_SNW_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSREG_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSREG_SNW_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSREG_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSREG_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSREG_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D0_SNW_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D0_SNW_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D0_SNW_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D0_SNW_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D0_SNW_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D0_SNW_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D1_SNW_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D1_SNW_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D1_SNW_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D1_SNW_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D1_SNW_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D1_SNW_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D2_SNW_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D2_SNW_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D2_SNW_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D2_SNW_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D2_SNW_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D2_SNW_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SNF1_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SNF1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SNF1_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SNF1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SNF1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SNF1_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D0_SNW_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D0_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D0_SNW_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D0_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D0_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D0_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D1_SNW_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D1_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D1_SNW_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D1_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D1_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D1_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SLH_AXI_MI_P_SNW_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SLH_AXI_MI_P_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SLH_AXI_MI_P_SNW_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SLH_AXI_MI_P_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SLH_AXI_MI_P_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SLH_AXI_MI_P_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AST_MI_L0_ISP_SNW_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AST_MI_L0_ISP_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AST_MI_L0_ISP_SNW_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AST_MI_L0_ISP_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AST_MI_L0_ISP_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AST_MI_L0_ISP_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AST_MI_L_ACC_SNW_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AST_MI_L_ACC_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AST_MI_L_ACC_SNW_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AST_MI_L_ACC_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AST_MI_L_ACC_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AST_MI_L_ACC_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_AS_APB_SNW_SNF0_0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_AS_APB_SNW_SNF0_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_AS_APB_SNW_SNF0_0_IPCLKPORT_PCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_AS_APB_SNW_SNF0_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_AS_APB_SNW_SNF0_0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_AS_APB_SNW_SNF0_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D1_SNW_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D1_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D1_SNW_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D1_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D1_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D1_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D1_SNW_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D1_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D1_SNW_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D1_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D1_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D1_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D2_SNW_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D2_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D2_SNW_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D2_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D2_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D2_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU0_SNW_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU0_SNW_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU0_SNW_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU0_SNW_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU0_SNW_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU0_SNW_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU1_SNW_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU1_SNW_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU1_SNW_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU1_SNW_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU1_SNW_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU1_SNW_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_SNW_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_SNW_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_SNW_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_SNW_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_SNW_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_SNW_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU2_SNW_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU2_SNW_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU2_SNW_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU2_SNW_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU2_SNW_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU2_SNW_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SNF0_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SNF0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SNF0_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SNF0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SNF0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SNF0_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_WRP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_WRP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_WRP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_WRP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_WRP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_WRP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D1_SNW_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D1_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D1_SNW_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D1_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D1_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D1_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D3_SNW_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D3_SNW_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D3_SNW_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D3_SNW_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D3_SNW_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D3_SNW_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICS_APB_P_SNW_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICS_APB_P_SNW_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICS_APB_P_SNW_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICS_APB_P_SNW_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICS_APB_P_SNW_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICS_APB_P_SNW_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SFMPU_P_SNW_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SFMPU_P_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SFMPU_P_SNW_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SFMPU_P_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SFMPU_P_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SFMPU_P_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SLH_AST_MI_L1_ISP_SNW_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SLH_AST_MI_L1_ISP_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SLH_AST_MI_L1_ISP_SNW_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SLH_AST_MI_L1_ISP_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SLH_AST_MI_L1_ISP_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_SLH_AST_MI_L1_ISP_SNW_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D3_SNW_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D3_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D3_SNW_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D3_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D3_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D3_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D4_SNW_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D4_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D4_SNW_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D4_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D4_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D4_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D5_SNW_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D5_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D5_SNW_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D5_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D5_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D5_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D6_SNW_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D6_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D6_SNW_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D6_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D6_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D6_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D0_SNW_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D0_SNW_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D0_SNW_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D0_SNW_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D0_SNW_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D0_SNW_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D0_SNW_IPCLKPORT_I_AXICLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D0_SNW_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D0_SNW_IPCLKPORT_I_AXICLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D0_SNW_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D0_SNW_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D0_SNW_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D1_SNW_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D1_SNW_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D1_SNW_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D1_SNW_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D1_SNW_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D1_SNW_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D1_SNW_IPCLKPORT_I_AXICLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D1_SNW_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D1_SNW_IPCLKPORT_I_AXICLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D1_SNW_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D1_SNW_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D1_SNW_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D2_SNW_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D2_SNW_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D2_SNW_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D2_SNW_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D2_SNW_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D2_SNW_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D2_SNW_IPCLKPORT_I_AXICLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D2_SNW_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D2_SNW_IPCLKPORT_I_AXICLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D2_SNW_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D2_SNW_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D2_SNW_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D3_SNW_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D3_SNW_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D3_SNW_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D3_SNW_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D3_SNW_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D3_SNW_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D3_SNW_IPCLKPORT_I_AXICLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D3_SNW_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D3_SNW_IPCLKPORT_I_AXICLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D3_SNW_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D3_SNW_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D3_SNW_IPCLKPORT_I_AXICLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D0_SNW_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D0_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D0_SNW_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D0_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D0_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D0_SNW_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D0_SNW_IPCLKPORT_MAINCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D0_SNW_IPCLKPORT_MAINCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D0_SNW_IPCLKPORT_MAINCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D0_SNW_IPCLKPORT_MAINCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D0_SNW_IPCLKPORT_MAINCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D0_SNW_IPCLKPORT_MAINCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D1_SNW_IPCLKPORT_MAINCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D1_SNW_IPCLKPORT_MAINCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D1_SNW_IPCLKPORT_MAINCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D1_SNW_IPCLKPORT_MAINCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D1_SNW_IPCLKPORT_MAINCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D1_SNW_IPCLKPORT_MAINCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D2_SNW_IPCLKPORT_MAINCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D2_SNW_IPCLKPORT_MAINCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D2_SNW_IPCLKPORT_MAINCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D2_SNW_IPCLKPORT_MAINCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D2_SNW_IPCLKPORT_MAINCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D2_SNW_IPCLKPORT_MAINCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D3_SNW_IPCLKPORT_MAINCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D3_SNW_IPCLKPORT_MAINCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D3_SNW_IPCLKPORT_MAINCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D3_SNW_IPCLKPORT_MAINCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D3_SNW_IPCLKPORT_MAINCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D3_SNW_IPCLKPORT_MAINCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSMMU_S0_PMMU0_SSP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSMMU_S0_PMMU0_SSP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSMMU_S0_PMMU0_SSP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSMMU_S0_PMMU0_SSP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSMMU_S0_PMMU0_SSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSMMU_S0_PMMU0_SSP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_BAAW_D_SSP_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_BAAW_D_SSP_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_BAAW_D_SSP_IPCLKPORT_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_BAAW_D_SSP_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_BAAW_D_SSP_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_BAAW_D_SSP_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_XIU_D0_SSP_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_XIU_D0_SSP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_XIU_D0_SSP_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_XIU_D0_SSP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_XIU_D0_SSP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_XIU_D0_SSP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_PPMU_D_SSP_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_PPMU_D_SSP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_PPMU_D_SSP_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_PPMU_D_SSP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_PPMU_D_SSP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_PPMU_D_SSP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_PPMU_D_SSP_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_PPMU_D_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_PPMU_D_SSP_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_PPMU_D_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_PPMU_D_SSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_PPMU_D_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D0_SSP_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D0_SSP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D0_SSP_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D0_SSP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D0_SSP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D0_SSP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D0_SSP_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D0_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D0_SSP_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D0_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D0_SSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D0_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D1_SSP_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D1_SSP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D1_SSP_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D1_SSP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D1_SSP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D1_SSP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D1_SSP_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D1_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D1_SSP_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D1_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D1_SSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D1_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_ASYNCAPB_SYSMMU_IPCLKPORT_PCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_ASYNCAPB_SYSMMU_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_ASYNCAPB_SYSMMU_IPCLKPORT_PCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_ASYNCAPB_SYSMMU_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_ASYNCAPB_SYSMMU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_ASYNCAPB_SYSMMU_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSMMU_S0_SSP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSMMU_S0_SSP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSMMU_S0_SSP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSMMU_S0_SSP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSMMU_S0_SSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSMMU_S0_SSP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_XIU_D1_SSP_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_XIU_D1_SSP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_XIU_D1_SSP_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_XIU_D1_SSP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_XIU_D1_SSP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_XIU_D1_SSP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_LH_AXI_MI_ID_STRONG_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_LH_AXI_MI_ID_STRONG_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_LH_AXI_MI_ID_STRONG_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_LH_AXI_MI_ID_STRONG_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_LH_AXI_MI_ID_STRONG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_LH_AXI_MI_ID_STRONG_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D2_SSP_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D2_SSP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D2_SSP_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D2_SSP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D2_SSP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D2_SSP_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D2_SSP_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D2_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D2_SSP_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D2_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D2_SSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D2_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_VGEN_LITE_D_SSP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_VGEN_LITE_D_SSP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_VGEN_LITE_D_SSP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_VGEN_LITE_D_SSP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_VGEN_LITE_D_SSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_VGEN_LITE_D_SSP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_BICS_APB_P_SSP_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_BICS_APB_P_SSP_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_BICS_APB_P_SSP_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_BICS_APB_P_SSP_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_BICS_APB_P_SSP_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_BICS_APB_P_SSP_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SFMPU_P_SSP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SFMPU_P_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SFMPU_P_SSP_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SFMPU_P_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SFMPU_P_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_SFMPU_P_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_ADK_DESERIAL_SSP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_ADK_DESERIAL_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_ADK_DESERIAL_SSP_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_ADK_DESERIAL_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_ADK_DESERIAL_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_ADK_DESERIAL_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_PUF_DESERIAL_SSP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_PUF_DESERIAL_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_PUF_DESERIAL_SSP_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_PUF_DESERIAL_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_PUF_DESERIAL_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_PUF_DESERIAL_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_REK_DESERIAL_SSP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_REK_DESERIAL_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_REK_DESERIAL_SSP_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_REK_DESERIAL_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_REK_DESERIAL_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_REK_DESERIAL_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_STRONG_UID_STRONG_CMU_STRONG_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_STRONG_UID_STRONG_CMU_STRONG_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_STRONG_UID_STRONG_CMU_STRONG_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_STRONG_UID_STRONG_CMU_STRONG_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_STRONG_UID_STRONG_CMU_STRONG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_STRONG_UID_STRONG_CMU_STRONG_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSC_DIV2_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSC_DIV2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSC_DIV2_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSC_DIV2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSC_DIV2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSC_DIV2_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AXI_SI_D_TAA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AXI_SI_D_TAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AXI_SI_D_TAA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AXI_SI_D_TAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AXI_SI_D_TAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AXI_SI_D_TAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_SLH_AXI_MI_P_TAA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_SLH_AXI_MI_P_TAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_SLH_AXI_MI_P_TAA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_SLH_AXI_MI_P_TAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_SLH_AXI_MI_P_TAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_SLH_AXI_MI_P_TAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AST_MI_L_ACC_TAA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AST_MI_L_ACC_TAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AST_MI_L_ACC_TAA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AST_MI_L_ACC_TAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AST_MI_L_ACC_TAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AST_MI_L_ACC_TAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AST_SI_L0_TAA_ISP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AST_SI_L0_TAA_ISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AST_SI_L0_TAA_ISP_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AST_SI_L0_TAA_ISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AST_SI_L0_TAA_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AST_SI_L0_TAA_ISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_AS_APB_TAA0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_AS_APB_TAA0_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_AS_APB_TAA0_IPCLKPORT_PCLKM_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_AS_APB_TAA0_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_AS_APB_TAA0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_AS_APB_TAA0_IPCLKPORT_PCLKM),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_D_TAA_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_D_TAA_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_D_TAA_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_D_TAA_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_D_TAA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_D_TAA_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_D_TAA_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_D_TAA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_D_TAA_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_D_TAA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_D_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_D_TAA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_S0_PMMU0_TAA_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_S0_PMMU0_TAA_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_S0_PMMU0_TAA_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_S0_PMMU0_TAA_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_S0_PMMU0_TAA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_S0_PMMU0_TAA_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_PCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_PCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_PCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_VGEN_D_TAA_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_VGEN_D_TAA_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_VGEN_D_TAA_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_VGEN_D_TAA_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_VGEN_D_TAA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_VGEN_D_TAA_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_SYSMMU_S0_TAA_IPCLKPORT_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_SYSMMU_S0_TAA_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_SYSMMU_S0_TAA_IPCLKPORT_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_SYSMMU_S0_TAA_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_SYSMMU_S0_TAA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_SYSMMU_S0_TAA_IPCLKPORT_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_BICS_APB_P_TAA_IPCLKPORT_I_APBCLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_BICS_APB_P_TAA_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_BICS_APB_P_TAA_IPCLKPORT_I_APBCLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_BICS_APB_P_TAA_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_BICS_APB_P_TAA_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_BICS_APB_P_TAA_IPCLKPORT_I_APBCLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_SFMPU_P_TAA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_SFMPU_P_TAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_SFMPU_P_TAA_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_SFMPU_P_TAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_SFMPU_P_TAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_SFMPU_P_TAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_SLH_AST_SI_L1_TAA_ISP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_SLH_AST_SI_L1_TAA_ISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_SLH_AST_SI_L1_TAA_ISP_IPCLKPORT_I_CLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_SLH_AST_SI_L1_TAA_ISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_SLH_AST_SI_L1_TAA_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_SLH_AST_SI_L1_TAA_ISP_IPCLKPORT_I_CLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_XIU_D0_TAA_IPCLKPORT_ACLK_CG_VAL, 21, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_XIU_D0_TAA_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_XIU_D0_TAA_IPCLKPORT_ACLK_MANUAL, 20, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_XIU_D0_TAA_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_XIU_D0_TAA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_GAT_CLK_BLK_TAA_UID_XIU_D0_TAA_IPCLKPORT_ACLK),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_ACC_CSIS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_ACC_CSIS),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLK_MIF_BUSD_0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLK_MIF_BUSD_0),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLK_MIF_BUSD_1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLK_MIF_BUSD_1),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLKCMU_OTP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLKCMU_OTP),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_MISC_OSC_DIV2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_MISC_OSC_DIV2),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_CLK_MIF_NOCD_S2D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_CLK_MIF_NOCD_S2D),
	SFR_ACCESS(V920_EVT2_CLK_CON_DIV_DIV_CLK_STRONG_OSC_DIV2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CLK_CON_DIV_DIV_CLK_STRONG_OSC_DIV2),
	SFR_ACCESS(V920_EVT2_QCH_CON_ACC_CMU_ACC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_ACC_CMU_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ACC_CMU_ACC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ACC_CMU_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ACC_CMU_ACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ACC_CMU_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_ACC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_ACC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_ACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_ACC_QCH_AXI_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_ACC_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_ACC_QCH_AXI_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_ACC_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_ACC_QCH_AXI_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_ACC_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_ACC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICS_APB_P_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_ACC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICS_APB_P_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_ACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICS_APB_P_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0_ENABLE, 0, 1, V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1_ENABLE, 0, 1, V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2_ENABLE, 0, 1, V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2),
	SFR_ACCESS(V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2),
	SFR_ACCESS(V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2),
	SFR_ACCESS(V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS3_ENABLE, 0, 1, V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS3),
	SFR_ACCESS(V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS3_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS3),
	SFR_ACCESS(V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS3_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS3),
	SFR_ACCESS(V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS4_ENABLE, 0, 1, V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS4),
	SFR_ACCESS(V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS4_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS4),
	SFR_ACCESS(V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS4_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS4),
	SFR_ACCESS(V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS5_ENABLE, 0, 1, V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS5),
	SFR_ACCESS(V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS5_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS5),
	SFR_ACCESS(V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS5_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS5),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_ACC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_ACC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_ACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ISPPRE_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_ISPPRE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ISPPRE_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ISPPRE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ISPPRE_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ISPPRE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ISPPRE_QCH_CSYNC_ENABLE, 0, 1, V920_EVT2_QCH_CON_ISPPRE_QCH_CSYNC),
	SFR_ACCESS(V920_EVT2_QCH_CON_ISPPRE_QCH_CSYNC_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ISPPRE_QCH_CSYNC),
	SFR_ACCESS(V920_EVT2_QCH_CON_ISPPRE_QCH_CSYNC_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ISPPRE_QCH_CSYNC),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L_ACC_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_L_ACC_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L_ACC_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_L_ACC_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L_ACC_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_L_ACC_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L_ACC_TAA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_L_ACC_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L_ACC_TAA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_L_ACC_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L_ACC_TAA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_L_ACC_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IP_ORBMCH_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IP_ORBMCH_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IP_ORBMCH_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IP_ORBMCH_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IP_ORBMCH_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IP_ORBMCH_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D_ACC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D_ACC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D_ACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IP_ORBMCH_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IP_ORBMCH_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IP_ORBMCH_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IP_ORBMCH_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IP_ORBMCH_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IP_ORBMCH_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ORBMCH_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_ORBMCH_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ORBMCH_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ORBMCH_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ORBMCH_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ORBMCH_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D_ACC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D_ACC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D_ACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_ISPPRE_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QE_D_ISPPRE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_ISPPRE_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QE_D_ISPPRE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_ISPPRE_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QE_D_ISPPRE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_ORBMCH_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QE_D_ORBMCH_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_ORBMCH_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QE_D_ORBMCH_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_ORBMCH_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QE_D_ORBMCH_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_ACC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_P_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_ACC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_P_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_ACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_P_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_ACC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_ACC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_ACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_ACC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_ACC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_ACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_ACC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_ACC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_ACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_ACC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_ACC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_ACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_ISPPRE_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_D_ISPPRE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_ISPPRE_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_D_ISPPRE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_ISPPRE_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_D_ISPPRE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_D_ORBMCH_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_LITE_D_ORBMCH_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_D_ORBMCH_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_LITE_D_ORBMCH_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_D_ORBMCH_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_LITE_D_ORBMCH_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APBIF_GPIO_ALIVE_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APBIF_GPIO_ALIVE_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APBIF_GPIO_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APBIF_PMU_ALIVE_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APBIF_PMU_ALIVE_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APBIF_PMU_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APBIF_RTC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_APBIF_RTC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APBIF_RTC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_APBIF_RTC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APBIF_RTC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_APBIF_RTC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APBIF_TOP_RTC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_APBIF_TOP_RTC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APBIF_TOP_RTC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_APBIF_TOP_RTC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APBIF_TOP_RTC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_APBIF_TOP_RTC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APM_CMU_APM_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APM_CMU_APM_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APM_CMU_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APM_DTA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_APM_DTA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APM_DTA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_APM_DTA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APM_DTA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_APM_DTA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASYNCAHB_MI_APM_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_ASYNCAHB_MI_APM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASYNCAHB_MI_APM_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ASYNCAHB_MI_APM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASYNCAHB_MI_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ASYNCAHB_MI_APM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_ALIVE_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BIC_APB_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_ALIVE_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BIC_APB_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BIC_APB_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_APM_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_APM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_APM_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_APM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_APM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GREBE_APM_QCH_GREBE_ENABLE, 0, 1, V920_EVT2_QCH_CON_GREBE_APM_QCH_GREBE),
	SFR_ACCESS(V920_EVT2_QCH_CON_GREBE_APM_QCH_GREBE_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_GREBE_APM_QCH_GREBE),
	SFR_ACCESS(V920_EVT2_QCH_CON_GREBE_APM_QCH_GREBE_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_GREBE_APM_QCH_GREBE),
	SFR_ACCESS(V920_EVT2_QCH_CON_GREBE_APM_QCH_DBG_ENABLE, 0, 1, V920_EVT2_QCH_CON_GREBE_APM_QCH_DBG),
	SFR_ACCESS(V920_EVT2_QCH_CON_GREBE_APM_QCH_DBG_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_GREBE_APM_QCH_DBG),
	SFR_ACCESS(V920_EVT2_QCH_CON_GREBE_APM_QCH_DBG_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_GREBE_APM_QCH_DBG),
	SFR_ACCESS(V920_EVT2_QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_INTMEM_ALIVE_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_INTMEM_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_INTMEM_ALIVE_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_INTMEM_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_INTMEM_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_INTMEM_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_ID_DBGCORE_ALIVE_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_ID_DBGCORE_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_ID_DBGCORE_ALIVE_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_ID_DBGCORE_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_ID_DBGCORE_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_ID_DBGCORE_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D_ALIVE_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D_ALIVE_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IP_ALIVE_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IP_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IP_ALIVE_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IP_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IP_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IP_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_APM_AP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_APM_AP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_APM_AP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_APM_SFI0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_MAILBOX_APM_SFI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_APM_SFI0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_MAILBOX_APM_SFI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_APM_SFI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_MAILBOX_APM_SFI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_APM_SFI1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_MAILBOX_APM_SFI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_APM_SFI1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_MAILBOX_APM_SFI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_APM_SFI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_MAILBOX_APM_SFI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_AP_DBGCORE_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_MAILBOX_AP_DBGCORE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_AP_DBGCORE_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_MAILBOX_AP_DBGCORE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_AP_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_MAILBOX_AP_DBGCORE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PMU_QCH_PMU_ENABLE, 0, 1, V920_EVT2_QCH_CON_PMU_QCH_PMU),
	SFR_ACCESS(V920_EVT2_QCH_CON_PMU_QCH_PMU_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PMU_QCH_PMU),
	SFR_ACCESS(V920_EVT2_QCH_CON_PMU_QCH_PMU_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PMU_QCH_PMU),
	SFR_ACCESS(V920_EVT2_QCH_CON_PMU_INTR_GEN_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PMU_INTR_GEN_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PMU_INTR_GEN_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PMU_INTR_GEN_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PMU_INTR_GEN_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PMU_INTR_GEN_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ROM_CRC32_HCU_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_ROM_CRC32_HCU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ROM_CRC32_HCU_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ROM_CRC32_HCU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ROM_CRC32_HCU_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ROM_CRC32_HCU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ROM_CRC32_HOST_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_ROM_CRC32_HOST_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ROM_CRC32_HOST_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ROM_CRC32_HOST_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ROM_CRC32_HOST_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ROM_CRC32_HOST_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_APM_NOC_QCH_GREBE_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_APM_NOC_QCH_GREBE),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_APM_NOC_QCH_GREBE_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_APM_NOC_QCH_GREBE),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_APM_NOC_QCH_GREBE_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_APM_NOC_QCH_GREBE),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_ALIVE_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_ALIVE_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_INTMEM_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_INTMEM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_INTMEM_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_INTMEM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_INTMEM_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_INTMEM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SPC_APM_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SPC_APM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SPC_APM_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SPC_APM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SPC_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SPC_APM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SPMI_MASTER_PMIC_QCH_P_ENABLE, 0, 1, V920_EVT2_QCH_CON_SPMI_MASTER_PMIC_QCH_P),
	SFR_ACCESS(V920_EVT2_QCH_CON_SPMI_MASTER_PMIC_QCH_P_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SPMI_MASTER_PMIC_QCH_P),
	SFR_ACCESS(V920_EVT2_QCH_CON_SPMI_MASTER_PMIC_QCH_P_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SPMI_MASTER_PMIC_QCH_P),
	SFR_ACCESS(V920_EVT2_QCH_CON_SPMI_MASTER_PMIC_QCH_S_ENABLE, 0, 1, V920_EVT2_QCH_CON_SPMI_MASTER_PMIC_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_SPMI_MASTER_PMIC_QCH_S_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SPMI_MASTER_PMIC_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_SPMI_MASTER_PMIC_QCH_S_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SPMI_MASTER_PMIC_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_ALIVE_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_ALIVE_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_ALIVE_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_ALIVE_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_APM_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_APM_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_APM_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_LITE_APM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_APM_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_LITE_APM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_LITE_APM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WDT_APM_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WDT_APM_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WDT_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_ACLK_ENABLE, 0, 1, V920_EVT2_QCH_CON_ABOX_QCH_ACLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_ACLK_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ABOX_QCH_ACLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_ACLK_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ABOX_QCH_ACLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK0_ENABLE, 0, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK0),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK0),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK0),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK1_ENABLE, 0, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK1),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK1),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK1),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK2_ENABLE, 0, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK2),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK2_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK2),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK2_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK2),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK3_ENABLE, 0, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK3),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK3_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK3),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK3_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK3),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ABOX_DMY_QCH_CPU_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_ABOX_DMY_QCH_CPU),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ABOX_DMY_QCH_CPU_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_ABOX_DMY_QCH_CPU),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ABOX_DMY_QCH_CPU_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_ABOX_DMY_QCH_CPU),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ABOX_DMY_QCH_IRQ_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_ABOX_DMY_QCH_IRQ),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ABOX_DMY_QCH_IRQ_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_ABOX_DMY_QCH_IRQ),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ABOX_DMY_QCH_IRQ_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_ABOX_DMY_QCH_IRQ),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_CNT_ENABLE, 0, 1, V920_EVT2_QCH_CON_ABOX_QCH_CNT),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_CNT_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ABOX_QCH_CNT),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_CNT_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ABOX_QCH_CNT),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK4_ENABLE, 0, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK4),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK4_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK4),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK4_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK4),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK5_ENABLE, 0, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK5),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK5_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK5),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK5_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK5),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK6_ENABLE, 0, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK6),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK6_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK6),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK6_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK6),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_SWP0_ENABLE, 0, 1, V920_EVT2_QCH_CON_ABOX_QCH_SWP0),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_SWP0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ABOX_QCH_SWP0),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_SWP0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ABOX_QCH_SWP0),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_SWP1_ENABLE, 0, 1, V920_EVT2_QCH_CON_ABOX_QCH_SWP1),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_SWP1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ABOX_QCH_SWP1),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_SWP1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ABOX_QCH_SWP1),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_SWP2_ENABLE, 0, 1, V920_EVT2_QCH_CON_ABOX_QCH_SWP2),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_SWP2_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ABOX_QCH_SWP2),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_SWP2_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ABOX_QCH_SWP2),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK7_ENABLE, 0, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK7),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK7_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK7),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK7_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK7),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK8_ENABLE, 0, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK8),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK8_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK8),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK8_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK8),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK9_ENABLE, 0, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK9),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK9_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK9),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLK9_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLK9),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLKS0_ENABLE, 0, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLKS0),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLKS0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLKS0),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLKS0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLKS0),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLKS1_ENABLE, 0, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLKS1),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLKS1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLKS1),
	SFR_ACCESS(V920_EVT2_QCH_CON_ABOX_QCH_BCLKS1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ABOX_QCH_BCLKS1),
	SFR_ACCESS(V920_EVT2_QCH_CON_AUD_CMU_AUD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_AUD_CMU_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_AUD_CMU_AUD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_AUD_CMU_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_AUD_CMU_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_AUD_CMU_AUD_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_AUD_ETHERNET_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_AUD_ETHERNET_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_AUD_ETHERNET_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_AUD_ETHERNET_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_AUD_ETHERNET_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_AUD_ETHERNET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P0_AUD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICS_APB_P0_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P0_AUD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICS_APB_P0_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P0_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICS_APB_P0_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P1_AUD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICS_APB_P1_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P1_AUD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICS_APB_P1_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P1_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICS_APB_P1_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_APB_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_APB_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_APB_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_REF0_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_REF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_REF0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_REF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_REF0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_REF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_REF1_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_REF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_REF1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_REF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_REF1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_REF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_MON0_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_MON0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_MON0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_MON0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_MON0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_MON0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_MON1_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_MON1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_MON1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_MON1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_MON1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AUD_QCH_MON1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_APB_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_APB_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_APB_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_REF0_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_REF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_REF0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_REF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_REF0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_REF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_REF1_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_REF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_REF1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_REF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_REF1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_REF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_MON0_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_MON0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_MON0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_MON0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_MON0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_MON0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_MON1_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_MON1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_MON1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_MON1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_MON1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_AVB_QCH_MON1),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_DFTMUX_AUD_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_DFTMUX_AUD_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_DFTMUX_AUD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_DFTMUX_AUD_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_DFTMUX_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_DFTMUX_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_AUD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_AUD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GPIO_AUD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_GPIO_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GPIO_AUD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_GPIO_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GPIO_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_GPIO_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IP_AUD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IP_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IP_AUD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IP_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IP_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IP_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D_AUD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D_AUD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IP_AUD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IP_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IP_AUD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IP_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IP_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IP_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D_AUD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D_AUD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_AUD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_AUD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_AUD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_AUD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_AUD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_AUD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_AUD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_AUD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_AUD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_AUD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_AUD0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_AUD0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_AUD0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_AUD0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_AUD0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_AUD0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_AUD1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_AUD1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_AUD1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_AUD1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_AUD1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_AUD1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_AUD2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_AUD2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_AUD2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_AUD2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_AUD2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_AUD2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_AUD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_LITE_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_AUD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_LITE_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_LITE_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WDT_AUD0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WDT_AUD0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WDT_AUD0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WDT_AUD0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WDT_AUD0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WDT_AUD0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WDT_AUD1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WDT_AUD1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WDT_AUD1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WDT_AUD1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WDT_AUD1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WDT_AUD1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WDT_AUD2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WDT_AUD2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WDT_AUD2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WDT_AUD2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WDT_AUD2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WDT_AUD2_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ADD_CH_CLK_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_ADD_CH_CLK_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ADD_CH_CLK_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_ADD_CH_CLK_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ADD_CH_CLK_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_ADD_CH_CLK_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_APB_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_APB_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_APB_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_REF0_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_REF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_REF0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_REF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_REF0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_REF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_REF1_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_REF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_REF1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_REF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_REF1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_REF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON00_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON00),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON00_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON00),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON00_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON00),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON10_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON10),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON10_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON10),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON10_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON10),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON01_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON01),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON01_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON01),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON01_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON01),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON11_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON11),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON11_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON11),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON11_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON11),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON02_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON02),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON02_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON02),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON02_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON02),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON12_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON12),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON12_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON12),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON12_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON12),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON03_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON03),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON03_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON03),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON03_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON03),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON13_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON13),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON13_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON13),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON13_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON13),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_APB_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_APB_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_APB_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_REF0_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_REF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_REF0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_REF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_REF0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_REF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_REF1_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_REF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_REF1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_REF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_REF1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_REF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON00_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON00),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON00_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON00),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON00_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON00),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON10_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON10),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON10_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON10),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON10_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON10),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON01_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON01),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON01_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON01),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON01_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON01),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON11_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON11),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON11_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON11),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON11_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON11),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON02_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON02),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON02_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON02),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON02_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON02),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON12_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON12),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON12_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON12),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON12_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON12),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON03_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON03),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON03_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON03),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON03_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON03),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON13_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON13),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON13_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON13),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON13_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON13),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CMU_TOP_CMUREF_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_CMU_TOP_CMUREF_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CMU_TOP_CMUREF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_CMU_TOP_CMUREF_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CMU_TOP_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_CMU_TOP_CMUREF_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK0_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK0),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK0_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK0),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK0),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK1_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK1),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK1_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK1),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK1),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK2_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK2),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK2_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK2),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK2_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK2),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK3_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK3),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK3_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK3),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK3_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK3),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_CMU_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_CMU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_CMU_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_CMU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_CMU_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_CMU_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_PLLCLKOUT_CMU_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_PLLCLKOUT_CMU_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_PLLCLKOUT_CMU_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_PLLCLKOUT_CMU_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_PLLCLKOUT_CMU_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_PLLCLKOUT_CMU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFR_APBIF_CMU_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFR_APBIF_CMU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFR_APBIF_CMU_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFR_APBIF_CMU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFR_APBIF_CMU_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFR_APBIF_CMU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_CMU_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_CMU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_CMU_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_CMU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_CMU_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_CMU_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL0_QCH_BIC_APB_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL0_QCH_BIC_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL0_QCH_BIC_APB_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL0_QCH_BIC_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL0_QCH_BIC_APB_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL0_QCH_BIC_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL0_QCH_BIC_AXI_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL0_QCH_BIC_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL0_QCH_BIC_AXI_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL0_QCH_BIC_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL0_QCH_BIC_AXI_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL0_QCH_BIC_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICS_APB_P_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICS_APB_P_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICS_APB_P_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BPS_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BPS_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BPS_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BPS_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BPS_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BPS_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_APB_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_APB_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_APB_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_REF_CLK0_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_REF_CLK0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_REF_CLK0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_REF_CLK0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_REF_CLK0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_REF_CLK0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_REF_CLK1_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_REF_CLK1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_REF_CLK1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_REF_CLK1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_REF_CLK1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_REF_CLK1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_MON_CLK00_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_MON_CLK00),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_MON_CLK00_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_MON_CLK00),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_MON_CLK00_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_MON_CLK00),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_MON_CLK10_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_MON_CLK10),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_MON_CLK10_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_MON_CLK10),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_MON_CLK10_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL0_QCH_MON_CLK10),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER0_QCH_SCLK_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLUSTER0_QCH_SCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER0_QCH_SCLK_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLUSTER0_QCH_SCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER0_QCH_SCLK_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLUSTER0_QCH_SCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER0_QCH_ATCLK_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLUSTER0_QCH_ATCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER0_QCH_ATCLK_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLUSTER0_QCH_ATCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER0_QCH_ATCLK_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLUSTER0_QCH_ATCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER0_QCH_PDBGCLK_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLUSTER0_QCH_PDBGCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER0_QCH_PDBGCLK_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLUSTER0_QCH_PDBGCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER0_QCH_PDBGCLK_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLUSTER0_QCH_PDBGCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER0_QCH_GICCLK_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLUSTER0_QCH_GICCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER0_QCH_GICCLK_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLUSTER0_QCH_GICCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER0_QCH_GICCLK_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLUSTER0_QCH_GICCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER0_QCH_DBG_PD_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLUSTER0_QCH_DBG_PD),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER0_QCH_DBG_PD_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLUSTER0_QCH_DBG_PD),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER0_QCH_DBG_PD_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLUSTER0_QCH_DBG_PD),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER0_QCH_PCLK_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLUSTER0_QCH_PCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER0_QCH_PCLK_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLUSTER0_QCH_PCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER0_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLUSTER0_QCH_PCLK),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CLUSTER0_QCH_CORE_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_CLUSTER0_QCH_CORE),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CLUSTER0_QCH_CORE_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_CLUSTER0_QCH_CORE),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CLUSTER0_QCH_CORE_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_CLUSTER0_QCH_CORE),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CPUCL0_CMU_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CPUCL0_CMU_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CPUCL0_CMU_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CSSYS_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_CSSYS_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CSSYS_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CSSYS_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CSSYS_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_IT0_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_MI_IT0_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_IT0_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_MI_IT0_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_IT0_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_MI_IT0_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_IT1_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_MI_IT1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_IT1_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_MI_IT1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_IT1_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_MI_IT1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_IT2_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_MI_IT2_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_IT2_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_MI_IT2_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_IT2_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_MI_IT2_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_IT3_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_MI_IT3_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_IT3_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_MI_IT3_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_IT3_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_MI_IT3_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT0_CPUCL1_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT0_CPUCL1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT0_CPUCL1_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT0_CPUCL1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT0_CPUCL1_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT0_CPUCL1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT0_CPUCL2_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT0_CPUCL2_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT0_CPUCL2_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT0_CPUCL2_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT0_CPUCL2_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT0_CPUCL2_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT0_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT0_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT0_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT1_CPUCL1_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT1_CPUCL1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT1_CPUCL1_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT1_CPUCL1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT1_CPUCL1_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT1_CPUCL1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT1_CPUCL2_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT1_CPUCL2_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT1_CPUCL2_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT1_CPUCL2_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT1_CPUCL2_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT1_CPUCL2_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT1_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT1_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT1_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT2_CPUCL1_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT2_CPUCL1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT2_CPUCL1_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT2_CPUCL1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT2_CPUCL1_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT2_CPUCL1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT2_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT2_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT2_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT2_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT2_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT2_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT3_CPUCL1_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT3_CPUCL1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT3_CPUCL1_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT3_CPUCL1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT3_CPUCL1_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT3_CPUCL1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT3_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT3_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT3_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT3_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_LT3_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_MI_LT3_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_T_BDU_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_MI_T_BDU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_T_BDU_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_MI_T_BDU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_T_BDU_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_MI_T_BDU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_IT0_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_SI_IT0_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_IT0_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_SI_IT0_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_IT0_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_SI_IT0_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_IT1_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_SI_IT1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_IT1_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_SI_IT1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_IT1_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_SI_IT1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_IT2_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_SI_IT2_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_IT2_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_SI_IT2_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_IT2_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_SI_IT2_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_IT3_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_SI_IT3_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_IT3_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_SI_IT3_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_IT3_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_SI_IT3_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IG_CSSYS_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IG_CSSYS_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IG_CSSYS_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IG_CSSYS_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IG_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IG_CSSYS_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IG_ETR_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IG_ETR_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IG_ETR_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IG_ETR_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IG_ETR_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IG_ETR_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IG_STM_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IG_STM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IG_STM_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IG_STM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IG_STM_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IG_STM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_G_CSSYS_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_G_CSSYS_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_G_CSSYS_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_G_CSSYS_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_G_CSSYS_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IG_CSSYS_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IG_CSSYS_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IG_CSSYS_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IG_CSSYS_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IG_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IG_CSSYS_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IG_ETR_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IG_ETR_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IG_ETR_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IG_ETR_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IG_ETR_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IG_ETR_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IG_STM_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IG_STM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IG_STM_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IG_STM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IG_STM_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IG_STM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_CHI_SI_D_CLUSTER0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_CHI_SI_D_CLUSTER0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_CHI_SI_D_CLUSTER0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_CHI_SI_D_CLUSTER0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_CHI_SI_D_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_CHI_SI_D_CLUSTER0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_CPUCL0_CSSYS_ATCLK_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_CPUCL0_CSSYS_ATCLK_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_CPUCL0_CSSYS_ATCLK_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_CPUCL0_CSSYS_ATCLK_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_CPUCL0_CSSYS_ATCLK_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_CPUCL0_CSSYS_ATCLK_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_CPUCL0_CSSYS_PCLKDBG_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_CPUCL0_CSSYS_PCLKDBG_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_CPUCL0_CSSYS_PCLKDBG_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_CPUCL0_CSSYS_PCLKDBG_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_CPUCL0_CSSYS_PCLKDBG_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_CPUCL0_CSSYS_PCLKDBG_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SECJTAG_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SECJTAG_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SECJTAG_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SECJTAG_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SECJTAG_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SECJTAG_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_P_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_P_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_P_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_CLUSTER0_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_CLUSTER0_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_CLUSTER0_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_CLUSTER0_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_CLUSTER0_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_CLUSTER0_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ADM_APB_G_CLUSTER1_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_ADM_APB_G_CLUSTER1_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ADM_APB_G_CLUSTER1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_ADM_APB_G_CLUSTER1_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ADM_APB_G_CLUSTER1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_ADM_APB_G_CLUSTER1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL1_QCH_BIC_APB_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL1_QCH_BIC_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL1_QCH_BIC_APB_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL1_QCH_BIC_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL1_QCH_BIC_APB_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL1_QCH_BIC_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL1_QCH_BIC_AXI_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL1_QCH_BIC_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL1_QCH_BIC_AXI_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL1_QCH_BIC_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL1_QCH_BIC_AXI_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL1_QCH_BIC_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_CPUCL1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICS_APB_P_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_CPUCL1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICS_APB_P_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_CPUCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICS_APB_P_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_APB_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_APB_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_APB_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_REF_CLK0_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_REF_CLK0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_REF_CLK0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_REF_CLK0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_REF_CLK0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_REF_CLK0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_REF_CLK1_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_REF_CLK1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_REF_CLK1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_REF_CLK1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_REF_CLK1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_REF_CLK1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_MON_CLK0_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_MON_CLK0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_MON_CLK0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_MON_CLK0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_MON_CLK0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_MON_CLK0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_MON_CLK1_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_MON_CLK1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_MON_CLK1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_MON_CLK1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_MON_CLK1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL1_QCH_MON_CLK1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER1_QCH_ATCLK_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLUSTER1_QCH_ATCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER1_QCH_ATCLK_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLUSTER1_QCH_ATCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER1_QCH_ATCLK_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLUSTER1_QCH_ATCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER1_QCH_PCLK_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLUSTER1_QCH_PCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER1_QCH_PCLK_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLUSTER1_QCH_PCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER1_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLUSTER1_QCH_PCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER1_QCH_SCLK_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLUSTER1_QCH_SCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER1_QCH_SCLK_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLUSTER1_QCH_SCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER1_QCH_SCLK_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLUSTER1_QCH_SCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER1_QCH_PDBGCLK_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLUSTER1_QCH_PDBGCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER1_QCH_PDBGCLK_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLUSTER1_QCH_PDBGCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER1_QCH_PDBGCLK_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLUSTER1_QCH_PDBGCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER1_QCH_GICCLK_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLUSTER1_QCH_GICCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER1_QCH_GICCLK_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLUSTER1_QCH_GICCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER1_QCH_GICCLK_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLUSTER1_QCH_GICCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER1_QCH_DBG_PD_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLUSTER1_QCH_DBG_PD),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER1_QCH_DBG_PD_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLUSTER1_QCH_DBG_PD),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER1_QCH_DBG_PD_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLUSTER1_QCH_DBG_PD),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CLUSTER1_QCH_PERIPHCLK_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_CLUSTER1_QCH_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CLUSTER1_QCH_PERIPHCLK_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_CLUSTER1_QCH_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CLUSTER1_QCH_PERIPHCLK_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_CLUSTER1_QCH_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CLUSTER1_QCH_CORE_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_CLUSTER1_QCH_CORE),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CLUSTER1_QCH_CORE_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_CLUSTER1_QCH_CORE),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CLUSTER1_QCH_CORE_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_CLUSTER1_QCH_CORE),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CPUCL1_CMU_CPUCL1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_CPUCL1_CMU_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CPUCL1_CMU_CPUCL1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CPUCL1_CMU_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CPUCL1_CMU_CPUCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CPUCL1_CMU_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_CPUCL1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_CPUCL1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_CPUCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L_ICC_CLUSTER1_GIC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_L_ICC_CLUSTER1_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L_ICC_CLUSTER1_GIC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_L_ICC_CLUSTER1_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L_ICC_CLUSTER1_GIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_L_ICC_CLUSTER1_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT0_CPUCL1_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT0_CPUCL1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT0_CPUCL1_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT0_CPUCL1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT0_CPUCL1_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT0_CPUCL1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT1_CPUCL1_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT1_CPUCL1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT1_CPUCL1_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT1_CPUCL1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT1_CPUCL1_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT1_CPUCL1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT2_CPUCL1_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT2_CPUCL1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT2_CPUCL1_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT2_CPUCL1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT2_CPUCL1_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT2_CPUCL1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT3_CPUCL1_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT3_CPUCL1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT3_CPUCL1_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT3_CPUCL1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT3_CPUCL1_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT3_CPUCL1_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_CHI_SI_D_CLUSTER1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_CHI_SI_D_CLUSTER1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_CHI_SI_D_CLUSTER1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_CHI_SI_D_CLUSTER1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_CHI_SI_D_CLUSTER1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_CHI_SI_D_CLUSTER1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_CPUCL1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_CPUCL1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_CPUCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_CPUCL1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_P_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_CPUCL1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_P_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_CPUCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_P_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_CPUCL1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_CPUCL1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_CPUCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_CLUSTER1_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_CLUSTER1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_CLUSTER1_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_CLUSTER1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_CLUSTER1_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_CLUSTER1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_CPUCL1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_CPUCL1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_CPUCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ADM_APB_G_CLUSTER2_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_ADM_APB_G_CLUSTER2_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ADM_APB_G_CLUSTER2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_ADM_APB_G_CLUSTER2_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ADM_APB_G_CLUSTER2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_ADM_APB_G_CLUSTER2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL2_QCH_BIC_APB_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL2_QCH_BIC_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL2_QCH_BIC_APB_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL2_QCH_BIC_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL2_QCH_BIC_APB_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL2_QCH_BIC_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL2_QCH_BIC_AXI_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL2_QCH_BIC_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL2_QCH_BIC_AXI_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL2_QCH_BIC_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL2_QCH_BIC_AXI_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICM_AXI_P_CPUCL2_QCH_BIC_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_CPUCL2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICS_APB_P_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_CPUCL2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICS_APB_P_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_CPUCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICS_APB_P_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_APB_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_APB_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_APB_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_REF_CLK0_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_REF_CLK0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_REF_CLK0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_REF_CLK0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_REF_CLK0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_REF_CLK0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_REF_CLK1_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_REF_CLK1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_REF_CLK1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_REF_CLK1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_REF_CLK1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_REF_CLK1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_MON_CLK0_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_MON_CLK0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_MON_CLK0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_MON_CLK0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_MON_CLK0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_MON_CLK0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_MON_CLK1_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_MON_CLK1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_MON_CLK1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_MON_CLK1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_MON_CLK1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_CPUCL2_QCH_MON_CLK1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER2_QCH_SCLK_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLUSTER2_QCH_SCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER2_QCH_SCLK_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLUSTER2_QCH_SCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER2_QCH_SCLK_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLUSTER2_QCH_SCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER2_QCH_ATCLK_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLUSTER2_QCH_ATCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER2_QCH_ATCLK_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLUSTER2_QCH_ATCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER2_QCH_ATCLK_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLUSTER2_QCH_ATCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER2_QCH_DBG_PD_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLUSTER2_QCH_DBG_PD),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER2_QCH_DBG_PD_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLUSTER2_QCH_DBG_PD),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER2_QCH_DBG_PD_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLUSTER2_QCH_DBG_PD),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CLUSTER2_QCH_PERIPHCLK_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_CLUSTER2_QCH_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CLUSTER2_QCH_PERIPHCLK_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_CLUSTER2_QCH_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CLUSTER2_QCH_PERIPHCLK_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_CLUSTER2_QCH_PERIPHCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER2_QCH_PCLK_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLUSTER2_QCH_PCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER2_QCH_PCLK_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLUSTER2_QCH_PCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER2_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLUSTER2_QCH_PCLK),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CLUSTER2_QCH_CORE_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_CLUSTER2_QCH_CORE),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CLUSTER2_QCH_CORE_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_CLUSTER2_QCH_CORE),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CLUSTER2_QCH_CORE_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_CLUSTER2_QCH_CORE),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER2_QCH_PDBGCLK_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLUSTER2_QCH_PDBGCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER2_QCH_PDBGCLK_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLUSTER2_QCH_PDBGCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER2_QCH_PDBGCLK_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLUSTER2_QCH_PDBGCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER2_QCH_GIC_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLUSTER2_QCH_GIC),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER2_QCH_GIC_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLUSTER2_QCH_GIC),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLUSTER2_QCH_GIC_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLUSTER2_QCH_GIC),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CPUCL2_CMU_CPUCL2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_CPUCL2_CMU_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CPUCL2_CMU_CPUCL2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CPUCL2_CMU_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CPUCL2_CMU_CPUCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CPUCL2_CMU_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_CPUCL2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_CPUCL2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_CPUCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L_ICC_CLUSTER2_GIC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_L_ICC_CLUSTER2_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L_ICC_CLUSTER2_GIC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_L_ICC_CLUSTER2_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L_ICC_CLUSTER2_GIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_L_ICC_CLUSTER2_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT0_CPUCL2_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT0_CPUCL2_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT0_CPUCL2_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT0_CPUCL2_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT0_CPUCL2_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT0_CPUCL2_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT1_CPUCL2_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT1_CPUCL2_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT1_CPUCL2_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT1_CPUCL2_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT1_CPUCL2_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT1_CPUCL2_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_CHI_SI_D_CLUSTER2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_CHI_SI_D_CLUSTER2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_CHI_SI_D_CLUSTER2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_CHI_SI_D_CLUSTER2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_CHI_SI_D_CLUSTER2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_CHI_SI_D_CLUSTER2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_CPUCL2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_CPUCL2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_CPUCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_CPUCL2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_P_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_CPUCL2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_P_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_CPUCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_P_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_CPUCL2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_CPUCL2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_CPUCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_CLUSTER2_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_CLUSTER2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_CLUSTER2_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_CLUSTER2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_CLUSTER2_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_CLUSTER2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_CPUCL2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_CPUCL2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_CPUCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APBIF_CSSYS_ALIVE_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_APBIF_CSSYS_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APBIF_CSSYS_ALIVE_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_APBIF_CSSYS_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APBIF_CSSYS_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_APBIF_CSSYS_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APBIF_S2D_DBGCORE_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_APBIF_S2D_DBGCORE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APBIF_S2D_DBGCORE_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_APBIF_S2D_DBGCORE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_APBIF_S2D_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_APBIF_S2D_DBGCORE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_DBGCORE_CMU_DBGCORE_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_DBGCORE_CMU_DBGCORE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_DBGCORE_CMU_DBGCORE_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DBGCORE_CMU_DBGCORE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_DBGCORE_CMU_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DBGCORE_CMU_DBGCORE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_DBGCORE_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_DBGCORE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_DBGCORE_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_DBGCORE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_DBGCORE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_GREBE_ENABLE, 0, 1, V920_EVT2_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_GREBE),
	SFR_ACCESS(V920_EVT2_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_GREBE_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_GREBE),
	SFR_ACCESS(V920_EVT2_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_GREBE_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_GREBE),
	SFR_ACCESS(V920_EVT2_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_DBG_ENABLE, 0, 1, V920_EVT2_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_DBG),
	SFR_ACCESS(V920_EVT2_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_DBG_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_DBG),
	SFR_ACCESS(V920_EVT2_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_DBG_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_DBG),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IP_ALIVE_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IP_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IP_ALIVE_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IP_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IP_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IP_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_ID_DBGCORE_ALIVE_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_ID_DBGCORE_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_ID_DBGCORE_ALIVE_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_ID_DBGCORE_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_ID_DBGCORE_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_ID_DBGCORE_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_DBGCORE_GREBE_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_DBGCORE_GREBE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_DBGCORE_GREBE_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_DBGCORE_GREBE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_DBGCORE_GREBE_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_DBGCORE_GREBE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_DBGCORE_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_DBGCORE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_DBGCORE_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_DBGCORE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_DBGCORE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_DBGCORE_CORE_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_DBGCORE_CORE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_DBGCORE_CORE_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_DBGCORE_CORE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_DBGCORE_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_DBGCORE_CORE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WDT_DBGCORE_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WDT_DBGCORE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WDT_DBGCORE_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WDT_DBGCORE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WDT_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WDT_DBGCORE_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ADM_DAP_DNC_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_ADM_DAP_DNC_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ADM_DAP_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_ADM_DAP_DNC_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ADM_DAP_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_ADM_DAP_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BAAW_P_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BAAW_P_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BAAW_P_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BAAW_P_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BAAW_P_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BAAW_P_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_S0_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BIC_APB_S0_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_S0_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BIC_APB_S0_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_S0_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BIC_APB_S0_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_S1_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BIC_APB_S1_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_S1_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BIC_APB_S1_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_S1_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BIC_APB_S1_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_DNC_CMU_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_DNC_CMU_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_DNC_CMU_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DNC_CMU_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_DNC_CMU_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DNC_CMU_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_IP_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_IP_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_IP_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_IP_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_IP_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_IP_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LG_DNC_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_LG_DNC_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LG_DNC_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_LG_DNC_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LG_DNC_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_LG_DNC_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_ID_IPDNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_ID_IPDNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_ID_IPDNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_ID_IPDNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_ID_IPDNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_ID_IPDNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD0_MMU_SDMA_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD0_MMU_SDMA_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD0_MMU_SDMA_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD0_MMU_SDMA_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD0_MMU_SDMA_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD0_MMU_SDMA_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD1_MMU_SDMA_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD1_MMU_SDMA_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD1_MMU_SDMA_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD1_MMU_SDMA_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD1_MMU_SDMA_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD1_MMU_SDMA_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD2_MMU_SDMA_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD2_MMU_SDMA_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD2_MMU_SDMA_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD2_MMU_SDMA_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD2_MMU_SDMA_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD2_MMU_SDMA_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD3_MMU_SDMA_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD3_MMU_SDMA_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD3_MMU_SDMA_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD3_MMU_SDMA_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD3_MMU_SDMA_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD3_MMU_SDMA_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_ID_IPDNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_ID_IPDNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_ID_IPDNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_ID_IPDNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_ID_IPDNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_ID_IPDNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_SRAM_DNC_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_SRAM_DNC_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_SRAM_DNC_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_SRAM_DNC_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_SRAM_DNC_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_SRAM_DNC_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D0_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D0_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D0_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D0_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D0_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D0_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D1_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D1_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D1_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D1_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D1_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D1_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D2_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D2_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D2_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D2_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D2_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D2_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D3_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D3_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D3_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D3_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D3_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D3_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D0_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D0_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D0_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D1_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D1_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D1_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D2_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D2_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D2_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D2_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D2_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D2_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D3_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D3_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D3_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D3_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D3_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D3_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D4_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D4_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D4_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D4_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D4_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D4_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P0_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_P0_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P0_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_P0_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P0_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_P0_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P1_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_P1_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P1_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_P1_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P1_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_P1_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_LP_DNC_DSP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_LP_DNC_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_LP_DNC_DSP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_LP_DNC_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_LP_DNC_DSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_LP_DNC_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_LP_DNC_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_LP_DNC_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_LP_DNC_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_LP_DNC_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_LP_DNC_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_LP_DNC_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_DNC_QCH_S0_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_DNC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_DNC_QCH_S0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_DNC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_DNC_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_DNC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_DNC_QCH_S0_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_DNC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_DNC_QCH_S0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_DNC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_DNC_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_DNC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_DNC_QCH_S0_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_DNC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_DNC_QCH_S0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_DNC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_DNC_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_DNC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU2_DNC_QCH_S0_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU2_DNC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU2_DNC_QCH_S0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU2_DNC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU2_DNC_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU2_DNC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU3_DNC_QCH_S0_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU3_DNC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU3_DNC_QCH_S0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU3_DNC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU3_DNC_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU3_DNC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S1_DNC_QCH_S0_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S1_DNC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S1_DNC_QCH_S0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S1_DNC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S1_DNC_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S1_DNC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S1_PMMU0_DNC_QCH_S0_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S1_PMMU0_DNC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S1_PMMU0_DNC_QCH_S0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S1_PMMU0_DNC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S1_PMMU0_DNC_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S1_PMMU0_DNC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TREX_D_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_TREX_D_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TREX_D_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_TREX_D_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TREX_D_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_TREX_D_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_LITE_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_LITE_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_LITE_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_DPTX_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BIC_DPTX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_DPTX_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BIC_DPTX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_DPTX_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BIC_DPTX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPTX_CMU_DPTX_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_DPTX_CMU_DPTX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPTX_CMU_DPTX_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DPTX_CMU_DPTX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPTX_CMU_DPTX_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DPTX_CMU_DPTX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_DP_LINK0_QCH_OSC_ENABLE, 0, 1, V920_EVT2_QCH_CON_DP_LINK0_QCH_OSC),
	SFR_ACCESS(V920_EVT2_QCH_CON_DP_LINK0_QCH_OSC_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DP_LINK0_QCH_OSC),
	SFR_ACCESS(V920_EVT2_QCH_CON_DP_LINK0_QCH_OSC_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DP_LINK0_QCH_OSC),
	SFR_ACCESS(V920_EVT2_QCH_CON_DP_LINK0_QCH_GTC_ENABLE, 0, 1, V920_EVT2_QCH_CON_DP_LINK0_QCH_GTC),
	SFR_ACCESS(V920_EVT2_QCH_CON_DP_LINK0_QCH_GTC_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DP_LINK0_QCH_GTC),
	SFR_ACCESS(V920_EVT2_QCH_CON_DP_LINK0_QCH_GTC_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DP_LINK0_QCH_GTC),
	SFR_ACCESS(V920_EVT2_QCH_CON_DP_LINK0_QCH_PCLK_ENABLE, 0, 1, V920_EVT2_QCH_CON_DP_LINK0_QCH_PCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_DP_LINK0_QCH_PCLK_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DP_LINK0_QCH_PCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_DP_LINK0_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DP_LINK0_QCH_PCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_DP_LINK1_QCH_OSC_ENABLE, 0, 1, V920_EVT2_QCH_CON_DP_LINK1_QCH_OSC),
	SFR_ACCESS(V920_EVT2_QCH_CON_DP_LINK1_QCH_OSC_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DP_LINK1_QCH_OSC),
	SFR_ACCESS(V920_EVT2_QCH_CON_DP_LINK1_QCH_OSC_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DP_LINK1_QCH_OSC),
	SFR_ACCESS(V920_EVT2_QCH_CON_DP_LINK1_QCH_PCLK_ENABLE, 0, 1, V920_EVT2_QCH_CON_DP_LINK1_QCH_PCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_DP_LINK1_QCH_PCLK_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DP_LINK1_QCH_PCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_DP_LINK1_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DP_LINK1_QCH_PCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_DP_LINK1_QCH_GTC_ENABLE, 0, 1, V920_EVT2_QCH_CON_DP_LINK1_QCH_GTC),
	SFR_ACCESS(V920_EVT2_QCH_CON_DP_LINK1_QCH_GTC_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DP_LINK1_QCH_GTC),
	SFR_ACCESS(V920_EVT2_QCH_CON_DP_LINK1_QCH_GTC_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DP_LINK1_QCH_GTC),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_DPTX_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_DPTX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_DPTX_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_DPTX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_DPTX_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_DPTX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_DPTX_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_DPTX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_DPTX_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_DPTX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_DPTX_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_DPTX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_DPTX_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_DPTX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_DPTX_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_DPTX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_DPTX_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_DPTX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_DPTX_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_DPTX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_DPTX_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_DPTX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_DPTX_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_DPTX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_QCH_CTRL_APB_ENABLE, 0, 1, V920_EVT2_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_QCH_CTRL_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_QCH_CTRL_APB_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_QCH_CTRL_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_QCH_CTRL_APB_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_QCH_CTRL_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_QCH_TCA_ENABLE, 0, 1, V920_EVT2_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_QCH_TCA),
	SFR_ACCESS(V920_EVT2_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_QCH_TCA_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_QCH_TCA),
	SFR_ACCESS(V920_EVT2_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_QCH_TCA_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_QCH_TCA),
	SFR_ACCESS(V920_EVT2_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_QCH_CTRL_APB_ENABLE, 0, 1, V920_EVT2_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_QCH_CTRL_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_QCH_CTRL_APB_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_QCH_CTRL_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_QCH_CTRL_APB_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_QCH_CTRL_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_QCH_TCA_ENABLE, 0, 1, V920_EVT2_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_QCH_TCA),
	SFR_ACCESS(V920_EVT2_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_QCH_TCA_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_QCH_TCA),
	SFR_ACCESS(V920_EVT2_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_QCH_TCA_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_QCH_TCA),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P0_DPUB_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICS_APB_P0_DPUB_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P0_DPUB_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICS_APB_P0_DPUB_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P0_DPUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICS_APB_P0_DPUB_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_DECON_DPUB0_ENABLE, 0, 1, V920_EVT2_QCH_CON_DPUB_QCH_DECON_DPUB0),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_DECON_DPUB0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DPUB_QCH_DECON_DPUB0),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_DECON_DPUB0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DPUB_QCH_DECON_DPUB0),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_OSC_DSIM0_DPUB0_ENABLE, 0, 1, V920_EVT2_QCH_CON_DPUB_QCH_OSC_DSIM0_DPUB0),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_OSC_DSIM0_DPUB0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DPUB_QCH_OSC_DSIM0_DPUB0),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_OSC_DSIM0_DPUB0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DPUB_QCH_OSC_DSIM0_DPUB0),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_OSC_DSIM1_DPUB0_ENABLE, 0, 1, V920_EVT2_QCH_CON_DPUB_QCH_OSC_DSIM1_DPUB0),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_OSC_DSIM1_DPUB0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DPUB_QCH_OSC_DSIM1_DPUB0),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_OSC_DSIM1_DPUB0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DPUB_QCH_OSC_DSIM1_DPUB0),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_OSC_DSIM0_DPUB1_ENABLE, 0, 1, V920_EVT2_QCH_CON_DPUB_QCH_OSC_DSIM0_DPUB1),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_OSC_DSIM0_DPUB1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DPUB_QCH_OSC_DSIM0_DPUB1),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_OSC_DSIM0_DPUB1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DPUB_QCH_OSC_DSIM0_DPUB1),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_OSC_DSIM1_DPUB1_ENABLE, 0, 1, V920_EVT2_QCH_CON_DPUB_QCH_OSC_DSIM1_DPUB1),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_OSC_DSIM1_DPUB1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DPUB_QCH_OSC_DSIM1_DPUB1),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_OSC_DSIM1_DPUB1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DPUB_QCH_OSC_DSIM1_DPUB1),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_ALV_DSIM0_DPUB0_ENABLE, 0, 1, V920_EVT2_QCH_CON_DPUB_QCH_ALV_DSIM0_DPUB0),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_ALV_DSIM0_DPUB0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DPUB_QCH_ALV_DSIM0_DPUB0),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_ALV_DSIM0_DPUB0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DPUB_QCH_ALV_DSIM0_DPUB0),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_ALV_DSIM1_DPUB0_ENABLE, 0, 1, V920_EVT2_QCH_CON_DPUB_QCH_ALV_DSIM1_DPUB0),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_ALV_DSIM1_DPUB0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DPUB_QCH_ALV_DSIM1_DPUB0),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_ALV_DSIM1_DPUB0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DPUB_QCH_ALV_DSIM1_DPUB0),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_ALV_DSIM0_DPUB1_ENABLE, 0, 1, V920_EVT2_QCH_CON_DPUB_QCH_ALV_DSIM0_DPUB1),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_ALV_DSIM0_DPUB1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DPUB_QCH_ALV_DSIM0_DPUB1),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_ALV_DSIM0_DPUB1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DPUB_QCH_ALV_DSIM0_DPUB1),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_ALV_DSIM1_DPUB1_ENABLE, 0, 1, V920_EVT2_QCH_CON_DPUB_QCH_ALV_DSIM1_DPUB1),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_ALV_DSIM1_DPUB1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DPUB_QCH_ALV_DSIM1_DPUB1),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_ALV_DSIM1_DPUB1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DPUB_QCH_ALV_DSIM1_DPUB1),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_DECON_DPUB1_ENABLE, 0, 1, V920_EVT2_QCH_CON_DPUB_QCH_DECON_DPUB1),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_DECON_DPUB1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DPUB_QCH_DECON_DPUB1),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_DECON_DPUB1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DPUB_QCH_DECON_DPUB1),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_DECON_DPUB2_ENABLE, 0, 1, V920_EVT2_QCH_CON_DPUB_QCH_DECON_DPUB2),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_DECON_DPUB2_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DPUB_QCH_DECON_DPUB2),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_QCH_DECON_DPUB2_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DPUB_QCH_DECON_DPUB2),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_CMU_DPUB_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_DPUB_CMU_DPUB_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_CMU_DPUB_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DPUB_CMU_DPUB_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUB_CMU_DPUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DPUB_CMU_DPUB_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_DPUB_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_DPUB_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_DPUB_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_DPUB_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_DPUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_DPUB_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_DPUB_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_DPUB_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_DPUB_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_DPUB_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_DPUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_DPUB_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_DPUB_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_DPUB_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_DPUB_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_DPUB_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_DPUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_DPUB_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_DPUB_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_DPUB_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_DPUB_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_DPUB_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_DPUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_DPUB_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_DPUF_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BIC_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_DPUF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BIC_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_DPUF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BIC_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUF_QCH_DPUF0_ENABLE, 0, 1, V920_EVT2_QCH_CON_DPUF_QCH_DPUF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUF_QCH_DPUF0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DPUF_QCH_DPUF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUF_QCH_DPUF0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DPUF_QCH_DPUF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUF_QCH_DPUF1_ENABLE, 0, 1, V920_EVT2_QCH_CON_DPUF_QCH_DPUF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUF_QCH_DPUF1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DPUF_QCH_DPUF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUF_QCH_DPUF1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DPUF_QCH_DPUF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUF_QCH_VOTF0_ENABLE, 0, 1, V920_EVT2_QCH_CON_DPUF_QCH_VOTF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUF_QCH_VOTF0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DPUF_QCH_VOTF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUF_QCH_VOTF0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DPUF_QCH_VOTF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUF_QCH_VOTF1_ENABLE, 0, 1, V920_EVT2_QCH_CON_DPUF_QCH_VOTF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUF_QCH_VOTF1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DPUF_QCH_VOTF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUF_QCH_VOTF1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DPUF_QCH_VOTF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUF_QCH_SRAMC_ENABLE, 0, 1, V920_EVT2_QCH_CON_DPUF_QCH_SRAMC),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUF_QCH_SRAMC_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DPUF_QCH_SRAMC),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUF_QCH_SRAMC_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DPUF_QCH_SRAMC),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUF_CMU_DPUF_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_DPUF_CMU_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUF_CMU_DPUF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DPUF_CMU_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUF_CMU_DPUF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DPUF_CMU_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_DPUF_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_DPUF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_DPUF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D0_DPUF_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D0_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D0_DPUF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D0_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D0_DPUF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D0_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D1_DPUF_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D1_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D1_DPUF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D1_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D1_DPUF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D1_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_DPUF0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D0_DPUF0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_DPUF0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D0_DPUF0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_DPUF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D0_DPUF0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_DPUF1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D0_DPUF1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_DPUF1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D0_DPUF1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_DPUF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D0_DPUF1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_DPUF0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D1_DPUF0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_DPUF0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D1_DPUF0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_DPUF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D1_DPUF0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_DPUF1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D1_DPUF1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_DPUF1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D1_DPUF1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_DPUF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D1_DPUF1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_DPUF_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_DPUF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_DPUF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_DPUF_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_DPUF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_DPUF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_DPUF_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_DPUF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_DPUF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_DPUF_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_DPUF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_DPUF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_DPUF_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_DPUF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_DPUF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU2_DPUF_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU2_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU2_DPUF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU2_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU2_DPUF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU2_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU3_DPUF_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU3_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU3_DPUF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU3_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU3_DPUF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU3_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_DPUF_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_DPUF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_DPUF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN0_0DPUF_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN0_0DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN0_0DPUF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN0_0DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN0_0DPUF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN0_0DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN0_1DPUF_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN0_1DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN0_1DPUF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN0_1DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN0_1DPUF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN0_1DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN1_0DPUF_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN1_0DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN1_0DPUF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN1_0DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN1_0DPUF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN1_0DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN1_1DPUF_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN1_1DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN1_1DPUF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN1_1DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN1_1DPUF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN1_1DPUF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUF1_CMU_DPUF1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_DPUF1_CMU_DPUF1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUF1_CMU_DPUF1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DPUF1_CMU_DPUF1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUF1_CMU_DPUF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DPUF1_CMU_DPUF1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUF2_CMU_DPUF2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_DPUF2_CMU_DPUF2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUF2_CMU_DPUF2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DPUF2_CMU_DPUF2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_DPUF2_CMU_DPUF2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DPUF2_CMU_DPUF2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_S_DSP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BIC_APB_S_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_S_DSP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BIC_APB_S_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_S_DSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BIC_APB_S_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_DSP_CMU_DSP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_DSP_CMU_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_DSP_CMU_DSP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DSP_CMU_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_DSP_CMU_DSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DSP_CMU_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_DSP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_DSP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_DSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_IP_DSP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_IP_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_IP_DSP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_IP_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_IP_DSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_IP_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_DSP_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_DSP_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_DSP_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_DSP_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_DSP_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_DSP_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_SRAM_SDMA_DSP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_SRAM_SDMA_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_SRAM_SDMA_DSP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_SRAM_SDMA_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_SRAM_SDMA_DSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_SRAM_SDMA_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_DSP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_P_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_DSP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_P_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_DSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_P_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_LP_DNC_DSP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_LP_DNC_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_LP_DNC_DSP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_LP_DNC_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_LP_DNC_DSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_LP_DNC_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_DSP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_DSP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_DSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_DSP_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ADM_DAP_G_G3D_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_ADM_DAP_G_G3D_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ADM_DAP_G_G3D_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_ADM_DAP_G_G3D_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ADM_DAP_G_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_ADM_DAP_G_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_D0_ENABLE, 0, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_D0),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_D0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_D0),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_D0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_D0),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_D1_ENABLE, 0, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_D1),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_D1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_D1),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_D1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_D1),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_D2_ENABLE, 0, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_D2),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_D2_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_D2),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_D2_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_D2),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_D3_ENABLE, 0, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_D3),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_D3_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_D3),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_D3_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_D3),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_PTW_ENABLE, 0, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_PTW),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_PTW_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_PTW),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_PTW_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_PTW),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_D0_ENABLE, 0, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_D0),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_D0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_D0),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_D0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_D0),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_D1_ENABLE, 0, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_D1),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_D1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_D1),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_D1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_D1),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_D2_ENABLE, 0, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_D2),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_D2_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_D2),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_D2_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_D2),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_D3_ENABLE, 0, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_D3),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_D3_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_D3),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_D3_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_D3),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_ENABLE, 0, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_SYSMMU),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_PPMU_0_ENABLE, 0, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_PPMU_0),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_PPMU_0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_PPMU_0),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_PPMU_0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_PPMU_0),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_PPMU_1_ENABLE, 0, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_PPMU_1),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_PPMU_1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_PPMU_1),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_PPMU_1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_PPMU_1),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_PPMU_2_ENABLE, 0, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_PPMU_2),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_PPMU_2_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_PPMU_2),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_PPMU_2_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_PPMU_2),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_PPMU_3_ENABLE, 0, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_PPMU_3),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_PPMU_3_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_PPMU_3),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_PPMU_3_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_PPMU_3),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_VGEN_0_ENABLE, 0, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_VGEN_0),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_VGEN_0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_VGEN_0),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_VGEN_0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_VGEN_0),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_VGEN_1_ENABLE, 0, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_VGEN_1),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_VGEN_1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_VGEN_1),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_VGEN_1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_VGEN_1),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_VGEN_2_ENABLE, 0, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_VGEN_2),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_VGEN_2_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_VGEN_2),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_VGEN_2_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_VGEN_2),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_VGEN_3_ENABLE, 0, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_VGEN_3),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_VGEN_3_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_VGEN_3),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_VGEN_3_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_VGEN_3),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_IP_ENABLE, 0, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_IP),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_IP_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_IP),
	SFR_ACCESS(V920_EVT2_QCH_CON_ASB_G3D_QCH_IP_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ASB_G3D_QCH_IP),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_BG3D_PWRCTL_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_BG3D_PWRCTL_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_BG3D_PWRCTL_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_BG3D_PWRCTL_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_BG3D_PWRCTL_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_BG3D_PWRCTL_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_G3D_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_G3D_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_G3D_CMU_G3D_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_G3D_CMU_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_G3D_CMU_G3D_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_G3D_CMU_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_G3D_CMU_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_G3D_CMU_G3D_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_GPU_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_GPU_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_GPU_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_GPU_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_GPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_GPU_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_GPU_QCH_PCLK_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_GPU_QCH_PCLK),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_GPU_QCH_PCLK_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_GPU_QCH_PCLK),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_GPU_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_GPU_QCH_PCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IP_G3D_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IP_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IP_G3D_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IP_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IP_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IP_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_G3D_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_G3D_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_G3D_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_G3D_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_S_GNPU_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BIC_APB_S_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_S_GNPU_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BIC_APB_S_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_S_GNPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BIC_APB_S_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_GNPU_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_GNPU_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_GNPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GNPU_CMU_GNPU_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_GNPU_CMU_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GNPU_CMU_GNPU_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_GNPU_CMU_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GNPU_CMU_GNPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_GNPU_CMU_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_IP_NPUCORE_QCH_CORE_ENABLE, 0, 1, V920_EVT2_QCH_CON_IP_NPUCORE_QCH_CORE),
	SFR_ACCESS(V920_EVT2_QCH_CON_IP_NPUCORE_QCH_CORE_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_IP_NPUCORE_QCH_CORE),
	SFR_ACCESS(V920_EVT2_QCH_CON_IP_NPUCORE_QCH_CORE_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_IP_NPUCORE_QCH_CORE),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_CSTFIFO_SDMA_GNPU_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_CSTFIFO_SDMA_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_CSTFIFO_SDMA_GNPU_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_CSTFIFO_SDMA_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_CSTFIFO_SDMA_GNPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_CSTFIFO_SDMA_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP0_SDMA_GNPU_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP0_SDMA_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP0_SDMA_GNPU_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP0_SDMA_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP0_SDMA_GNPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP0_SDMA_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP1_SDMA_GNPU_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP1_SDMA_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP1_SDMA_GNPU_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP1_SDMA_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP1_SDMA_GNPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP1_SDMA_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP2_SDMA_GNPU_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP2_SDMA_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP2_SDMA_GNPU_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP2_SDMA_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP2_SDMA_GNPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP2_SDMA_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP3_SDMA_GNPU_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP3_SDMA_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP3_SDMA_GNPU_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP3_SDMA_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP3_SDMA_GNPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP3_SDMA_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP4_SDMA_GNPU_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP4_SDMA_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP4_SDMA_GNPU_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP4_SDMA_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP4_SDMA_GNPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP4_SDMA_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP5_SDMA_GNPU_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP5_SDMA_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP5_SDMA_GNPU_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP5_SDMA_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP5_SDMA_GNPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP5_SDMA_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ0_GNPU_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ0_GNPU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ0_GNPU_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ0_GNPU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ0_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ0_GNPU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ1_GNPU_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ1_GNPU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ1_GNPU_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ1_GNPU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ1_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ1_GNPU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ2_GNPU_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ2_GNPU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ2_GNPU_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ2_GNPU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ2_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ2_GNPU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ3_GNPU_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ3_GNPU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ3_GNPU_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ3_GNPU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ3_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ3_GNPU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ4_GNPU_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ4_GNPU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ4_GNPU_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ4_GNPU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ4_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ4_GNPU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ5_GNPU_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ5_GNPU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ5_GNPU_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ5_GNPU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ5_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ5_GNPU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_WR0_GNPU_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_WR0_GNPU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_WR0_GNPU_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_WR0_GNPU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_WR0_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_WR0_GNPU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_WR1_GNPU_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_WR1_GNPU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_WR1_GNPU_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_WR1_GNPU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_WR1_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_WR1_GNPU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_WR2_GNPU_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_WR2_GNPU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_WR2_GNPU_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_WR2_GNPU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_WR2_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_WR2_GNPU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_GNPU_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_P_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_GNPU_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_P_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_GNPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_P_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_LP_DNC_GNPU_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_LP_DNC_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_LP_DNC_GNPU_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_LP_DNC_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_LP_DNC_GNPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_LP_DNC_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_GNPU_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_GNPU_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_GNPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_GNPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_HSI0_0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_HSI0_0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_HSI0_0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_HSI0_0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_HSI0_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_HSI0_0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_HSI0_1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_HSI0_1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_HSI0_1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_HSI0_1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_HSI0_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_HSI0_1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GPIO_HSI0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_GPIO_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GPIO_HSI0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_GPIO_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GPIO_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_GPIO_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_HSI0_CMU_HSI0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_HSI0_CMU_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_HSI0_CMU_HSI0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_HSI0_CMU_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_HSI0_CMU_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_HSI0_CMU_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_SI_D0_HSI0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ACEL_SI_D0_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_SI_D0_HSI0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ACEL_SI_D0_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_SI_D0_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ACEL_SI_D0_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_SI_D1_HSI0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ACEL_SI_D1_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_SI_D1_HSI0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ACEL_SI_D1_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_SI_D1_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ACEL_SI_D1_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_DBI_ENABLE, 0, 1, V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_DBI),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_DBI_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_DBI),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_DBI_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_DBI),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_SLV_ENABLE, 0, 1, V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_SLV),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_SLV_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_SLV),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_SLV_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_SLV),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCLK_ENABLE, 0, 1, V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCLK_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_DBI_ENABLE, 0, 1, V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_DBI),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_DBI_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_DBI),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_DBI_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_DBI),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_SLV_ENABLE, 0, 1, V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_SLV),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_SLV_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_SLV),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_SLV_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_SLV),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_DOORBELL_ENABLE, 0, 1, V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_DOORBELL),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_DOORBELL_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_DOORBELL),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_DOORBELL_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_DOORBELL),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_DOORBELL_ENABLE, 0, 1, V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_DOORBELL),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_DOORBELL_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_DOORBELL),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_DOORBELL_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_DOORBELL),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCLK_ENABLE, 0, 1, V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCLK_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCLK),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_DBI_ENABLE, 0, 1, V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_DBI),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_DBI_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_DBI),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_DBI_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_DBI),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_SLV_ENABLE, 0, 1, V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_SLV),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_SLV_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_SLV),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_SLV_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_SLV),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_DBI_ENABLE, 0, 1, V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_DBI),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_DBI_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_DBI),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_DBI_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_DBI),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_SLV_ENABLE, 0, 1, V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_SLV),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_SLV_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_SLV),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_SLV_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_SLV),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_DOORBELL_ENABLE, 0, 1, V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_DOORBELL),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_DOORBELL_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_DOORBELL),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_DOORBELL_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_DOORBELL),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_DOORBELL_ENABLE, 0, 1, V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_DOORBELL),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_DOORBELL_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_DOORBELL),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_DOORBELL_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_DOORBELL),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_PCIE_GEN5_4L_QCH_PCIE0_MSTR_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_PCIE_GEN5_4L_QCH_PCIE0_MSTR),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_PCIE_GEN5_4L_QCH_PCIE0_MSTR_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_PCIE_GEN5_4L_QCH_PCIE0_MSTR),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_PCIE_GEN5_4L_QCH_PCIE0_MSTR_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_PCIE_GEN5_4L_QCH_PCIE0_MSTR),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_IA_GEN5A_2L_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PCIE_IA_GEN5A_2L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_IA_GEN5A_2L_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PCIE_IA_GEN5A_2L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_IA_GEN5A_2L_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PCIE_IA_GEN5A_2L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_IA_GEN5A_4L_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PCIE_IA_GEN5A_4L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_IA_GEN5A_4L_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PCIE_IA_GEN5A_4L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_IA_GEN5A_4L_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PCIE_IA_GEN5A_4L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_IA_GEN5B_2L_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PCIE_IA_GEN5B_2L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_IA_GEN5B_2L_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PCIE_IA_GEN5B_2L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_IA_GEN5B_2L_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PCIE_IA_GEN5B_2L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_IA_GEN5B_4L_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PCIE_IA_GEN5B_4L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_IA_GEN5B_4L_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PCIE_IA_GEN5B_4L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PCIE_IA_GEN5B_4L_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PCIE_IA_GEN5B_4L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_HSI0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D0_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_HSI0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D0_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D0_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_HSI0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D1_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_HSI0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D1_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D1_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_PCIE_GEN5A_2L_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QE_PCIE_GEN5A_2L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_PCIE_GEN5A_2L_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QE_PCIE_GEN5A_2L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_PCIE_GEN5A_2L_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QE_PCIE_GEN5A_2L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_PCIE_GEN5A_4L_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QE_PCIE_GEN5A_4L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_PCIE_GEN5A_4L_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QE_PCIE_GEN5A_4L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_PCIE_GEN5A_4L_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QE_PCIE_GEN5A_4L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_PCIE_GEN5B_2L_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QE_PCIE_GEN5B_2L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_PCIE_GEN5B_2L_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QE_PCIE_GEN5B_2L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_PCIE_GEN5B_2L_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QE_PCIE_GEN5B_2L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_PCIE_GEN5B_4L_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QE_PCIE_GEN5B_4L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_PCIE_GEN5B_4L_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QE_PCIE_GEN5B_4L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_PCIE_GEN5B_4L_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QE_PCIE_GEN5B_4L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_HSI0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_HSI0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_HSI0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_HSI0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_HSI0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_HSI0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_HSI0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_HSI0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_HSI0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_HSI0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_PCIE_GEN5A_2L_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_PCIE_GEN5A_2L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_PCIE_GEN5A_2L_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_PCIE_GEN5A_2L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_PCIE_GEN5A_2L_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_PCIE_GEN5A_2L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_PCIE_GEN5A_4L_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_PCIE_GEN5A_4L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_PCIE_GEN5A_4L_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_PCIE_GEN5A_4L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_PCIE_GEN5A_4L_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_PCIE_GEN5A_4L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_PCIE_GEN5B_2L_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_PCIE_GEN5B_2L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_PCIE_GEN5B_2L_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_PCIE_GEN5B_2L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_PCIE_GEN5B_2L_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_PCIE_GEN5B_2L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_PCIE_GEN5B_4L_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_PCIE_GEN5B_4L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_PCIE_GEN5B_4L_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_PCIE_GEN5B_4L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_PCIE_GEN5B_4L_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_PCIE_GEN5B_4L_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_HSI1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_HSI1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GPIO_HSI1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_GPIO_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GPIO_HSI1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_GPIO_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GPIO_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_GPIO_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_HSI1_CMU_HSI1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_HSI1_CMU_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_HSI1_CMU_HSI1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_HSI1_CMU_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_HSI1_CMU_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_HSI1_CMU_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_SI_D_HSI1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ACEL_SI_D_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_SI_D_HSI1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ACEL_SI_D_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_SI_D_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ACEL_SI_D_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MMC_CARD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MMC_CARD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MMC_CARD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_HSI1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_HSI1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_HSI1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_HSI1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_HSI1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_HSI1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_HSI1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_HSI1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_HSI1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_HSI1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USB20DRD_0_QCH_LINK_ENABLE, 0, 1, V920_EVT2_QCH_CON_USB20DRD_0_QCH_LINK),
	SFR_ACCESS(V920_EVT2_QCH_CON_USB20DRD_0_QCH_LINK_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USB20DRD_0_QCH_LINK),
	SFR_ACCESS(V920_EVT2_QCH_CON_USB20DRD_0_QCH_LINK_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USB20DRD_0_QCH_LINK),
	SFR_ACCESS(V920_EVT2_QCH_CON_USB20DRD_0_QCH_PHY_ENABLE, 0, 1, V920_EVT2_QCH_CON_USB20DRD_0_QCH_PHY),
	SFR_ACCESS(V920_EVT2_QCH_CON_USB20DRD_0_QCH_PHY_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USB20DRD_0_QCH_PHY),
	SFR_ACCESS(V920_EVT2_QCH_CON_USB20DRD_0_QCH_PHY_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USB20DRD_0_QCH_PHY),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_USB20DRD_0_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_USB20DRD_0_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_USB20DRD_0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_USB20DRD_0_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_USB20DRD_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_USB20DRD_0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USB20DRD_1_QCH_LINK_ENABLE, 0, 1, V920_EVT2_QCH_CON_USB20DRD_1_QCH_LINK),
	SFR_ACCESS(V920_EVT2_QCH_CON_USB20DRD_1_QCH_LINK_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USB20DRD_1_QCH_LINK),
	SFR_ACCESS(V920_EVT2_QCH_CON_USB20DRD_1_QCH_LINK_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USB20DRD_1_QCH_LINK),
	SFR_ACCESS(V920_EVT2_QCH_CON_USB20DRD_1_QCH_PHY_ENABLE, 0, 1, V920_EVT2_QCH_CON_USB20DRD_1_QCH_PHY),
	SFR_ACCESS(V920_EVT2_QCH_CON_USB20DRD_1_QCH_PHY_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USB20DRD_1_QCH_PHY),
	SFR_ACCESS(V920_EVT2_QCH_CON_USB20DRD_1_QCH_PHY_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USB20DRD_1_QCH_PHY),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_USB20DRD_1_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_USB20DRD_1_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_USB20DRD_1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_USB20DRD_1_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_USB20DRD_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_USB20DRD_1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USB20DRD_2_QCH_LINK_ENABLE, 0, 1, V920_EVT2_QCH_CON_USB20DRD_2_QCH_LINK),
	SFR_ACCESS(V920_EVT2_QCH_CON_USB20DRD_2_QCH_LINK_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USB20DRD_2_QCH_LINK),
	SFR_ACCESS(V920_EVT2_QCH_CON_USB20DRD_2_QCH_LINK_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USB20DRD_2_QCH_LINK),
	SFR_ACCESS(V920_EVT2_QCH_CON_USB20DRD_2_QCH_PHY_ENABLE, 0, 1, V920_EVT2_QCH_CON_USB20DRD_2_QCH_PHY),
	SFR_ACCESS(V920_EVT2_QCH_CON_USB20DRD_2_QCH_PHY_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USB20DRD_2_QCH_PHY),
	SFR_ACCESS(V920_EVT2_QCH_CON_USB20DRD_2_QCH_PHY_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USB20DRD_2_QCH_PHY),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_USB20DRD_2_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_USB20DRD_2_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_USB20DRD_2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_USB20DRD_2_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_USB20DRD_2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_USB20DRD_2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USB30DRD_0_QCH_LINK_ENABLE, 0, 1, V920_EVT2_QCH_CON_USB30DRD_0_QCH_LINK),
	SFR_ACCESS(V920_EVT2_QCH_CON_USB30DRD_0_QCH_LINK_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USB30DRD_0_QCH_LINK),
	SFR_ACCESS(V920_EVT2_QCH_CON_USB30DRD_0_QCH_LINK_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USB30DRD_0_QCH_LINK),
	SFR_ACCESS(V920_EVT2_QCH_CON_USB30DRD_0_QCH_SUBCTL_ENABLE, 0, 1, V920_EVT2_QCH_CON_USB30DRD_0_QCH_SUBCTL),
	SFR_ACCESS(V920_EVT2_QCH_CON_USB30DRD_0_QCH_SUBCTL_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USB30DRD_0_QCH_SUBCTL),
	SFR_ACCESS(V920_EVT2_QCH_CON_USB30DRD_0_QCH_SUBCTL_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USB30DRD_0_QCH_SUBCTL),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_USB30DRD_0_QCH_SUSPEND_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_USB30DRD_0_QCH_SUSPEND),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_USB30DRD_0_QCH_SUSPEND_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_USB30DRD_0_QCH_SUSPEND),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_USB30DRD_0_QCH_SUSPEND_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_USB30DRD_0_QCH_SUSPEND),
	SFR_ACCESS(V920_EVT2_QCH_CON_USB30DRD_0_QCH_PHY_ENABLE, 0, 1, V920_EVT2_QCH_CON_USB30DRD_0_QCH_PHY),
	SFR_ACCESS(V920_EVT2_QCH_CON_USB30DRD_0_QCH_PHY_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USB30DRD_0_QCH_PHY),
	SFR_ACCESS(V920_EVT2_QCH_CON_USB30DRD_0_QCH_PHY_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USB30DRD_0_QCH_PHY),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_HSI1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_LITE_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_HSI1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_LITE_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_LITE_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_HSI2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_HSI2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_HSI2_QCH_AXI_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_HSI2_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_HSI2_QCH_AXI_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_HSI2_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_HSI2_QCH_AXI_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_HSI2_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D1_HSI2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICM_AXI_D1_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D1_HSI2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICM_AXI_D1_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D1_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICM_AXI_D1_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D1_HSI2_QCH_AXI_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICM_AXI_D1_HSI2_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D1_HSI2_QCH_AXI_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICM_AXI_D1_HSI2_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D1_HSI2_QCH_AXI_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICM_AXI_D1_HSI2_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P0_HSI2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICS_APB_P0_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P0_HSI2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICS_APB_P0_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P0_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICS_APB_P0_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P1_HSI2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICS_APB_P1_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P1_HSI2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICS_APB_P1_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P1_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICS_APB_P1_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_APB_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_APB_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_APB_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_REF0_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_REF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_REF0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_REF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_REF0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_REF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_REF1_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_REF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_REF1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_REF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_REF1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_REF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_MON0_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_MON0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_MON0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_MON0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_MON0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_MON0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_MON1_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_MON1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_MON1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_MON1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_MON1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_ETH_QCH_MON1),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_HSI2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_HSI2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ETHERNET0_QCH_S0_ENABLE, 0, 1, V920_EVT2_QCH_CON_ETHERNET0_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_ETHERNET0_QCH_S0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ETHERNET0_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_ETHERNET0_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ETHERNET0_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_ETHERNET0_QCH_S1_ENABLE, 0, 1, V920_EVT2_QCH_CON_ETHERNET0_QCH_S1),
	SFR_ACCESS(V920_EVT2_QCH_CON_ETHERNET0_QCH_S1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ETHERNET0_QCH_S1),
	SFR_ACCESS(V920_EVT2_QCH_CON_ETHERNET0_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ETHERNET0_QCH_S1),
	SFR_ACCESS(V920_EVT2_QCH_CON_ETHERNET1_QCH_S0_ENABLE, 0, 1, V920_EVT2_QCH_CON_ETHERNET1_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_ETHERNET1_QCH_S0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ETHERNET1_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_ETHERNET1_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ETHERNET1_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_ETHERNET1_QCH_S1_ENABLE, 0, 1, V920_EVT2_QCH_CON_ETHERNET1_QCH_S1),
	SFR_ACCESS(V920_EVT2_QCH_CON_ETHERNET1_QCH_S1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ETHERNET1_QCH_S1),
	SFR_ACCESS(V920_EVT2_QCH_CON_ETHERNET1_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ETHERNET1_QCH_S1),
	SFR_ACCESS(V920_EVT2_QCH_CON_GPIO_HSI2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_GPIO_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GPIO_HSI2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_GPIO_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GPIO_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_GPIO_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GPIO_HSI2UFS_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_GPIO_HSI2UFS_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GPIO_HSI2UFS_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_GPIO_HSI2UFS_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GPIO_HSI2UFS_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_GPIO_HSI2UFS_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_HSI2_CMU_HSI2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_HSI2_CMU_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_HSI2_CMU_HSI2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_HSI2_CMU_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_HSI2_CMU_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_HSI2_CMU_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_SI_D0_HSI2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ACEL_SI_D0_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_SI_D0_HSI2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ACEL_SI_D0_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_SI_D0_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ACEL_SI_D0_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_SI_D1_HSI2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ACEL_SI_D1_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_SI_D1_HSI2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ACEL_SI_D1_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_SI_D1_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ACEL_SI_D1_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_ETHERNET0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_ETHERNET0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_ETHERNET0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_ETHERNET0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_ETHERNET0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_ETHERNET0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_ETHERNET1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_ETHERNET1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_ETHERNET1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_ETHERNET1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_ETHERNET1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_ETHERNET1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_UFS_EMBD0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_UFS_EMBD0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_UFS_EMBD0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_UFS_EMBD0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_UFS_EMBD0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_UFS_EMBD0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_UFS_EMBD1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_UFS_EMBD1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_UFS_EMBD1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_UFS_EMBD1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_UFS_EMBD1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_UFS_EMBD1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_ETHERNET0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QE_ETHERNET0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_ETHERNET0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QE_ETHERNET0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_ETHERNET0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QE_ETHERNET0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_ETHERNET1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QE_ETHERNET1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_ETHERNET1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QE_ETHERNET1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_ETHERNET1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QE_ETHERNET1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_UFS_EMBD0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QE_UFS_EMBD0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_UFS_EMBD0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QE_UFS_EMBD0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_UFS_EMBD0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QE_UFS_EMBD0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_UFS_EMBD1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QE_UFS_EMBD1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_UFS_EMBD1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QE_UFS_EMBD1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_UFS_EMBD1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QE_UFS_EMBD1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_HSI2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_HSI2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_HSI2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_HSI2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SPC_HSI2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SPC_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SPC_HSI2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SPC_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SPC_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SPC_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_HSI2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_HSI2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_HSI2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_HSI2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S1_HSI2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S1_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S1_HSI2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S1_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S1_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S1_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S1_PMMU0_HSI2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S1_PMMU0_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S1_PMMU0_HSI2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S1_PMMU0_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S1_PMMU0_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S1_PMMU0_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_HSI2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_HSI2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_UFS_EMBD0_QCH_UFS_ENABLE, 0, 1, V920_EVT2_QCH_CON_UFS_EMBD0_QCH_UFS),
	SFR_ACCESS(V920_EVT2_QCH_CON_UFS_EMBD0_QCH_UFS_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_UFS_EMBD0_QCH_UFS),
	SFR_ACCESS(V920_EVT2_QCH_CON_UFS_EMBD0_QCH_UFS_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_UFS_EMBD0_QCH_UFS),
	SFR_ACCESS(V920_EVT2_QCH_CON_UFS_EMBD0_QCH_FMP_ENABLE, 0, 1, V920_EVT2_QCH_CON_UFS_EMBD0_QCH_FMP),
	SFR_ACCESS(V920_EVT2_QCH_CON_UFS_EMBD0_QCH_FMP_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_UFS_EMBD0_QCH_FMP),
	SFR_ACCESS(V920_EVT2_QCH_CON_UFS_EMBD0_QCH_FMP_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_UFS_EMBD0_QCH_FMP),
	SFR_ACCESS(V920_EVT2_QCH_CON_UFS_EMBD1_QCH_UFS_ENABLE, 0, 1, V920_EVT2_QCH_CON_UFS_EMBD1_QCH_UFS),
	SFR_ACCESS(V920_EVT2_QCH_CON_UFS_EMBD1_QCH_UFS_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_UFS_EMBD1_QCH_UFS),
	SFR_ACCESS(V920_EVT2_QCH_CON_UFS_EMBD1_QCH_UFS_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_UFS_EMBD1_QCH_UFS),
	SFR_ACCESS(V920_EVT2_QCH_CON_UFS_EMBD1_QCH_FMP_ENABLE, 0, 1, V920_EVT2_QCH_CON_UFS_EMBD1_QCH_FMP),
	SFR_ACCESS(V920_EVT2_QCH_CON_UFS_EMBD1_QCH_FMP_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_UFS_EMBD1_QCH_FMP),
	SFR_ACCESS(V920_EVT2_QCH_CON_UFS_EMBD1_QCH_FMP_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_UFS_EMBD1_QCH_FMP),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_ETHERNET0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_ETHERNET0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_ETHERNET0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_ETHERNET0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_ETHERNET0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_ETHERNET0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_ETHERNET1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_ETHERNET1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_ETHERNET1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_ETHERNET1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_ETHERNET1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_ETHERNET1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_UFS_EMBD0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_UFS_EMBD0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_UFS_EMBD0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_UFS_EMBD0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_UFS_EMBD0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_UFS_EMBD0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_UFS_EMBD1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_UFS_EMBD1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_UFS_EMBD1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_UFS_EMBD1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_UFS_EMBD1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_UFS_EMBD1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_ISP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_ISP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_ISP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_ISP_QCH_AXI_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_ISP_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_ISP_QCH_AXI_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_ISP_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_ISP_QCH_AXI_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_ISP_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_ISP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICS_APB_P_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_ISP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICS_APB_P_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_ISP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICS_APB_P_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_ISP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_ISP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_ISP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ISP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ISP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ISP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ISP_CMU_ISP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_ISP_CMU_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ISP_CMU_ISP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ISP_CMU_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ISP_CMU_ISP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ISP_CMU_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L0_TAA_ISP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_L0_TAA_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L0_TAA_ISP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_L0_TAA_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L0_TAA_ISP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_L0_TAA_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L0_ISP_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_L0_ISP_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L0_ISP_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_L0_ISP_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L0_ISP_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_L0_ISP_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D_ISP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D_ISP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D_ISP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D_ISP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D_ISP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D_ISP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D0_ISP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QE_D0_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D0_ISP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QE_D0_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D0_ISP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QE_D0_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_ISP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_P_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_ISP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_P_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_ISP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_P_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AST_MI_L1_TAA_ISP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AST_MI_L1_TAA_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AST_MI_L1_TAA_ISP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AST_MI_L1_TAA_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AST_MI_L1_TAA_ISP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AST_MI_L1_TAA_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AST_SI_L1_ISP_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AST_SI_L1_ISP_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AST_SI_L1_ISP_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AST_SI_L1_ISP_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AST_SI_L1_ISP_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AST_SI_L1_ISP_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_ISP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_ISP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_ISP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_ISP_QCH_S0_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_ISP_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_ISP_QCH_S0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_ISP_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_ISP_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_ISP_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_ISP_QCH_S0_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_ISP_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_ISP_QCH_S0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_ISP_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_ISP_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_ISP_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_ISP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_ISP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_ISP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_ISP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_D_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_ISP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_D_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_ISP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_D_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_M2M_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_M2M_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_M2M_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_JPEG_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_JPEG_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_JPEG_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_JPEG_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_JPEG_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_JPEG_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_SI_D0_M2M_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ACEL_SI_D0_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_SI_D0_M2M_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ACEL_SI_D0_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_SI_D0_M2M_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ACEL_SI_D0_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_SI_D1_M2M_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ACEL_SI_D1_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_SI_D1_M2M_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ACEL_SI_D1_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_SI_D1_M2M_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ACEL_SI_D1_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IP_JPEG_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IP_JPEG_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IP_JPEG_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IP_JPEG_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IP_JPEG_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IP_JPEG_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IP_JPEG_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IP_JPEG_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IP_JPEG_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IP_JPEG_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IP_JPEG_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IP_JPEG_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_M2M_CMU_M2M_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_M2M_CMU_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_M2M_CMU_M2M_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_M2M_CMU_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_M2M_CMU_M2M_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_M2M_CMU_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_M2M_D0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_M2M_D0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_M2M_D0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_M2M_D0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_M2M_D0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_M2M_D0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_M2M_D0_QCH_VOTF_ENABLE, 0, 1, V920_EVT2_QCH_CON_M2M_D0_QCH_VOTF),
	SFR_ACCESS(V920_EVT2_QCH_CON_M2M_D0_QCH_VOTF_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_M2M_D0_QCH_VOTF),
	SFR_ACCESS(V920_EVT2_QCH_CON_M2M_D0_QCH_VOTF_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_M2M_D0_QCH_VOTF),
	SFR_ACCESS(V920_EVT2_QCH_CON_M2M_D1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_M2M_D1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_M2M_D1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_M2M_D1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_M2M_D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_M2M_D1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_M2M_D1_QCH_VOTF_ENABLE, 0, 1, V920_EVT2_QCH_CON_M2M_D1_QCH_VOTF),
	SFR_ACCESS(V920_EVT2_QCH_CON_M2M_D1_QCH_VOTF_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_M2M_D1_QCH_VOTF),
	SFR_ACCESS(V920_EVT2_QCH_CON_M2M_D1_QCH_VOTF_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_M2M_D1_QCH_VOTF),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_M2M_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D0_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_M2M_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D0_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_M2M_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D0_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_M2M_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D1_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_M2M_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D1_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_M2M_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D1_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_JPEG_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QE_D_JPEG_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_JPEG_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QE_D_JPEG_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_JPEG_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QE_D_JPEG_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_M2M_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QE_D_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_M2M_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QE_D_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_M2M_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QE_D_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_M2M_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_M2M_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_M2M_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_M2M_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_M2M_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_M2M_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_M2M_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_M2M_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_M2M_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_M2M_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_M2M_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_M2M_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_M2M_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_M2M_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_M2M_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_D_M2M_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_LITE_D_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_D_M2M_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_LITE_D_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_D_M2M_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_LITE_D_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_MFC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_MFC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_OTF0_MFD_MFC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_OTF0_MFD_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_OTF0_MFD_MFC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_OTF0_MFD_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_OTF0_MFD_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_OTF0_MFD_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_OTF1_MFD_MFC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_OTF1_MFD_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_OTF1_MFD_MFC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_OTF1_MFD_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_OTF1_MFD_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_OTF1_MFD_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_OTF2_MFD_MFC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_OTF2_MFD_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_OTF2_MFD_MFC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_OTF2_MFD_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_OTF2_MFD_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_OTF2_MFD_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_OTF3_MFD_MFC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_OTF3_MFD_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_OTF3_MFD_MFC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_OTF3_MFD_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_OTF3_MFD_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_OTF3_MFD_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_OTF0_MFC_MFD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_OTF0_MFC_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_OTF0_MFC_MFD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_OTF0_MFC_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_OTF0_MFC_MFD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_OTF0_MFC_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_OTF1_MFC_MFD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_OTF1_MFC_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_OTF1_MFC_MFD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_OTF1_MFC_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_OTF1_MFC_MFD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_OTF1_MFC_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_OTF2_MFC_MFD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_OTF2_MFC_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_OTF2_MFC_MFD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_OTF2_MFC_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_OTF2_MFC_MFD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_OTF2_MFC_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_OTF3_MFC_MFD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_OTF3_MFC_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_OTF3_MFC_MFD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_OTF3_MFC_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_OTF3_MFC_MFD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_OTF3_MFC_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_IT_MFC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_MI_IT_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_IT_MFC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_MI_IT_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_MI_IT_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_MI_IT_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_IT_MFC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_SI_IT_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_IT_MFC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_SI_IT_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_IT_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_SI_IT_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_ID_MFC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_ID_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_ID_MFC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_ID_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_ID_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_ID_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D0_MFC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D0_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D0_MFC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D0_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D0_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D0_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D1_MFC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D1_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D1_MFC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D1_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D1_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D1_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_ID_MFC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_ID_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_ID_MFC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_ID_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_ID_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_ID_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MFC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MFC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MFC_QCH_VOTF_ENABLE, 0, 1, V920_EVT2_QCH_CON_MFC_QCH_VOTF),
	SFR_ACCESS(V920_EVT2_QCH_CON_MFC_QCH_VOTF_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_MFC_QCH_VOTF),
	SFR_ACCESS(V920_EVT2_QCH_CON_MFC_QCH_VOTF_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_MFC_QCH_VOTF),
	SFR_ACCESS(V920_EVT2_QCH_CON_MFC_CMU_MFC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_MFC_CMU_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MFC_CMU_MFC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_MFC_CMU_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MFC_CMU_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_MFC_CMU_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_MFC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D0_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_MFC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D0_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D0_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_MFC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D1_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_MFC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D1_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D1_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D2_WFD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D2_WFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D2_WFD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D2_WFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D2_WFD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D2_WFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MI_MFC_SW_RESET_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MI_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MI_MFC_SW_RESET_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MI_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MI_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MI_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_SI_MFC_SW_RESET_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_SI_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_SI_MFC_SW_RESET_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_SI_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_SI_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_SI_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_MFC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_MFC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_MFC_QCH_S0_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_MFC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_MFC_QCH_S0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_MFC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_MFC_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_MFC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH_S0_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH_S0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_MFC_QCH_S0_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_MFC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_MFC_QCH_S0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_MFC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_MFC_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_MFC_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_MFC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_MFC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_MFC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_LITE_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_MFC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_LITE_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_LITE_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WFD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WFD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WFD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WFD_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ADM_APB_MFCMFD_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_ADM_APB_MFCMFD_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ADM_APB_MFCMFD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_ADM_APB_MFCMFD_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ADM_APB_MFCMFD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_ADM_APB_MFCMFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_MFD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_MFD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_MFD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_OTF0_MFC_MFD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_OTF0_MFC_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_OTF0_MFC_MFD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_OTF0_MFC_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_OTF0_MFC_MFD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_OTF0_MFC_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_OTF1_MFC_MFD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_OTF1_MFC_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_OTF1_MFC_MFD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_OTF1_MFC_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_OTF1_MFC_MFD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_OTF1_MFC_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_OTF2_MFC_MFD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_OTF2_MFC_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_OTF2_MFC_MFD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_OTF2_MFC_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_OTF2_MFC_MFD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_OTF2_MFC_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_OTF3_MFC_MFD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_OTF3_MFC_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_OTF3_MFC_MFD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_OTF3_MFC_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_OTF3_MFC_MFD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_OTF3_MFC_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_OTF0_MFD_MFC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_OTF0_MFD_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_OTF0_MFD_MFC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_OTF0_MFD_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_OTF0_MFD_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_OTF0_MFD_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_OTF1_MFD_MFC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_OTF1_MFD_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_OTF1_MFD_MFC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_OTF1_MFD_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_OTF1_MFD_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_OTF1_MFD_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_OTF2_MFD_MFC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_OTF2_MFD_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_OTF2_MFD_MFC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_OTF2_MFD_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_OTF2_MFD_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_OTF2_MFD_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_OTF3_MFD_MFC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_OTF3_MFD_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_OTF3_MFD_MFC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_OTF3_MFD_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_OTF3_MFD_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_OTF3_MFD_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D0_MFD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D0_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D0_MFD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D0_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D0_MFD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D0_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D1_MFD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D1_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D1_MFD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D1_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D1_MFD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D1_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MFD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MFD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MFD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MFD_CMU_MFD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_MFD_CMU_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MFD_CMU_MFD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_MFD_CMU_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MFD_CMU_MFD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_MFD_CMU_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_MFD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D0_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_MFD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D0_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_MFD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D0_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_MFD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D1_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_MFD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D1_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_MFD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D1_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_MFD_NOCD_SW_RESET_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_MFD_NOCD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_MFD_NOCD_SW_RESET_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_MFD_NOCD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_MFD_NOCD_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_MFD_NOCD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_SW_RESET_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_SW_RESET_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_SW_RESET_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_MFD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_MFD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_MFD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_MFD_QCH_S0_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_MFD_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_MFD_QCH_S0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_MFD_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_MFD_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_MFD_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_MFD_QCH_S0_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_MFD_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_MFD_QCH_S0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_MFD_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_MFD_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_MFD_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_MFD_QCH_S0_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_MFD_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_MFD_QCH_S0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_MFD_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_MFD_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_MFD_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_MFD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_MFD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_MFD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_MFD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_LITE_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_MFD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_LITE_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_MFD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_LITE_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_S_MIF_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BIC_APB_S_MIF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_S_MIF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BIC_APB_S_MIF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_S_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BIC_APB_S_MIF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_APB_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_APB_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_APB_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_REF0_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_REF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_REF0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_REF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_REF0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_REF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_REF1_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_REF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_REF1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_REF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_REF1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_REF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_MON0_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_MON0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_MON0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_MON0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_MON0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_MON0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_MON1_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_MON1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_MON1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_MON1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_MON1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON_PLL_MIF_QCH_MON1),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CMU_MIF_CMUREF_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_CMU_MIF_CMUREF_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CMU_MIF_CMUREF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_CMU_MIF_CMUREF_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CMU_MIF_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_CMU_MIF_CMUREF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_MIF_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_MIF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MIF_CMU_MIF_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MIF_CMU_MIF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MIF_CMU_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QCH_ADAPTER_DDRPHY0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QCH_ADAPTER_DDRPHY0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QCH_ADAPTER_DDRPHY0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QCH_ADAPTER_DDRPHY0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QCH_ADAPTER_DDRPHY0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QCH_ADAPTER_DDRPHY0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QCH_ADAPTER_DDRPHY1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QCH_ADAPTER_DDRPHY1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QCH_ADAPTER_DDRPHY1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QCH_ADAPTER_DDRPHY1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QCH_ADAPTER_DDRPHY1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QCH_ADAPTER_DDRPHY1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QCH_ADAPTER_PPC_DEBUG0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QCH_ADAPTER_PPC_DEBUG0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QCH_ADAPTER_PPC_DEBUG0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QCH_ADAPTER_PPC_DEBUG0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QCH_ADAPTER_PPC_DEBUG0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QCH_ADAPTER_PPC_DEBUG0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QCH_ADAPTER_PPC_DEBUG1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QCH_ADAPTER_PPC_DEBUG1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QCH_ADAPTER_PPC_DEBUG1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QCH_ADAPTER_PPC_DEBUG1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QCH_ADAPTER_PPC_DEBUG1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QCH_ADAPTER_PPC_DEBUG1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QCH_ADAPTER_SMC0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QCH_ADAPTER_SMC0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QCH_ADAPTER_SMC0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QCH_ADAPTER_SMC0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QCH_ADAPTER_SMC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QCH_ADAPTER_SMC0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QCH_ADAPTER_SMC1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QCH_ADAPTER_SMC1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QCH_ADAPTER_SMC1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QCH_ADAPTER_SMC1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QCH_ADAPTER_SMC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QCH_ADAPTER_SMC1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_MIF_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_P_MIF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_MIF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_P_MIF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_P_MIF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_MIF_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_MIF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_MIF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_MIF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_MIF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SMC0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SMC0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SMC0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SMC0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SMC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SMC0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SMC1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SMC1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SMC1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SMC1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SMC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SMC1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SPC_MIF_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SPC_MIF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SPC_MIF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SPC_MIF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SPC_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SPC_MIF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SPMPU_P_MIF_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SPMPU_P_MIF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SPMPU_P_MIF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SPMPU_P_MIF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SPMPU_P_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SPMPU_P_MIF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_MIF_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_MIF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ADC_MISC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_ADC_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ADC_MISC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ADC_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ADC_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ADC_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D_MISC_QCH_APB_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICM_AXI_D_MISC_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D_MISC_QCH_APB_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICM_AXI_D_MISC_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D_MISC_QCH_APB_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICM_AXI_D_MISC_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D_MISC_QCH_AXI_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICM_AXI_D_MISC_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D_MISC_QCH_AXI_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICM_AXI_D_MISC_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D_MISC_QCH_AXI_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICM_AXI_D_MISC_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_MISC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICS_APB_P_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_MISC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICS_APB_P_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICS_APB_P_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_MISC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_MISC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GIC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GIC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_SI_D_MISC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ACEL_SI_D_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_SI_D_MISC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ACEL_SI_D_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_SI_D_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ACEL_SI_D_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L_ICC_CLUSTER1_GIC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_L_ICC_CLUSTER1_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L_ICC_CLUSTER1_GIC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_L_ICC_CLUSTER1_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L_ICC_CLUSTER1_GIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_L_ICC_CLUSTER1_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L_ICC_CLUSTER2_GIC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_L_ICC_CLUSTER2_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L_ICC_CLUSTER2_GIC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_L_ICC_CLUSTER2_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L_ICC_CLUSTER2_GIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_L_ICC_CLUSTER2_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_ID_MISC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_ID_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_ID_MISC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_ID_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_ID_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_ID_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_ID_MISC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_ID_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_ID_MISC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_ID_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_ID_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_ID_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MCT0_MISC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_MCT0_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MCT0_MISC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_MCT0_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MCT0_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_MCT0_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MCT1_MISC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_MCT1_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MCT1_MISC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_MCT1_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MCT1_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_MCT1_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MISC_CMU_MISC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_MISC_CMU_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MISC_CMU_MISC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_MISC_CMU_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MISC_CMU_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_MISC_CMU_MISC_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_OTP_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_OTP_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_OTP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_OTP_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_OTP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_OTP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_OTP_CON_BIRA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_OTP_CON_BIRA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_OTP_CON_BIRA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_OTP_CON_BIRA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_OTP_CON_BIRA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_OTP_CON_BIRA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_OTP_CON_BISR_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_OTP_CON_BISR_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_OTP_CON_BISR_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_OTP_CON_BISR_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_OTP_CON_BISR_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_OTP_CON_BISR_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_OTP_CON_TOP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_OTP_CON_TOP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_OTP_CON_TOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PDMA0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PDMA0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PDMA0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PDMA0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PDMA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PDMA0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PDMA1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PDMA1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PDMA1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PDMA1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PDMA1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PDMA1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PDMA2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PDMA2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PDMA2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PDMA2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PDMA2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PDMA2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PDMA3_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PDMA3_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PDMA3_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PDMA3_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PDMA3_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PDMA3_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PDMA4_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PDMA4_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PDMA4_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PDMA4_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PDMA4_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PDMA4_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_MISC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D0_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_MISC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D0_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D0_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_MISC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D1_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_MISC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D1_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D1_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_GIC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QE_D_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_GIC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QE_D_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_GIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QE_D_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_PDMA0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QE_D_PDMA0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_PDMA0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QE_D_PDMA0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_PDMA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QE_D_PDMA0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_PDMA1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QE_D_PDMA1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_PDMA1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QE_D_PDMA1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_PDMA1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QE_D_PDMA1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_PDMA2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QE_D_PDMA2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_PDMA2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QE_D_PDMA2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_PDMA2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QE_D_PDMA2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_PDMA3_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QE_D_PDMA3_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_PDMA3_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QE_D_PDMA3_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_PDMA3_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QE_D_PDMA3_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_PDMA4_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QE_D_PDMA4_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_PDMA4_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QE_D_PDMA4_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_PDMA4_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QE_D_PDMA4_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_SPDMA0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QE_D_SPDMA0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_SPDMA0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QE_D_SPDMA0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_SPDMA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QE_D_SPDMA0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_SPDMA1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QE_D_SPDMA1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_SPDMA1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QE_D_SPDMA1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D_SPDMA1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QE_D_SPDMA1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_MISC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_P_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_MISC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_P_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_P_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_MISC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_MISC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_MISC_GIC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_MISC_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_MISC_GIC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_MISC_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_MISC_GIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_MISC_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SPDMA0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SPDMA0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SPDMA0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SPDMA0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SPDMA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SPDMA0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SPDMA1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SPDMA1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SPDMA1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SPDMA1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SPDMA1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SPDMA1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_MISC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_MISC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_MISC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_MISC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S1_MISC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S1_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S1_MISC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S1_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S1_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S1_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S1_PMMU0_MISC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S1_PMMU0_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S1_PMMU0_MISC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S1_PMMU0_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S1_PMMU0_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S1_PMMU0_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_MISC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_MISC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_MISC_1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_MISC_1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_MISC_1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_MISC_1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_MISC_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_MISC_1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_MISC_2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_MISC_2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_MISC_2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_MISC_2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_MISC_2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_MISC_2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TMU_SUB0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_TMU_SUB0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TMU_SUB0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_TMU_SUB0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TMU_SUB0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_TMU_SUB0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TMU_SUB1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_TMU_SUB1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TMU_SUB1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_TMU_SUB1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TMU_SUB1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_TMU_SUB1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TMU_TOP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_TMU_TOP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TMU_TOP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_TMU_TOP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TMU_TOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_TMU_TOP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_GIC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_D_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_GIC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_D_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_GIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_D_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_PDMA0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_D_PDMA0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_PDMA0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_D_PDMA0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_PDMA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_D_PDMA0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_PDMA1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_D_PDMA1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_PDMA1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_D_PDMA1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_PDMA1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_D_PDMA1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_PDMA2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_D_PDMA2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_PDMA2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_D_PDMA2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_PDMA2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_D_PDMA2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_PDMA3_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_D_PDMA3_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_PDMA3_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_D_PDMA3_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_PDMA3_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_D_PDMA3_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_PDMA4_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_D_PDMA4_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_PDMA4_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_D_PDMA4_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_PDMA4_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_D_PDMA4_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_SPDMA0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_D_SPDMA0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_SPDMA0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_D_SPDMA0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_SPDMA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_D_SPDMA0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_SPDMA1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_D_SPDMA1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_SPDMA1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_D_SPDMA1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_SPDMA1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_D_SPDMA1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VOLMON_INT_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VOLMON_INT_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VOLMON_INT_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VOLMON_INT_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VOLMON_INT_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VOLMON_INT_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WDT_CLUSTER0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WDT_CLUSTER0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WDT_CLUSTER0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WDT_CLUSTER0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WDT_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WDT_CLUSTER0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WDT_CLUSTER1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WDT_CLUSTER1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WDT_CLUSTER1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WDT_CLUSTER1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WDT_CLUSTER1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WDT_CLUSTER1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BDU_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BDU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BDU_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BDU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BDU_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BDU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_P_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BIC_APB_P_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_P_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BIC_APB_P_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_P_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BIC_APB_P_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CMU_NOCL0_CMUREF_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_CMU_NOCL0_CMUREF_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CMU_NOCL0_CMUREF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_CMU_NOCL0_CMUREF_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CMU_NOCL0_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_CMU_NOCL0_CMUREF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D0_G3D_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D0_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D0_G3D_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D0_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D0_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D0_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D1_G3D_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D1_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D1_G3D_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D1_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D1_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D1_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D2_G3D_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D2_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D2_G3D_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D2_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D2_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D2_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D3_G3D_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D3_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D3_G3D_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D3_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D3_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D3_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_G_NOCL1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_G_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_G_NOCL1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_G_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_G_NOCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_G_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_G_NOCL2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_G_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_G_NOCL2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_G_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_G_NOCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_G_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LG_DNC_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_LG_DNC_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LG_DNC_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_LG_DNC_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LG_DNC_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_LG_DNC_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_T_BDU_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_SI_T_BDU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_T_BDU_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_SI_T_BDU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_T_BDU_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_SI_T_BDU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_CHI_MI_D_CLUSTER0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_CHI_MI_D_CLUSTER0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_CHI_MI_D_CLUSTER0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_CHI_MI_D_CLUSTER0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_CHI_MI_D_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_CHI_MI_D_CLUSTER0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_CHI_MI_D_CLUSTER1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_CHI_MI_D_CLUSTER1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_CHI_MI_D_CLUSTER1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_CHI_MI_D_CLUSTER1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_CHI_MI_D_CLUSTER1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_CHI_MI_D_CLUSTER1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_CHI_MI_D_CLUSTER2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_CHI_MI_D_CLUSTER2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_CHI_MI_D_CLUSTER2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_CHI_MI_D_CLUSTER2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_CHI_MI_D_CLUSTER2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_CHI_MI_D_CLUSTER2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D0_NOCL1_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D0_NOCL1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D0_NOCL1_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D0_NOCL1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D0_NOCL1_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D0_NOCL1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D0_NOCL2_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D0_NOCL2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D0_NOCL2_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D0_NOCL2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D0_NOCL2_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D0_NOCL2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D1_NOCL1_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D1_NOCL1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D1_NOCL1_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D1_NOCL1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D1_NOCL1_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D1_NOCL1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D1_NOCL2_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D1_NOCL2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D1_NOCL2_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D1_NOCL2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D1_NOCL2_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D1_NOCL2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D2_NOCL1_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D2_NOCL1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D2_NOCL1_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D2_NOCL1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D2_NOCL1_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D2_NOCL1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D2_NOCL2_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D2_NOCL2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D2_NOCL2_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D2_NOCL2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D2_NOCL2_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D2_NOCL2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D3_NOCL1_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D3_NOCL1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D3_NOCL1_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D3_NOCL1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D3_NOCL1_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D3_NOCL1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D3_NOCL2_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D3_NOCL2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D3_NOCL2_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D3_NOCL2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D3_NOCL2_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D3_NOCL2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_NOCL0_CMU_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_NOCL0_CMU_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_NOCL0_CMU_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_NOCL0_CMU_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_NOCL0_CMU_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_NOCL0_CMU_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPC_G_SCI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPC_G_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPC_G_SCI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPC_G_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPC_G_SCI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPC_G_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_TREX_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D0_TREX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_TREX_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D0_TREX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_TREX_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D0_TREX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_TREX_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D1_TREX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_TREX_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D1_TREX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_TREX_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D1_TREX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D2_TREX_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D2_TREX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D2_TREX_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D2_TREX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D2_TREX_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D2_TREX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D3_TREX_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D3_TREX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D3_TREX_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D3_TREX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D3_TREX_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D3_TREX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_DP0_SCI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_DP0_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_DP0_SCI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_DP0_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_DP0_SCI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_DP0_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_DP1_SCI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_DP1_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_DP1_SCI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_DP1_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_DP1_SCI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_DP1_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_DP2_SCI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_DP2_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_DP2_SCI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_DP2_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_DP2_SCI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_DP2_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_DP_TREX_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_DP_TREX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_DP_TREX_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_DP_TREX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_DP_TREX_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_DP_TREX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_P_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_P_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_P_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_P_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_P_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_P_CPUCL1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_P_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_P_CPUCL1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_P_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_P_CPUCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_P_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_P_CPUCL2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_P_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_P_CPUCL2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_P_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_P_CPUCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_P_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_SCI_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_SCI_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_SCI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_SCI_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_SCI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SCI_QCH_S_ENABLE, 0, 1, V920_EVT2_QCH_CON_SCI_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_SCI_QCH_S_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SCI_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_SCI_QCH_S_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SCI_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_P_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_P_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_P_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_CLUSTER0_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_CLUSTER0_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_CLUSTER0_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_CLUSTER0_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_CLUSTER0_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_CLUSTER0_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_CLUSTER1_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_CLUSTER1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_CLUSTER1_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_CLUSTER1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_CLUSTER1_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_CLUSTER1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_CLUSTER2_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_CLUSTER2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_CLUSTER2_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_CLUSTER2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_CLUSTER2_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_CLUSTER2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_CMU_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_CMU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_CMU_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_CMU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_CMU_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_CMU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_CPUCL1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_CPUCL1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_CPUCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_CPUCL2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_CPUCL2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_CPUCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_G3D_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_G3D_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MIF0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_MIF0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MIF0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_MIF0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MIF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_MIF0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MIF1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_MIF1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MIF1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_MIF1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MIF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_MIF1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MIF2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_MIF2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MIF2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_MIF2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MIF2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_MIF2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MIF3_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_MIF3_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MIF3_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_MIF3_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MIF3_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_MIF3_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MISC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MISC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MISC_GIC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_MISC_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MISC_GIC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_MISC_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MISC_GIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_MISC_GIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_PERIC0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_PERIC0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_PERIC0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_PERIC0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_PERIC0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_PERIC1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_PERIC1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_PERIC1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_PERIC1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_PERIC1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TREX_D_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_TREX_D_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TREX_D_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_TREX_D_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TREX_D_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_TREX_D_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TREX_P_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_TREX_P_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TREX_P_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_TREX_P_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TREX_P_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_TREX_P_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D0_G3D_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WOW_D0_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D0_G3D_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WOW_D0_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D0_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WOW_D0_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D0_SCI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WOW_D0_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D0_SCI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WOW_D0_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D0_SCI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WOW_D0_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D0_TREX_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WOW_D0_TREX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D0_TREX_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WOW_D0_TREX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D0_TREX_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WOW_D0_TREX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D1_G3D_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WOW_D1_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D1_G3D_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WOW_D1_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D1_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WOW_D1_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D1_SCI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WOW_D1_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D1_SCI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WOW_D1_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D1_SCI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WOW_D1_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D1_TREX_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WOW_D1_TREX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D1_TREX_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WOW_D1_TREX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D1_TREX_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WOW_D1_TREX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D2_G3D_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WOW_D2_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D2_G3D_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WOW_D2_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D2_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WOW_D2_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D2_SCI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WOW_D2_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D2_SCI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WOW_D2_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D2_SCI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WOW_D2_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D2_TREX_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WOW_D2_TREX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D2_TREX_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WOW_D2_TREX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D2_TREX_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WOW_D2_TREX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D3_G3D_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WOW_D3_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D3_G3D_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WOW_D3_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D3_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WOW_D3_G3D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D3_SCI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WOW_D3_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D3_SCI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WOW_D3_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D3_SCI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WOW_D3_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D3_TREX_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WOW_D3_TREX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D3_TREX_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WOW_D3_TREX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D3_TREX_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WOW_D3_TREX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D4_SCI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WOW_D4_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D4_SCI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WOW_D4_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D4_SCI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WOW_D4_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D5_SCI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WOW_D5_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D5_SCI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WOW_D5_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D5_SCI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WOW_D5_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D6_SCI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WOW_D6_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D6_SCI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WOW_D6_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D6_SCI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WOW_D6_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D7_SCI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WOW_D7_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D7_SCI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WOW_D7_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D7_SCI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WOW_D7_SCI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D_CPUCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WOW_D_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D_CPUCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WOW_D_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WOW_D_CPUCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D_CPUCL1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WOW_D_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D_CPUCL1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WOW_D_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D_CPUCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WOW_D_CPUCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D_CPUCL2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WOW_D_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D_CPUCL2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WOW_D_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D_CPUCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WOW_D_CPUCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D_TREX_QURGENT_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WOW_D_TREX_QURGENT_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D_TREX_QURGENT_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WOW_D_TREX_QURGENT_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WOW_D_TREX_QURGENT_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WOW_D_TREX_QURGENT_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_P_NOCL1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BIC_APB_P_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_P_NOCL1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BIC_APB_P_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_P_NOCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BIC_APB_P_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CACHEAID_NOCL1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_CACHEAID_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CACHEAID_NOCL1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CACHEAID_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CACHEAID_NOCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CACHEAID_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CMU_NOCL1_CMUREF_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_CMU_NOCL1_CMUREF_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CMU_NOCL1_CMUREF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_CMU_NOCL1_CMUREF_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CMU_NOCL1_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_CMU_NOCL1_CMUREF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_NOCL1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_NOCL1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_NOCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D0_HSI0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D0_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D0_HSI0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D0_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D0_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D0_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D0_HSI2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D0_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D0_HSI2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D0_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D0_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D0_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D1_HSI0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D1_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D1_HSI0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D1_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D1_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D1_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D1_HSI2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D1_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D1_HSI2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D1_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D1_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D1_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D_MISC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D_MISC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D_MISC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D_SSP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D_SSP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D_SSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_G_NOCL1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_G_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_G_NOCL1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_G_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_G_NOCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_G_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D0_MFC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D0_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D0_MFC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D0_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D0_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D0_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D0_MFD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D0_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D0_MFD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D0_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D0_MFD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D0_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D1_MFC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D1_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D1_MFC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D1_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D1_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D1_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D1_MFD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D1_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D1_MFD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D1_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D1_MFD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D1_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D_ALIVE_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D_ALIVE_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D_AUD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D_AUD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D_G3D_PTW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D_G3D_PTW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D_G3D_PTW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D_G3D_PTW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D_G3D_PTW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D_G3D_PTW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_G_CSSYS_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_G_CSSYS_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_G_CSSYS_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_G_CSSYS_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_G_CSSYS_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D0_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D0_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D0_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D0_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D0_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D0_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D1_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D1_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D1_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D1_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D1_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D1_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D2_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D2_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D2_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D2_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D2_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D2_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D3_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D3_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D3_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D3_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_D3_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_D3_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D0_NOCL1_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D0_NOCL1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D0_NOCL1_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D0_NOCL1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D0_NOCL1_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D0_NOCL1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D1_NOCL1_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D1_NOCL1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D1_NOCL1_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D1_NOCL1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D1_NOCL1_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D1_NOCL1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D2_NOCL1_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D2_NOCL1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D2_NOCL1_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D2_NOCL1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D2_NOCL1_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D2_NOCL1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D3_NOCL1_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D3_NOCL1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D3_NOCL1_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D3_NOCL1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D3_NOCL1_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D3_NOCL1_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_NOCL1_CMU_NOCL1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_NOCL1_CMU_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_NOCL1_CMU_NOCL1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_NOCL1_CMU_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_NOCL1_CMU_NOCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_NOCL1_CMU_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_NOCL1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D0_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_NOCL1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D0_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_NOCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D0_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_NOCL1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D1_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_NOCL1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D1_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_NOCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D1_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D2_NOCL1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D2_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D2_NOCL1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D2_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D2_NOCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D2_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D3_NOCL1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D3_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D3_NOCL1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D3_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D3_NOCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D3_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D_ALIVE_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D_ALIVE_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D_ALIVE_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D_G3DMMU_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D_G3DMMU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D_G3DMMU_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D_G3DMMU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D_G3DMMU_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D_G3DMMU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_G_CSSYS_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_G_CSSYS_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_G_CSSYS_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_G_CSSYS_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_G_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_G_CSSYS_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_P_HSI0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_P_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_P_HSI0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_P_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_P_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_P_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_NOCL1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_P_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_NOCL1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_P_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_NOCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_P_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_AUD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_AUD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_AUD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_HSI0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_HSI0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_HSI0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_HSI2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_HSI2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_HSI2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MFC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MFC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_MFC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MFD_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MFD_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_MFD_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_MFD_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_SSP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_SSP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_SSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_NOCL1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_NOCL1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_NOCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TREX_D_NOCL1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_TREX_D_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TREX_D_NOCL1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_TREX_D_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TREX_D_NOCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_TREX_D_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TREX_P_NOCL1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_TREX_P_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TREX_P_NOCL1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_TREX_P_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TREX_P_NOCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_TREX_P_NOCL1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_P_NOCL2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BIC_APB_P_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_P_NOCL2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BIC_APB_P_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_P_NOCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BIC_APB_P_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CACHEAID_NOCL2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_CACHEAID_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CACHEAID_NOCL2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CACHEAID_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CACHEAID_NOCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CACHEAID_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CMU_NOCL2_CMUREF_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_CMU_NOCL2_CMUREF_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CMU_NOCL2_CMUREF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_CMU_NOCL2_CMUREF_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CMU_NOCL2_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_CMU_NOCL2_CMUREF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_NOCL2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_NOCL2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_NOCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D0_M2M_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D0_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D0_M2M_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D0_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D0_M2M_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D0_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D1_M2M_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D1_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D1_M2M_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D1_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D1_M2M_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D1_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D_HSI1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D_HSI1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_MI_D_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ACEL_MI_D_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_G_NOCL2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_G_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_G_NOCL2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_G_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_G_NOCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_G_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D0_DPUF0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D0_DPUF0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D0_DPUF0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D0_DPUF0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D0_DPUF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D0_DPUF0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D0_DPUF1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D0_DPUF1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D0_DPUF1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D0_DPUF1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D0_DPUF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D0_DPUF1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D0_DPUF2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D0_DPUF2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D0_DPUF2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D0_DPUF2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D0_DPUF2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D0_DPUF2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D0_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D0_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D0_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D0_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D0_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D0_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D1_DPUF0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D1_DPUF0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D1_DPUF0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D1_DPUF0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D1_DPUF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D1_DPUF0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D1_DPUF1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D1_DPUF1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D1_DPUF1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D1_DPUF1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D1_DPUF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D1_DPUF1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D1_DPUF2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D1_DPUF2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D1_DPUF2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D1_DPUF2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D1_DPUF2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D1_DPUF2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D1_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D1_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D1_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D1_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D1_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D1_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D2_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D2_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D2_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D2_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D2_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D2_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D_ACC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D_ACC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D_ACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D_ISP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D_ISP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D_ISP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D_TAA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D_TAA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_D_TAA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_D_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D0_NOCL2_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D0_NOCL2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D0_NOCL2_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D0_NOCL2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D0_NOCL2_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D0_NOCL2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D1_NOCL2_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D1_NOCL2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D1_NOCL2_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D1_NOCL2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D1_NOCL2_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D1_NOCL2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D2_NOCL2_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D2_NOCL2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D2_NOCL2_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D2_NOCL2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D2_NOCL2_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D2_NOCL2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D3_NOCL2_NOCL0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D3_NOCL2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D3_NOCL2_NOCL0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D3_NOCL2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_TAXI_SI_D3_NOCL2_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_TAXI_SI_D3_NOCL2_NOCL0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_NOCL2_CMU_NOCL2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_NOCL2_CMU_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_NOCL2_CMU_NOCL2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_NOCL2_CMU_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_NOCL2_CMU_NOCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_NOCL2_CMU_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_NOCL2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D0_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_NOCL2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D0_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_NOCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D0_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_NOCL2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D1_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_NOCL2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D1_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_NOCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D1_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D2_NOCL2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D2_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D2_NOCL2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D2_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D2_NOCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D2_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D3_NOCL2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D3_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D3_NOCL2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D3_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D3_NOCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D3_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_NOCL2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_P_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_NOCL2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_P_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_NOCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_P_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_ACC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_ACC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_ACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_ACC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPTX_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPTX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPTX_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPTX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPTX_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPTX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPUB_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPUB_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPUB_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPUB_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPUB_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPUF0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPUF0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPUF0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPUF0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPUF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPUF0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPUF1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPUF1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPUF1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPUF1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPUF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPUF1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPUF2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPUF2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPUF2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPUF2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPUF2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_DPUF2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_HSI1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_HSI1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_HSI1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_ISP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_ISP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_ISP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_M2M_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_M2M_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_M2M_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_M2M_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_TAA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_TAA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_P_TAA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_P_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_NOCL2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_NOCL2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_NOCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TREX_D_NOCL2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_TREX_D_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TREX_D_NOCL2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_TREX_D_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TREX_D_NOCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_TREX_D_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TREX_P_NOCL2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_TREX_P_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TREX_P_NOCL2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_TREX_P_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TREX_P_NOCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_TREX_P_NOCL2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_PERIC0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_PERIC0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_PERIC0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_PERIC0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_PERIC0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GPIO_PERIC0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_GPIO_PERIC0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GPIO_PERIC0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_GPIO_PERIC0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GPIO_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_GPIO_PERIC0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C0_QCH_P_ENABLE, 0, 1, V920_EVT2_QCH_CON_I3C0_QCH_P),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C0_QCH_P_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_I3C0_QCH_P),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C0_QCH_P_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_I3C0_QCH_P),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C0_QCH_S_ENABLE, 0, 1, V920_EVT2_QCH_CON_I3C0_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C0_QCH_S_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_I3C0_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C0_QCH_S_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_I3C0_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C1_QCH_S_ENABLE, 0, 1, V920_EVT2_QCH_CON_I3C1_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C1_QCH_S_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_I3C1_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C1_QCH_S_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_I3C1_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C1_QCH_P_ENABLE, 0, 1, V920_EVT2_QCH_CON_I3C1_QCH_P),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C1_QCH_P_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_I3C1_QCH_P),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C1_QCH_P_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_I3C1_QCH_P),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C2_QCH_P_ENABLE, 0, 1, V920_EVT2_QCH_CON_I3C2_QCH_P),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C2_QCH_P_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_I3C2_QCH_P),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C2_QCH_P_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_I3C2_QCH_P),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C2_QCH_S_ENABLE, 0, 1, V920_EVT2_QCH_CON_I3C2_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C2_QCH_S_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_I3C2_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C2_QCH_S_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_I3C2_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C3_QCH_S_ENABLE, 0, 1, V920_EVT2_QCH_CON_I3C3_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C3_QCH_S_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_I3C3_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C3_QCH_S_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_I3C3_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C3_QCH_P_ENABLE, 0, 1, V920_EVT2_QCH_CON_I3C3_QCH_P),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C3_QCH_P_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_I3C3_QCH_P),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C3_QCH_P_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_I3C3_QCH_P),
	SFR_ACCESS(V920_EVT2_QCH_CON_PERIC0_CMU_PERIC0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PERIC0_CMU_PERIC0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PERIC0_CMU_PERIC0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PERIC0_CMU_PERIC0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PERIC0_CMU_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PERIC0_CMU_PERIC0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PWM_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PWM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PWM_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PWM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PWM_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PWM_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_PERIC0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_P_PERIC0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_PERIC0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_P_PERIC0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_P_PERIC0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_PERIC0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_PERIC0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_PERIC0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_PERIC0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_PERIC0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_PERIC0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_PERIC0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_PERIC0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_PERIC0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_PERIC0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI00_I2C_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI00_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI00_I2C_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI00_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI00_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI00_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI00_USI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI00_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI00_USI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI00_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI00_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI00_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI01_I2C_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI01_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI01_I2C_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI01_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI01_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI01_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI01_USI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI01_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI01_USI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI01_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI01_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI01_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI02_I2C_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI02_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI02_I2C_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI02_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI02_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI02_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI02_USI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI02_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI02_USI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI02_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI02_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI02_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI03_I2C_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI03_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI03_I2C_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI03_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI03_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI03_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI03_USI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI03_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI03_USI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI03_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI03_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI03_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI04_I2C_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI04_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI04_I2C_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI04_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI04_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI04_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI04_USI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI04_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI04_USI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI04_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI04_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI04_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI05_I2C_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI05_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI05_I2C_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI05_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI05_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI05_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI05_USI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI05_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI05_USI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI05_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI05_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI05_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI06_I2C_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI06_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI06_I2C_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI06_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI06_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI06_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI06_USI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI06_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI06_USI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI06_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI06_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI06_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI07_I2C_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI07_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI07_I2C_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI07_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI07_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI07_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI07_USI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI07_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI07_USI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI07_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI07_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI07_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI08_I2C_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI08_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI08_I2C_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI08_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI08_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI08_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI08_USI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI08_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI08_USI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI08_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI08_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI08_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_PERIC1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_PERIC1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_PERIC1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_PERIC1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_PERIC1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GPIO_PERIC1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_GPIO_PERIC1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GPIO_PERIC1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_GPIO_PERIC1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GPIO_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_GPIO_PERIC1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C4_QCH_P_ENABLE, 0, 1, V920_EVT2_QCH_CON_I3C4_QCH_P),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C4_QCH_P_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_I3C4_QCH_P),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C4_QCH_P_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_I3C4_QCH_P),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C4_QCH_S_ENABLE, 0, 1, V920_EVT2_QCH_CON_I3C4_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C4_QCH_S_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_I3C4_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C4_QCH_S_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_I3C4_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C5_QCH_P_ENABLE, 0, 1, V920_EVT2_QCH_CON_I3C5_QCH_P),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C5_QCH_P_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_I3C5_QCH_P),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C5_QCH_P_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_I3C5_QCH_P),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C5_QCH_S_ENABLE, 0, 1, V920_EVT2_QCH_CON_I3C5_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C5_QCH_S_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_I3C5_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C5_QCH_S_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_I3C5_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C6_QCH_P_ENABLE, 0, 1, V920_EVT2_QCH_CON_I3C6_QCH_P),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C6_QCH_P_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_I3C6_QCH_P),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C6_QCH_P_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_I3C6_QCH_P),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C6_QCH_S_ENABLE, 0, 1, V920_EVT2_QCH_CON_I3C6_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C6_QCH_S_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_I3C6_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C6_QCH_S_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_I3C6_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C7_QCH_P_ENABLE, 0, 1, V920_EVT2_QCH_CON_I3C7_QCH_P),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C7_QCH_P_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_I3C7_QCH_P),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C7_QCH_P_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_I3C7_QCH_P),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C7_QCH_S_ENABLE, 0, 1, V920_EVT2_QCH_CON_I3C7_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C7_QCH_S_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_I3C7_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_I3C7_QCH_S_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_I3C7_QCH_S),
	SFR_ACCESS(V920_EVT2_QCH_CON_PERIC1_CMU_PERIC1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PERIC1_CMU_PERIC1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PERIC1_CMU_PERIC1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PERIC1_CMU_PERIC1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PERIC1_CMU_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PERIC1_CMU_PERIC1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_PERIC1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_P_PERIC1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_PERIC1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_P_PERIC1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_P_PERIC1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_PERIC1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_PERIC1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_PERIC1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_PERIC1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_PERIC1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_PERIC1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_PERIC1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_PERIC1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_PERIC1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_PERIC1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI09_I2C_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI09_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI09_I2C_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI09_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI09_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI09_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI09_USI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI09_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI09_USI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI09_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI09_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI09_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI10_I2C_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI10_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI10_I2C_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI10_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI10_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI10_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI10_USI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI10_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI10_USI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI10_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI10_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI10_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI11_I2C_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI11_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI11_I2C_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI11_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI11_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI11_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI11_USI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI11_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI11_USI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI11_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI11_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI11_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI12_I2C_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI12_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI12_I2C_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI12_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI12_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI12_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI12_USI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI12_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI12_USI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI12_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI12_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI12_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI13_I2C_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI13_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI13_I2C_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI13_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI13_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI13_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI13_USI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI13_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI13_USI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI13_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI13_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI13_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI14_I2C_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI14_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI14_I2C_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI14_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI14_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI14_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI14_USI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI14_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI14_USI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI14_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI14_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI14_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI15_I2C_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI15_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI15_I2C_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI15_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI15_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI15_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI15_USI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI15_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI15_USI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI15_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI15_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI15_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI16_I2C_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI16_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI16_I2C_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI16_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI16_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI16_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI16_USI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI16_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI16_USI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI16_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI16_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI16_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI17_I2C_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI17_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI17_I2C_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI17_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI17_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI17_I2C_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI17_USI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI17_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI17_USI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI17_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI17_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI17_USI_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_BIS_S2D_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_BIS_S2D_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_BIS_S2D_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_BIS_S2D_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_BIS_S2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_BIS_S2D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_S2D_CMU_S2D_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_S2D_CMU_S2D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_S2D_CMU_S2D_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_S2D_CMU_S2D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_S2D_CMU_S2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_S2D_CMU_S2D_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_S_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BIC_APB_S_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_S_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BIC_APB_S_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BIC_APB_S_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BIC_APB_S_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_IP_SDMA_WRAP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_IP_SDMA_WRAP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_IP_SDMA_WRAP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_IP_SDMA_WRAP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_IP_SDMA_WRAP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_IP_SDMA_WRAP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_IP_SDMA_WRAP_QCH_2_ENABLE, 0, 1, V920_EVT2_QCH_CON_IP_SDMA_WRAP_QCH_2),
	SFR_ACCESS(V920_EVT2_QCH_CON_IP_SDMA_WRAP_QCH_2_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_IP_SDMA_WRAP_QCH_2),
	SFR_ACCESS(V920_EVT2_QCH_CON_IP_SDMA_WRAP_QCH_2_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_IP_SDMA_WRAP_QCH_2),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_DSP_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_DSP_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_DSP_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_DSP_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_DSP_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_DSP_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ0_GNPU0_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ0_GNPU0_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ0_GNPU0_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ0_GNPU0_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ0_GNPU0_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ0_GNPU0_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ0_GNPU1_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ0_GNPU1_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ0_GNPU1_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ0_GNPU1_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ0_GNPU1_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ0_GNPU1_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ1_GNPU0_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ1_GNPU0_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ1_GNPU0_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ1_GNPU0_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ1_GNPU0_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ1_GNPU0_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ1_GNPU1_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ1_GNPU1_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ1_GNPU1_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ1_GNPU1_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ1_GNPU1_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ1_GNPU1_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ2_GNPU0_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ2_GNPU0_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ2_GNPU0_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ2_GNPU0_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ2_GNPU0_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ2_GNPU0_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ2_GNPU1_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ2_GNPU1_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ2_GNPU1_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ2_GNPU1_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ2_GNPU1_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ2_GNPU1_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ3_GNPU0_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ3_GNPU0_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ3_GNPU0_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ3_GNPU0_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ3_GNPU0_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ3_GNPU0_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ3_GNPU1_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ3_GNPU1_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ3_GNPU1_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ3_GNPU1_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ3_GNPU1_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ3_GNPU1_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ4_GNPU0_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ4_GNPU0_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ4_GNPU0_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ4_GNPU0_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ4_GNPU0_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ4_GNPU0_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ4_GNPU1_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ4_GNPU1_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ4_GNPU1_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ4_GNPU1_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ4_GNPU1_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ4_GNPU1_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ5_GNPU0_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ5_GNPU0_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ5_GNPU0_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ5_GNPU0_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ5_GNPU0_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ5_GNPU0_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ5_GNPU1_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ5_GNPU1_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ5_GNPU1_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ5_GNPU1_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ5_GNPU1_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ5_GNPU1_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR0_GNPU0_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR0_GNPU0_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR0_GNPU0_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR0_GNPU0_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR0_GNPU0_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR0_GNPU0_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR0_GNPU1_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR0_GNPU1_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR0_GNPU1_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR0_GNPU1_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR0_GNPU1_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR0_GNPU1_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR1_GNPU0_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR1_GNPU0_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR1_GNPU0_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR1_GNPU0_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR1_GNPU0_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR1_GNPU0_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR1_GNPU1_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR1_GNPU1_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR1_GNPU1_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR1_GNPU1_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR1_GNPU1_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR1_GNPU1_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR2_GNPU0_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR2_GNPU0_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR2_GNPU0_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR2_GNPU0_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR2_GNPU0_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR2_GNPU0_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR2_GNPU1_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR2_GNPU1_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR2_GNPU1_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR2_GNPU1_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR2_GNPU1_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_LD_SRAM_WR2_GNPU1_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_SRAM_DNC_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_SRAM_DNC_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_SRAM_DNC_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_SRAM_DNC_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_LD_SRAM_DNC_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_LD_SRAM_DNC_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD0_MMU_SDMA_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD0_MMU_SDMA_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD0_MMU_SDMA_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD0_MMU_SDMA_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD0_MMU_SDMA_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD0_MMU_SDMA_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD1_MMU_SDMA_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD1_MMU_SDMA_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD1_MMU_SDMA_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD1_MMU_SDMA_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD1_MMU_SDMA_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD1_MMU_SDMA_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD2_MMU_SDMA_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD2_MMU_SDMA_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD2_MMU_SDMA_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD2_MMU_SDMA_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD2_MMU_SDMA_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD2_MMU_SDMA_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD3_MMU_SDMA_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD3_MMU_SDMA_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD3_MMU_SDMA_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD3_MMU_SDMA_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD3_MMU_SDMA_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD3_MMU_SDMA_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_SRAM_SDMA_DSP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_SRAM_SDMA_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_SRAM_SDMA_DSP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_SRAM_SDMA_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_LD_SRAM_SDMA_DSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_LD_SRAM_SDMA_DSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SDMA_CMU_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SDMA_CMU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SDMA_CMU_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SDMA_CMU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SDMA_CMU_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SDMA_CMU_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_P_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_P_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_P_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_LP_DNC_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_LP_DNC_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_LP_DNC_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_LP_DNC_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_LP_DNC_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_LP_DNC_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_SDMA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_SDMA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_SDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_SDMA_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ADM_DAP_G_SFI_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_ADM_DAP_G_SFI_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ADM_DAP_G_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_ADM_DAP_G_SFI_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_ADM_DAP_G_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_ADM_DAP_G_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BAAW_D_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BAAW_D_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BAAW_D_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BAAW_D_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BAAW_D_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BAAW_D_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BAAW_P_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BAAW_P_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BAAW_P_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BAAW_P_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BAAW_P_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BAAW_P_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_SFI_QCH_AXI_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_SFI_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_SFI_QCH_AXI_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_SFI_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_SFI_QCH_AXI_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_SFI_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D1_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICM_AXI_D1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D1_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICM_AXI_D1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D1_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICM_AXI_D1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D1_SFI_QCH_AXI_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICM_AXI_D1_SFI_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D1_SFI_QCH_AXI_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICM_AXI_D1_SFI_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D1_SFI_QCH_AXI_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICM_AXI_D1_SFI_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICS_APB_P_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICS_APB_P_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICS_APB_P_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D0_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICS_AXI_D0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D0_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICS_AXI_D0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D0_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICS_AXI_D0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D0_SFI_QCH_AXI_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICS_AXI_D0_SFI_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D0_SFI_QCH_AXI_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICS_AXI_D0_SFI_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D0_SFI_QCH_AXI_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICS_AXI_D0_SFI_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D1_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICS_AXI_D1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D1_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICS_AXI_D1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D1_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICS_AXI_D1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D1_SFI_QCH_AXI_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICS_AXI_D1_SFI_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D1_SFI_QCH_AXI_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICS_AXI_D1_SFI_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D1_SFI_QCH_AXI_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICS_AXI_D1_SFI_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D2_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICS_AXI_D2_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D2_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICS_AXI_D2_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D2_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICS_AXI_D2_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D2_SFI_QCH_AXI_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICS_AXI_D2_SFI_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D2_SFI_QCH_AXI_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICS_AXI_D2_SFI_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D2_SFI_QCH_AXI_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICS_AXI_D2_SFI_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D3_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICS_AXI_D3_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D3_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICS_AXI_D3_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D3_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICS_AXI_D3_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D3_SFI_QCH_AXI_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICS_AXI_D3_SFI_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D3_SFI_QCH_AXI_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICS_AXI_D3_SFI_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D3_SFI_QCH_AXI_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICS_AXI_D3_SFI_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D4_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICS_AXI_D4_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D4_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICS_AXI_D4_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D4_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICS_AXI_D4_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D4_SFI_QCH_AXI_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICS_AXI_D4_SFI_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D4_SFI_QCH_AXI_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICS_AXI_D4_SFI_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_AXI_D4_SFI_QCH_AXI_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICS_AXI_D4_SFI_QCH_AXI),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CAN_FD0_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_CAN_FD0_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CAN_FD0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_CAN_FD0_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CAN_FD0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_CAN_FD0_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CAN_FD1_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_CAN_FD1_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CAN_FD1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_CAN_FD1_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CAN_FD1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_CAN_FD1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_QCH_APB_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON0_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_QCH_APB_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON0_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_QCH_APB_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON0_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_QCH_REF0_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON0_QCH_REF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_QCH_REF0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON0_QCH_REF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_QCH_REF0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON0_QCH_REF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_QCH_REF1_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON0_QCH_REF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_QCH_REF1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON0_QCH_REF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_QCH_REF1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON0_QCH_REF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_QCH_MON0_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON0_QCH_MON0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_QCH_MON0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON0_QCH_MON0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_QCH_MON0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON0_QCH_MON0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_QCH_MON1_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON0_QCH_MON1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_QCH_MON1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON0_QCH_MON1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON0_QCH_MON1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON0_QCH_MON1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_QCH_APB_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON1_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_QCH_APB_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON1_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_QCH_APB_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON1_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_QCH_REF0_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON1_QCH_REF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_QCH_REF0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON1_QCH_REF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_QCH_REF0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON1_QCH_REF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_QCH_REF1_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON1_QCH_REF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_QCH_REF1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON1_QCH_REF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_QCH_REF1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON1_QCH_REF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_QCH_MON0_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON1_QCH_MON0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_QCH_MON0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON1_QCH_MON0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_QCH_MON0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON1_QCH_MON0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_QCH_MON1_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON1_QCH_MON1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_QCH_MON1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON1_QCH_MON1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON1_QCH_MON1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON1_QCH_MON1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON2_QCH_APB_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON2_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON2_QCH_APB_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON2_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON2_QCH_APB_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON2_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON2_QCH_REF0_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON2_QCH_REF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON2_QCH_REF0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON2_QCH_REF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON2_QCH_REF0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON2_QCH_REF0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON2_QCH_REF1_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON2_QCH_REF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON2_QCH_REF1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON2_QCH_REF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON2_QCH_REF1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON2_QCH_REF1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON2_QCH_MON0_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON2_QCH_MON0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON2_QCH_MON0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON2_QCH_MON0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON2_QCH_MON0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON2_QCH_MON0),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON2_QCH_MON1_ENABLE, 0, 1, V920_EVT2_QCH_CON_CLKMON2_QCH_MON1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON2_QCH_MON1_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_CLKMON2_QCH_MON1),
	SFR_ACCESS(V920_EVT2_QCH_CON_CLKMON2_QCH_MON1_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_CLKMON2_QCH_MON1),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CLUSTER_SFI_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_CLUSTER_SFI_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CLUSTER_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_CLUSTER_SFI_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_CLUSTER_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_CLUSTER_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_DMA_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_DMA_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_DMA_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_DMA_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_DMA_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_DMA_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_SFPC_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_SFPC_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_SFPC_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_SFPC_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_SFPC_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_SFPC_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_SFI_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_FMU_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_FMU_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_FMU_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_FMU_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_FMU_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_FMU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GPIO_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_GPIO_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GPIO_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_GPIO_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_GPIO_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_GPIO_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_INTMEM_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_INTMEM_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_INTMEM_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_INTMEM_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_INTMEM_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_INTMEM_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT0_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT0_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT0_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT1_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT1_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT1_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT2_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT2_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT2_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT2_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT2_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT2_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT3_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT3_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT3_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT3_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ATB_SI_LT3_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ATB_SI_LT3_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IDP0_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IDP0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IDP0_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IDP0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IDP0_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IDP0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IDP1_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IDP1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IDP1_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IDP1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IDP1_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IDP1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IP0_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IP0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IP0_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IP0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IP0_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IP0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IP1_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IP1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IP1_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IP1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IP1_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IP1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IP2_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IP2_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IP2_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IP2_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IP2_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IP2_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IP3_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IP3_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IP3_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IP3_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_IP3_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_IP3_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IDP0_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IDP0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IDP0_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IDP0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IDP0_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IDP0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IDP1_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IDP1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IDP1_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IDP1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IDP1_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IDP1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IP0_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IP0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IP0_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IP0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IP0_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IP0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IP1_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IP1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IP1_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IP1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IP1_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IP1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IP2_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IP2_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IP2_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IP2_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IP2_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IP2_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IP3_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IP3_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IP3_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IP3_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_IP3_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_IP3_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_ABOX_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_MAILBOX_ABOX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_ABOX_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_MAILBOX_ABOX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_ABOX_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_MAILBOX_ABOX_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_AP0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_MAILBOX_AP0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_AP0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_MAILBOX_AP0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_AP0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_MAILBOX_AP0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_AP1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_MAILBOX_AP1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_AP1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_MAILBOX_AP1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_AP1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_MAILBOX_AP1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_AP2_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_MAILBOX_AP2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_AP2_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_MAILBOX_AP2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_AP2_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_MAILBOX_AP2_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_AP3_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_MAILBOX_AP3_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_AP3_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_MAILBOX_AP3_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_AP3_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_MAILBOX_AP3_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_AP4_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_MAILBOX_AP4_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_AP4_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_MAILBOX_AP4_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_AP4_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_MAILBOX_AP4_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_AP5_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_MAILBOX_AP5_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_AP5_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_MAILBOX_AP5_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_AP5_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_MAILBOX_AP5_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_AP6_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_MAILBOX_AP6_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_AP6_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_MAILBOX_AP6_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_AP6_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_MAILBOX_AP6_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_AP7_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_MAILBOX_AP7_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_AP7_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_MAILBOX_AP7_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_AP7_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_MAILBOX_AP7_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_DNC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_MAILBOX_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_DNC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_MAILBOX_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_MAILBOX_DNC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_MAILBOX_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_MAILBOX_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MAILBOX_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_MAILBOX_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MCT0_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_MCT0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MCT0_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_MCT0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MCT0_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_MCT0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MCT1_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_MCT1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MCT1_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_MCT1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_MCT1_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_MCT1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_PLLCLKOUT_SFI_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_PLLCLKOUT_SFI_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_PLLCLKOUT_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_PLLCLKOUT_SFI_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_PLLCLKOUT_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_PLLCLKOUT_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ROM_CRC32_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_ROM_CRC32_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ROM_CRC32_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_ROM_CRC32_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_ROM_CRC32_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_ROM_CRC32_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_SFI_CPU0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_SFI_CPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_SFI_CPU0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_SFI_CPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_SFI_CPU0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_SFI_CPU0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_SFI_CPU1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_SFI_CPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_SFI_CPU1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_SFI_CPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_SFI_CPU1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_SFI_CPU1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_SFI_CPU_ACLK_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_SFI_CPU_ACLK_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_SFI_CPU_ACLK_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_SFI_CPU_ACLK_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_SFI_CPU_ACLK_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_SFI_CPU_ACLK_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SC_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SC_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SC_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SC_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SC_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SC_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFI_CMU_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFI_CMU_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFI_CMU_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFI_CMU_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFI_CMU_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFI_CMU_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P0_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_P0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P0_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_P0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P0_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_P0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P1_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_P1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P1_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_P1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P1_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_P1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P2_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_P2_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P2_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_P2_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P2_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_P2_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P3_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_P3_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P3_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_P3_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P3_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_P3_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P4_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_P4_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P4_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_P4_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P4_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_P4_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P5_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_P5_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P5_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_P5_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P5_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_P5_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_IP4_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_IP4_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_IP4_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_IP4_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_IP4_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_IP4_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_IP4_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_IP4_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_IP4_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_IP4_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_SI_IP4_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_SI_IP4_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TMU_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_TMU_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TMU_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_TMU_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TMU_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_TMU_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI18_USI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI18_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI18_USI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI18_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI18_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI18_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI19_USI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI19_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI19_USI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI19_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI19_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI19_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI20_USI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI20_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI20_USI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI20_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI20_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI20_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI21_USI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_USI21_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI21_USI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_USI21_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_USI21_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_USI21_USI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_D_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_LITE_D_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_D_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_LITE_D_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_D_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_LITE_D_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VOLMON_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VOLMON_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VOLMON_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VOLMON_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VOLMON_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VOLMON_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WDT0_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WDT0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WDT0_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WDT0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WDT0_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WDT0_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WDT1_SFI_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WDT1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WDT1_SFI_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WDT1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WDT1_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WDT1_SFI_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_XSPI_QCH_AXI_ENABLE, 0, 1, V920_EVT2_QCH_CON_XSPI_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_XSPI_QCH_AXI_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_XSPI_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_XSPI_QCH_AXI_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_XSPI_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_XSPI_QCH_APB_ENABLE, 0, 1, V920_EVT2_QCH_CON_XSPI_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_XSPI_QCH_APB_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_XSPI_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_XSPI_QCH_APB_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_XSPI_QCH_APB),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_SNW_QCH_AXI_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_SNW_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_SNW_QCH_AXI_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_SNW_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D0_SNW_QCH_AXI_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICM_AXI_D0_SNW_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D1_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICM_AXI_D1_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D1_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICM_AXI_D1_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D1_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICM_AXI_D1_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D1_SNW_QCH_AXI_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICM_AXI_D1_SNW_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D1_SNW_QCH_AXI_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICM_AXI_D1_SNW_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D1_SNW_QCH_AXI_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICM_AXI_D1_SNW_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D2_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICM_AXI_D2_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D2_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICM_AXI_D2_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D2_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICM_AXI_D2_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D2_SNW_QCH_AXI_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICM_AXI_D2_SNW_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D2_SNW_QCH_AXI_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICM_AXI_D2_SNW_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D2_SNW_QCH_AXI_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICM_AXI_D2_SNW_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D3_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICM_AXI_D3_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D3_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICM_AXI_D3_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D3_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICM_AXI_D3_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D3_SNW_QCH_AXI_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICM_AXI_D3_SNW_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D3_SNW_QCH_AXI_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICM_AXI_D3_SNW_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICM_AXI_D3_SNW_QCH_AXI_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICM_AXI_D3_SNW_QCH_AXI),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICS_APB_P_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICS_APB_P_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICS_APB_P_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L0_ISP_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_L0_ISP_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L0_ISP_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_L0_ISP_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L0_ISP_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_L0_ISP_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L_ACC_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_L_ACC_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L_ACC_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_L_ACC_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L_ACC_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_L_ACC_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D0_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D0_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D0_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D0_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D0_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D0_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D1_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D1_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D1_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D1_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D1_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D1_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D2_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D2_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D2_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D2_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D2_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D2_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D0_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D0_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D0_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D0_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D1_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D1_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D1_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D1_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D2_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D2_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D2_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D2_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D2_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D2_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D0_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QE_D0_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D0_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QE_D0_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D0_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QE_D0_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D1_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QE_D1_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D1_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QE_D1_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D1_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QE_D1_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D2_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QE_D2_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D2_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QE_D2_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D2_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QE_D2_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D3_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QE_D3_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D3_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QE_D3_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D3_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QE_D3_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_P_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_P_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_P_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AST_MI_L1_ISP_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AST_MI_L1_ISP_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AST_MI_L1_ISP_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AST_MI_L1_ISP_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AST_MI_L1_ISP_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AST_MI_L1_ISP_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SNF0_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SNF0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SNF0_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SNF0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SNF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SNF0_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SNF1_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SNF1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SNF1_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SNF1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SNF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SNF1_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SNW_CMU_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SNW_CMU_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SNW_CMU_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SNW_CMU_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SNW_CMU_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SNW_CMU_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_SNW_QCH_S0_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_SNW_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_SNW_QCH_S0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_SNW_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_SNW_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_SNW_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_SNW_QCH_S0_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_SNW_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_SNW_QCH_S0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_SNW_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_SNW_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU1_SNW_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU2_SNW_QCH_S0_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU2_SNW_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU2_SNW_QCH_S0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU2_SNW_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU2_SNW_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU2_SNW_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_SNW_QCH_S0_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_SNW_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_SNW_QCH_S0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_SNW_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_SNW_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_SNW_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D0_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_D0_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D0_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_D0_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D0_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_D0_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D1_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_D1_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D1_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_D1_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D1_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_D1_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D2_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_D2_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D2_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_D2_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D2_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_D2_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D3_SNW_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_D3_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D3_SNW_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_D3_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D3_SNW_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_D3_SNW_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WRP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_WRP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WRP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_WRP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_WRP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_WRP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BAAW_D_SSP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BAAW_D_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BAAW_D_SSP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BAAW_D_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BAAW_D_SSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BAAW_D_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_SSP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICS_APB_P_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_SSP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICS_APB_P_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_SSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICS_APB_P_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_SSP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_SSP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_SSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_SI_D_SSP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_ACEL_SI_D_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_SI_D_SSP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_ACEL_SI_D_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_ACEL_SI_D_SSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_ACEL_SI_D_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_ID_STRONG_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_MI_ID_STRONG_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_ID_STRONG_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_MI_ID_STRONG_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_MI_ID_STRONG_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_MI_ID_STRONG_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D_SSP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D_SSP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D_SSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D0_SSP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QE_D0_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D0_SSP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QE_D0_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D0_SSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QE_D0_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D1_SSP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QE_D1_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D1_SSP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QE_D1_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D1_SSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QE_D1_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D2_SSP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QE_D2_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D2_SSP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QE_D2_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D2_SSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QE_D2_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RTIC_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RTIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RTIC_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RTIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RTIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RTIC_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_SSP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_P_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_SSP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_P_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_SSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_P_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_SSP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_SSP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_SSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SSP_CMU_SSP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SSP_CMU_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SSP_CMU_SSP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SSP_CMU_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SSP_CMU_SSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SSP_CMU_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_SSP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_SSP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_SSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_SSP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_SSP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_SSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_SSP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_SSP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_SSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SECURITYCONTROLLER_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SECURITYCONTROLLER_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SECURITYCONTROLLER_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SECURITYCONTROLLER_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SECURITYCONTROLLER_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SECURITYCONTROLLER_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_D_SSP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_LITE_D_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_D_SSP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_LITE_D_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_LITE_D_SSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_LITE_D_SSP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_STRONG_QCH_ENABLE, 0, 1, V920_EVT2_DMYQCH_CON_STRONG_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_STRONG_QCH_CLOCK_REQ, 1, 1, V920_EVT2_DMYQCH_CON_STRONG_QCH),
	SFR_ACCESS(V920_EVT2_DMYQCH_CON_STRONG_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_DMYQCH_CON_STRONG_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_STRONG_CMU_STRONG_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_STRONG_CMU_STRONG_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_STRONG_CMU_STRONG_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_STRONG_CMU_STRONG_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_STRONG_CMU_STRONG_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_STRONG_CMU_STRONG_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_TAA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_BICS_APB_P_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_TAA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_BICS_APB_P_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_BICS_APB_P_TAA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_BICS_APB_P_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_TAA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_D_TZPC_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_TAA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_D_TZPC_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_D_TZPC_TAA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_D_TZPC_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L_ACC_TAA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_MI_L_ACC_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L_ACC_TAA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_MI_L_ACC_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_MI_L_ACC_TAA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_MI_L_ACC_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L0_TAA_ISP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AST_SI_L0_TAA_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L0_TAA_ISP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AST_SI_L0_TAA_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AST_SI_L0_TAA_ISP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AST_SI_L0_TAA_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D_TAA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D_TAA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_LH_AXI_SI_D_TAA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_LH_AXI_SI_D_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D_TAA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_PPMU_D_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D_TAA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_PPMU_D_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_PPMU_D_TAA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_PPMU_D_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D0_TAA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_QE_D0_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D0_TAA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_QE_D0_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_QE_D0_TAA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_QE_D0_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_TAA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SFMPU_P_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_TAA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SFMPU_P_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SFMPU_P_TAA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SFMPU_P_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AST_SI_L1_TAA_ISP_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AST_SI_L1_TAA_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AST_SI_L1_TAA_ISP_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AST_SI_L1_TAA_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AST_SI_L1_TAA_ISP_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AST_SI_L1_TAA_ISP_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_TAA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_TAA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SLH_AXI_MI_P_TAA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SLH_AXI_MI_P_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_TAA_QCH_S0_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_TAA_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_TAA_QCH_S0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_TAA_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_TAA_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_PMMU0_TAA_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_TAA_QCH_S0_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSMMU_S0_TAA_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_TAA_QCH_S0_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSMMU_S0_TAA_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSMMU_S0_TAA_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSMMU_S0_TAA_QCH_S0),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_TAA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_SYSREG_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_TAA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_SYSREG_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_SYSREG_TAA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_SYSREG_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TAA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TAA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TAA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TAA_CMU_TAA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_TAA_CMU_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TAA_CMU_TAA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_TAA_CMU_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_TAA_CMU_TAA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_TAA_CMU_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_TAA_QCH_ENABLE, 0, 1, V920_EVT2_QCH_CON_VGEN_D_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_TAA_QCH_CLOCK_REQ, 1, 1, V920_EVT2_QCH_CON_VGEN_D_TAA_QCH),
	SFR_ACCESS(V920_EVT2_QCH_CON_VGEN_D_TAA_QCH_IGNORE_FORCE_PM_EN, 2, 1, V920_EVT2_QCH_CON_VGEN_D_TAA_QCH),
	SFR_ACCESS(V920_EVT2_ACC_CMU_ACC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_ACC_CMU_ACC_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_ACC_CMU_ACC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_ACC_CMU_ACC_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_APM_CMU_APM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_APM_CMU_APM_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_APM_CMU_APM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_APM_CMU_APM_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_AUD_CMU_AUD_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_AUD_CMU_AUD_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_AUD_CMU_AUD_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_AUD_CMU_AUD_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_CMU_CMU_TOP_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CMU_CMU_TOP_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_CPUCL1_EMBEDDED_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_CPUCL1_EMBEDDED_CMU_CPUCL1_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_CPUCL1_EMBEDDED_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CPUCL1_EMBEDDED_CMU_CPUCL1_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_CPUCL2_EMBEDDED_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_CPUCL2_EMBEDDED_CMU_CPUCL2_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_CPUCL2_EMBEDDED_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_CPUCL2_EMBEDDED_CMU_CPUCL2_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_DBGCORE_CMU_DBGCORE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_DBGCORE_CMU_DBGCORE_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_DBGCORE_CMU_DBGCORE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_DBGCORE_CMU_DBGCORE_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_DNC_CMU_DNC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_DNC_CMU_DNC_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_DNC_CMU_DNC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_DNC_CMU_DNC_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_DPTX_CMU_DPTX_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_DPTX_CMU_DPTX_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_DPTX_CMU_DPTX_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_DPTX_CMU_DPTX_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_DPUB_CMU_DPUB_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_DPUB_CMU_DPUB_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_DPUB_CMU_DPUB_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_DPUB_CMU_DPUB_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_DPUF_CMU_DPUF_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_DPUF_CMU_DPUF_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_DPUF_CMU_DPUF_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_DPUF_CMU_DPUF_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_DPUF1_CMU_DPUF1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_DPUF1_CMU_DPUF1_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_DPUF1_CMU_DPUF1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_DPUF1_CMU_DPUF1_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_DPUF2_CMU_DPUF2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_DPUF2_CMU_DPUF2_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_DPUF2_CMU_DPUF2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_DPUF2_CMU_DPUF2_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_DSP_CMU_DSP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_DSP_CMU_DSP_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_DSP_CMU_DSP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_DSP_CMU_DSP_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_G3D_CMU_G3D_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_G3D_CMU_G3D_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_GNPU_CMU_GNPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_GNPU_CMU_GNPU_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_GNPU_CMU_GNPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_GNPU_CMU_GNPU_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_HSI0_CMU_HSI0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_HSI0_CMU_HSI0_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_HSI0_CMU_HSI0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_HSI0_CMU_HSI0_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_HSI1_CMU_HSI1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_HSI1_CMU_HSI1_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_HSI1_CMU_HSI1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_HSI1_CMU_HSI1_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_HSI2_CMU_HSI2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_HSI2_CMU_HSI2_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_HSI2_CMU_HSI2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_HSI2_CMU_HSI2_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_ISP_CMU_ISP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_ISP_CMU_ISP_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_ISP_CMU_ISP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_ISP_CMU_ISP_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_M2M_CMU_M2M_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_M2M_CMU_M2M_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_M2M_CMU_M2M_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_M2M_CMU_M2M_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_MFC_CMU_MFC_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_MFC_CMU_MFC_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_MFD_CMU_MFD_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_MFD_CMU_MFD_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_MFD_CMU_MFD_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_MFD_CMU_MFD_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_MIF_CMU_MIF_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_MIF_CMU_MIF_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_MISC_CMU_MISC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_MISC_CMU_MISC_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_MISC_CMU_MISC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_MISC_CMU_MISC_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_NOCL0_CMU_NOCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_NOCL0_CMU_NOCL0_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_NOCL0_CMU_NOCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_NOCL0_CMU_NOCL0_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_NOCL1_CMU_NOCL1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_NOCL1_CMU_NOCL1_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_NOCL1_CMU_NOCL1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_NOCL1_CMU_NOCL1_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_NOCL2_CMU_NOCL2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_NOCL2_CMU_NOCL2_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_NOCL2_CMU_NOCL2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_NOCL2_CMU_NOCL2_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_PERIC0_CMU_PERIC0_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PERIC0_CMU_PERIC0_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_PERIC1_CMU_PERIC1_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_PERIC1_CMU_PERIC1_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_S2D_CMU_S2D_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_S2D_CMU_S2D_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_SDMA_CMU_SDMA_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_SDMA_CMU_SDMA_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_SDMA_CMU_SDMA_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_SDMA_CMU_SDMA_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_SFI_CMU_SFI_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_SFI_CMU_SFI_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_SFI_CMU_SFI_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_SFI_CMU_SFI_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_SNW_CMU_SNW_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_SNW_CMU_SNW_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_SNW_CMU_SNW_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_SNW_CMU_SNW_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_SSP_CMU_SSP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_SSP_CMU_SSP_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_SSP_CMU_SSP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_SSP_CMU_SSP_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_STRONG_CMU_STRONG_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_STRONG_CMU_STRONG_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_STRONG_CMU_STRONG_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_STRONG_CMU_STRONG_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_TAA_CMU_TAA_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, V920_EVT2_TAA_CMU_TAA_CONTROLLER_OPTION),
	SFR_ACCESS(V920_EVT2_TAA_CMU_TAA_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, V920_EVT2_TAA_CMU_TAA_CONTROLLER_OPTION),
};

