// Seed: 1351528031
module module_0 (
    input supply1 module_0,
    output uwire id_1,
    output logic id_2,
    input wand id_3,
    input wor id_4,
    input tri0 id_5,
    input wand id_6,
    output wire id_7
    , id_9
);
  always
    if (1) begin : LABEL_0
      id_2 <= (id_9);
    end else begin : LABEL_1
      id_9 <= -1;
      id_2 = -1;
    end
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input tri1 id_2,
    input supply0 id_3,
    output logic id_4,
    input wand id_5,
    input uwire id_6,
    input supply1 id_7,
    output tri1 id_8,
    output logic id_9,
    input uwire id_10,
    input supply1 id_11,
    input tri1 id_12
);
  always @(posedge -1'b0 or id_7 - id_11) begin : LABEL_0
    id_4 <= 1 - 1;
  end
  tri id_14;
  initial if (1) id_9 <= id_0;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_4,
      id_7,
      id_5,
      id_11,
      id_6,
      id_8
  );
  assign id_14 = id_6 - id_0;
endmodule
