
proyecto_en_bluepill.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000032b8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  080033c8  080033c8  000133c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003490  08003490  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08003490  08003490  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003490  08003490  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003490  08003490  00013490  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003494  08003494  00013494  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08003498  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e4  20000074  0800350c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000158  0800350c  00020158  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e813  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e7f  00000000  00000000  0002e8b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c78  00000000  00000000  00030730  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bc0  00000000  00000000  000313a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001812b  00000000  00000000  00031f68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d9f0  00000000  00000000  0004a093  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b021  00000000  00000000  00057a83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e2aa4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003838  00000000  00000000  000e2af8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000074 	.word	0x20000074
 800012c:	00000000 	.word	0x00000000
 8000130:	080033b0 	.word	0x080033b0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000078 	.word	0x20000078
 800014c:	080033b0 	.word	0x080033b0

08000150 <__aeabi_dmul>:
 8000150:	b570      	push	{r4, r5, r6, lr}
 8000152:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000156:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800015a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800015e:	bf1d      	ittte	ne
 8000160:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000164:	ea94 0f0c 	teqne	r4, ip
 8000168:	ea95 0f0c 	teqne	r5, ip
 800016c:	f000 f8de 	bleq	800032c <__aeabi_dmul+0x1dc>
 8000170:	442c      	add	r4, r5
 8000172:	ea81 0603 	eor.w	r6, r1, r3
 8000176:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800017a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800017e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000182:	bf18      	it	ne
 8000184:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000188:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800018c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000190:	d038      	beq.n	8000204 <__aeabi_dmul+0xb4>
 8000192:	fba0 ce02 	umull	ip, lr, r0, r2
 8000196:	f04f 0500 	mov.w	r5, #0
 800019a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800019e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80001a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001a6:	f04f 0600 	mov.w	r6, #0
 80001aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001ae:	f09c 0f00 	teq	ip, #0
 80001b2:	bf18      	it	ne
 80001b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80001bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80001c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80001c4:	d204      	bcs.n	80001d0 <__aeabi_dmul+0x80>
 80001c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001ca:	416d      	adcs	r5, r5
 80001cc:	eb46 0606 	adc.w	r6, r6, r6
 80001d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80001e8:	bf88      	it	hi
 80001ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80001ee:	d81e      	bhi.n	800022e <__aeabi_dmul+0xde>
 80001f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80001f4:	bf08      	it	eq
 80001f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80001fa:	f150 0000 	adcs.w	r0, r0, #0
 80001fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000202:	bd70      	pop	{r4, r5, r6, pc}
 8000204:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000208:	ea46 0101 	orr.w	r1, r6, r1
 800020c:	ea40 0002 	orr.w	r0, r0, r2
 8000210:	ea81 0103 	eor.w	r1, r1, r3
 8000214:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000218:	bfc2      	ittt	gt
 800021a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800021e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000222:	bd70      	popgt	{r4, r5, r6, pc}
 8000224:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000228:	f04f 0e00 	mov.w	lr, #0
 800022c:	3c01      	subs	r4, #1
 800022e:	f300 80ab 	bgt.w	8000388 <__aeabi_dmul+0x238>
 8000232:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000236:	bfde      	ittt	le
 8000238:	2000      	movle	r0, #0
 800023a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800023e:	bd70      	pople	{r4, r5, r6, pc}
 8000240:	f1c4 0400 	rsb	r4, r4, #0
 8000244:	3c20      	subs	r4, #32
 8000246:	da35      	bge.n	80002b4 <__aeabi_dmul+0x164>
 8000248:	340c      	adds	r4, #12
 800024a:	dc1b      	bgt.n	8000284 <__aeabi_dmul+0x134>
 800024c:	f104 0414 	add.w	r4, r4, #20
 8000250:	f1c4 0520 	rsb	r5, r4, #32
 8000254:	fa00 f305 	lsl.w	r3, r0, r5
 8000258:	fa20 f004 	lsr.w	r0, r0, r4
 800025c:	fa01 f205 	lsl.w	r2, r1, r5
 8000260:	ea40 0002 	orr.w	r0, r0, r2
 8000264:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000268:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800026c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000270:	fa21 f604 	lsr.w	r6, r1, r4
 8000274:	eb42 0106 	adc.w	r1, r2, r6
 8000278:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800027c:	bf08      	it	eq
 800027e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000282:	bd70      	pop	{r4, r5, r6, pc}
 8000284:	f1c4 040c 	rsb	r4, r4, #12
 8000288:	f1c4 0520 	rsb	r5, r4, #32
 800028c:	fa00 f304 	lsl.w	r3, r0, r4
 8000290:	fa20 f005 	lsr.w	r0, r0, r5
 8000294:	fa01 f204 	lsl.w	r2, r1, r4
 8000298:	ea40 0002 	orr.w	r0, r0, r2
 800029c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002a4:	f141 0100 	adc.w	r1, r1, #0
 80002a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002ac:	bf08      	it	eq
 80002ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002b2:	bd70      	pop	{r4, r5, r6, pc}
 80002b4:	f1c4 0520 	rsb	r5, r4, #32
 80002b8:	fa00 f205 	lsl.w	r2, r0, r5
 80002bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80002c0:	fa20 f304 	lsr.w	r3, r0, r4
 80002c4:	fa01 f205 	lsl.w	r2, r1, r5
 80002c8:	ea43 0302 	orr.w	r3, r3, r2
 80002cc:	fa21 f004 	lsr.w	r0, r1, r4
 80002d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	fa21 f204 	lsr.w	r2, r1, r4
 80002d8:	ea20 0002 	bic.w	r0, r0, r2
 80002dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002e4:	bf08      	it	eq
 80002e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002ea:	bd70      	pop	{r4, r5, r6, pc}
 80002ec:	f094 0f00 	teq	r4, #0
 80002f0:	d10f      	bne.n	8000312 <__aeabi_dmul+0x1c2>
 80002f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80002f6:	0040      	lsls	r0, r0, #1
 80002f8:	eb41 0101 	adc.w	r1, r1, r1
 80002fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000300:	bf08      	it	eq
 8000302:	3c01      	subeq	r4, #1
 8000304:	d0f7      	beq.n	80002f6 <__aeabi_dmul+0x1a6>
 8000306:	ea41 0106 	orr.w	r1, r1, r6
 800030a:	f095 0f00 	teq	r5, #0
 800030e:	bf18      	it	ne
 8000310:	4770      	bxne	lr
 8000312:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000316:	0052      	lsls	r2, r2, #1
 8000318:	eb43 0303 	adc.w	r3, r3, r3
 800031c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000320:	bf08      	it	eq
 8000322:	3d01      	subeq	r5, #1
 8000324:	d0f7      	beq.n	8000316 <__aeabi_dmul+0x1c6>
 8000326:	ea43 0306 	orr.w	r3, r3, r6
 800032a:	4770      	bx	lr
 800032c:	ea94 0f0c 	teq	r4, ip
 8000330:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000334:	bf18      	it	ne
 8000336:	ea95 0f0c 	teqne	r5, ip
 800033a:	d00c      	beq.n	8000356 <__aeabi_dmul+0x206>
 800033c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000340:	bf18      	it	ne
 8000342:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000346:	d1d1      	bne.n	80002ec <__aeabi_dmul+0x19c>
 8000348:	ea81 0103 	eor.w	r1, r1, r3
 800034c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000350:	f04f 0000 	mov.w	r0, #0
 8000354:	bd70      	pop	{r4, r5, r6, pc}
 8000356:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800035a:	bf06      	itte	eq
 800035c:	4610      	moveq	r0, r2
 800035e:	4619      	moveq	r1, r3
 8000360:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000364:	d019      	beq.n	800039a <__aeabi_dmul+0x24a>
 8000366:	ea94 0f0c 	teq	r4, ip
 800036a:	d102      	bne.n	8000372 <__aeabi_dmul+0x222>
 800036c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000370:	d113      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000372:	ea95 0f0c 	teq	r5, ip
 8000376:	d105      	bne.n	8000384 <__aeabi_dmul+0x234>
 8000378:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800037c:	bf1c      	itt	ne
 800037e:	4610      	movne	r0, r2
 8000380:	4619      	movne	r1, r3
 8000382:	d10a      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000384:	ea81 0103 	eor.w	r1, r1, r3
 8000388:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800038c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000390:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000394:	f04f 0000 	mov.w	r0, #0
 8000398:	bd70      	pop	{r4, r5, r6, pc}
 800039a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800039e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80003a2:	bd70      	pop	{r4, r5, r6, pc}

080003a4 <__aeabi_drsub>:
 80003a4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003a8:	e002      	b.n	80003b0 <__adddf3>
 80003aa:	bf00      	nop

080003ac <__aeabi_dsub>:
 80003ac:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003b0 <__adddf3>:
 80003b0:	b530      	push	{r4, r5, lr}
 80003b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003ba:	ea94 0f05 	teq	r4, r5
 80003be:	bf08      	it	eq
 80003c0:	ea90 0f02 	teqeq	r0, r2
 80003c4:	bf1f      	itttt	ne
 80003c6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003ca:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d6:	f000 80e2 	beq.w	800059e <__adddf3+0x1ee>
 80003da:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003e2:	bfb8      	it	lt
 80003e4:	426d      	neglt	r5, r5
 80003e6:	dd0c      	ble.n	8000402 <__adddf3+0x52>
 80003e8:	442c      	add	r4, r5
 80003ea:	ea80 0202 	eor.w	r2, r0, r2
 80003ee:	ea81 0303 	eor.w	r3, r1, r3
 80003f2:	ea82 0000 	eor.w	r0, r2, r0
 80003f6:	ea83 0101 	eor.w	r1, r3, r1
 80003fa:	ea80 0202 	eor.w	r2, r0, r2
 80003fe:	ea81 0303 	eor.w	r3, r1, r3
 8000402:	2d36      	cmp	r5, #54	; 0x36
 8000404:	bf88      	it	hi
 8000406:	bd30      	pophi	{r4, r5, pc}
 8000408:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800040c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000410:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000414:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x70>
 800041a:	4240      	negs	r0, r0
 800041c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000420:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000424:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000428:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800042c:	d002      	beq.n	8000434 <__adddf3+0x84>
 800042e:	4252      	negs	r2, r2
 8000430:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000434:	ea94 0f05 	teq	r4, r5
 8000438:	f000 80a7 	beq.w	800058a <__adddf3+0x1da>
 800043c:	f1a4 0401 	sub.w	r4, r4, #1
 8000440:	f1d5 0e20 	rsbs	lr, r5, #32
 8000444:	db0d      	blt.n	8000462 <__adddf3+0xb2>
 8000446:	fa02 fc0e 	lsl.w	ip, r2, lr
 800044a:	fa22 f205 	lsr.w	r2, r2, r5
 800044e:	1880      	adds	r0, r0, r2
 8000450:	f141 0100 	adc.w	r1, r1, #0
 8000454:	fa03 f20e 	lsl.w	r2, r3, lr
 8000458:	1880      	adds	r0, r0, r2
 800045a:	fa43 f305 	asr.w	r3, r3, r5
 800045e:	4159      	adcs	r1, r3
 8000460:	e00e      	b.n	8000480 <__adddf3+0xd0>
 8000462:	f1a5 0520 	sub.w	r5, r5, #32
 8000466:	f10e 0e20 	add.w	lr, lr, #32
 800046a:	2a01      	cmp	r2, #1
 800046c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000470:	bf28      	it	cs
 8000472:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000476:	fa43 f305 	asr.w	r3, r3, r5
 800047a:	18c0      	adds	r0, r0, r3
 800047c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	d507      	bpl.n	8000496 <__adddf3+0xe6>
 8000486:	f04f 0e00 	mov.w	lr, #0
 800048a:	f1dc 0c00 	rsbs	ip, ip, #0
 800048e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000492:	eb6e 0101 	sbc.w	r1, lr, r1
 8000496:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800049a:	d31b      	bcc.n	80004d4 <__adddf3+0x124>
 800049c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80004a0:	d30c      	bcc.n	80004bc <__adddf3+0x10c>
 80004a2:	0849      	lsrs	r1, r1, #1
 80004a4:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004ac:	f104 0401 	add.w	r4, r4, #1
 80004b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004b8:	f080 809a 	bcs.w	80005f0 <__adddf3+0x240>
 80004bc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004c0:	bf08      	it	eq
 80004c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c6:	f150 0000 	adcs.w	r0, r0, #0
 80004ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ce:	ea41 0105 	orr.w	r1, r1, r5
 80004d2:	bd30      	pop	{r4, r5, pc}
 80004d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d8:	4140      	adcs	r0, r0
 80004da:	eb41 0101 	adc.w	r1, r1, r1
 80004de:	3c01      	subs	r4, #1
 80004e0:	bf28      	it	cs
 80004e2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004e6:	d2e9      	bcs.n	80004bc <__adddf3+0x10c>
 80004e8:	f091 0f00 	teq	r1, #0
 80004ec:	bf04      	itt	eq
 80004ee:	4601      	moveq	r1, r0
 80004f0:	2000      	moveq	r0, #0
 80004f2:	fab1 f381 	clz	r3, r1
 80004f6:	bf08      	it	eq
 80004f8:	3320      	addeq	r3, #32
 80004fa:	f1a3 030b 	sub.w	r3, r3, #11
 80004fe:	f1b3 0220 	subs.w	r2, r3, #32
 8000502:	da0c      	bge.n	800051e <__adddf3+0x16e>
 8000504:	320c      	adds	r2, #12
 8000506:	dd08      	ble.n	800051a <__adddf3+0x16a>
 8000508:	f102 0c14 	add.w	ip, r2, #20
 800050c:	f1c2 020c 	rsb	r2, r2, #12
 8000510:	fa01 f00c 	lsl.w	r0, r1, ip
 8000514:	fa21 f102 	lsr.w	r1, r1, r2
 8000518:	e00c      	b.n	8000534 <__adddf3+0x184>
 800051a:	f102 0214 	add.w	r2, r2, #20
 800051e:	bfd8      	it	le
 8000520:	f1c2 0c20 	rsble	ip, r2, #32
 8000524:	fa01 f102 	lsl.w	r1, r1, r2
 8000528:	fa20 fc0c 	lsr.w	ip, r0, ip
 800052c:	bfdc      	itt	le
 800052e:	ea41 010c 	orrle.w	r1, r1, ip
 8000532:	4090      	lslle	r0, r2
 8000534:	1ae4      	subs	r4, r4, r3
 8000536:	bfa2      	ittt	ge
 8000538:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800053c:	4329      	orrge	r1, r5
 800053e:	bd30      	popge	{r4, r5, pc}
 8000540:	ea6f 0404 	mvn.w	r4, r4
 8000544:	3c1f      	subs	r4, #31
 8000546:	da1c      	bge.n	8000582 <__adddf3+0x1d2>
 8000548:	340c      	adds	r4, #12
 800054a:	dc0e      	bgt.n	800056a <__adddf3+0x1ba>
 800054c:	f104 0414 	add.w	r4, r4, #20
 8000550:	f1c4 0220 	rsb	r2, r4, #32
 8000554:	fa20 f004 	lsr.w	r0, r0, r4
 8000558:	fa01 f302 	lsl.w	r3, r1, r2
 800055c:	ea40 0003 	orr.w	r0, r0, r3
 8000560:	fa21 f304 	lsr.w	r3, r1, r4
 8000564:	ea45 0103 	orr.w	r1, r5, r3
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	f1c4 040c 	rsb	r4, r4, #12
 800056e:	f1c4 0220 	rsb	r2, r4, #32
 8000572:	fa20 f002 	lsr.w	r0, r0, r2
 8000576:	fa01 f304 	lsl.w	r3, r1, r4
 800057a:	ea40 0003 	orr.w	r0, r0, r3
 800057e:	4629      	mov	r1, r5
 8000580:	bd30      	pop	{r4, r5, pc}
 8000582:	fa21 f004 	lsr.w	r0, r1, r4
 8000586:	4629      	mov	r1, r5
 8000588:	bd30      	pop	{r4, r5, pc}
 800058a:	f094 0f00 	teq	r4, #0
 800058e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000592:	bf06      	itte	eq
 8000594:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000598:	3401      	addeq	r4, #1
 800059a:	3d01      	subne	r5, #1
 800059c:	e74e      	b.n	800043c <__adddf3+0x8c>
 800059e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005a2:	bf18      	it	ne
 80005a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a8:	d029      	beq.n	80005fe <__adddf3+0x24e>
 80005aa:	ea94 0f05 	teq	r4, r5
 80005ae:	bf08      	it	eq
 80005b0:	ea90 0f02 	teqeq	r0, r2
 80005b4:	d005      	beq.n	80005c2 <__adddf3+0x212>
 80005b6:	ea54 0c00 	orrs.w	ip, r4, r0
 80005ba:	bf04      	itt	eq
 80005bc:	4619      	moveq	r1, r3
 80005be:	4610      	moveq	r0, r2
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	ea91 0f03 	teq	r1, r3
 80005c6:	bf1e      	ittt	ne
 80005c8:	2100      	movne	r1, #0
 80005ca:	2000      	movne	r0, #0
 80005cc:	bd30      	popne	{r4, r5, pc}
 80005ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005d2:	d105      	bne.n	80005e0 <__adddf3+0x230>
 80005d4:	0040      	lsls	r0, r0, #1
 80005d6:	4149      	adcs	r1, r1
 80005d8:	bf28      	it	cs
 80005da:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005de:	bd30      	pop	{r4, r5, pc}
 80005e0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005e4:	bf3c      	itt	cc
 80005e6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005ea:	bd30      	popcc	{r4, r5, pc}
 80005ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005f8:	f04f 0000 	mov.w	r0, #0
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000602:	bf1a      	itte	ne
 8000604:	4619      	movne	r1, r3
 8000606:	4610      	movne	r0, r2
 8000608:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800060c:	bf1c      	itt	ne
 800060e:	460b      	movne	r3, r1
 8000610:	4602      	movne	r2, r0
 8000612:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000616:	bf06      	itte	eq
 8000618:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800061c:	ea91 0f03 	teqeq	r1, r3
 8000620:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000624:	bd30      	pop	{r4, r5, pc}
 8000626:	bf00      	nop

08000628 <__aeabi_ui2d>:
 8000628:	f090 0f00 	teq	r0, #0
 800062c:	bf04      	itt	eq
 800062e:	2100      	moveq	r1, #0
 8000630:	4770      	bxeq	lr
 8000632:	b530      	push	{r4, r5, lr}
 8000634:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000638:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800063c:	f04f 0500 	mov.w	r5, #0
 8000640:	f04f 0100 	mov.w	r1, #0
 8000644:	e750      	b.n	80004e8 <__adddf3+0x138>
 8000646:	bf00      	nop

08000648 <__aeabi_i2d>:
 8000648:	f090 0f00 	teq	r0, #0
 800064c:	bf04      	itt	eq
 800064e:	2100      	moveq	r1, #0
 8000650:	4770      	bxeq	lr
 8000652:	b530      	push	{r4, r5, lr}
 8000654:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000658:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800065c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000660:	bf48      	it	mi
 8000662:	4240      	negmi	r0, r0
 8000664:	f04f 0100 	mov.w	r1, #0
 8000668:	e73e      	b.n	80004e8 <__adddf3+0x138>
 800066a:	bf00      	nop

0800066c <__aeabi_f2d>:
 800066c:	0042      	lsls	r2, r0, #1
 800066e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000672:	ea4f 0131 	mov.w	r1, r1, rrx
 8000676:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800067a:	bf1f      	itttt	ne
 800067c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000680:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000684:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000688:	4770      	bxne	lr
 800068a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800068e:	bf08      	it	eq
 8000690:	4770      	bxeq	lr
 8000692:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000696:	bf04      	itt	eq
 8000698:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800069c:	4770      	bxeq	lr
 800069e:	b530      	push	{r4, r5, lr}
 80006a0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	e71c      	b.n	80004e8 <__adddf3+0x138>
 80006ae:	bf00      	nop

080006b0 <__aeabi_ul2d>:
 80006b0:	ea50 0201 	orrs.w	r2, r0, r1
 80006b4:	bf08      	it	eq
 80006b6:	4770      	bxeq	lr
 80006b8:	b530      	push	{r4, r5, lr}
 80006ba:	f04f 0500 	mov.w	r5, #0
 80006be:	e00a      	b.n	80006d6 <__aeabi_l2d+0x16>

080006c0 <__aeabi_l2d>:
 80006c0:	ea50 0201 	orrs.w	r2, r0, r1
 80006c4:	bf08      	it	eq
 80006c6:	4770      	bxeq	lr
 80006c8:	b530      	push	{r4, r5, lr}
 80006ca:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ce:	d502      	bpl.n	80006d6 <__aeabi_l2d+0x16>
 80006d0:	4240      	negs	r0, r0
 80006d2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006da:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006de:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006e2:	f43f aed8 	beq.w	8000496 <__adddf3+0xe6>
 80006e6:	f04f 0203 	mov.w	r2, #3
 80006ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ee:	bf18      	it	ne
 80006f0:	3203      	addne	r2, #3
 80006f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f6:	bf18      	it	ne
 80006f8:	3203      	addne	r2, #3
 80006fa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fe:	f1c2 0320 	rsb	r3, r2, #32
 8000702:	fa00 fc03 	lsl.w	ip, r0, r3
 8000706:	fa20 f002 	lsr.w	r0, r0, r2
 800070a:	fa01 fe03 	lsl.w	lr, r1, r3
 800070e:	ea40 000e 	orr.w	r0, r0, lr
 8000712:	fa21 f102 	lsr.w	r1, r1, r2
 8000716:	4414      	add	r4, r2
 8000718:	e6bd      	b.n	8000496 <__adddf3+0xe6>
 800071a:	bf00      	nop

0800071c <__aeabi_d2uiz>:
 800071c:	004a      	lsls	r2, r1, #1
 800071e:	d211      	bcs.n	8000744 <__aeabi_d2uiz+0x28>
 8000720:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000724:	d211      	bcs.n	800074a <__aeabi_d2uiz+0x2e>
 8000726:	d50d      	bpl.n	8000744 <__aeabi_d2uiz+0x28>
 8000728:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800072c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000730:	d40e      	bmi.n	8000750 <__aeabi_d2uiz+0x34>
 8000732:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000736:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800073a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800073e:	fa23 f002 	lsr.w	r0, r3, r2
 8000742:	4770      	bx	lr
 8000744:	f04f 0000 	mov.w	r0, #0
 8000748:	4770      	bx	lr
 800074a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800074e:	d102      	bne.n	8000756 <__aeabi_d2uiz+0x3a>
 8000750:	f04f 30ff 	mov.w	r0, #4294967295
 8000754:	4770      	bx	lr
 8000756:	f04f 0000 	mov.w	r0, #0
 800075a:	4770      	bx	lr

0800075c <start_timer>:

static uint32_t humedad = 0;
static uint32_t temperatura = 0;
extern TIM_HandleTypeDef htim1;
/*Funcion para iniciar el timer*/
void start_timer(void){
 800075c:	b580      	push	{r7, lr}
 800075e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(&htim1);
 8000760:	4802      	ldr	r0, [pc, #8]	; (800076c <start_timer+0x10>)
 8000762:	f001 fd0d 	bl	8002180 <HAL_TIM_Base_Start>
}
 8000766:	bf00      	nop
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	200000fc 	.word	0x200000fc

08000770 <reset_timer>:
/*Funcion para resetar el timer*/
void reset_timer(void){
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COUNTER(&htim1,0);  // set the counter value a 0
 8000774:	4b03      	ldr	r3, [pc, #12]	; (8000784 <reset_timer+0x14>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	2200      	movs	r2, #0
 800077a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800077c:	bf00      	nop
 800077e:	46bd      	mov	sp, r7
 8000780:	bc80      	pop	{r7}
 8000782:	4770      	bx	lr
 8000784:	200000fc 	.word	0x200000fc

08000788 <read_timer>:
/*Retorna el valor actual del timer 1*/
uint32_t read_timer(void){
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim1);
 800078c:	4b03      	ldr	r3, [pc, #12]	; (800079c <read_timer+0x14>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8000792:	4618      	mov	r0, r3
 8000794:	46bd      	mov	sp, r7
 8000796:	bc80      	pop	{r7}
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	200000fc 	.word	0x200000fc

080007a0 <toggle_pin_mode>:
	  HAL_GPIO_TogglePin(GPIOA, DHT11_Pin);
	  reset_timer();
  }
}
/*cambia el modo del pin de input a output y viceversa*/
void toggle_pin_mode(uint8_t mode) { //1 output 0 input
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b086      	sub	sp, #24
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	4603      	mov	r3, r0
 80007a8:	71fb      	strb	r3, [r7, #7]
    static uint8_t current_mode = 1; // Empieza en Output
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007aa:	f107 0308 	add.w	r3, r7, #8
 80007ae:	2200      	movs	r2, #0
 80007b0:	601a      	str	r2, [r3, #0]
 80007b2:	605a      	str	r2, [r3, #4]
 80007b4:	609a      	str	r2, [r3, #8]
 80007b6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Pin = DHT11_Pin;
 80007b8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80007bc:	60bb      	str	r3, [r7, #8]

    if(current_mode != mode){ //chequeo que no este en ese modo
 80007be:	4b0f      	ldr	r3, [pc, #60]	; (80007fc <toggle_pin_mode+0x5c>)
 80007c0:	781b      	ldrb	r3, [r3, #0]
 80007c2:	79fa      	ldrb	r2, [r7, #7]
 80007c4:	429a      	cmp	r2, r3
 80007c6:	d014      	beq.n	80007f2 <toggle_pin_mode+0x52>
    	current_mode = mode;
 80007c8:	4a0c      	ldr	r2, [pc, #48]	; (80007fc <toggle_pin_mode+0x5c>)
 80007ca:	79fb      	ldrb	r3, [r7, #7]
 80007cc:	7013      	strb	r3, [r2, #0]
        if (mode) {
 80007ce:	79fb      	ldrb	r3, [r7, #7]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d004      	beq.n	80007de <toggle_pin_mode+0x3e>
            // Modo Output
            GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007d4:	2301      	movs	r3, #1
 80007d6:	60fb      	str	r3, [r7, #12]
            GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007d8:	2302      	movs	r3, #2
 80007da:	617b      	str	r3, [r7, #20]
 80007dc:	e001      	b.n	80007e2 <toggle_pin_mode+0x42>
        } else {
            // Modo Input
            GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007de:	2300      	movs	r3, #0
 80007e0:	60fb      	str	r3, [r7, #12]
        }
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e2:	2300      	movs	r3, #0
 80007e4:	613b      	str	r3, [r7, #16]

        HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 80007e6:	f107 0308 	add.w	r3, r7, #8
 80007ea:	4619      	mov	r1, r3
 80007ec:	4804      	ldr	r0, [pc, #16]	; (8000800 <toggle_pin_mode+0x60>)
 80007ee:	f000 fe9d 	bl	800152c <HAL_GPIO_Init>
    }
}
 80007f2:	bf00      	nop
 80007f4:	3718      	adds	r7, #24
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	20000000 	.word	0x20000000
 8000800:	40010800 	.word	0x40010800

08000804 <DHT11_Init>:
/*Funcion inicializadora del sensor de humedad DHT11*/
void DHT11_Init(void) {
 8000804:	b580      	push	{r7, lr}
 8000806:	b084      	sub	sp, #16
 8000808:	af00      	add	r7, sp, #0
    // Configurar pin como salida y poner en alto
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800080a:	463b      	mov	r3, r7
 800080c:	2200      	movs	r2, #0
 800080e:	601a      	str	r2, [r3, #0]
 8000810:	605a      	str	r2, [r3, #4]
 8000812:	609a      	str	r2, [r3, #8]
 8000814:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Pin = DHT11_Pin;
 8000816:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800081a:	603b      	str	r3, [r7, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800081c:	2301      	movs	r3, #1
 800081e:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000820:	2302      	movs	r3, #2
 8000822:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000824:	463b      	mov	r3, r7
 8000826:	4619      	mov	r1, r3
 8000828:	4809      	ldr	r0, [pc, #36]	; (8000850 <DHT11_Init+0x4c>)
 800082a:	f000 fe7f 	bl	800152c <HAL_GPIO_Init>

    HAL_GPIO_WritePin(GPIOA, DHT11_Pin, GPIO_PIN_SET); // Idle data-pin alto
 800082e:	2201      	movs	r2, #1
 8000830:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000834:	4806      	ldr	r0, [pc, #24]	; (8000850 <DHT11_Init+0x4c>)
 8000836:	f001 f814 	bl	8001862 <HAL_GPIO_WritePin>

    HAL_Delay(1000); // Un segundo de espera desde alimentacion recomendado por el datasheet
 800083a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800083e:	f000 fd6d 	bl	800131c <HAL_Delay>
    start_timer(); // Inicio timer de microsegundos
 8000842:	f7ff ff8b 	bl	800075c <start_timer>
}
 8000846:	bf00      	nop
 8000848:	3710      	adds	r7, #16
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	40010800 	.word	0x40010800

08000854 <DHT11_Solicitar_datos>:

void DHT11_Solicitar_datos(void) {
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
	toggle_pin_mode(1); //pongo pin en output
 8000858:	2001      	movs	r0, #1
 800085a:	f7ff ffa1 	bl	80007a0 <toggle_pin_mode>
	reset_timer();
 800085e:	f7ff ff87 	bl	8000770 <reset_timer>
	HAL_GPIO_WritePin(GPIOA, DHT11_Pin, GPIO_PIN_RESET);
 8000862:	2200      	movs	r2, #0
 8000864:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000868:	480c      	ldr	r0, [pc, #48]	; (800089c <DHT11_Solicitar_datos+0x48>)
 800086a:	f000 fffa 	bl	8001862 <HAL_GPIO_WritePin>
    while (read_timer() < 22000); // pulldown por 20ms
 800086e:	bf00      	nop
 8000870:	f7ff ff8a 	bl	8000788 <read_timer>
 8000874:	4603      	mov	r3, r0
 8000876:	f245 52ef 	movw	r2, #21999	; 0x55ef
 800087a:	4293      	cmp	r3, r2
 800087c:	d9f8      	bls.n	8000870 <DHT11_Solicitar_datos+0x1c>
    HAL_GPIO_WritePin(GPIOA, DHT11_Pin, GPIO_PIN_SET);
 800087e:	2201      	movs	r2, #1
 8000880:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000884:	4805      	ldr	r0, [pc, #20]	; (800089c <DHT11_Solicitar_datos+0x48>)
 8000886:	f000 ffec 	bl	8001862 <HAL_GPIO_WritePin>
    while (read_timer() < 30); // up por 30us
 800088a:	bf00      	nop
 800088c:	f7ff ff7c 	bl	8000788 <read_timer>
 8000890:	4603      	mov	r3, r0
 8000892:	2b1d      	cmp	r3, #29
 8000894:	d9fa      	bls.n	800088c <DHT11_Solicitar_datos+0x38>
}
 8000896:	bf00      	nop
 8000898:	bf00      	nop
 800089a:	bd80      	pop	{r7, pc}
 800089c:	40010800 	.word	0x40010800

080008a0 <DHT11_Espero_datos>:

uint8_t DHT11_Espero_datos(void) {
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
	toggle_pin_mode(0); //pongo pin en input  /0=input, 1=output
 80008a4:	2000      	movs	r0, #0
 80008a6:	f7ff ff7b 	bl	80007a0 <toggle_pin_mode>
    reset_timer();
 80008aa:	f7ff ff61 	bl	8000770 <reset_timer>
    while (HAL_GPIO_ReadPin(GPIOA, DHT11_Pin) == GPIO_PIN_RESET) {
 80008ae:	e006      	b.n	80008be <DHT11_Espero_datos+0x1e>
      if (read_timer() >= 100) { // Deberia responder en 80 us
 80008b0:	f7ff ff6a 	bl	8000788 <read_timer>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b63      	cmp	r3, #99	; 0x63
 80008b8:	d901      	bls.n	80008be <DHT11_Espero_datos+0x1e>
        return 0;
 80008ba:	2300      	movs	r3, #0
 80008bc:	e01a      	b.n	80008f4 <DHT11_Espero_datos+0x54>
    while (HAL_GPIO_ReadPin(GPIOA, DHT11_Pin) == GPIO_PIN_RESET) {
 80008be:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008c2:	480d      	ldr	r0, [pc, #52]	; (80008f8 <DHT11_Espero_datos+0x58>)
 80008c4:	f000 ffb6 	bl	8001834 <HAL_GPIO_ReadPin>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d0f0      	beq.n	80008b0 <DHT11_Espero_datos+0x10>
      }
    }

    reset_timer();
 80008ce:	f7ff ff4f 	bl	8000770 <reset_timer>
    while (HAL_GPIO_ReadPin(GPIOA, DHT11_Pin) == GPIO_PIN_SET) {
 80008d2:	e006      	b.n	80008e2 <DHT11_Espero_datos+0x42>
      if (read_timer() >= 100) { // Deberia responder en 80 us
 80008d4:	f7ff ff58 	bl	8000788 <read_timer>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b63      	cmp	r3, #99	; 0x63
 80008dc:	d901      	bls.n	80008e2 <DHT11_Espero_datos+0x42>
        return 0;
 80008de:	2300      	movs	r3, #0
 80008e0:	e008      	b.n	80008f4 <DHT11_Espero_datos+0x54>
    while (HAL_GPIO_ReadPin(GPIOA, DHT11_Pin) == GPIO_PIN_SET) {
 80008e2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008e6:	4804      	ldr	r0, [pc, #16]	; (80008f8 <DHT11_Espero_datos+0x58>)
 80008e8:	f000 ffa4 	bl	8001834 <HAL_GPIO_ReadPin>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b01      	cmp	r3, #1
 80008f0:	d0f0      	beq.n	80008d4 <DHT11_Espero_datos+0x34>
      }
    }
    return 1;
 80008f2:	2301      	movs	r3, #1
}
 80008f4:	4618      	mov	r0, r3
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	40010800 	.word	0x40010800
 80008fc:	00000000 	.word	0x00000000

08000900 <DHT11_Leo_datos>:

uint8_t DHT11_Leo_datos(void) {
 8000900:	b5b0      	push	{r4, r5, r7, lr}
 8000902:	b0d8      	sub	sp, #352	; 0x160
 8000904:	af00      	add	r7, sp, #0
	uint32_t dht11_data[5] = {0};      // Buffer para almacenar los 40 bits de datos
 8000906:	f507 73a2 	add.w	r3, r7, #324	; 0x144
 800090a:	2200      	movs	r2, #0
 800090c:	601a      	str	r2, [r3, #0]
 800090e:	605a      	str	r2, [r3, #4]
 8000910:	609a      	str	r2, [r3, #8]
 8000912:	60da      	str	r2, [r3, #12]
 8000914:	611a      	str	r2, [r3, #16]
	uint32_t data_ciclos_bajo[40] = {0};// Buffer para almacenar los tiempos de pulso bajo para cada bit
 8000916:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800091a:	22a0      	movs	r2, #160	; 0xa0
 800091c:	2100      	movs	r1, #0
 800091e:	4618      	mov	r0, r3
 8000920:	f002 f8f0 	bl	8002b04 <memset>
	uint32_t data_ciclos_alto[40] = {0};// Buffer para almacenar los tiempos de pulso alto para cada bit
 8000924:	1d3b      	adds	r3, r7, #4
 8000926:	4618      	mov	r0, r3
 8000928:	23a0      	movs	r3, #160	; 0xa0
 800092a:	461a      	mov	r2, r3
 800092c:	2100      	movs	r1, #0
 800092e:	f002 f8e9 	bl	8002b04 <memset>
	for(int i=0; i < 41; i++){
 8000932:	2300      	movs	r3, #0
 8000934:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8000938:	e05d      	b.n	80009f6 <DHT11_Leo_datos+0xf6>
		if(i != 0){
 800093a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 800093e:	2b00      	cmp	r3, #0
 8000940:	d02b      	beq.n	800099a <DHT11_Leo_datos+0x9a>
			reset_timer();
 8000942:	f7ff ff15 	bl	8000770 <reset_timer>
			while(HAL_GPIO_ReadPin(GPIOA, DHT11_Pin) == GPIO_PIN_RESET);
 8000946:	bf00      	nop
 8000948:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800094c:	487e      	ldr	r0, [pc, #504]	; (8000b48 <DHT11_Leo_datos+0x248>)
 800094e:	f000 ff71 	bl	8001834 <HAL_GPIO_ReadPin>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d0f7      	beq.n	8000948 <DHT11_Leo_datos+0x48>
			data_ciclos_bajo[i-1] = read_timer();
 8000958:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 800095c:	1e5c      	subs	r4, r3, #1
 800095e:	f7ff ff13 	bl	8000788 <read_timer>
 8000962:	4602      	mov	r2, r0
 8000964:	00a3      	lsls	r3, r4, #2
 8000966:	f507 71b0 	add.w	r1, r7, #352	; 0x160
 800096a:	440b      	add	r3, r1
 800096c:	f843 2cbc 	str.w	r2, [r3, #-188]
			reset_timer();
 8000970:	f7ff fefe 	bl	8000770 <reset_timer>
			while(HAL_GPIO_ReadPin(GPIOA, DHT11_Pin) == GPIO_PIN_SET);
 8000974:	bf00      	nop
 8000976:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800097a:	4873      	ldr	r0, [pc, #460]	; (8000b48 <DHT11_Leo_datos+0x248>)
 800097c:	f000 ff5a 	bl	8001834 <HAL_GPIO_ReadPin>
 8000980:	4603      	mov	r3, r0
 8000982:	2b01      	cmp	r3, #1
 8000984:	d0f7      	beq.n	8000976 <DHT11_Leo_datos+0x76>
			data_ciclos_alto[i-1] = read_timer();
 8000986:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 800098a:	1e5c      	subs	r4, r3, #1
 800098c:	f7ff fefc 	bl	8000788 <read_timer>
 8000990:	4602      	mov	r2, r0
 8000992:	1d3b      	adds	r3, r7, #4
 8000994:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8000998:	e028      	b.n	80009ec <DHT11_Leo_datos+0xec>
		}
		else{
			reset_timer();
 800099a:	f7ff fee9 	bl	8000770 <reset_timer>
			while(HAL_GPIO_ReadPin(GPIOA, DHT11_Pin) == GPIO_PIN_RESET);
 800099e:	bf00      	nop
 80009a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009a4:	4868      	ldr	r0, [pc, #416]	; (8000b48 <DHT11_Leo_datos+0x248>)
 80009a6:	f000 ff45 	bl	8001834 <HAL_GPIO_ReadPin>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d0f7      	beq.n	80009a0 <DHT11_Leo_datos+0xa0>
			data_ciclos_bajo[i] = read_timer();
 80009b0:	f7ff feea 	bl	8000788 <read_timer>
 80009b4:	4602      	mov	r2, r0
 80009b6:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80009ba:	009b      	lsls	r3, r3, #2
 80009bc:	f507 71b0 	add.w	r1, r7, #352	; 0x160
 80009c0:	440b      	add	r3, r1
 80009c2:	f843 2cbc 	str.w	r2, [r3, #-188]
			reset_timer();
 80009c6:	f7ff fed3 	bl	8000770 <reset_timer>
			while(HAL_GPIO_ReadPin(GPIOA, DHT11_Pin) == GPIO_PIN_SET);
 80009ca:	bf00      	nop
 80009cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009d0:	485d      	ldr	r0, [pc, #372]	; (8000b48 <DHT11_Leo_datos+0x248>)
 80009d2:	f000 ff2f 	bl	8001834 <HAL_GPIO_ReadPin>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b01      	cmp	r3, #1
 80009da:	d0f7      	beq.n	80009cc <DHT11_Leo_datos+0xcc>
			data_ciclos_alto[i] = read_timer();
 80009dc:	f7ff fed4 	bl	8000788 <read_timer>
 80009e0:	4601      	mov	r1, r0
 80009e2:	1d3b      	adds	r3, r7, #4
 80009e4:	f8d7 215c 	ldr.w	r2, [r7, #348]	; 0x15c
 80009e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for(int i=0; i < 41; i++){
 80009ec:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80009f0:	3301      	adds	r3, #1
 80009f2:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 80009f6:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80009fa:	2b28      	cmp	r3, #40	; 0x28
 80009fc:	dd9d      	ble.n	800093a <DHT11_Leo_datos+0x3a>
		}
	}

	// De acuerdo a si la mayoria del pulso fue alto o bajo puedo determinar si es un 1 o 0
	for(int i=0; i < 40; ++i){
 80009fe:	2300      	movs	r3, #0
 8000a00:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8000a04:	e03c      	b.n	8000a80 <DHT11_Leo_datos+0x180>
		dht11_data[i / 8] <<= 1;
 8000a06:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	da00      	bge.n	8000a10 <DHT11_Leo_datos+0x110>
 8000a0e:	3307      	adds	r3, #7
 8000a10:	10db      	asrs	r3, r3, #3
 8000a12:	461a      	mov	r2, r3
 8000a14:	0093      	lsls	r3, r2, #2
 8000a16:	f507 71b0 	add.w	r1, r7, #352	; 0x160
 8000a1a:	440b      	add	r3, r1
 8000a1c:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8000a20:	0059      	lsls	r1, r3, #1
 8000a22:	0093      	lsls	r3, r2, #2
 8000a24:	f507 72b0 	add.w	r2, r7, #352	; 0x160
 8000a28:	4413      	add	r3, r2
 8000a2a:	f843 1c1c 	str.w	r1, [r3, #-28]
	    if (data_ciclos_alto[i] > data_ciclos_bajo[i]) {
 8000a2e:	1d3b      	adds	r3, r7, #4
 8000a30:	f8d7 2158 	ldr.w	r2, [r7, #344]	; 0x158
 8000a34:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000a38:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8000a3c:	009b      	lsls	r3, r3, #2
 8000a3e:	f507 71b0 	add.w	r1, r7, #352	; 0x160
 8000a42:	440b      	add	r3, r1
 8000a44:	f853 3cbc 	ldr.w	r3, [r3, #-188]
 8000a48:	429a      	cmp	r2, r3
 8000a4a:	d914      	bls.n	8000a76 <DHT11_Leo_datos+0x176>
	      // Si el ciclo en alto duro mas entonces es un 1
	    	dht11_data[i / 8] |= 1;
 8000a4c:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	da00      	bge.n	8000a56 <DHT11_Leo_datos+0x156>
 8000a54:	3307      	adds	r3, #7
 8000a56:	10db      	asrs	r3, r3, #3
 8000a58:	461a      	mov	r2, r3
 8000a5a:	0093      	lsls	r3, r2, #2
 8000a5c:	f507 71b0 	add.w	r1, r7, #352	; 0x160
 8000a60:	440b      	add	r3, r1
 8000a62:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8000a66:	f043 0101 	orr.w	r1, r3, #1
 8000a6a:	0093      	lsls	r3, r2, #2
 8000a6c:	f507 72b0 	add.w	r2, r7, #352	; 0x160
 8000a70:	4413      	add	r3, r2
 8000a72:	f843 1c1c 	str.w	r1, [r3, #-28]
	for(int i=0; i < 40; ++i){
 8000a76:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8000a7a:	3301      	adds	r3, #1
 8000a7c:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8000a80:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8000a84:	2b27      	cmp	r3, #39	; 0x27
 8000a86:	ddbe      	ble.n	8000a06 <DHT11_Leo_datos+0x106>
	    }
	}
	if (dht11_data[4] == (dht11_data[0] + dht11_data[1] + dht11_data[2] + dht11_data[3])) {
 8000a88:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 8000a8c:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8000a90:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8000a94:	4419      	add	r1, r3
 8000a96:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8000a9a:	4419      	add	r1, r3
 8000a9c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8000aa0:	440b      	add	r3, r1
 8000aa2:	429a      	cmp	r2, r3
 8000aa4:	d143      	bne.n	8000b2e <DHT11_Leo_datos+0x22e>
		humedad = dht11_data[0] + dht11_data[1] * 0.1;
 8000aa6:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f7ff fdbc 	bl	8000628 <__aeabi_ui2d>
 8000ab0:	4604      	mov	r4, r0
 8000ab2:	460d      	mov	r5, r1
 8000ab4:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f7ff fdb5 	bl	8000628 <__aeabi_ui2d>
 8000abe:	a320      	add	r3, pc, #128	; (adr r3, 8000b40 <DHT11_Leo_datos+0x240>)
 8000ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ac4:	f7ff fb44 	bl	8000150 <__aeabi_dmul>
 8000ac8:	4602      	mov	r2, r0
 8000aca:	460b      	mov	r3, r1
 8000acc:	4620      	mov	r0, r4
 8000ace:	4629      	mov	r1, r5
 8000ad0:	f7ff fc6e 	bl	80003b0 <__adddf3>
 8000ad4:	4602      	mov	r2, r0
 8000ad6:	460b      	mov	r3, r1
 8000ad8:	4610      	mov	r0, r2
 8000ada:	4619      	mov	r1, r3
 8000adc:	f7ff fe1e 	bl	800071c <__aeabi_d2uiz>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	4a1a      	ldr	r2, [pc, #104]	; (8000b4c <DHT11_Leo_datos+0x24c>)
 8000ae4:	6013      	str	r3, [r2, #0]
		temperatura = dht11_data[2] + (dht11_data[3] & 0x0f) * 0.1;
 8000ae6:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8000aea:	4618      	mov	r0, r3
 8000aec:	f7ff fd9c 	bl	8000628 <__aeabi_ui2d>
 8000af0:	4604      	mov	r4, r0
 8000af2:	460d      	mov	r5, r1
 8000af4:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8000af8:	f003 030f 	and.w	r3, r3, #15
 8000afc:	4618      	mov	r0, r3
 8000afe:	f7ff fd93 	bl	8000628 <__aeabi_ui2d>
 8000b02:	a30f      	add	r3, pc, #60	; (adr r3, 8000b40 <DHT11_Leo_datos+0x240>)
 8000b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b08:	f7ff fb22 	bl	8000150 <__aeabi_dmul>
 8000b0c:	4602      	mov	r2, r0
 8000b0e:	460b      	mov	r3, r1
 8000b10:	4620      	mov	r0, r4
 8000b12:	4629      	mov	r1, r5
 8000b14:	f7ff fc4c 	bl	80003b0 <__adddf3>
 8000b18:	4602      	mov	r2, r0
 8000b1a:	460b      	mov	r3, r1
 8000b1c:	4610      	mov	r0, r2
 8000b1e:	4619      	mov	r1, r3
 8000b20:	f7ff fdfc 	bl	800071c <__aeabi_d2uiz>
 8000b24:	4603      	mov	r3, r0
 8000b26:	4a0a      	ldr	r2, [pc, #40]	; (8000b50 <DHT11_Leo_datos+0x250>)
 8000b28:	6013      	str	r3, [r2, #0]
		return 1;
 8000b2a:	2301      	movs	r3, #1
 8000b2c:	e000      	b.n	8000b30 <DHT11_Leo_datos+0x230>
	}
	else
		return 0;
 8000b2e:	2300      	movs	r3, #0

}
 8000b30:	4618      	mov	r0, r3
 8000b32:	f507 77b0 	add.w	r7, r7, #352	; 0x160
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bdb0      	pop	{r4, r5, r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	f3af 8000 	nop.w
 8000b40:	9999999a 	.word	0x9999999a
 8000b44:	3fb99999 	.word	0x3fb99999
 8000b48:	40010800 	.word	0x40010800
 8000b4c:	20000090 	.word	0x20000090
 8000b50:	20000094 	.word	0x20000094

08000b54 <DHT11_GetTempHumedad>:

uint32_t* DHT11_GetTempHumedad(void){
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
	static uint32_t datos[3]; ;
	DHT11_Solicitar_datos();
 8000b58:	f7ff fe7c 	bl	8000854 <DHT11_Solicitar_datos>
	if(DHT11_Espero_datos())
 8000b5c:	f7ff fea0 	bl	80008a0 <DHT11_Espero_datos>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d010      	beq.n	8000b88 <DHT11_GetTempHumedad+0x34>
		if(DHT11_Leo_datos()){
 8000b66:	f7ff fecb 	bl	8000900 <DHT11_Leo_datos>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d009      	beq.n	8000b84 <DHT11_GetTempHumedad+0x30>
			datos[0] = humedad;
 8000b70:	4b07      	ldr	r3, [pc, #28]	; (8000b90 <DHT11_GetTempHumedad+0x3c>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a07      	ldr	r2, [pc, #28]	; (8000b94 <DHT11_GetTempHumedad+0x40>)
 8000b76:	6013      	str	r3, [r2, #0]
			datos[1] = temperatura;
 8000b78:	4b07      	ldr	r3, [pc, #28]	; (8000b98 <DHT11_GetTempHumedad+0x44>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4a05      	ldr	r2, [pc, #20]	; (8000b94 <DHT11_GetTempHumedad+0x40>)
 8000b7e:	6053      	str	r3, [r2, #4]
			return datos;}
 8000b80:	4b04      	ldr	r3, [pc, #16]	; (8000b94 <DHT11_GetTempHumedad+0x40>)
 8000b82:	e002      	b.n	8000b8a <DHT11_GetTempHumedad+0x36>
		else
			return NULL;
 8000b84:	2300      	movs	r3, #0
 8000b86:	e000      	b.n	8000b8a <DHT11_GetTempHumedad+0x36>
	else
		return NULL;
 8000b88:	2300      	movs	r3, #0
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	20000090 	.word	0x20000090
 8000b94:	20000098 	.word	0x20000098
 8000b98:	20000094 	.word	0x20000094

08000b9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b098      	sub	sp, #96	; 0x60
 8000ba0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ba2:	f000 fb59 	bl	8001258 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ba6:	f000 f863 	bl	8000c70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000baa:	f000 f921 	bl	8000df0 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000bae:	f000 f8a5 	bl	8000cfc <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8000bb2:	f000 f8f3 	bl	8000d9c <MX_USART1_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  DHT11_Init();
 8000bb6:	f7ff fe25 	bl	8000804 <DHT11_Init>
  RELES_Init();
 8000bba:	f000 f9a4 	bl	8000f06 <RELES_Init>

  uint32_t humedad = 0;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	653b      	str	r3, [r7, #80]	; 0x50
  uint32_t temperatura = 0;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t (*data);

  char msg[64];
  uint32_t num = 0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	657b      	str	r3, [r7, #84]	; 0x54
  // Hacer un wifi init en vez de este asco de codigo suelto:
  /* Configuracion red wifi
   * Al iniciarse el ESP32 queda esperando 2 minutos a que le llegen los datos
   * de nombre de red, contrase√±a y ID de chat del telegram.
   */
  HAL_Delay(1000); //Espero a que se inicie el modulo wifi
 8000bca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bce:	f000 fba5 	bl	800131c <HAL_Delay>
  //int len = snprintf(msg, sizeof(msg), "%s,%s,%s\n", ssid, password, chat_id);
  int config = snprintf(msg, sizeof(msg), "%s,%s,%s\n", ssid, password, chat_id);
 8000bd2:	4638      	mov	r0, r7
 8000bd4:	4b1f      	ldr	r3, [pc, #124]	; (8000c54 <main+0xb8>)
 8000bd6:	9301      	str	r3, [sp, #4]
 8000bd8:	4b1f      	ldr	r3, [pc, #124]	; (8000c58 <main+0xbc>)
 8000bda:	9300      	str	r3, [sp, #0]
 8000bdc:	4b1f      	ldr	r3, [pc, #124]	; (8000c5c <main+0xc0>)
 8000bde:	4a20      	ldr	r2, [pc, #128]	; (8000c60 <main+0xc4>)
 8000be0:	2140      	movs	r1, #64	; 0x40
 8000be2:	f001 ff97 	bl	8002b14 <sniprintf>
 8000be6:	64b8      	str	r0, [r7, #72]	; 0x48
  HAL_UART_Transmit(&huart1, (uint8_t*)msg, config, 1000);
 8000be8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000bea:	b29a      	uxth	r2, r3
 8000bec:	4639      	mov	r1, r7
 8000bee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bf2:	481c      	ldr	r0, [pc, #112]	; (8000c64 <main+0xc8>)
 8000bf4:	f001 fd88 	bl	8002708 <HAL_UART_Transmit>
    while (1)
    {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		data = DHT11_GetTempHumedad();
 8000bf8:	f7ff ffac 	bl	8000b54 <DHT11_GetTempHumedad>
 8000bfc:	6478      	str	r0, [r7, #68]	; 0x44
		humedad = data[0];
 8000bfe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	653b      	str	r3, [r7, #80]	; 0x50
		temperatura = data[1];
 8000c04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000c06:	685b      	ldr	r3, [r3, #4]
 8000c08:	64fb      	str	r3, [r7, #76]	; 0x4c
		//control_parametros(temperatura, humedad); //Mde
		//control_alarma(temperatura, humedad); 	//Mde
		int len = snprintf(msg, sizeof(msg), "%012lu - Humedad: %012lu - Temp: %012lu\r\n", HAL_GetTick(), humedad, temperatura);
 8000c0a:	f000 fb7d 	bl	8001308 <HAL_GetTick>
 8000c0e:	4602      	mov	r2, r0
 8000c10:	4638      	mov	r0, r7
 8000c12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000c14:	9301      	str	r3, [sp, #4]
 8000c16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000c18:	9300      	str	r3, [sp, #0]
 8000c1a:	4613      	mov	r3, r2
 8000c1c:	4a12      	ldr	r2, [pc, #72]	; (8000c68 <main+0xcc>)
 8000c1e:	2140      	movs	r1, #64	; 0x40
 8000c20:	f001 ff78 	bl	8002b14 <sniprintf>
 8000c24:	6438      	str	r0, [r7, #64]	; 0x40
		HAL_UART_Transmit(&huart1, (uint8_t*)msg, len, 1000);
 8000c26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000c28:	b29a      	uxth	r2, r3
 8000c2a:	4639      	mov	r1, r7
 8000c2c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c30:	480c      	ldr	r0, [pc, #48]	; (8000c64 <main+0xc8>)
 8000c32:	f001 fd69 	bl	8002708 <HAL_UART_Transmit>

		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000c36:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c3a:	480c      	ldr	r0, [pc, #48]	; (8000c6c <main+0xd0>)
 8000c3c:	f000 fe29 	bl	8001892 <HAL_GPIO_TogglePin>
		RELES_ToggleTodos();
 8000c40:	f000 f99a 	bl	8000f78 <RELES_ToggleTodos>
		HAL_Delay(1000);
 8000c44:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c48:	f000 fb68 	bl	800131c <HAL_Delay>
//		RELES_ToggleTodos();
//		HAL_Delay(1000);
		num++;
 8000c4c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000c4e:	3301      	adds	r3, #1
 8000c50:	657b      	str	r3, [r7, #84]	; 0x54
    {
 8000c52:	e7d1      	b.n	8000bf8 <main+0x5c>
 8000c54:	080033ec 	.word	0x080033ec
 8000c58:	080033f8 	.word	0x080033f8
 8000c5c:	080033c8 	.word	0x080033c8
 8000c60:	080033e0 	.word	0x080033e0
 8000c64:	200000b4 	.word	0x200000b4
 8000c68:	08003404 	.word	0x08003404
 8000c6c:	40011000 	.word	0x40011000

08000c70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b090      	sub	sp, #64	; 0x40
 8000c74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c76:	f107 0318 	add.w	r3, r7, #24
 8000c7a:	2228      	movs	r2, #40	; 0x28
 8000c7c:	2100      	movs	r1, #0
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f001 ff40 	bl	8002b04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c84:	1d3b      	adds	r3, r7, #4
 8000c86:	2200      	movs	r2, #0
 8000c88:	601a      	str	r2, [r3, #0]
 8000c8a:	605a      	str	r2, [r3, #4]
 8000c8c:	609a      	str	r2, [r3, #8]
 8000c8e:	60da      	str	r2, [r3, #12]
 8000c90:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c92:	2301      	movs	r3, #1
 8000c94:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c96:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c9a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ca4:	2302      	movs	r3, #2
 8000ca6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ca8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000cac:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000cae:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000cb2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cb4:	f107 0318 	add.w	r3, r7, #24
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f000 fe03 	bl	80018c4 <HAL_RCC_OscConfig>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d001      	beq.n	8000cc8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000cc4:	f000 f91a 	bl	8000efc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cc8:	230f      	movs	r3, #15
 8000cca:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ccc:	2302      	movs	r3, #2
 8000cce:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cd4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cd8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000cde:	1d3b      	adds	r3, r7, #4
 8000ce0:	2102      	movs	r1, #2
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f001 f86e 	bl	8001dc4 <HAL_RCC_ClockConfig>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000cee:	f000 f905 	bl	8000efc <Error_Handler>
  }
}
 8000cf2:	bf00      	nop
 8000cf4:	3740      	adds	r7, #64	; 0x40
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
	...

08000cfc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b086      	sub	sp, #24
 8000d00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d02:	f107 0308 	add.w	r3, r7, #8
 8000d06:	2200      	movs	r2, #0
 8000d08:	601a      	str	r2, [r3, #0]
 8000d0a:	605a      	str	r2, [r3, #4]
 8000d0c:	609a      	str	r2, [r3, #8]
 8000d0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d10:	463b      	mov	r3, r7
 8000d12:	2200      	movs	r2, #0
 8000d14:	601a      	str	r2, [r3, #0]
 8000d16:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000d18:	4b1e      	ldr	r3, [pc, #120]	; (8000d94 <MX_TIM1_Init+0x98>)
 8000d1a:	4a1f      	ldr	r2, [pc, #124]	; (8000d98 <MX_TIM1_Init+0x9c>)
 8000d1c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8000d1e:	4b1d      	ldr	r3, [pc, #116]	; (8000d94 <MX_TIM1_Init+0x98>)
 8000d20:	2247      	movs	r2, #71	; 0x47
 8000d22:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d24:	4b1b      	ldr	r3, [pc, #108]	; (8000d94 <MX_TIM1_Init+0x98>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xFFFF-1;
 8000d2a:	4b1a      	ldr	r3, [pc, #104]	; (8000d94 <MX_TIM1_Init+0x98>)
 8000d2c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8000d30:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d32:	4b18      	ldr	r3, [pc, #96]	; (8000d94 <MX_TIM1_Init+0x98>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000d38:	4b16      	ldr	r3, [pc, #88]	; (8000d94 <MX_TIM1_Init+0x98>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d3e:	4b15      	ldr	r3, [pc, #84]	; (8000d94 <MX_TIM1_Init+0x98>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000d44:	4813      	ldr	r0, [pc, #76]	; (8000d94 <MX_TIM1_Init+0x98>)
 8000d46:	f001 f9cb 	bl	80020e0 <HAL_TIM_Base_Init>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d001      	beq.n	8000d54 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000d50:	f000 f8d4 	bl	8000efc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d58:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000d5a:	f107 0308 	add.w	r3, r7, #8
 8000d5e:	4619      	mov	r1, r3
 8000d60:	480c      	ldr	r0, [pc, #48]	; (8000d94 <MX_TIM1_Init+0x98>)
 8000d62:	f001 fa57 	bl	8002214 <HAL_TIM_ConfigClockSource>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d001      	beq.n	8000d70 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000d6c:	f000 f8c6 	bl	8000efc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d70:	2300      	movs	r3, #0
 8000d72:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d74:	2300      	movs	r3, #0
 8000d76:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000d78:	463b      	mov	r3, r7
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	4805      	ldr	r0, [pc, #20]	; (8000d94 <MX_TIM1_Init+0x98>)
 8000d7e:	f001 fc15 	bl	80025ac <HAL_TIMEx_MasterConfigSynchronization>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d001      	beq.n	8000d8c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000d88:	f000 f8b8 	bl	8000efc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000d8c:	bf00      	nop
 8000d8e:	3718      	adds	r7, #24
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	200000fc 	.word	0x200000fc
 8000d98:	40012c00 	.word	0x40012c00

08000d9c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000da0:	4b11      	ldr	r3, [pc, #68]	; (8000de8 <MX_USART1_UART_Init+0x4c>)
 8000da2:	4a12      	ldr	r2, [pc, #72]	; (8000dec <MX_USART1_UART_Init+0x50>)
 8000da4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000da6:	4b10      	ldr	r3, [pc, #64]	; (8000de8 <MX_USART1_UART_Init+0x4c>)
 8000da8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000dac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000dae:	4b0e      	ldr	r3, [pc, #56]	; (8000de8 <MX_USART1_UART_Init+0x4c>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000db4:	4b0c      	ldr	r3, [pc, #48]	; (8000de8 <MX_USART1_UART_Init+0x4c>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000dba:	4b0b      	ldr	r3, [pc, #44]	; (8000de8 <MX_USART1_UART_Init+0x4c>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000dc0:	4b09      	ldr	r3, [pc, #36]	; (8000de8 <MX_USART1_UART_Init+0x4c>)
 8000dc2:	220c      	movs	r2, #12
 8000dc4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dc6:	4b08      	ldr	r3, [pc, #32]	; (8000de8 <MX_USART1_UART_Init+0x4c>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dcc:	4b06      	ldr	r3, [pc, #24]	; (8000de8 <MX_USART1_UART_Init+0x4c>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000dd2:	4805      	ldr	r0, [pc, #20]	; (8000de8 <MX_USART1_UART_Init+0x4c>)
 8000dd4:	f001 fc48 	bl	8002668 <HAL_UART_Init>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d001      	beq.n	8000de2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000dde:	f000 f88d 	bl	8000efc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000de2:	bf00      	nop
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	200000b4 	.word	0x200000b4
 8000dec:	40013800 	.word	0x40013800

08000df0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b088      	sub	sp, #32
 8000df4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df6:	f107 0310 	add.w	r3, r7, #16
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	601a      	str	r2, [r3, #0]
 8000dfe:	605a      	str	r2, [r3, #4]
 8000e00:	609a      	str	r2, [r3, #8]
 8000e02:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e04:	4b39      	ldr	r3, [pc, #228]	; (8000eec <MX_GPIO_Init+0xfc>)
 8000e06:	699b      	ldr	r3, [r3, #24]
 8000e08:	4a38      	ldr	r2, [pc, #224]	; (8000eec <MX_GPIO_Init+0xfc>)
 8000e0a:	f043 0310 	orr.w	r3, r3, #16
 8000e0e:	6193      	str	r3, [r2, #24]
 8000e10:	4b36      	ldr	r3, [pc, #216]	; (8000eec <MX_GPIO_Init+0xfc>)
 8000e12:	699b      	ldr	r3, [r3, #24]
 8000e14:	f003 0310 	and.w	r3, r3, #16
 8000e18:	60fb      	str	r3, [r7, #12]
 8000e1a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e1c:	4b33      	ldr	r3, [pc, #204]	; (8000eec <MX_GPIO_Init+0xfc>)
 8000e1e:	699b      	ldr	r3, [r3, #24]
 8000e20:	4a32      	ldr	r2, [pc, #200]	; (8000eec <MX_GPIO_Init+0xfc>)
 8000e22:	f043 0320 	orr.w	r3, r3, #32
 8000e26:	6193      	str	r3, [r2, #24]
 8000e28:	4b30      	ldr	r3, [pc, #192]	; (8000eec <MX_GPIO_Init+0xfc>)
 8000e2a:	699b      	ldr	r3, [r3, #24]
 8000e2c:	f003 0320 	and.w	r3, r3, #32
 8000e30:	60bb      	str	r3, [r7, #8]
 8000e32:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e34:	4b2d      	ldr	r3, [pc, #180]	; (8000eec <MX_GPIO_Init+0xfc>)
 8000e36:	699b      	ldr	r3, [r3, #24]
 8000e38:	4a2c      	ldr	r2, [pc, #176]	; (8000eec <MX_GPIO_Init+0xfc>)
 8000e3a:	f043 0304 	orr.w	r3, r3, #4
 8000e3e:	6193      	str	r3, [r2, #24]
 8000e40:	4b2a      	ldr	r3, [pc, #168]	; (8000eec <MX_GPIO_Init+0xfc>)
 8000e42:	699b      	ldr	r3, [r3, #24]
 8000e44:	f003 0304 	and.w	r3, r3, #4
 8000e48:	607b      	str	r3, [r7, #4]
 8000e4a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e4c:	4b27      	ldr	r3, [pc, #156]	; (8000eec <MX_GPIO_Init+0xfc>)
 8000e4e:	699b      	ldr	r3, [r3, #24]
 8000e50:	4a26      	ldr	r2, [pc, #152]	; (8000eec <MX_GPIO_Init+0xfc>)
 8000e52:	f043 0308 	orr.w	r3, r3, #8
 8000e56:	6193      	str	r3, [r2, #24]
 8000e58:	4b24      	ldr	r3, [pc, #144]	; (8000eec <MX_GPIO_Init+0xfc>)
 8000e5a:	699b      	ldr	r3, [r3, #24]
 8000e5c:	f003 0308 	and.w	r3, r3, #8
 8000e60:	603b      	str	r3, [r7, #0]
 8000e62:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000e64:	2200      	movs	r2, #0
 8000e66:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e6a:	4821      	ldr	r0, [pc, #132]	; (8000ef0 <MX_GPIO_Init+0x100>)
 8000e6c:	f000 fcf9 	bl	8001862 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, us_timer_Pin|DHT11_Pin, GPIO_PIN_RESET);
 8000e70:	2200      	movs	r2, #0
 8000e72:	f640 0102 	movw	r1, #2050	; 0x802
 8000e76:	481f      	ldr	r0, [pc, #124]	; (8000ef4 <MX_GPIO_Init+0x104>)
 8000e78:	f000 fcf3 	bl	8001862 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, buzzer_Pin|humidificador_Pin|lampara_Pin|cooler_Pin, GPIO_PIN_RESET);
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000e82:	481d      	ldr	r0, [pc, #116]	; (8000ef8 <MX_GPIO_Init+0x108>)
 8000e84:	f000 fced 	bl	8001862 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000e88:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e8c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e92:	2300      	movs	r3, #0
 8000e94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e96:	2302      	movs	r3, #2
 8000e98:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000e9a:	f107 0310 	add.w	r3, r7, #16
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	4813      	ldr	r0, [pc, #76]	; (8000ef0 <MX_GPIO_Init+0x100>)
 8000ea2:	f000 fb43 	bl	800152c <HAL_GPIO_Init>

  /*Configure GPIO pins : us_timer_Pin DHT11_Pin */
  GPIO_InitStruct.Pin = us_timer_Pin|DHT11_Pin;
 8000ea6:	f640 0302 	movw	r3, #2050	; 0x802
 8000eaa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eac:	2301      	movs	r3, #1
 8000eae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb8:	f107 0310 	add.w	r3, r7, #16
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	480d      	ldr	r0, [pc, #52]	; (8000ef4 <MX_GPIO_Init+0x104>)
 8000ec0:	f000 fb34 	bl	800152c <HAL_GPIO_Init>

  /*Configure GPIO pins : buzzer_Pin humidificador_Pin lampara_Pin cooler_Pin */
  GPIO_InitStruct.Pin = buzzer_Pin|humidificador_Pin|lampara_Pin|cooler_Pin;
 8000ec4:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000ec8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed2:	2302      	movs	r3, #2
 8000ed4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ed6:	f107 0310 	add.w	r3, r7, #16
 8000eda:	4619      	mov	r1, r3
 8000edc:	4806      	ldr	r0, [pc, #24]	; (8000ef8 <MX_GPIO_Init+0x108>)
 8000ede:	f000 fb25 	bl	800152c <HAL_GPIO_Init>

}
 8000ee2:	bf00      	nop
 8000ee4:	3720      	adds	r7, #32
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	40021000 	.word	0x40021000
 8000ef0:	40011000 	.word	0x40011000
 8000ef4:	40010800 	.word	0x40010800
 8000ef8:	40010c00 	.word	0x40010c00

08000efc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f00:	b672      	cpsid	i
}
 8000f02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f04:	e7fe      	b.n	8000f04 <Error_Handler+0x8>

08000f06 <RELES_Init>:
static uint8_t humidificador_estado = 0;
static uint8_t lampara_estado = 0;
static uint8_t cooler_estado = 0;

void RELES_Init(void)
{
 8000f06:	b580      	push	{r7, lr}
 8000f08:	af00      	add	r7, sp, #0
    RELES_ApagarTodos();
 8000f0a:	f000 f803 	bl	8000f14 <RELES_ApagarTodos>
}
 8000f0e:	bf00      	nop
 8000f10:	bd80      	pop	{r7, pc}
	...

08000f14 <RELES_ApagarTodos>:
    humidificador_estado = 1;
    lampara_estado = 1;
    cooler_estado = 1;
}
void RELES_ApagarTodos(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(GPIOB, buzzer_Pin | humidificador_Pin | lampara_Pin | cooler_Pin, RELE_INACTIVO);
	HAL_GPIO_WritePin(GPIOB, humidificador_Pin, GPIO_PIN_RESET);
 8000f18:	2200      	movs	r2, #0
 8000f1a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f1e:	4811      	ldr	r0, [pc, #68]	; (8000f64 <RELES_ApagarTodos+0x50>)
 8000f20:	f000 fc9f 	bl	8001862 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, buzzer_Pin, GPIO_PIN_RESET);
 8000f24:	2200      	movs	r2, #0
 8000f26:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f2a:	480e      	ldr	r0, [pc, #56]	; (8000f64 <RELES_ApagarTodos+0x50>)
 8000f2c:	f000 fc99 	bl	8001862 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, lampara_Pin, GPIO_PIN_RESET);
 8000f30:	2200      	movs	r2, #0
 8000f32:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f36:	480b      	ldr	r0, [pc, #44]	; (8000f64 <RELES_ApagarTodos+0x50>)
 8000f38:	f000 fc93 	bl	8001862 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, cooler_Pin, GPIO_PIN_RESET);
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f42:	4808      	ldr	r0, [pc, #32]	; (8000f64 <RELES_ApagarTodos+0x50>)
 8000f44:	f000 fc8d 	bl	8001862 <HAL_GPIO_WritePin>
	buzzer_estado = 0;
 8000f48:	4b07      	ldr	r3, [pc, #28]	; (8000f68 <RELES_ApagarTodos+0x54>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	701a      	strb	r2, [r3, #0]
    humidificador_estado = 0;
 8000f4e:	4b07      	ldr	r3, [pc, #28]	; (8000f6c <RELES_ApagarTodos+0x58>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	701a      	strb	r2, [r3, #0]
    lampara_estado = 0;
 8000f54:	4b06      	ldr	r3, [pc, #24]	; (8000f70 <RELES_ApagarTodos+0x5c>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	701a      	strb	r2, [r3, #0]
    cooler_estado = 0;
 8000f5a:	4b06      	ldr	r3, [pc, #24]	; (8000f74 <RELES_ApagarTodos+0x60>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	701a      	strb	r2, [r3, #0]
}
 8000f60:	bf00      	nop
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	40010c00 	.word	0x40010c00
 8000f68:	200000a4 	.word	0x200000a4
 8000f6c:	200000a5 	.word	0x200000a5
 8000f70:	200000a6 	.word	0x200000a6
 8000f74:	200000a7 	.word	0x200000a7

08000f78 <RELES_ToggleTodos>:
void RELES_ToggleTodos(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, humidificador_Pin);
 8000f7c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f80:	481d      	ldr	r0, [pc, #116]	; (8000ff8 <RELES_ToggleTodos+0x80>)
 8000f82:	f000 fc86 	bl	8001892 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOB, buzzer_Pin);
 8000f86:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f8a:	481b      	ldr	r0, [pc, #108]	; (8000ff8 <RELES_ToggleTodos+0x80>)
 8000f8c:	f000 fc81 	bl	8001892 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOB, lampara_Pin);
 8000f90:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f94:	4818      	ldr	r0, [pc, #96]	; (8000ff8 <RELES_ToggleTodos+0x80>)
 8000f96:	f000 fc7c 	bl	8001892 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOB, cooler_Pin);
 8000f9a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f9e:	4816      	ldr	r0, [pc, #88]	; (8000ff8 <RELES_ToggleTodos+0x80>)
 8000fa0:	f000 fc77 	bl	8001892 <HAL_GPIO_TogglePin>
	buzzer_estado = !buzzer_estado;
 8000fa4:	4b15      	ldr	r3, [pc, #84]	; (8000ffc <RELES_ToggleTodos+0x84>)
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	bf0c      	ite	eq
 8000fac:	2301      	moveq	r3, #1
 8000fae:	2300      	movne	r3, #0
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	4b11      	ldr	r3, [pc, #68]	; (8000ffc <RELES_ToggleTodos+0x84>)
 8000fb6:	701a      	strb	r2, [r3, #0]
    humidificador_estado = !humidificador_estado;
 8000fb8:	4b11      	ldr	r3, [pc, #68]	; (8001000 <RELES_ToggleTodos+0x88>)
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	bf0c      	ite	eq
 8000fc0:	2301      	moveq	r3, #1
 8000fc2:	2300      	movne	r3, #0
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	461a      	mov	r2, r3
 8000fc8:	4b0d      	ldr	r3, [pc, #52]	; (8001000 <RELES_ToggleTodos+0x88>)
 8000fca:	701a      	strb	r2, [r3, #0]
    lampara_estado = !lampara_estado;
 8000fcc:	4b0d      	ldr	r3, [pc, #52]	; (8001004 <RELES_ToggleTodos+0x8c>)
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	bf0c      	ite	eq
 8000fd4:	2301      	moveq	r3, #1
 8000fd6:	2300      	movne	r3, #0
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	461a      	mov	r2, r3
 8000fdc:	4b09      	ldr	r3, [pc, #36]	; (8001004 <RELES_ToggleTodos+0x8c>)
 8000fde:	701a      	strb	r2, [r3, #0]
    cooler_estado = !cooler_estado;
 8000fe0:	4b09      	ldr	r3, [pc, #36]	; (8001008 <RELES_ToggleTodos+0x90>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	bf0c      	ite	eq
 8000fe8:	2301      	moveq	r3, #1
 8000fea:	2300      	movne	r3, #0
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	461a      	mov	r2, r3
 8000ff0:	4b05      	ldr	r3, [pc, #20]	; (8001008 <RELES_ToggleTodos+0x90>)
 8000ff2:	701a      	strb	r2, [r3, #0]
}
 8000ff4:	bf00      	nop
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	40010c00 	.word	0x40010c00
 8000ffc:	200000a4 	.word	0x200000a4
 8001000:	200000a5 	.word	0x200000a5
 8001004:	200000a6 	.word	0x200000a6
 8001008:	200000a7 	.word	0x200000a7

0800100c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800100c:	b480      	push	{r7}
 800100e:	b085      	sub	sp, #20
 8001010:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001012:	4b15      	ldr	r3, [pc, #84]	; (8001068 <HAL_MspInit+0x5c>)
 8001014:	699b      	ldr	r3, [r3, #24]
 8001016:	4a14      	ldr	r2, [pc, #80]	; (8001068 <HAL_MspInit+0x5c>)
 8001018:	f043 0301 	orr.w	r3, r3, #1
 800101c:	6193      	str	r3, [r2, #24]
 800101e:	4b12      	ldr	r3, [pc, #72]	; (8001068 <HAL_MspInit+0x5c>)
 8001020:	699b      	ldr	r3, [r3, #24]
 8001022:	f003 0301 	and.w	r3, r3, #1
 8001026:	60bb      	str	r3, [r7, #8]
 8001028:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800102a:	4b0f      	ldr	r3, [pc, #60]	; (8001068 <HAL_MspInit+0x5c>)
 800102c:	69db      	ldr	r3, [r3, #28]
 800102e:	4a0e      	ldr	r2, [pc, #56]	; (8001068 <HAL_MspInit+0x5c>)
 8001030:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001034:	61d3      	str	r3, [r2, #28]
 8001036:	4b0c      	ldr	r3, [pc, #48]	; (8001068 <HAL_MspInit+0x5c>)
 8001038:	69db      	ldr	r3, [r3, #28]
 800103a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800103e:	607b      	str	r3, [r7, #4]
 8001040:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001042:	4b0a      	ldr	r3, [pc, #40]	; (800106c <HAL_MspInit+0x60>)
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	60fb      	str	r3, [r7, #12]
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800104e:	60fb      	str	r3, [r7, #12]
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001056:	60fb      	str	r3, [r7, #12]
 8001058:	4a04      	ldr	r2, [pc, #16]	; (800106c <HAL_MspInit+0x60>)
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800105e:	bf00      	nop
 8001060:	3714      	adds	r7, #20
 8001062:	46bd      	mov	sp, r7
 8001064:	bc80      	pop	{r7}
 8001066:	4770      	bx	lr
 8001068:	40021000 	.word	0x40021000
 800106c:	40010000 	.word	0x40010000

08001070 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001070:	b480      	push	{r7}
 8001072:	b085      	sub	sp, #20
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4a09      	ldr	r2, [pc, #36]	; (80010a4 <HAL_TIM_Base_MspInit+0x34>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d10b      	bne.n	800109a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001082:	4b09      	ldr	r3, [pc, #36]	; (80010a8 <HAL_TIM_Base_MspInit+0x38>)
 8001084:	699b      	ldr	r3, [r3, #24]
 8001086:	4a08      	ldr	r2, [pc, #32]	; (80010a8 <HAL_TIM_Base_MspInit+0x38>)
 8001088:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800108c:	6193      	str	r3, [r2, #24]
 800108e:	4b06      	ldr	r3, [pc, #24]	; (80010a8 <HAL_TIM_Base_MspInit+0x38>)
 8001090:	699b      	ldr	r3, [r3, #24]
 8001092:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001096:	60fb      	str	r3, [r7, #12]
 8001098:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800109a:	bf00      	nop
 800109c:	3714      	adds	r7, #20
 800109e:	46bd      	mov	sp, r7
 80010a0:	bc80      	pop	{r7}
 80010a2:	4770      	bx	lr
 80010a4:	40012c00 	.word	0x40012c00
 80010a8:	40021000 	.word	0x40021000

080010ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b088      	sub	sp, #32
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b4:	f107 0310 	add.w	r3, r7, #16
 80010b8:	2200      	movs	r2, #0
 80010ba:	601a      	str	r2, [r3, #0]
 80010bc:	605a      	str	r2, [r3, #4]
 80010be:	609a      	str	r2, [r3, #8]
 80010c0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4a1c      	ldr	r2, [pc, #112]	; (8001138 <HAL_UART_MspInit+0x8c>)
 80010c8:	4293      	cmp	r3, r2
 80010ca:	d131      	bne.n	8001130 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80010cc:	4b1b      	ldr	r3, [pc, #108]	; (800113c <HAL_UART_MspInit+0x90>)
 80010ce:	699b      	ldr	r3, [r3, #24]
 80010d0:	4a1a      	ldr	r2, [pc, #104]	; (800113c <HAL_UART_MspInit+0x90>)
 80010d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010d6:	6193      	str	r3, [r2, #24]
 80010d8:	4b18      	ldr	r3, [pc, #96]	; (800113c <HAL_UART_MspInit+0x90>)
 80010da:	699b      	ldr	r3, [r3, #24]
 80010dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010e0:	60fb      	str	r3, [r7, #12]
 80010e2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010e4:	4b15      	ldr	r3, [pc, #84]	; (800113c <HAL_UART_MspInit+0x90>)
 80010e6:	699b      	ldr	r3, [r3, #24]
 80010e8:	4a14      	ldr	r2, [pc, #80]	; (800113c <HAL_UART_MspInit+0x90>)
 80010ea:	f043 0304 	orr.w	r3, r3, #4
 80010ee:	6193      	str	r3, [r2, #24]
 80010f0:	4b12      	ldr	r3, [pc, #72]	; (800113c <HAL_UART_MspInit+0x90>)
 80010f2:	699b      	ldr	r3, [r3, #24]
 80010f4:	f003 0304 	and.w	r3, r3, #4
 80010f8:	60bb      	str	r3, [r7, #8]
 80010fa:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80010fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001100:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001102:	2302      	movs	r3, #2
 8001104:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001106:	2303      	movs	r3, #3
 8001108:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800110a:	f107 0310 	add.w	r3, r7, #16
 800110e:	4619      	mov	r1, r3
 8001110:	480b      	ldr	r0, [pc, #44]	; (8001140 <HAL_UART_MspInit+0x94>)
 8001112:	f000 fa0b 	bl	800152c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001116:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800111a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800111c:	2300      	movs	r3, #0
 800111e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001120:	2300      	movs	r3, #0
 8001122:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001124:	f107 0310 	add.w	r3, r7, #16
 8001128:	4619      	mov	r1, r3
 800112a:	4805      	ldr	r0, [pc, #20]	; (8001140 <HAL_UART_MspInit+0x94>)
 800112c:	f000 f9fe 	bl	800152c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001130:	bf00      	nop
 8001132:	3720      	adds	r7, #32
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	40013800 	.word	0x40013800
 800113c:	40021000 	.word	0x40021000
 8001140:	40010800 	.word	0x40010800

08001144 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001148:	e7fe      	b.n	8001148 <NMI_Handler+0x4>

0800114a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800114a:	b480      	push	{r7}
 800114c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800114e:	e7fe      	b.n	800114e <HardFault_Handler+0x4>

08001150 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001154:	e7fe      	b.n	8001154 <MemManage_Handler+0x4>

08001156 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001156:	b480      	push	{r7}
 8001158:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800115a:	e7fe      	b.n	800115a <BusFault_Handler+0x4>

0800115c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001160:	e7fe      	b.n	8001160 <UsageFault_Handler+0x4>

08001162 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001162:	b480      	push	{r7}
 8001164:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001166:	bf00      	nop
 8001168:	46bd      	mov	sp, r7
 800116a:	bc80      	pop	{r7}
 800116c:	4770      	bx	lr

0800116e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800116e:	b480      	push	{r7}
 8001170:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001172:	bf00      	nop
 8001174:	46bd      	mov	sp, r7
 8001176:	bc80      	pop	{r7}
 8001178:	4770      	bx	lr

0800117a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800117a:	b480      	push	{r7}
 800117c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800117e:	bf00      	nop
 8001180:	46bd      	mov	sp, r7
 8001182:	bc80      	pop	{r7}
 8001184:	4770      	bx	lr

08001186 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001186:	b580      	push	{r7, lr}
 8001188:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800118a:	f000 f8ab 	bl	80012e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800118e:	bf00      	nop
 8001190:	bd80      	pop	{r7, pc}
	...

08001194 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b086      	sub	sp, #24
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800119c:	4a14      	ldr	r2, [pc, #80]	; (80011f0 <_sbrk+0x5c>)
 800119e:	4b15      	ldr	r3, [pc, #84]	; (80011f4 <_sbrk+0x60>)
 80011a0:	1ad3      	subs	r3, r2, r3
 80011a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011a8:	4b13      	ldr	r3, [pc, #76]	; (80011f8 <_sbrk+0x64>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d102      	bne.n	80011b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011b0:	4b11      	ldr	r3, [pc, #68]	; (80011f8 <_sbrk+0x64>)
 80011b2:	4a12      	ldr	r2, [pc, #72]	; (80011fc <_sbrk+0x68>)
 80011b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011b6:	4b10      	ldr	r3, [pc, #64]	; (80011f8 <_sbrk+0x64>)
 80011b8:	681a      	ldr	r2, [r3, #0]
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	4413      	add	r3, r2
 80011be:	693a      	ldr	r2, [r7, #16]
 80011c0:	429a      	cmp	r2, r3
 80011c2:	d207      	bcs.n	80011d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011c4:	f001 fc74 	bl	8002ab0 <__errno>
 80011c8:	4603      	mov	r3, r0
 80011ca:	220c      	movs	r2, #12
 80011cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011ce:	f04f 33ff 	mov.w	r3, #4294967295
 80011d2:	e009      	b.n	80011e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011d4:	4b08      	ldr	r3, [pc, #32]	; (80011f8 <_sbrk+0x64>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011da:	4b07      	ldr	r3, [pc, #28]	; (80011f8 <_sbrk+0x64>)
 80011dc:	681a      	ldr	r2, [r3, #0]
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	4413      	add	r3, r2
 80011e2:	4a05      	ldr	r2, [pc, #20]	; (80011f8 <_sbrk+0x64>)
 80011e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011e6:	68fb      	ldr	r3, [r7, #12]
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	3718      	adds	r7, #24
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	20005000 	.word	0x20005000
 80011f4:	00000400 	.word	0x00000400
 80011f8:	200000a8 	.word	0x200000a8
 80011fc:	20000158 	.word	0x20000158

08001200 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001204:	bf00      	nop
 8001206:	46bd      	mov	sp, r7
 8001208:	bc80      	pop	{r7}
 800120a:	4770      	bx	lr

0800120c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800120c:	f7ff fff8 	bl	8001200 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001210:	480b      	ldr	r0, [pc, #44]	; (8001240 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001212:	490c      	ldr	r1, [pc, #48]	; (8001244 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001214:	4a0c      	ldr	r2, [pc, #48]	; (8001248 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001216:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001218:	e002      	b.n	8001220 <LoopCopyDataInit>

0800121a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800121a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800121c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800121e:	3304      	adds	r3, #4

08001220 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001220:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001222:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001224:	d3f9      	bcc.n	800121a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001226:	4a09      	ldr	r2, [pc, #36]	; (800124c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001228:	4c09      	ldr	r4, [pc, #36]	; (8001250 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800122a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800122c:	e001      	b.n	8001232 <LoopFillZerobss>

0800122e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800122e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001230:	3204      	adds	r2, #4

08001232 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001232:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001234:	d3fb      	bcc.n	800122e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001236:	f001 fc41 	bl	8002abc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800123a:	f7ff fcaf 	bl	8000b9c <main>
  bx lr
 800123e:	4770      	bx	lr
  ldr r0, =_sdata
 8001240:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001244:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001248:	08003498 	.word	0x08003498
  ldr r2, =_sbss
 800124c:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001250:	20000158 	.word	0x20000158

08001254 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001254:	e7fe      	b.n	8001254 <ADC1_2_IRQHandler>
	...

08001258 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800125c:	4b08      	ldr	r3, [pc, #32]	; (8001280 <HAL_Init+0x28>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a07      	ldr	r2, [pc, #28]	; (8001280 <HAL_Init+0x28>)
 8001262:	f043 0310 	orr.w	r3, r3, #16
 8001266:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001268:	2003      	movs	r0, #3
 800126a:	f000 f92b 	bl	80014c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800126e:	2000      	movs	r0, #0
 8001270:	f000 f808 	bl	8001284 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001274:	f7ff feca 	bl	800100c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001278:	2300      	movs	r3, #0
}
 800127a:	4618      	mov	r0, r3
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	40022000 	.word	0x40022000

08001284 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800128c:	4b12      	ldr	r3, [pc, #72]	; (80012d8 <HAL_InitTick+0x54>)
 800128e:	681a      	ldr	r2, [r3, #0]
 8001290:	4b12      	ldr	r3, [pc, #72]	; (80012dc <HAL_InitTick+0x58>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	4619      	mov	r1, r3
 8001296:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800129a:	fbb3 f3f1 	udiv	r3, r3, r1
 800129e:	fbb2 f3f3 	udiv	r3, r2, r3
 80012a2:	4618      	mov	r0, r3
 80012a4:	f000 f935 	bl	8001512 <HAL_SYSTICK_Config>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e00e      	b.n	80012d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2b0f      	cmp	r3, #15
 80012b6:	d80a      	bhi.n	80012ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012b8:	2200      	movs	r2, #0
 80012ba:	6879      	ldr	r1, [r7, #4]
 80012bc:	f04f 30ff 	mov.w	r0, #4294967295
 80012c0:	f000 f90b 	bl	80014da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012c4:	4a06      	ldr	r2, [pc, #24]	; (80012e0 <HAL_InitTick+0x5c>)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012ca:	2300      	movs	r3, #0
 80012cc:	e000      	b.n	80012d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012ce:	2301      	movs	r3, #1
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	3708      	adds	r7, #8
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	20000004 	.word	0x20000004
 80012dc:	2000000c 	.word	0x2000000c
 80012e0:	20000008 	.word	0x20000008

080012e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012e8:	4b05      	ldr	r3, [pc, #20]	; (8001300 <HAL_IncTick+0x1c>)
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	461a      	mov	r2, r3
 80012ee:	4b05      	ldr	r3, [pc, #20]	; (8001304 <HAL_IncTick+0x20>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4413      	add	r3, r2
 80012f4:	4a03      	ldr	r2, [pc, #12]	; (8001304 <HAL_IncTick+0x20>)
 80012f6:	6013      	str	r3, [r2, #0]
}
 80012f8:	bf00      	nop
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bc80      	pop	{r7}
 80012fe:	4770      	bx	lr
 8001300:	2000000c 	.word	0x2000000c
 8001304:	20000144 	.word	0x20000144

08001308 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  return uwTick;
 800130c:	4b02      	ldr	r3, [pc, #8]	; (8001318 <HAL_GetTick+0x10>)
 800130e:	681b      	ldr	r3, [r3, #0]
}
 8001310:	4618      	mov	r0, r3
 8001312:	46bd      	mov	sp, r7
 8001314:	bc80      	pop	{r7}
 8001316:	4770      	bx	lr
 8001318:	20000144 	.word	0x20000144

0800131c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b084      	sub	sp, #16
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001324:	f7ff fff0 	bl	8001308 <HAL_GetTick>
 8001328:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001334:	d005      	beq.n	8001342 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001336:	4b0a      	ldr	r3, [pc, #40]	; (8001360 <HAL_Delay+0x44>)
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	461a      	mov	r2, r3
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	4413      	add	r3, r2
 8001340:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001342:	bf00      	nop
 8001344:	f7ff ffe0 	bl	8001308 <HAL_GetTick>
 8001348:	4602      	mov	r2, r0
 800134a:	68bb      	ldr	r3, [r7, #8]
 800134c:	1ad3      	subs	r3, r2, r3
 800134e:	68fa      	ldr	r2, [r7, #12]
 8001350:	429a      	cmp	r2, r3
 8001352:	d8f7      	bhi.n	8001344 <HAL_Delay+0x28>
  {
  }
}
 8001354:	bf00      	nop
 8001356:	bf00      	nop
 8001358:	3710      	adds	r7, #16
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	2000000c 	.word	0x2000000c

08001364 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001364:	b480      	push	{r7}
 8001366:	b085      	sub	sp, #20
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	f003 0307 	and.w	r3, r3, #7
 8001372:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001374:	4b0c      	ldr	r3, [pc, #48]	; (80013a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001376:	68db      	ldr	r3, [r3, #12]
 8001378:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800137a:	68ba      	ldr	r2, [r7, #8]
 800137c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001380:	4013      	ands	r3, r2
 8001382:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800138c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001390:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001394:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001396:	4a04      	ldr	r2, [pc, #16]	; (80013a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	60d3      	str	r3, [r2, #12]
}
 800139c:	bf00      	nop
 800139e:	3714      	adds	r7, #20
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bc80      	pop	{r7}
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	e000ed00 	.word	0xe000ed00

080013ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013b0:	4b04      	ldr	r3, [pc, #16]	; (80013c4 <__NVIC_GetPriorityGrouping+0x18>)
 80013b2:	68db      	ldr	r3, [r3, #12]
 80013b4:	0a1b      	lsrs	r3, r3, #8
 80013b6:	f003 0307 	and.w	r3, r3, #7
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	46bd      	mov	sp, r7
 80013be:	bc80      	pop	{r7}
 80013c0:	4770      	bx	lr
 80013c2:	bf00      	nop
 80013c4:	e000ed00 	.word	0xe000ed00

080013c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	6039      	str	r1, [r7, #0]
 80013d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	db0a      	blt.n	80013f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	b2da      	uxtb	r2, r3
 80013e0:	490c      	ldr	r1, [pc, #48]	; (8001414 <__NVIC_SetPriority+0x4c>)
 80013e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e6:	0112      	lsls	r2, r2, #4
 80013e8:	b2d2      	uxtb	r2, r2
 80013ea:	440b      	add	r3, r1
 80013ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013f0:	e00a      	b.n	8001408 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	b2da      	uxtb	r2, r3
 80013f6:	4908      	ldr	r1, [pc, #32]	; (8001418 <__NVIC_SetPriority+0x50>)
 80013f8:	79fb      	ldrb	r3, [r7, #7]
 80013fa:	f003 030f 	and.w	r3, r3, #15
 80013fe:	3b04      	subs	r3, #4
 8001400:	0112      	lsls	r2, r2, #4
 8001402:	b2d2      	uxtb	r2, r2
 8001404:	440b      	add	r3, r1
 8001406:	761a      	strb	r2, [r3, #24]
}
 8001408:	bf00      	nop
 800140a:	370c      	adds	r7, #12
 800140c:	46bd      	mov	sp, r7
 800140e:	bc80      	pop	{r7}
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	e000e100 	.word	0xe000e100
 8001418:	e000ed00 	.word	0xe000ed00

0800141c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800141c:	b480      	push	{r7}
 800141e:	b089      	sub	sp, #36	; 0x24
 8001420:	af00      	add	r7, sp, #0
 8001422:	60f8      	str	r0, [r7, #12]
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	f003 0307 	and.w	r3, r3, #7
 800142e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001430:	69fb      	ldr	r3, [r7, #28]
 8001432:	f1c3 0307 	rsb	r3, r3, #7
 8001436:	2b04      	cmp	r3, #4
 8001438:	bf28      	it	cs
 800143a:	2304      	movcs	r3, #4
 800143c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800143e:	69fb      	ldr	r3, [r7, #28]
 8001440:	3304      	adds	r3, #4
 8001442:	2b06      	cmp	r3, #6
 8001444:	d902      	bls.n	800144c <NVIC_EncodePriority+0x30>
 8001446:	69fb      	ldr	r3, [r7, #28]
 8001448:	3b03      	subs	r3, #3
 800144a:	e000      	b.n	800144e <NVIC_EncodePriority+0x32>
 800144c:	2300      	movs	r3, #0
 800144e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001450:	f04f 32ff 	mov.w	r2, #4294967295
 8001454:	69bb      	ldr	r3, [r7, #24]
 8001456:	fa02 f303 	lsl.w	r3, r2, r3
 800145a:	43da      	mvns	r2, r3
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	401a      	ands	r2, r3
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001464:	f04f 31ff 	mov.w	r1, #4294967295
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	fa01 f303 	lsl.w	r3, r1, r3
 800146e:	43d9      	mvns	r1, r3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001474:	4313      	orrs	r3, r2
         );
}
 8001476:	4618      	mov	r0, r3
 8001478:	3724      	adds	r7, #36	; 0x24
 800147a:	46bd      	mov	sp, r7
 800147c:	bc80      	pop	{r7}
 800147e:	4770      	bx	lr

08001480 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	3b01      	subs	r3, #1
 800148c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001490:	d301      	bcc.n	8001496 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001492:	2301      	movs	r3, #1
 8001494:	e00f      	b.n	80014b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001496:	4a0a      	ldr	r2, [pc, #40]	; (80014c0 <SysTick_Config+0x40>)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	3b01      	subs	r3, #1
 800149c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800149e:	210f      	movs	r1, #15
 80014a0:	f04f 30ff 	mov.w	r0, #4294967295
 80014a4:	f7ff ff90 	bl	80013c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014a8:	4b05      	ldr	r3, [pc, #20]	; (80014c0 <SysTick_Config+0x40>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014ae:	4b04      	ldr	r3, [pc, #16]	; (80014c0 <SysTick_Config+0x40>)
 80014b0:	2207      	movs	r2, #7
 80014b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014b4:	2300      	movs	r3, #0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	e000e010 	.word	0xe000e010

080014c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f7ff ff49 	bl	8001364 <__NVIC_SetPriorityGrouping>
}
 80014d2:	bf00      	nop
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}

080014da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014da:	b580      	push	{r7, lr}
 80014dc:	b086      	sub	sp, #24
 80014de:	af00      	add	r7, sp, #0
 80014e0:	4603      	mov	r3, r0
 80014e2:	60b9      	str	r1, [r7, #8]
 80014e4:	607a      	str	r2, [r7, #4]
 80014e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014e8:	2300      	movs	r3, #0
 80014ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014ec:	f7ff ff5e 	bl	80013ac <__NVIC_GetPriorityGrouping>
 80014f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014f2:	687a      	ldr	r2, [r7, #4]
 80014f4:	68b9      	ldr	r1, [r7, #8]
 80014f6:	6978      	ldr	r0, [r7, #20]
 80014f8:	f7ff ff90 	bl	800141c <NVIC_EncodePriority>
 80014fc:	4602      	mov	r2, r0
 80014fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001502:	4611      	mov	r1, r2
 8001504:	4618      	mov	r0, r3
 8001506:	f7ff ff5f 	bl	80013c8 <__NVIC_SetPriority>
}
 800150a:	bf00      	nop
 800150c:	3718      	adds	r7, #24
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}

08001512 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001512:	b580      	push	{r7, lr}
 8001514:	b082      	sub	sp, #8
 8001516:	af00      	add	r7, sp, #0
 8001518:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800151a:	6878      	ldr	r0, [r7, #4]
 800151c:	f7ff ffb0 	bl	8001480 <SysTick_Config>
 8001520:	4603      	mov	r3, r0
}
 8001522:	4618      	mov	r0, r3
 8001524:	3708      	adds	r7, #8
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
	...

0800152c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800152c:	b480      	push	{r7}
 800152e:	b08b      	sub	sp, #44	; 0x2c
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001536:	2300      	movs	r3, #0
 8001538:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800153a:	2300      	movs	r3, #0
 800153c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800153e:	e169      	b.n	8001814 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001540:	2201      	movs	r2, #1
 8001542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001544:	fa02 f303 	lsl.w	r3, r2, r3
 8001548:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	69fa      	ldr	r2, [r7, #28]
 8001550:	4013      	ands	r3, r2
 8001552:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001554:	69ba      	ldr	r2, [r7, #24]
 8001556:	69fb      	ldr	r3, [r7, #28]
 8001558:	429a      	cmp	r2, r3
 800155a:	f040 8158 	bne.w	800180e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	4a9a      	ldr	r2, [pc, #616]	; (80017cc <HAL_GPIO_Init+0x2a0>)
 8001564:	4293      	cmp	r3, r2
 8001566:	d05e      	beq.n	8001626 <HAL_GPIO_Init+0xfa>
 8001568:	4a98      	ldr	r2, [pc, #608]	; (80017cc <HAL_GPIO_Init+0x2a0>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d875      	bhi.n	800165a <HAL_GPIO_Init+0x12e>
 800156e:	4a98      	ldr	r2, [pc, #608]	; (80017d0 <HAL_GPIO_Init+0x2a4>)
 8001570:	4293      	cmp	r3, r2
 8001572:	d058      	beq.n	8001626 <HAL_GPIO_Init+0xfa>
 8001574:	4a96      	ldr	r2, [pc, #600]	; (80017d0 <HAL_GPIO_Init+0x2a4>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d86f      	bhi.n	800165a <HAL_GPIO_Init+0x12e>
 800157a:	4a96      	ldr	r2, [pc, #600]	; (80017d4 <HAL_GPIO_Init+0x2a8>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d052      	beq.n	8001626 <HAL_GPIO_Init+0xfa>
 8001580:	4a94      	ldr	r2, [pc, #592]	; (80017d4 <HAL_GPIO_Init+0x2a8>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d869      	bhi.n	800165a <HAL_GPIO_Init+0x12e>
 8001586:	4a94      	ldr	r2, [pc, #592]	; (80017d8 <HAL_GPIO_Init+0x2ac>)
 8001588:	4293      	cmp	r3, r2
 800158a:	d04c      	beq.n	8001626 <HAL_GPIO_Init+0xfa>
 800158c:	4a92      	ldr	r2, [pc, #584]	; (80017d8 <HAL_GPIO_Init+0x2ac>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d863      	bhi.n	800165a <HAL_GPIO_Init+0x12e>
 8001592:	4a92      	ldr	r2, [pc, #584]	; (80017dc <HAL_GPIO_Init+0x2b0>)
 8001594:	4293      	cmp	r3, r2
 8001596:	d046      	beq.n	8001626 <HAL_GPIO_Init+0xfa>
 8001598:	4a90      	ldr	r2, [pc, #576]	; (80017dc <HAL_GPIO_Init+0x2b0>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d85d      	bhi.n	800165a <HAL_GPIO_Init+0x12e>
 800159e:	2b12      	cmp	r3, #18
 80015a0:	d82a      	bhi.n	80015f8 <HAL_GPIO_Init+0xcc>
 80015a2:	2b12      	cmp	r3, #18
 80015a4:	d859      	bhi.n	800165a <HAL_GPIO_Init+0x12e>
 80015a6:	a201      	add	r2, pc, #4	; (adr r2, 80015ac <HAL_GPIO_Init+0x80>)
 80015a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015ac:	08001627 	.word	0x08001627
 80015b0:	08001601 	.word	0x08001601
 80015b4:	08001613 	.word	0x08001613
 80015b8:	08001655 	.word	0x08001655
 80015bc:	0800165b 	.word	0x0800165b
 80015c0:	0800165b 	.word	0x0800165b
 80015c4:	0800165b 	.word	0x0800165b
 80015c8:	0800165b 	.word	0x0800165b
 80015cc:	0800165b 	.word	0x0800165b
 80015d0:	0800165b 	.word	0x0800165b
 80015d4:	0800165b 	.word	0x0800165b
 80015d8:	0800165b 	.word	0x0800165b
 80015dc:	0800165b 	.word	0x0800165b
 80015e0:	0800165b 	.word	0x0800165b
 80015e4:	0800165b 	.word	0x0800165b
 80015e8:	0800165b 	.word	0x0800165b
 80015ec:	0800165b 	.word	0x0800165b
 80015f0:	08001609 	.word	0x08001609
 80015f4:	0800161d 	.word	0x0800161d
 80015f8:	4a79      	ldr	r2, [pc, #484]	; (80017e0 <HAL_GPIO_Init+0x2b4>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d013      	beq.n	8001626 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80015fe:	e02c      	b.n	800165a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	68db      	ldr	r3, [r3, #12]
 8001604:	623b      	str	r3, [r7, #32]
          break;
 8001606:	e029      	b.n	800165c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	68db      	ldr	r3, [r3, #12]
 800160c:	3304      	adds	r3, #4
 800160e:	623b      	str	r3, [r7, #32]
          break;
 8001610:	e024      	b.n	800165c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	68db      	ldr	r3, [r3, #12]
 8001616:	3308      	adds	r3, #8
 8001618:	623b      	str	r3, [r7, #32]
          break;
 800161a:	e01f      	b.n	800165c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	68db      	ldr	r3, [r3, #12]
 8001620:	330c      	adds	r3, #12
 8001622:	623b      	str	r3, [r7, #32]
          break;
 8001624:	e01a      	b.n	800165c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	689b      	ldr	r3, [r3, #8]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d102      	bne.n	8001634 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800162e:	2304      	movs	r3, #4
 8001630:	623b      	str	r3, [r7, #32]
          break;
 8001632:	e013      	b.n	800165c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	2b01      	cmp	r3, #1
 800163a:	d105      	bne.n	8001648 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800163c:	2308      	movs	r3, #8
 800163e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	69fa      	ldr	r2, [r7, #28]
 8001644:	611a      	str	r2, [r3, #16]
          break;
 8001646:	e009      	b.n	800165c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001648:	2308      	movs	r3, #8
 800164a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	69fa      	ldr	r2, [r7, #28]
 8001650:	615a      	str	r2, [r3, #20]
          break;
 8001652:	e003      	b.n	800165c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001654:	2300      	movs	r3, #0
 8001656:	623b      	str	r3, [r7, #32]
          break;
 8001658:	e000      	b.n	800165c <HAL_GPIO_Init+0x130>
          break;
 800165a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800165c:	69bb      	ldr	r3, [r7, #24]
 800165e:	2bff      	cmp	r3, #255	; 0xff
 8001660:	d801      	bhi.n	8001666 <HAL_GPIO_Init+0x13a>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	e001      	b.n	800166a <HAL_GPIO_Init+0x13e>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	3304      	adds	r3, #4
 800166a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800166c:	69bb      	ldr	r3, [r7, #24]
 800166e:	2bff      	cmp	r3, #255	; 0xff
 8001670:	d802      	bhi.n	8001678 <HAL_GPIO_Init+0x14c>
 8001672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001674:	009b      	lsls	r3, r3, #2
 8001676:	e002      	b.n	800167e <HAL_GPIO_Init+0x152>
 8001678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800167a:	3b08      	subs	r3, #8
 800167c:	009b      	lsls	r3, r3, #2
 800167e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001680:	697b      	ldr	r3, [r7, #20]
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	210f      	movs	r1, #15
 8001686:	693b      	ldr	r3, [r7, #16]
 8001688:	fa01 f303 	lsl.w	r3, r1, r3
 800168c:	43db      	mvns	r3, r3
 800168e:	401a      	ands	r2, r3
 8001690:	6a39      	ldr	r1, [r7, #32]
 8001692:	693b      	ldr	r3, [r7, #16]
 8001694:	fa01 f303 	lsl.w	r3, r1, r3
 8001698:	431a      	orrs	r2, r3
 800169a:	697b      	ldr	r3, [r7, #20]
 800169c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	f000 80b1 	beq.w	800180e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80016ac:	4b4d      	ldr	r3, [pc, #308]	; (80017e4 <HAL_GPIO_Init+0x2b8>)
 80016ae:	699b      	ldr	r3, [r3, #24]
 80016b0:	4a4c      	ldr	r2, [pc, #304]	; (80017e4 <HAL_GPIO_Init+0x2b8>)
 80016b2:	f043 0301 	orr.w	r3, r3, #1
 80016b6:	6193      	str	r3, [r2, #24]
 80016b8:	4b4a      	ldr	r3, [pc, #296]	; (80017e4 <HAL_GPIO_Init+0x2b8>)
 80016ba:	699b      	ldr	r3, [r3, #24]
 80016bc:	f003 0301 	and.w	r3, r3, #1
 80016c0:	60bb      	str	r3, [r7, #8]
 80016c2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80016c4:	4a48      	ldr	r2, [pc, #288]	; (80017e8 <HAL_GPIO_Init+0x2bc>)
 80016c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016c8:	089b      	lsrs	r3, r3, #2
 80016ca:	3302      	adds	r3, #2
 80016cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016d0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80016d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016d4:	f003 0303 	and.w	r3, r3, #3
 80016d8:	009b      	lsls	r3, r3, #2
 80016da:	220f      	movs	r2, #15
 80016dc:	fa02 f303 	lsl.w	r3, r2, r3
 80016e0:	43db      	mvns	r3, r3
 80016e2:	68fa      	ldr	r2, [r7, #12]
 80016e4:	4013      	ands	r3, r2
 80016e6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	4a40      	ldr	r2, [pc, #256]	; (80017ec <HAL_GPIO_Init+0x2c0>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d013      	beq.n	8001718 <HAL_GPIO_Init+0x1ec>
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	4a3f      	ldr	r2, [pc, #252]	; (80017f0 <HAL_GPIO_Init+0x2c4>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d00d      	beq.n	8001714 <HAL_GPIO_Init+0x1e8>
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	4a3e      	ldr	r2, [pc, #248]	; (80017f4 <HAL_GPIO_Init+0x2c8>)
 80016fc:	4293      	cmp	r3, r2
 80016fe:	d007      	beq.n	8001710 <HAL_GPIO_Init+0x1e4>
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	4a3d      	ldr	r2, [pc, #244]	; (80017f8 <HAL_GPIO_Init+0x2cc>)
 8001704:	4293      	cmp	r3, r2
 8001706:	d101      	bne.n	800170c <HAL_GPIO_Init+0x1e0>
 8001708:	2303      	movs	r3, #3
 800170a:	e006      	b.n	800171a <HAL_GPIO_Init+0x1ee>
 800170c:	2304      	movs	r3, #4
 800170e:	e004      	b.n	800171a <HAL_GPIO_Init+0x1ee>
 8001710:	2302      	movs	r3, #2
 8001712:	e002      	b.n	800171a <HAL_GPIO_Init+0x1ee>
 8001714:	2301      	movs	r3, #1
 8001716:	e000      	b.n	800171a <HAL_GPIO_Init+0x1ee>
 8001718:	2300      	movs	r3, #0
 800171a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800171c:	f002 0203 	and.w	r2, r2, #3
 8001720:	0092      	lsls	r2, r2, #2
 8001722:	4093      	lsls	r3, r2
 8001724:	68fa      	ldr	r2, [r7, #12]
 8001726:	4313      	orrs	r3, r2
 8001728:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800172a:	492f      	ldr	r1, [pc, #188]	; (80017e8 <HAL_GPIO_Init+0x2bc>)
 800172c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800172e:	089b      	lsrs	r3, r3, #2
 8001730:	3302      	adds	r3, #2
 8001732:	68fa      	ldr	r2, [r7, #12]
 8001734:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001740:	2b00      	cmp	r3, #0
 8001742:	d006      	beq.n	8001752 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001744:	4b2d      	ldr	r3, [pc, #180]	; (80017fc <HAL_GPIO_Init+0x2d0>)
 8001746:	689a      	ldr	r2, [r3, #8]
 8001748:	492c      	ldr	r1, [pc, #176]	; (80017fc <HAL_GPIO_Init+0x2d0>)
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	4313      	orrs	r3, r2
 800174e:	608b      	str	r3, [r1, #8]
 8001750:	e006      	b.n	8001760 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001752:	4b2a      	ldr	r3, [pc, #168]	; (80017fc <HAL_GPIO_Init+0x2d0>)
 8001754:	689a      	ldr	r2, [r3, #8]
 8001756:	69bb      	ldr	r3, [r7, #24]
 8001758:	43db      	mvns	r3, r3
 800175a:	4928      	ldr	r1, [pc, #160]	; (80017fc <HAL_GPIO_Init+0x2d0>)
 800175c:	4013      	ands	r3, r2
 800175e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001768:	2b00      	cmp	r3, #0
 800176a:	d006      	beq.n	800177a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800176c:	4b23      	ldr	r3, [pc, #140]	; (80017fc <HAL_GPIO_Init+0x2d0>)
 800176e:	68da      	ldr	r2, [r3, #12]
 8001770:	4922      	ldr	r1, [pc, #136]	; (80017fc <HAL_GPIO_Init+0x2d0>)
 8001772:	69bb      	ldr	r3, [r7, #24]
 8001774:	4313      	orrs	r3, r2
 8001776:	60cb      	str	r3, [r1, #12]
 8001778:	e006      	b.n	8001788 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800177a:	4b20      	ldr	r3, [pc, #128]	; (80017fc <HAL_GPIO_Init+0x2d0>)
 800177c:	68da      	ldr	r2, [r3, #12]
 800177e:	69bb      	ldr	r3, [r7, #24]
 8001780:	43db      	mvns	r3, r3
 8001782:	491e      	ldr	r1, [pc, #120]	; (80017fc <HAL_GPIO_Init+0x2d0>)
 8001784:	4013      	ands	r3, r2
 8001786:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001790:	2b00      	cmp	r3, #0
 8001792:	d006      	beq.n	80017a2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001794:	4b19      	ldr	r3, [pc, #100]	; (80017fc <HAL_GPIO_Init+0x2d0>)
 8001796:	685a      	ldr	r2, [r3, #4]
 8001798:	4918      	ldr	r1, [pc, #96]	; (80017fc <HAL_GPIO_Init+0x2d0>)
 800179a:	69bb      	ldr	r3, [r7, #24]
 800179c:	4313      	orrs	r3, r2
 800179e:	604b      	str	r3, [r1, #4]
 80017a0:	e006      	b.n	80017b0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80017a2:	4b16      	ldr	r3, [pc, #88]	; (80017fc <HAL_GPIO_Init+0x2d0>)
 80017a4:	685a      	ldr	r2, [r3, #4]
 80017a6:	69bb      	ldr	r3, [r7, #24]
 80017a8:	43db      	mvns	r3, r3
 80017aa:	4914      	ldr	r1, [pc, #80]	; (80017fc <HAL_GPIO_Init+0x2d0>)
 80017ac:	4013      	ands	r3, r2
 80017ae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d021      	beq.n	8001800 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80017bc:	4b0f      	ldr	r3, [pc, #60]	; (80017fc <HAL_GPIO_Init+0x2d0>)
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	490e      	ldr	r1, [pc, #56]	; (80017fc <HAL_GPIO_Init+0x2d0>)
 80017c2:	69bb      	ldr	r3, [r7, #24]
 80017c4:	4313      	orrs	r3, r2
 80017c6:	600b      	str	r3, [r1, #0]
 80017c8:	e021      	b.n	800180e <HAL_GPIO_Init+0x2e2>
 80017ca:	bf00      	nop
 80017cc:	10320000 	.word	0x10320000
 80017d0:	10310000 	.word	0x10310000
 80017d4:	10220000 	.word	0x10220000
 80017d8:	10210000 	.word	0x10210000
 80017dc:	10120000 	.word	0x10120000
 80017e0:	10110000 	.word	0x10110000
 80017e4:	40021000 	.word	0x40021000
 80017e8:	40010000 	.word	0x40010000
 80017ec:	40010800 	.word	0x40010800
 80017f0:	40010c00 	.word	0x40010c00
 80017f4:	40011000 	.word	0x40011000
 80017f8:	40011400 	.word	0x40011400
 80017fc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001800:	4b0b      	ldr	r3, [pc, #44]	; (8001830 <HAL_GPIO_Init+0x304>)
 8001802:	681a      	ldr	r2, [r3, #0]
 8001804:	69bb      	ldr	r3, [r7, #24]
 8001806:	43db      	mvns	r3, r3
 8001808:	4909      	ldr	r1, [pc, #36]	; (8001830 <HAL_GPIO_Init+0x304>)
 800180a:	4013      	ands	r3, r2
 800180c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800180e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001810:	3301      	adds	r3, #1
 8001812:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	681a      	ldr	r2, [r3, #0]
 8001818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800181a:	fa22 f303 	lsr.w	r3, r2, r3
 800181e:	2b00      	cmp	r3, #0
 8001820:	f47f ae8e 	bne.w	8001540 <HAL_GPIO_Init+0x14>
  }
}
 8001824:	bf00      	nop
 8001826:	bf00      	nop
 8001828:	372c      	adds	r7, #44	; 0x2c
 800182a:	46bd      	mov	sp, r7
 800182c:	bc80      	pop	{r7}
 800182e:	4770      	bx	lr
 8001830:	40010400 	.word	0x40010400

08001834 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001834:	b480      	push	{r7}
 8001836:	b085      	sub	sp, #20
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	460b      	mov	r3, r1
 800183e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	689a      	ldr	r2, [r3, #8]
 8001844:	887b      	ldrh	r3, [r7, #2]
 8001846:	4013      	ands	r3, r2
 8001848:	2b00      	cmp	r3, #0
 800184a:	d002      	beq.n	8001852 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800184c:	2301      	movs	r3, #1
 800184e:	73fb      	strb	r3, [r7, #15]
 8001850:	e001      	b.n	8001856 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001852:	2300      	movs	r3, #0
 8001854:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001856:	7bfb      	ldrb	r3, [r7, #15]
}
 8001858:	4618      	mov	r0, r3
 800185a:	3714      	adds	r7, #20
 800185c:	46bd      	mov	sp, r7
 800185e:	bc80      	pop	{r7}
 8001860:	4770      	bx	lr

08001862 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001862:	b480      	push	{r7}
 8001864:	b083      	sub	sp, #12
 8001866:	af00      	add	r7, sp, #0
 8001868:	6078      	str	r0, [r7, #4]
 800186a:	460b      	mov	r3, r1
 800186c:	807b      	strh	r3, [r7, #2]
 800186e:	4613      	mov	r3, r2
 8001870:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001872:	787b      	ldrb	r3, [r7, #1]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d003      	beq.n	8001880 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001878:	887a      	ldrh	r2, [r7, #2]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800187e:	e003      	b.n	8001888 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001880:	887b      	ldrh	r3, [r7, #2]
 8001882:	041a      	lsls	r2, r3, #16
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	611a      	str	r2, [r3, #16]
}
 8001888:	bf00      	nop
 800188a:	370c      	adds	r7, #12
 800188c:	46bd      	mov	sp, r7
 800188e:	bc80      	pop	{r7}
 8001890:	4770      	bx	lr

08001892 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001892:	b480      	push	{r7}
 8001894:	b085      	sub	sp, #20
 8001896:	af00      	add	r7, sp, #0
 8001898:	6078      	str	r0, [r7, #4]
 800189a:	460b      	mov	r3, r1
 800189c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	68db      	ldr	r3, [r3, #12]
 80018a2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80018a4:	887a      	ldrh	r2, [r7, #2]
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	4013      	ands	r3, r2
 80018aa:	041a      	lsls	r2, r3, #16
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	43d9      	mvns	r1, r3
 80018b0:	887b      	ldrh	r3, [r7, #2]
 80018b2:	400b      	ands	r3, r1
 80018b4:	431a      	orrs	r2, r3
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	611a      	str	r2, [r3, #16]
}
 80018ba:	bf00      	nop
 80018bc:	3714      	adds	r7, #20
 80018be:	46bd      	mov	sp, r7
 80018c0:	bc80      	pop	{r7}
 80018c2:	4770      	bx	lr

080018c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b086      	sub	sp, #24
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d101      	bne.n	80018d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
 80018d4:	e26c      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f003 0301 	and.w	r3, r3, #1
 80018de:	2b00      	cmp	r3, #0
 80018e0:	f000 8087 	beq.w	80019f2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80018e4:	4b92      	ldr	r3, [pc, #584]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f003 030c 	and.w	r3, r3, #12
 80018ec:	2b04      	cmp	r3, #4
 80018ee:	d00c      	beq.n	800190a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80018f0:	4b8f      	ldr	r3, [pc, #572]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	f003 030c 	and.w	r3, r3, #12
 80018f8:	2b08      	cmp	r3, #8
 80018fa:	d112      	bne.n	8001922 <HAL_RCC_OscConfig+0x5e>
 80018fc:	4b8c      	ldr	r3, [pc, #560]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001904:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001908:	d10b      	bne.n	8001922 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800190a:	4b89      	ldr	r3, [pc, #548]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001912:	2b00      	cmp	r3, #0
 8001914:	d06c      	beq.n	80019f0 <HAL_RCC_OscConfig+0x12c>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d168      	bne.n	80019f0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	e246      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800192a:	d106      	bne.n	800193a <HAL_RCC_OscConfig+0x76>
 800192c:	4b80      	ldr	r3, [pc, #512]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a7f      	ldr	r2, [pc, #508]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001932:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001936:	6013      	str	r3, [r2, #0]
 8001938:	e02e      	b.n	8001998 <HAL_RCC_OscConfig+0xd4>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d10c      	bne.n	800195c <HAL_RCC_OscConfig+0x98>
 8001942:	4b7b      	ldr	r3, [pc, #492]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4a7a      	ldr	r2, [pc, #488]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001948:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800194c:	6013      	str	r3, [r2, #0]
 800194e:	4b78      	ldr	r3, [pc, #480]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a77      	ldr	r2, [pc, #476]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001954:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001958:	6013      	str	r3, [r2, #0]
 800195a:	e01d      	b.n	8001998 <HAL_RCC_OscConfig+0xd4>
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001964:	d10c      	bne.n	8001980 <HAL_RCC_OscConfig+0xbc>
 8001966:	4b72      	ldr	r3, [pc, #456]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a71      	ldr	r2, [pc, #452]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 800196c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001970:	6013      	str	r3, [r2, #0]
 8001972:	4b6f      	ldr	r3, [pc, #444]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4a6e      	ldr	r2, [pc, #440]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001978:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800197c:	6013      	str	r3, [r2, #0]
 800197e:	e00b      	b.n	8001998 <HAL_RCC_OscConfig+0xd4>
 8001980:	4b6b      	ldr	r3, [pc, #428]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a6a      	ldr	r2, [pc, #424]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001986:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800198a:	6013      	str	r3, [r2, #0]
 800198c:	4b68      	ldr	r3, [pc, #416]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a67      	ldr	r2, [pc, #412]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001992:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001996:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d013      	beq.n	80019c8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019a0:	f7ff fcb2 	bl	8001308 <HAL_GetTick>
 80019a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019a6:	e008      	b.n	80019ba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019a8:	f7ff fcae 	bl	8001308 <HAL_GetTick>
 80019ac:	4602      	mov	r2, r0
 80019ae:	693b      	ldr	r3, [r7, #16]
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	2b64      	cmp	r3, #100	; 0x64
 80019b4:	d901      	bls.n	80019ba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80019b6:	2303      	movs	r3, #3
 80019b8:	e1fa      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019ba:	4b5d      	ldr	r3, [pc, #372]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d0f0      	beq.n	80019a8 <HAL_RCC_OscConfig+0xe4>
 80019c6:	e014      	b.n	80019f2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019c8:	f7ff fc9e 	bl	8001308 <HAL_GetTick>
 80019cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019ce:	e008      	b.n	80019e2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019d0:	f7ff fc9a 	bl	8001308 <HAL_GetTick>
 80019d4:	4602      	mov	r2, r0
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	2b64      	cmp	r3, #100	; 0x64
 80019dc:	d901      	bls.n	80019e2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80019de:	2303      	movs	r3, #3
 80019e0:	e1e6      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019e2:	4b53      	ldr	r3, [pc, #332]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d1f0      	bne.n	80019d0 <HAL_RCC_OscConfig+0x10c>
 80019ee:	e000      	b.n	80019f2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f003 0302 	and.w	r3, r3, #2
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d063      	beq.n	8001ac6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80019fe:	4b4c      	ldr	r3, [pc, #304]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	f003 030c 	and.w	r3, r3, #12
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d00b      	beq.n	8001a22 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a0a:	4b49      	ldr	r3, [pc, #292]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f003 030c 	and.w	r3, r3, #12
 8001a12:	2b08      	cmp	r3, #8
 8001a14:	d11c      	bne.n	8001a50 <HAL_RCC_OscConfig+0x18c>
 8001a16:	4b46      	ldr	r3, [pc, #280]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d116      	bne.n	8001a50 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a22:	4b43      	ldr	r3, [pc, #268]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f003 0302 	and.w	r3, r3, #2
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d005      	beq.n	8001a3a <HAL_RCC_OscConfig+0x176>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	691b      	ldr	r3, [r3, #16]
 8001a32:	2b01      	cmp	r3, #1
 8001a34:	d001      	beq.n	8001a3a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001a36:	2301      	movs	r3, #1
 8001a38:	e1ba      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a3a:	4b3d      	ldr	r3, [pc, #244]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	695b      	ldr	r3, [r3, #20]
 8001a46:	00db      	lsls	r3, r3, #3
 8001a48:	4939      	ldr	r1, [pc, #228]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a4e:	e03a      	b.n	8001ac6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	691b      	ldr	r3, [r3, #16]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d020      	beq.n	8001a9a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a58:	4b36      	ldr	r3, [pc, #216]	; (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a5e:	f7ff fc53 	bl	8001308 <HAL_GetTick>
 8001a62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a64:	e008      	b.n	8001a78 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a66:	f7ff fc4f 	bl	8001308 <HAL_GetTick>
 8001a6a:	4602      	mov	r2, r0
 8001a6c:	693b      	ldr	r3, [r7, #16]
 8001a6e:	1ad3      	subs	r3, r2, r3
 8001a70:	2b02      	cmp	r3, #2
 8001a72:	d901      	bls.n	8001a78 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001a74:	2303      	movs	r3, #3
 8001a76:	e19b      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a78:	4b2d      	ldr	r3, [pc, #180]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f003 0302 	and.w	r3, r3, #2
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d0f0      	beq.n	8001a66 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a84:	4b2a      	ldr	r3, [pc, #168]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	695b      	ldr	r3, [r3, #20]
 8001a90:	00db      	lsls	r3, r3, #3
 8001a92:	4927      	ldr	r1, [pc, #156]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001a94:	4313      	orrs	r3, r2
 8001a96:	600b      	str	r3, [r1, #0]
 8001a98:	e015      	b.n	8001ac6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a9a:	4b26      	ldr	r3, [pc, #152]	; (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aa0:	f7ff fc32 	bl	8001308 <HAL_GetTick>
 8001aa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001aa6:	e008      	b.n	8001aba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001aa8:	f7ff fc2e 	bl	8001308 <HAL_GetTick>
 8001aac:	4602      	mov	r2, r0
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	2b02      	cmp	r3, #2
 8001ab4:	d901      	bls.n	8001aba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	e17a      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001aba:	4b1d      	ldr	r3, [pc, #116]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f003 0302 	and.w	r3, r3, #2
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d1f0      	bne.n	8001aa8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 0308 	and.w	r3, r3, #8
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d03a      	beq.n	8001b48 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	699b      	ldr	r3, [r3, #24]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d019      	beq.n	8001b0e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ada:	4b17      	ldr	r3, [pc, #92]	; (8001b38 <HAL_RCC_OscConfig+0x274>)
 8001adc:	2201      	movs	r2, #1
 8001ade:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ae0:	f7ff fc12 	bl	8001308 <HAL_GetTick>
 8001ae4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ae6:	e008      	b.n	8001afa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ae8:	f7ff fc0e 	bl	8001308 <HAL_GetTick>
 8001aec:	4602      	mov	r2, r0
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	1ad3      	subs	r3, r2, r3
 8001af2:	2b02      	cmp	r3, #2
 8001af4:	d901      	bls.n	8001afa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001af6:	2303      	movs	r3, #3
 8001af8:	e15a      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001afa:	4b0d      	ldr	r3, [pc, #52]	; (8001b30 <HAL_RCC_OscConfig+0x26c>)
 8001afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001afe:	f003 0302 	and.w	r3, r3, #2
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d0f0      	beq.n	8001ae8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001b06:	2001      	movs	r0, #1
 8001b08:	f000 facc 	bl	80020a4 <RCC_Delay>
 8001b0c:	e01c      	b.n	8001b48 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b0e:	4b0a      	ldr	r3, [pc, #40]	; (8001b38 <HAL_RCC_OscConfig+0x274>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b14:	f7ff fbf8 	bl	8001308 <HAL_GetTick>
 8001b18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b1a:	e00f      	b.n	8001b3c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b1c:	f7ff fbf4 	bl	8001308 <HAL_GetTick>
 8001b20:	4602      	mov	r2, r0
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	1ad3      	subs	r3, r2, r3
 8001b26:	2b02      	cmp	r3, #2
 8001b28:	d908      	bls.n	8001b3c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	e140      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
 8001b2e:	bf00      	nop
 8001b30:	40021000 	.word	0x40021000
 8001b34:	42420000 	.word	0x42420000
 8001b38:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b3c:	4b9e      	ldr	r3, [pc, #632]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b40:	f003 0302 	and.w	r3, r3, #2
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d1e9      	bne.n	8001b1c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f003 0304 	and.w	r3, r3, #4
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	f000 80a6 	beq.w	8001ca2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b56:	2300      	movs	r3, #0
 8001b58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b5a:	4b97      	ldr	r3, [pc, #604]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001b5c:	69db      	ldr	r3, [r3, #28]
 8001b5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d10d      	bne.n	8001b82 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b66:	4b94      	ldr	r3, [pc, #592]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001b68:	69db      	ldr	r3, [r3, #28]
 8001b6a:	4a93      	ldr	r2, [pc, #588]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001b6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b70:	61d3      	str	r3, [r2, #28]
 8001b72:	4b91      	ldr	r3, [pc, #580]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001b74:	69db      	ldr	r3, [r3, #28]
 8001b76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b7a:	60bb      	str	r3, [r7, #8]
 8001b7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b82:	4b8e      	ldr	r3, [pc, #568]	; (8001dbc <HAL_RCC_OscConfig+0x4f8>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d118      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b8e:	4b8b      	ldr	r3, [pc, #556]	; (8001dbc <HAL_RCC_OscConfig+0x4f8>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a8a      	ldr	r2, [pc, #552]	; (8001dbc <HAL_RCC_OscConfig+0x4f8>)
 8001b94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b9a:	f7ff fbb5 	bl	8001308 <HAL_GetTick>
 8001b9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ba0:	e008      	b.n	8001bb4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ba2:	f7ff fbb1 	bl	8001308 <HAL_GetTick>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	693b      	ldr	r3, [r7, #16]
 8001baa:	1ad3      	subs	r3, r2, r3
 8001bac:	2b64      	cmp	r3, #100	; 0x64
 8001bae:	d901      	bls.n	8001bb4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001bb0:	2303      	movs	r3, #3
 8001bb2:	e0fd      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bb4:	4b81      	ldr	r3, [pc, #516]	; (8001dbc <HAL_RCC_OscConfig+0x4f8>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d0f0      	beq.n	8001ba2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d106      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x312>
 8001bc8:	4b7b      	ldr	r3, [pc, #492]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001bca:	6a1b      	ldr	r3, [r3, #32]
 8001bcc:	4a7a      	ldr	r2, [pc, #488]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001bce:	f043 0301 	orr.w	r3, r3, #1
 8001bd2:	6213      	str	r3, [r2, #32]
 8001bd4:	e02d      	b.n	8001c32 <HAL_RCC_OscConfig+0x36e>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	68db      	ldr	r3, [r3, #12]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d10c      	bne.n	8001bf8 <HAL_RCC_OscConfig+0x334>
 8001bde:	4b76      	ldr	r3, [pc, #472]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001be0:	6a1b      	ldr	r3, [r3, #32]
 8001be2:	4a75      	ldr	r2, [pc, #468]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001be4:	f023 0301 	bic.w	r3, r3, #1
 8001be8:	6213      	str	r3, [r2, #32]
 8001bea:	4b73      	ldr	r3, [pc, #460]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001bec:	6a1b      	ldr	r3, [r3, #32]
 8001bee:	4a72      	ldr	r2, [pc, #456]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001bf0:	f023 0304 	bic.w	r3, r3, #4
 8001bf4:	6213      	str	r3, [r2, #32]
 8001bf6:	e01c      	b.n	8001c32 <HAL_RCC_OscConfig+0x36e>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	68db      	ldr	r3, [r3, #12]
 8001bfc:	2b05      	cmp	r3, #5
 8001bfe:	d10c      	bne.n	8001c1a <HAL_RCC_OscConfig+0x356>
 8001c00:	4b6d      	ldr	r3, [pc, #436]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001c02:	6a1b      	ldr	r3, [r3, #32]
 8001c04:	4a6c      	ldr	r2, [pc, #432]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001c06:	f043 0304 	orr.w	r3, r3, #4
 8001c0a:	6213      	str	r3, [r2, #32]
 8001c0c:	4b6a      	ldr	r3, [pc, #424]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001c0e:	6a1b      	ldr	r3, [r3, #32]
 8001c10:	4a69      	ldr	r2, [pc, #420]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001c12:	f043 0301 	orr.w	r3, r3, #1
 8001c16:	6213      	str	r3, [r2, #32]
 8001c18:	e00b      	b.n	8001c32 <HAL_RCC_OscConfig+0x36e>
 8001c1a:	4b67      	ldr	r3, [pc, #412]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001c1c:	6a1b      	ldr	r3, [r3, #32]
 8001c1e:	4a66      	ldr	r2, [pc, #408]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001c20:	f023 0301 	bic.w	r3, r3, #1
 8001c24:	6213      	str	r3, [r2, #32]
 8001c26:	4b64      	ldr	r3, [pc, #400]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001c28:	6a1b      	ldr	r3, [r3, #32]
 8001c2a:	4a63      	ldr	r2, [pc, #396]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001c2c:	f023 0304 	bic.w	r3, r3, #4
 8001c30:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	68db      	ldr	r3, [r3, #12]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d015      	beq.n	8001c66 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c3a:	f7ff fb65 	bl	8001308 <HAL_GetTick>
 8001c3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c40:	e00a      	b.n	8001c58 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c42:	f7ff fb61 	bl	8001308 <HAL_GetTick>
 8001c46:	4602      	mov	r2, r0
 8001c48:	693b      	ldr	r3, [r7, #16]
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d901      	bls.n	8001c58 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001c54:	2303      	movs	r3, #3
 8001c56:	e0ab      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c58:	4b57      	ldr	r3, [pc, #348]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001c5a:	6a1b      	ldr	r3, [r3, #32]
 8001c5c:	f003 0302 	and.w	r3, r3, #2
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d0ee      	beq.n	8001c42 <HAL_RCC_OscConfig+0x37e>
 8001c64:	e014      	b.n	8001c90 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c66:	f7ff fb4f 	bl	8001308 <HAL_GetTick>
 8001c6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c6c:	e00a      	b.n	8001c84 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c6e:	f7ff fb4b 	bl	8001308 <HAL_GetTick>
 8001c72:	4602      	mov	r2, r0
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	1ad3      	subs	r3, r2, r3
 8001c78:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d901      	bls.n	8001c84 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001c80:	2303      	movs	r3, #3
 8001c82:	e095      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c84:	4b4c      	ldr	r3, [pc, #304]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001c86:	6a1b      	ldr	r3, [r3, #32]
 8001c88:	f003 0302 	and.w	r3, r3, #2
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d1ee      	bne.n	8001c6e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001c90:	7dfb      	ldrb	r3, [r7, #23]
 8001c92:	2b01      	cmp	r3, #1
 8001c94:	d105      	bne.n	8001ca2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c96:	4b48      	ldr	r3, [pc, #288]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001c98:	69db      	ldr	r3, [r3, #28]
 8001c9a:	4a47      	ldr	r2, [pc, #284]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001c9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ca0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	69db      	ldr	r3, [r3, #28]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	f000 8081 	beq.w	8001dae <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cac:	4b42      	ldr	r3, [pc, #264]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	f003 030c 	and.w	r3, r3, #12
 8001cb4:	2b08      	cmp	r3, #8
 8001cb6:	d061      	beq.n	8001d7c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	69db      	ldr	r3, [r3, #28]
 8001cbc:	2b02      	cmp	r3, #2
 8001cbe:	d146      	bne.n	8001d4e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cc0:	4b3f      	ldr	r3, [pc, #252]	; (8001dc0 <HAL_RCC_OscConfig+0x4fc>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc6:	f7ff fb1f 	bl	8001308 <HAL_GetTick>
 8001cca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ccc:	e008      	b.n	8001ce0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cce:	f7ff fb1b 	bl	8001308 <HAL_GetTick>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	1ad3      	subs	r3, r2, r3
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	d901      	bls.n	8001ce0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001cdc:	2303      	movs	r3, #3
 8001cde:	e067      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ce0:	4b35      	ldr	r3, [pc, #212]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d1f0      	bne.n	8001cce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6a1b      	ldr	r3, [r3, #32]
 8001cf0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cf4:	d108      	bne.n	8001d08 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001cf6:	4b30      	ldr	r3, [pc, #192]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	492d      	ldr	r1, [pc, #180]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001d04:	4313      	orrs	r3, r2
 8001d06:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d08:	4b2b      	ldr	r3, [pc, #172]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6a19      	ldr	r1, [r3, #32]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d18:	430b      	orrs	r3, r1
 8001d1a:	4927      	ldr	r1, [pc, #156]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d20:	4b27      	ldr	r3, [pc, #156]	; (8001dc0 <HAL_RCC_OscConfig+0x4fc>)
 8001d22:	2201      	movs	r2, #1
 8001d24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d26:	f7ff faef 	bl	8001308 <HAL_GetTick>
 8001d2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d2c:	e008      	b.n	8001d40 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d2e:	f7ff faeb 	bl	8001308 <HAL_GetTick>
 8001d32:	4602      	mov	r2, r0
 8001d34:	693b      	ldr	r3, [r7, #16]
 8001d36:	1ad3      	subs	r3, r2, r3
 8001d38:	2b02      	cmp	r3, #2
 8001d3a:	d901      	bls.n	8001d40 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001d3c:	2303      	movs	r3, #3
 8001d3e:	e037      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d40:	4b1d      	ldr	r3, [pc, #116]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d0f0      	beq.n	8001d2e <HAL_RCC_OscConfig+0x46a>
 8001d4c:	e02f      	b.n	8001dae <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d4e:	4b1c      	ldr	r3, [pc, #112]	; (8001dc0 <HAL_RCC_OscConfig+0x4fc>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d54:	f7ff fad8 	bl	8001308 <HAL_GetTick>
 8001d58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d5a:	e008      	b.n	8001d6e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d5c:	f7ff fad4 	bl	8001308 <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	2b02      	cmp	r3, #2
 8001d68:	d901      	bls.n	8001d6e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	e020      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d6e:	4b12      	ldr	r3, [pc, #72]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d1f0      	bne.n	8001d5c <HAL_RCC_OscConfig+0x498>
 8001d7a:	e018      	b.n	8001dae <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	69db      	ldr	r3, [r3, #28]
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d101      	bne.n	8001d88 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001d84:	2301      	movs	r3, #1
 8001d86:	e013      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d88:	4b0b      	ldr	r3, [pc, #44]	; (8001db8 <HAL_RCC_OscConfig+0x4f4>)
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6a1b      	ldr	r3, [r3, #32]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d106      	bne.n	8001daa <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001da6:	429a      	cmp	r2, r3
 8001da8:	d001      	beq.n	8001dae <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e000      	b.n	8001db0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001dae:	2300      	movs	r3, #0
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	3718      	adds	r7, #24
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	40021000 	.word	0x40021000
 8001dbc:	40007000 	.word	0x40007000
 8001dc0:	42420060 	.word	0x42420060

08001dc4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b084      	sub	sp, #16
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
 8001dcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d101      	bne.n	8001dd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	e0d0      	b.n	8001f7a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001dd8:	4b6a      	ldr	r3, [pc, #424]	; (8001f84 <HAL_RCC_ClockConfig+0x1c0>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f003 0307 	and.w	r3, r3, #7
 8001de0:	683a      	ldr	r2, [r7, #0]
 8001de2:	429a      	cmp	r2, r3
 8001de4:	d910      	bls.n	8001e08 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001de6:	4b67      	ldr	r3, [pc, #412]	; (8001f84 <HAL_RCC_ClockConfig+0x1c0>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f023 0207 	bic.w	r2, r3, #7
 8001dee:	4965      	ldr	r1, [pc, #404]	; (8001f84 <HAL_RCC_ClockConfig+0x1c0>)
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	4313      	orrs	r3, r2
 8001df4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001df6:	4b63      	ldr	r3, [pc, #396]	; (8001f84 <HAL_RCC_ClockConfig+0x1c0>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f003 0307 	and.w	r3, r3, #7
 8001dfe:	683a      	ldr	r2, [r7, #0]
 8001e00:	429a      	cmp	r2, r3
 8001e02:	d001      	beq.n	8001e08 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001e04:	2301      	movs	r3, #1
 8001e06:	e0b8      	b.n	8001f7a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f003 0302 	and.w	r3, r3, #2
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d020      	beq.n	8001e56 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f003 0304 	and.w	r3, r3, #4
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d005      	beq.n	8001e2c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e20:	4b59      	ldr	r3, [pc, #356]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	4a58      	ldr	r2, [pc, #352]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001e26:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001e2a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 0308 	and.w	r3, r3, #8
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d005      	beq.n	8001e44 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e38:	4b53      	ldr	r3, [pc, #332]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	4a52      	ldr	r2, [pc, #328]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001e3e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001e42:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e44:	4b50      	ldr	r3, [pc, #320]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	494d      	ldr	r1, [pc, #308]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001e52:	4313      	orrs	r3, r2
 8001e54:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f003 0301 	and.w	r3, r3, #1
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d040      	beq.n	8001ee4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d107      	bne.n	8001e7a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e6a:	4b47      	ldr	r3, [pc, #284]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d115      	bne.n	8001ea2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e07f      	b.n	8001f7a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	2b02      	cmp	r3, #2
 8001e80:	d107      	bne.n	8001e92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e82:	4b41      	ldr	r3, [pc, #260]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d109      	bne.n	8001ea2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	e073      	b.n	8001f7a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e92:	4b3d      	ldr	r3, [pc, #244]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f003 0302 	and.w	r3, r3, #2
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d101      	bne.n	8001ea2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e06b      	b.n	8001f7a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ea2:	4b39      	ldr	r3, [pc, #228]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	f023 0203 	bic.w	r2, r3, #3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	4936      	ldr	r1, [pc, #216]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001eb4:	f7ff fa28 	bl	8001308 <HAL_GetTick>
 8001eb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001eba:	e00a      	b.n	8001ed2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ebc:	f7ff fa24 	bl	8001308 <HAL_GetTick>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	1ad3      	subs	r3, r2, r3
 8001ec6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d901      	bls.n	8001ed2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	e053      	b.n	8001f7a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ed2:	4b2d      	ldr	r3, [pc, #180]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	f003 020c 	and.w	r2, r3, #12
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d1eb      	bne.n	8001ebc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ee4:	4b27      	ldr	r3, [pc, #156]	; (8001f84 <HAL_RCC_ClockConfig+0x1c0>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f003 0307 	and.w	r3, r3, #7
 8001eec:	683a      	ldr	r2, [r7, #0]
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	d210      	bcs.n	8001f14 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ef2:	4b24      	ldr	r3, [pc, #144]	; (8001f84 <HAL_RCC_ClockConfig+0x1c0>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f023 0207 	bic.w	r2, r3, #7
 8001efa:	4922      	ldr	r1, [pc, #136]	; (8001f84 <HAL_RCC_ClockConfig+0x1c0>)
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	4313      	orrs	r3, r2
 8001f00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f02:	4b20      	ldr	r3, [pc, #128]	; (8001f84 <HAL_RCC_ClockConfig+0x1c0>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 0307 	and.w	r3, r3, #7
 8001f0a:	683a      	ldr	r2, [r7, #0]
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d001      	beq.n	8001f14 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001f10:	2301      	movs	r3, #1
 8001f12:	e032      	b.n	8001f7a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 0304 	and.w	r3, r3, #4
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d008      	beq.n	8001f32 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f20:	4b19      	ldr	r3, [pc, #100]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	68db      	ldr	r3, [r3, #12]
 8001f2c:	4916      	ldr	r1, [pc, #88]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f003 0308 	and.w	r3, r3, #8
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d009      	beq.n	8001f52 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001f3e:	4b12      	ldr	r3, [pc, #72]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	691b      	ldr	r3, [r3, #16]
 8001f4a:	00db      	lsls	r3, r3, #3
 8001f4c:	490e      	ldr	r1, [pc, #56]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f52:	f000 f821 	bl	8001f98 <HAL_RCC_GetSysClockFreq>
 8001f56:	4602      	mov	r2, r0
 8001f58:	4b0b      	ldr	r3, [pc, #44]	; (8001f88 <HAL_RCC_ClockConfig+0x1c4>)
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	091b      	lsrs	r3, r3, #4
 8001f5e:	f003 030f 	and.w	r3, r3, #15
 8001f62:	490a      	ldr	r1, [pc, #40]	; (8001f8c <HAL_RCC_ClockConfig+0x1c8>)
 8001f64:	5ccb      	ldrb	r3, [r1, r3]
 8001f66:	fa22 f303 	lsr.w	r3, r2, r3
 8001f6a:	4a09      	ldr	r2, [pc, #36]	; (8001f90 <HAL_RCC_ClockConfig+0x1cc>)
 8001f6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001f6e:	4b09      	ldr	r3, [pc, #36]	; (8001f94 <HAL_RCC_ClockConfig+0x1d0>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4618      	mov	r0, r3
 8001f74:	f7ff f986 	bl	8001284 <HAL_InitTick>

  return HAL_OK;
 8001f78:	2300      	movs	r3, #0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3710      	adds	r7, #16
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	40022000 	.word	0x40022000
 8001f88:	40021000 	.word	0x40021000
 8001f8c:	08003430 	.word	0x08003430
 8001f90:	20000004 	.word	0x20000004
 8001f94:	20000008 	.word	0x20000008

08001f98 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b087      	sub	sp, #28
 8001f9c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	60fb      	str	r3, [r7, #12]
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	60bb      	str	r3, [r7, #8]
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	617b      	str	r3, [r7, #20]
 8001faa:	2300      	movs	r3, #0
 8001fac:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001fb2:	4b1e      	ldr	r3, [pc, #120]	; (800202c <HAL_RCC_GetSysClockFreq+0x94>)
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	f003 030c 	and.w	r3, r3, #12
 8001fbe:	2b04      	cmp	r3, #4
 8001fc0:	d002      	beq.n	8001fc8 <HAL_RCC_GetSysClockFreq+0x30>
 8001fc2:	2b08      	cmp	r3, #8
 8001fc4:	d003      	beq.n	8001fce <HAL_RCC_GetSysClockFreq+0x36>
 8001fc6:	e027      	b.n	8002018 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001fc8:	4b19      	ldr	r3, [pc, #100]	; (8002030 <HAL_RCC_GetSysClockFreq+0x98>)
 8001fca:	613b      	str	r3, [r7, #16]
      break;
 8001fcc:	e027      	b.n	800201e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	0c9b      	lsrs	r3, r3, #18
 8001fd2:	f003 030f 	and.w	r3, r3, #15
 8001fd6:	4a17      	ldr	r2, [pc, #92]	; (8002034 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001fd8:	5cd3      	ldrb	r3, [r2, r3]
 8001fda:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d010      	beq.n	8002008 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001fe6:	4b11      	ldr	r3, [pc, #68]	; (800202c <HAL_RCC_GetSysClockFreq+0x94>)
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	0c5b      	lsrs	r3, r3, #17
 8001fec:	f003 0301 	and.w	r3, r3, #1
 8001ff0:	4a11      	ldr	r2, [pc, #68]	; (8002038 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001ff2:	5cd3      	ldrb	r3, [r2, r3]
 8001ff4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	4a0d      	ldr	r2, [pc, #52]	; (8002030 <HAL_RCC_GetSysClockFreq+0x98>)
 8001ffa:	fb02 f203 	mul.w	r2, r2, r3
 8001ffe:	68bb      	ldr	r3, [r7, #8]
 8002000:	fbb2 f3f3 	udiv	r3, r2, r3
 8002004:	617b      	str	r3, [r7, #20]
 8002006:	e004      	b.n	8002012 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	4a0c      	ldr	r2, [pc, #48]	; (800203c <HAL_RCC_GetSysClockFreq+0xa4>)
 800200c:	fb02 f303 	mul.w	r3, r2, r3
 8002010:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	613b      	str	r3, [r7, #16]
      break;
 8002016:	e002      	b.n	800201e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002018:	4b05      	ldr	r3, [pc, #20]	; (8002030 <HAL_RCC_GetSysClockFreq+0x98>)
 800201a:	613b      	str	r3, [r7, #16]
      break;
 800201c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800201e:	693b      	ldr	r3, [r7, #16]
}
 8002020:	4618      	mov	r0, r3
 8002022:	371c      	adds	r7, #28
 8002024:	46bd      	mov	sp, r7
 8002026:	bc80      	pop	{r7}
 8002028:	4770      	bx	lr
 800202a:	bf00      	nop
 800202c:	40021000 	.word	0x40021000
 8002030:	007a1200 	.word	0x007a1200
 8002034:	08003448 	.word	0x08003448
 8002038:	08003458 	.word	0x08003458
 800203c:	003d0900 	.word	0x003d0900

08002040 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002044:	4b02      	ldr	r3, [pc, #8]	; (8002050 <HAL_RCC_GetHCLKFreq+0x10>)
 8002046:	681b      	ldr	r3, [r3, #0]
}
 8002048:	4618      	mov	r0, r3
 800204a:	46bd      	mov	sp, r7
 800204c:	bc80      	pop	{r7}
 800204e:	4770      	bx	lr
 8002050:	20000004 	.word	0x20000004

08002054 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002058:	f7ff fff2 	bl	8002040 <HAL_RCC_GetHCLKFreq>
 800205c:	4602      	mov	r2, r0
 800205e:	4b05      	ldr	r3, [pc, #20]	; (8002074 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	0a1b      	lsrs	r3, r3, #8
 8002064:	f003 0307 	and.w	r3, r3, #7
 8002068:	4903      	ldr	r1, [pc, #12]	; (8002078 <HAL_RCC_GetPCLK1Freq+0x24>)
 800206a:	5ccb      	ldrb	r3, [r1, r3]
 800206c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002070:	4618      	mov	r0, r3
 8002072:	bd80      	pop	{r7, pc}
 8002074:	40021000 	.word	0x40021000
 8002078:	08003440 	.word	0x08003440

0800207c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002080:	f7ff ffde 	bl	8002040 <HAL_RCC_GetHCLKFreq>
 8002084:	4602      	mov	r2, r0
 8002086:	4b05      	ldr	r3, [pc, #20]	; (800209c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	0adb      	lsrs	r3, r3, #11
 800208c:	f003 0307 	and.w	r3, r3, #7
 8002090:	4903      	ldr	r1, [pc, #12]	; (80020a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002092:	5ccb      	ldrb	r3, [r1, r3]
 8002094:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002098:	4618      	mov	r0, r3
 800209a:	bd80      	pop	{r7, pc}
 800209c:	40021000 	.word	0x40021000
 80020a0:	08003440 	.word	0x08003440

080020a4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b085      	sub	sp, #20
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80020ac:	4b0a      	ldr	r3, [pc, #40]	; (80020d8 <RCC_Delay+0x34>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a0a      	ldr	r2, [pc, #40]	; (80020dc <RCC_Delay+0x38>)
 80020b2:	fba2 2303 	umull	r2, r3, r2, r3
 80020b6:	0a5b      	lsrs	r3, r3, #9
 80020b8:	687a      	ldr	r2, [r7, #4]
 80020ba:	fb02 f303 	mul.w	r3, r2, r3
 80020be:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80020c0:	bf00      	nop
  }
  while (Delay --);
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	1e5a      	subs	r2, r3, #1
 80020c6:	60fa      	str	r2, [r7, #12]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d1f9      	bne.n	80020c0 <RCC_Delay+0x1c>
}
 80020cc:	bf00      	nop
 80020ce:	bf00      	nop
 80020d0:	3714      	adds	r7, #20
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bc80      	pop	{r7}
 80020d6:	4770      	bx	lr
 80020d8:	20000004 	.word	0x20000004
 80020dc:	10624dd3 	.word	0x10624dd3

080020e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d101      	bne.n	80020f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e041      	b.n	8002176 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d106      	bne.n	800210c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2200      	movs	r2, #0
 8002102:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f7fe ffb2 	bl	8001070 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2202      	movs	r2, #2
 8002110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	3304      	adds	r3, #4
 800211c:	4619      	mov	r1, r3
 800211e:	4610      	mov	r0, r2
 8002120:	f000 f940 	bl	80023a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2201      	movs	r2, #1
 8002128:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2201      	movs	r2, #1
 8002130:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2201      	movs	r2, #1
 8002138:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2201      	movs	r2, #1
 8002140:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2201      	movs	r2, #1
 8002148:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2201      	movs	r2, #1
 8002150:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2201      	movs	r2, #1
 8002158:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2201      	movs	r2, #1
 8002160:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2201      	movs	r2, #1
 8002168:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2201      	movs	r2, #1
 8002170:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002174:	2300      	movs	r3, #0
}
 8002176:	4618      	mov	r0, r3
 8002178:	3708      	adds	r7, #8
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
	...

08002180 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002180:	b480      	push	{r7}
 8002182:	b085      	sub	sp, #20
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800218e:	b2db      	uxtb	r3, r3
 8002190:	2b01      	cmp	r3, #1
 8002192:	d001      	beq.n	8002198 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002194:	2301      	movs	r3, #1
 8002196:	e032      	b.n	80021fe <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2202      	movs	r2, #2
 800219c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a18      	ldr	r2, [pc, #96]	; (8002208 <HAL_TIM_Base_Start+0x88>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d00e      	beq.n	80021c8 <HAL_TIM_Base_Start+0x48>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021b2:	d009      	beq.n	80021c8 <HAL_TIM_Base_Start+0x48>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a14      	ldr	r2, [pc, #80]	; (800220c <HAL_TIM_Base_Start+0x8c>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d004      	beq.n	80021c8 <HAL_TIM_Base_Start+0x48>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a13      	ldr	r2, [pc, #76]	; (8002210 <HAL_TIM_Base_Start+0x90>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d111      	bne.n	80021ec <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	f003 0307 	and.w	r3, r3, #7
 80021d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	2b06      	cmp	r3, #6
 80021d8:	d010      	beq.n	80021fc <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f042 0201 	orr.w	r2, r2, #1
 80021e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021ea:	e007      	b.n	80021fc <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f042 0201 	orr.w	r2, r2, #1
 80021fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80021fc:	2300      	movs	r3, #0
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3714      	adds	r7, #20
 8002202:	46bd      	mov	sp, r7
 8002204:	bc80      	pop	{r7}
 8002206:	4770      	bx	lr
 8002208:	40012c00 	.word	0x40012c00
 800220c:	40000400 	.word	0x40000400
 8002210:	40000800 	.word	0x40000800

08002214 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b084      	sub	sp, #16
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800221e:	2300      	movs	r3, #0
 8002220:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002228:	2b01      	cmp	r3, #1
 800222a:	d101      	bne.n	8002230 <HAL_TIM_ConfigClockSource+0x1c>
 800222c:	2302      	movs	r3, #2
 800222e:	e0b4      	b.n	800239a <HAL_TIM_ConfigClockSource+0x186>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2201      	movs	r2, #1
 8002234:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2202      	movs	r2, #2
 800223c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800224e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002256:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	68ba      	ldr	r2, [r7, #8]
 800225e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002268:	d03e      	beq.n	80022e8 <HAL_TIM_ConfigClockSource+0xd4>
 800226a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800226e:	f200 8087 	bhi.w	8002380 <HAL_TIM_ConfigClockSource+0x16c>
 8002272:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002276:	f000 8086 	beq.w	8002386 <HAL_TIM_ConfigClockSource+0x172>
 800227a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800227e:	d87f      	bhi.n	8002380 <HAL_TIM_ConfigClockSource+0x16c>
 8002280:	2b70      	cmp	r3, #112	; 0x70
 8002282:	d01a      	beq.n	80022ba <HAL_TIM_ConfigClockSource+0xa6>
 8002284:	2b70      	cmp	r3, #112	; 0x70
 8002286:	d87b      	bhi.n	8002380 <HAL_TIM_ConfigClockSource+0x16c>
 8002288:	2b60      	cmp	r3, #96	; 0x60
 800228a:	d050      	beq.n	800232e <HAL_TIM_ConfigClockSource+0x11a>
 800228c:	2b60      	cmp	r3, #96	; 0x60
 800228e:	d877      	bhi.n	8002380 <HAL_TIM_ConfigClockSource+0x16c>
 8002290:	2b50      	cmp	r3, #80	; 0x50
 8002292:	d03c      	beq.n	800230e <HAL_TIM_ConfigClockSource+0xfa>
 8002294:	2b50      	cmp	r3, #80	; 0x50
 8002296:	d873      	bhi.n	8002380 <HAL_TIM_ConfigClockSource+0x16c>
 8002298:	2b40      	cmp	r3, #64	; 0x40
 800229a:	d058      	beq.n	800234e <HAL_TIM_ConfigClockSource+0x13a>
 800229c:	2b40      	cmp	r3, #64	; 0x40
 800229e:	d86f      	bhi.n	8002380 <HAL_TIM_ConfigClockSource+0x16c>
 80022a0:	2b30      	cmp	r3, #48	; 0x30
 80022a2:	d064      	beq.n	800236e <HAL_TIM_ConfigClockSource+0x15a>
 80022a4:	2b30      	cmp	r3, #48	; 0x30
 80022a6:	d86b      	bhi.n	8002380 <HAL_TIM_ConfigClockSource+0x16c>
 80022a8:	2b20      	cmp	r3, #32
 80022aa:	d060      	beq.n	800236e <HAL_TIM_ConfigClockSource+0x15a>
 80022ac:	2b20      	cmp	r3, #32
 80022ae:	d867      	bhi.n	8002380 <HAL_TIM_ConfigClockSource+0x16c>
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d05c      	beq.n	800236e <HAL_TIM_ConfigClockSource+0x15a>
 80022b4:	2b10      	cmp	r3, #16
 80022b6:	d05a      	beq.n	800236e <HAL_TIM_ConfigClockSource+0x15a>
 80022b8:	e062      	b.n	8002380 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6818      	ldr	r0, [r3, #0]
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	6899      	ldr	r1, [r3, #8]
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	685a      	ldr	r2, [r3, #4]
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	68db      	ldr	r3, [r3, #12]
 80022ca:	f000 f950 	bl	800256e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80022dc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	68ba      	ldr	r2, [r7, #8]
 80022e4:	609a      	str	r2, [r3, #8]
      break;
 80022e6:	e04f      	b.n	8002388 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6818      	ldr	r0, [r3, #0]
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	6899      	ldr	r1, [r3, #8]
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	685a      	ldr	r2, [r3, #4]
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	f000 f939 	bl	800256e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	689a      	ldr	r2, [r3, #8]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800230a:	609a      	str	r2, [r3, #8]
      break;
 800230c:	e03c      	b.n	8002388 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6818      	ldr	r0, [r3, #0]
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	6859      	ldr	r1, [r3, #4]
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	68db      	ldr	r3, [r3, #12]
 800231a:	461a      	mov	r2, r3
 800231c:	f000 f8b0 	bl	8002480 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	2150      	movs	r1, #80	; 0x50
 8002326:	4618      	mov	r0, r3
 8002328:	f000 f907 	bl	800253a <TIM_ITRx_SetConfig>
      break;
 800232c:	e02c      	b.n	8002388 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6818      	ldr	r0, [r3, #0]
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	6859      	ldr	r1, [r3, #4]
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	68db      	ldr	r3, [r3, #12]
 800233a:	461a      	mov	r2, r3
 800233c:	f000 f8ce 	bl	80024dc <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2160      	movs	r1, #96	; 0x60
 8002346:	4618      	mov	r0, r3
 8002348:	f000 f8f7 	bl	800253a <TIM_ITRx_SetConfig>
      break;
 800234c:	e01c      	b.n	8002388 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6818      	ldr	r0, [r3, #0]
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	6859      	ldr	r1, [r3, #4]
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	68db      	ldr	r3, [r3, #12]
 800235a:	461a      	mov	r2, r3
 800235c:	f000 f890 	bl	8002480 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	2140      	movs	r1, #64	; 0x40
 8002366:	4618      	mov	r0, r3
 8002368:	f000 f8e7 	bl	800253a <TIM_ITRx_SetConfig>
      break;
 800236c:	e00c      	b.n	8002388 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4619      	mov	r1, r3
 8002378:	4610      	mov	r0, r2
 800237a:	f000 f8de 	bl	800253a <TIM_ITRx_SetConfig>
      break;
 800237e:	e003      	b.n	8002388 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002380:	2301      	movs	r3, #1
 8002382:	73fb      	strb	r3, [r7, #15]
      break;
 8002384:	e000      	b.n	8002388 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002386:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2201      	movs	r2, #1
 800238c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2200      	movs	r2, #0
 8002394:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002398:	7bfb      	ldrb	r3, [r7, #15]
}
 800239a:	4618      	mov	r0, r3
 800239c:	3710      	adds	r7, #16
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
	...

080023a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b085      	sub	sp, #20
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
 80023ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	4a2f      	ldr	r2, [pc, #188]	; (8002474 <TIM_Base_SetConfig+0xd0>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d00b      	beq.n	80023d4 <TIM_Base_SetConfig+0x30>
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023c2:	d007      	beq.n	80023d4 <TIM_Base_SetConfig+0x30>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	4a2c      	ldr	r2, [pc, #176]	; (8002478 <TIM_Base_SetConfig+0xd4>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d003      	beq.n	80023d4 <TIM_Base_SetConfig+0x30>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	4a2b      	ldr	r2, [pc, #172]	; (800247c <TIM_Base_SetConfig+0xd8>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d108      	bne.n	80023e6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	68fa      	ldr	r2, [r7, #12]
 80023e2:	4313      	orrs	r3, r2
 80023e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	4a22      	ldr	r2, [pc, #136]	; (8002474 <TIM_Base_SetConfig+0xd0>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d00b      	beq.n	8002406 <TIM_Base_SetConfig+0x62>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023f4:	d007      	beq.n	8002406 <TIM_Base_SetConfig+0x62>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	4a1f      	ldr	r2, [pc, #124]	; (8002478 <TIM_Base_SetConfig+0xd4>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d003      	beq.n	8002406 <TIM_Base_SetConfig+0x62>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	4a1e      	ldr	r2, [pc, #120]	; (800247c <TIM_Base_SetConfig+0xd8>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d108      	bne.n	8002418 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800240c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	68db      	ldr	r3, [r3, #12]
 8002412:	68fa      	ldr	r2, [r7, #12]
 8002414:	4313      	orrs	r3, r2
 8002416:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	695b      	ldr	r3, [r3, #20]
 8002422:	4313      	orrs	r3, r2
 8002424:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	68fa      	ldr	r2, [r7, #12]
 800242a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	689a      	ldr	r2, [r3, #8]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	4a0d      	ldr	r2, [pc, #52]	; (8002474 <TIM_Base_SetConfig+0xd0>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d103      	bne.n	800244c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	691a      	ldr	r2, [r3, #16]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2201      	movs	r2, #1
 8002450:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	691b      	ldr	r3, [r3, #16]
 8002456:	f003 0301 	and.w	r3, r3, #1
 800245a:	2b00      	cmp	r3, #0
 800245c:	d005      	beq.n	800246a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	691b      	ldr	r3, [r3, #16]
 8002462:	f023 0201 	bic.w	r2, r3, #1
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	611a      	str	r2, [r3, #16]
  }
}
 800246a:	bf00      	nop
 800246c:	3714      	adds	r7, #20
 800246e:	46bd      	mov	sp, r7
 8002470:	bc80      	pop	{r7}
 8002472:	4770      	bx	lr
 8002474:	40012c00 	.word	0x40012c00
 8002478:	40000400 	.word	0x40000400
 800247c:	40000800 	.word	0x40000800

08002480 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002480:	b480      	push	{r7}
 8002482:	b087      	sub	sp, #28
 8002484:	af00      	add	r7, sp, #0
 8002486:	60f8      	str	r0, [r7, #12]
 8002488:	60b9      	str	r1, [r7, #8]
 800248a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	6a1b      	ldr	r3, [r3, #32]
 8002490:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	6a1b      	ldr	r3, [r3, #32]
 8002496:	f023 0201 	bic.w	r2, r3, #1
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	699b      	ldr	r3, [r3, #24]
 80024a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80024aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	011b      	lsls	r3, r3, #4
 80024b0:	693a      	ldr	r2, [r7, #16]
 80024b2:	4313      	orrs	r3, r2
 80024b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	f023 030a 	bic.w	r3, r3, #10
 80024bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80024be:	697a      	ldr	r2, [r7, #20]
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	4313      	orrs	r3, r2
 80024c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	693a      	ldr	r2, [r7, #16]
 80024ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	697a      	ldr	r2, [r7, #20]
 80024d0:	621a      	str	r2, [r3, #32]
}
 80024d2:	bf00      	nop
 80024d4:	371c      	adds	r7, #28
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bc80      	pop	{r7}
 80024da:	4770      	bx	lr

080024dc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80024dc:	b480      	push	{r7}
 80024de:	b087      	sub	sp, #28
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	60f8      	str	r0, [r7, #12]
 80024e4:	60b9      	str	r1, [r7, #8]
 80024e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	6a1b      	ldr	r3, [r3, #32]
 80024ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	6a1b      	ldr	r3, [r3, #32]
 80024f2:	f023 0210 	bic.w	r2, r3, #16
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	699b      	ldr	r3, [r3, #24]
 80024fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002506:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	031b      	lsls	r3, r3, #12
 800250c:	693a      	ldr	r2, [r7, #16]
 800250e:	4313      	orrs	r3, r2
 8002510:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002518:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	011b      	lsls	r3, r3, #4
 800251e:	697a      	ldr	r2, [r7, #20]
 8002520:	4313      	orrs	r3, r2
 8002522:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	693a      	ldr	r2, [r7, #16]
 8002528:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	697a      	ldr	r2, [r7, #20]
 800252e:	621a      	str	r2, [r3, #32]
}
 8002530:	bf00      	nop
 8002532:	371c      	adds	r7, #28
 8002534:	46bd      	mov	sp, r7
 8002536:	bc80      	pop	{r7}
 8002538:	4770      	bx	lr

0800253a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800253a:	b480      	push	{r7}
 800253c:	b085      	sub	sp, #20
 800253e:	af00      	add	r7, sp, #0
 8002540:	6078      	str	r0, [r7, #4]
 8002542:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002550:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002552:	683a      	ldr	r2, [r7, #0]
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	4313      	orrs	r3, r2
 8002558:	f043 0307 	orr.w	r3, r3, #7
 800255c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	68fa      	ldr	r2, [r7, #12]
 8002562:	609a      	str	r2, [r3, #8]
}
 8002564:	bf00      	nop
 8002566:	3714      	adds	r7, #20
 8002568:	46bd      	mov	sp, r7
 800256a:	bc80      	pop	{r7}
 800256c:	4770      	bx	lr

0800256e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800256e:	b480      	push	{r7}
 8002570:	b087      	sub	sp, #28
 8002572:	af00      	add	r7, sp, #0
 8002574:	60f8      	str	r0, [r7, #12]
 8002576:	60b9      	str	r1, [r7, #8]
 8002578:	607a      	str	r2, [r7, #4]
 800257a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002588:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	021a      	lsls	r2, r3, #8
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	431a      	orrs	r2, r3
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	4313      	orrs	r3, r2
 8002596:	697a      	ldr	r2, [r7, #20]
 8002598:	4313      	orrs	r3, r2
 800259a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	697a      	ldr	r2, [r7, #20]
 80025a0:	609a      	str	r2, [r3, #8]
}
 80025a2:	bf00      	nop
 80025a4:	371c      	adds	r7, #28
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bc80      	pop	{r7}
 80025aa:	4770      	bx	lr

080025ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b085      	sub	sp, #20
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
 80025b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d101      	bne.n	80025c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80025c0:	2302      	movs	r3, #2
 80025c2:	e046      	b.n	8002652 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2201      	movs	r2, #1
 80025c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2202      	movs	r2, #2
 80025d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	68fa      	ldr	r2, [r7, #12]
 80025f2:	4313      	orrs	r3, r2
 80025f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	68fa      	ldr	r2, [r7, #12]
 80025fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a16      	ldr	r2, [pc, #88]	; (800265c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d00e      	beq.n	8002626 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002610:	d009      	beq.n	8002626 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a12      	ldr	r2, [pc, #72]	; (8002660 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d004      	beq.n	8002626 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a10      	ldr	r2, [pc, #64]	; (8002664 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d10c      	bne.n	8002640 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800262c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	68ba      	ldr	r2, [r7, #8]
 8002634:	4313      	orrs	r3, r2
 8002636:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	68ba      	ldr	r2, [r7, #8]
 800263e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2201      	movs	r2, #1
 8002644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2200      	movs	r2, #0
 800264c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002650:	2300      	movs	r3, #0
}
 8002652:	4618      	mov	r0, r3
 8002654:	3714      	adds	r7, #20
 8002656:	46bd      	mov	sp, r7
 8002658:	bc80      	pop	{r7}
 800265a:	4770      	bx	lr
 800265c:	40012c00 	.word	0x40012c00
 8002660:	40000400 	.word	0x40000400
 8002664:	40000800 	.word	0x40000800

08002668 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d101      	bne.n	800267a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e042      	b.n	8002700 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002680:	b2db      	uxtb	r3, r3
 8002682:	2b00      	cmp	r3, #0
 8002684:	d106      	bne.n	8002694 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2200      	movs	r2, #0
 800268a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f7fe fd0c 	bl	80010ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2224      	movs	r2, #36	; 0x24
 8002698:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	68da      	ldr	r2, [r3, #12]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80026aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80026ac:	6878      	ldr	r0, [r7, #4]
 80026ae:	f000 f971 	bl	8002994 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	691a      	ldr	r2, [r3, #16]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80026c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	695a      	ldr	r2, [r3, #20]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80026d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	68da      	ldr	r2, [r3, #12]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80026e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2200      	movs	r2, #0
 80026e6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2220      	movs	r2, #32
 80026ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2220      	movs	r2, #32
 80026f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2200      	movs	r2, #0
 80026fc:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80026fe:	2300      	movs	r3, #0
}
 8002700:	4618      	mov	r0, r3
 8002702:	3708      	adds	r7, #8
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}

08002708 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b08a      	sub	sp, #40	; 0x28
 800270c:	af02      	add	r7, sp, #8
 800270e:	60f8      	str	r0, [r7, #12]
 8002710:	60b9      	str	r1, [r7, #8]
 8002712:	603b      	str	r3, [r7, #0]
 8002714:	4613      	mov	r3, r2
 8002716:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002718:	2300      	movs	r3, #0
 800271a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002722:	b2db      	uxtb	r3, r3
 8002724:	2b20      	cmp	r3, #32
 8002726:	d175      	bne.n	8002814 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d002      	beq.n	8002734 <HAL_UART_Transmit+0x2c>
 800272e:	88fb      	ldrh	r3, [r7, #6]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d101      	bne.n	8002738 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002734:	2301      	movs	r3, #1
 8002736:	e06e      	b.n	8002816 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	2200      	movs	r2, #0
 800273c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	2221      	movs	r2, #33	; 0x21
 8002742:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002746:	f7fe fddf 	bl	8001308 <HAL_GetTick>
 800274a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	88fa      	ldrh	r2, [r7, #6]
 8002750:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	88fa      	ldrh	r2, [r7, #6]
 8002756:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002760:	d108      	bne.n	8002774 <HAL_UART_Transmit+0x6c>
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	691b      	ldr	r3, [r3, #16]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d104      	bne.n	8002774 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800276a:	2300      	movs	r3, #0
 800276c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	61bb      	str	r3, [r7, #24]
 8002772:	e003      	b.n	800277c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002778:	2300      	movs	r3, #0
 800277a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800277c:	e02e      	b.n	80027dc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	9300      	str	r3, [sp, #0]
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	2200      	movs	r2, #0
 8002786:	2180      	movs	r1, #128	; 0x80
 8002788:	68f8      	ldr	r0, [r7, #12]
 800278a:	f000 f848 	bl	800281e <UART_WaitOnFlagUntilTimeout>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d005      	beq.n	80027a0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	2220      	movs	r2, #32
 8002798:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 800279c:	2303      	movs	r3, #3
 800279e:	e03a      	b.n	8002816 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80027a0:	69fb      	ldr	r3, [r7, #28]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d10b      	bne.n	80027be <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80027a6:	69bb      	ldr	r3, [r7, #24]
 80027a8:	881b      	ldrh	r3, [r3, #0]
 80027aa:	461a      	mov	r2, r3
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80027b4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80027b6:	69bb      	ldr	r3, [r7, #24]
 80027b8:	3302      	adds	r3, #2
 80027ba:	61bb      	str	r3, [r7, #24]
 80027bc:	e007      	b.n	80027ce <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80027be:	69fb      	ldr	r3, [r7, #28]
 80027c0:	781a      	ldrb	r2, [r3, #0]
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80027c8:	69fb      	ldr	r3, [r7, #28]
 80027ca:	3301      	adds	r3, #1
 80027cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80027d2:	b29b      	uxth	r3, r3
 80027d4:	3b01      	subs	r3, #1
 80027d6:	b29a      	uxth	r2, r3
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80027e0:	b29b      	uxth	r3, r3
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d1cb      	bne.n	800277e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	9300      	str	r3, [sp, #0]
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	2200      	movs	r2, #0
 80027ee:	2140      	movs	r1, #64	; 0x40
 80027f0:	68f8      	ldr	r0, [r7, #12]
 80027f2:	f000 f814 	bl	800281e <UART_WaitOnFlagUntilTimeout>
 80027f6:	4603      	mov	r3, r0
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d005      	beq.n	8002808 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	2220      	movs	r2, #32
 8002800:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8002804:	2303      	movs	r3, #3
 8002806:	e006      	b.n	8002816 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	2220      	movs	r2, #32
 800280c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002810:	2300      	movs	r3, #0
 8002812:	e000      	b.n	8002816 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002814:	2302      	movs	r3, #2
  }
}
 8002816:	4618      	mov	r0, r3
 8002818:	3720      	adds	r7, #32
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}

0800281e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800281e:	b580      	push	{r7, lr}
 8002820:	b086      	sub	sp, #24
 8002822:	af00      	add	r7, sp, #0
 8002824:	60f8      	str	r0, [r7, #12]
 8002826:	60b9      	str	r1, [r7, #8]
 8002828:	603b      	str	r3, [r7, #0]
 800282a:	4613      	mov	r3, r2
 800282c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800282e:	e03b      	b.n	80028a8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002830:	6a3b      	ldr	r3, [r7, #32]
 8002832:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002836:	d037      	beq.n	80028a8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002838:	f7fe fd66 	bl	8001308 <HAL_GetTick>
 800283c:	4602      	mov	r2, r0
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	6a3a      	ldr	r2, [r7, #32]
 8002844:	429a      	cmp	r2, r3
 8002846:	d302      	bcc.n	800284e <UART_WaitOnFlagUntilTimeout+0x30>
 8002848:	6a3b      	ldr	r3, [r7, #32]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d101      	bne.n	8002852 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e03a      	b.n	80028c8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	68db      	ldr	r3, [r3, #12]
 8002858:	f003 0304 	and.w	r3, r3, #4
 800285c:	2b00      	cmp	r3, #0
 800285e:	d023      	beq.n	80028a8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	2b80      	cmp	r3, #128	; 0x80
 8002864:	d020      	beq.n	80028a8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	2b40      	cmp	r3, #64	; 0x40
 800286a:	d01d      	beq.n	80028a8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0308 	and.w	r3, r3, #8
 8002876:	2b08      	cmp	r3, #8
 8002878:	d116      	bne.n	80028a8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800287a:	2300      	movs	r3, #0
 800287c:	617b      	str	r3, [r7, #20]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	617b      	str	r3, [r7, #20]
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	617b      	str	r3, [r7, #20]
 800288e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002890:	68f8      	ldr	r0, [r7, #12]
 8002892:	f000 f81d 	bl	80028d0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2208      	movs	r2, #8
 800289a:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	2200      	movs	r2, #0
 80028a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	e00f      	b.n	80028c8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	4013      	ands	r3, r2
 80028b2:	68ba      	ldr	r2, [r7, #8]
 80028b4:	429a      	cmp	r2, r3
 80028b6:	bf0c      	ite	eq
 80028b8:	2301      	moveq	r3, #1
 80028ba:	2300      	movne	r3, #0
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	461a      	mov	r2, r3
 80028c0:	79fb      	ldrb	r3, [r7, #7]
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d0b4      	beq.n	8002830 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80028c6:	2300      	movs	r3, #0
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	3718      	adds	r7, #24
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}

080028d0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b095      	sub	sp, #84	; 0x54
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	330c      	adds	r3, #12
 80028de:	637b      	str	r3, [r7, #52]	; 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028e2:	e853 3f00 	ldrex	r3, [r3]
 80028e6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80028e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028ea:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80028ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	330c      	adds	r3, #12
 80028f6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80028f8:	643a      	str	r2, [r7, #64]	; 0x40
 80028fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028fc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80028fe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002900:	e841 2300 	strex	r3, r2, [r1]
 8002904:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002906:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002908:	2b00      	cmp	r3, #0
 800290a:	d1e5      	bne.n	80028d8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	3314      	adds	r3, #20
 8002912:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002914:	6a3b      	ldr	r3, [r7, #32]
 8002916:	e853 3f00 	ldrex	r3, [r3]
 800291a:	61fb      	str	r3, [r7, #28]
   return(result);
 800291c:	69fb      	ldr	r3, [r7, #28]
 800291e:	f023 0301 	bic.w	r3, r3, #1
 8002922:	64bb      	str	r3, [r7, #72]	; 0x48
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	3314      	adds	r3, #20
 800292a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800292c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800292e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002930:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002932:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002934:	e841 2300 	strex	r3, r2, [r1]
 8002938:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800293a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800293c:	2b00      	cmp	r3, #0
 800293e:	d1e5      	bne.n	800290c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002944:	2b01      	cmp	r3, #1
 8002946:	d119      	bne.n	800297c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	330c      	adds	r3, #12
 800294e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	e853 3f00 	ldrex	r3, [r3]
 8002956:	60bb      	str	r3, [r7, #8]
   return(result);
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	f023 0310 	bic.w	r3, r3, #16
 800295e:	647b      	str	r3, [r7, #68]	; 0x44
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	330c      	adds	r3, #12
 8002966:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002968:	61ba      	str	r2, [r7, #24]
 800296a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800296c:	6979      	ldr	r1, [r7, #20]
 800296e:	69ba      	ldr	r2, [r7, #24]
 8002970:	e841 2300 	strex	r3, r2, [r1]
 8002974:	613b      	str	r3, [r7, #16]
   return(result);
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d1e5      	bne.n	8002948 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2220      	movs	r2, #32
 8002980:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2200      	movs	r2, #0
 8002988:	631a      	str	r2, [r3, #48]	; 0x30
}
 800298a:	bf00      	nop
 800298c:	3754      	adds	r7, #84	; 0x54
 800298e:	46bd      	mov	sp, r7
 8002990:	bc80      	pop	{r7}
 8002992:	4770      	bx	lr

08002994 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b084      	sub	sp, #16
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	691b      	ldr	r3, [r3, #16]
 80029a2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	68da      	ldr	r2, [r3, #12]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	430a      	orrs	r2, r1
 80029b0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	689a      	ldr	r2, [r3, #8]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	691b      	ldr	r3, [r3, #16]
 80029ba:	431a      	orrs	r2, r3
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	695b      	ldr	r3, [r3, #20]
 80029c0:	4313      	orrs	r3, r2
 80029c2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	68db      	ldr	r3, [r3, #12]
 80029ca:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80029ce:	f023 030c 	bic.w	r3, r3, #12
 80029d2:	687a      	ldr	r2, [r7, #4]
 80029d4:	6812      	ldr	r2, [r2, #0]
 80029d6:	68b9      	ldr	r1, [r7, #8]
 80029d8:	430b      	orrs	r3, r1
 80029da:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	695b      	ldr	r3, [r3, #20]
 80029e2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	699a      	ldr	r2, [r3, #24]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	430a      	orrs	r2, r1
 80029f0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a2c      	ldr	r2, [pc, #176]	; (8002aa8 <UART_SetConfig+0x114>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d103      	bne.n	8002a04 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80029fc:	f7ff fb3e 	bl	800207c <HAL_RCC_GetPCLK2Freq>
 8002a00:	60f8      	str	r0, [r7, #12]
 8002a02:	e002      	b.n	8002a0a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002a04:	f7ff fb26 	bl	8002054 <HAL_RCC_GetPCLK1Freq>
 8002a08:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002a0a:	68fa      	ldr	r2, [r7, #12]
 8002a0c:	4613      	mov	r3, r2
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	4413      	add	r3, r2
 8002a12:	009a      	lsls	r2, r3, #2
 8002a14:	441a      	add	r2, r3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	009b      	lsls	r3, r3, #2
 8002a1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a20:	4a22      	ldr	r2, [pc, #136]	; (8002aac <UART_SetConfig+0x118>)
 8002a22:	fba2 2303 	umull	r2, r3, r2, r3
 8002a26:	095b      	lsrs	r3, r3, #5
 8002a28:	0119      	lsls	r1, r3, #4
 8002a2a:	68fa      	ldr	r2, [r7, #12]
 8002a2c:	4613      	mov	r3, r2
 8002a2e:	009b      	lsls	r3, r3, #2
 8002a30:	4413      	add	r3, r2
 8002a32:	009a      	lsls	r2, r3, #2
 8002a34:	441a      	add	r2, r3
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a40:	4b1a      	ldr	r3, [pc, #104]	; (8002aac <UART_SetConfig+0x118>)
 8002a42:	fba3 0302 	umull	r0, r3, r3, r2
 8002a46:	095b      	lsrs	r3, r3, #5
 8002a48:	2064      	movs	r0, #100	; 0x64
 8002a4a:	fb00 f303 	mul.w	r3, r0, r3
 8002a4e:	1ad3      	subs	r3, r2, r3
 8002a50:	011b      	lsls	r3, r3, #4
 8002a52:	3332      	adds	r3, #50	; 0x32
 8002a54:	4a15      	ldr	r2, [pc, #84]	; (8002aac <UART_SetConfig+0x118>)
 8002a56:	fba2 2303 	umull	r2, r3, r2, r3
 8002a5a:	095b      	lsrs	r3, r3, #5
 8002a5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a60:	4419      	add	r1, r3
 8002a62:	68fa      	ldr	r2, [r7, #12]
 8002a64:	4613      	mov	r3, r2
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	4413      	add	r3, r2
 8002a6a:	009a      	lsls	r2, r3, #2
 8002a6c:	441a      	add	r2, r3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a78:	4b0c      	ldr	r3, [pc, #48]	; (8002aac <UART_SetConfig+0x118>)
 8002a7a:	fba3 0302 	umull	r0, r3, r3, r2
 8002a7e:	095b      	lsrs	r3, r3, #5
 8002a80:	2064      	movs	r0, #100	; 0x64
 8002a82:	fb00 f303 	mul.w	r3, r0, r3
 8002a86:	1ad3      	subs	r3, r2, r3
 8002a88:	011b      	lsls	r3, r3, #4
 8002a8a:	3332      	adds	r3, #50	; 0x32
 8002a8c:	4a07      	ldr	r2, [pc, #28]	; (8002aac <UART_SetConfig+0x118>)
 8002a8e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a92:	095b      	lsrs	r3, r3, #5
 8002a94:	f003 020f 	and.w	r2, r3, #15
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	440a      	add	r2, r1
 8002a9e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002aa0:	bf00      	nop
 8002aa2:	3710      	adds	r7, #16
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	40013800 	.word	0x40013800
 8002aac:	51eb851f 	.word	0x51eb851f

08002ab0 <__errno>:
 8002ab0:	4b01      	ldr	r3, [pc, #4]	; (8002ab8 <__errno+0x8>)
 8002ab2:	6818      	ldr	r0, [r3, #0]
 8002ab4:	4770      	bx	lr
 8002ab6:	bf00      	nop
 8002ab8:	20000010 	.word	0x20000010

08002abc <__libc_init_array>:
 8002abc:	b570      	push	{r4, r5, r6, lr}
 8002abe:	2600      	movs	r6, #0
 8002ac0:	4d0c      	ldr	r5, [pc, #48]	; (8002af4 <__libc_init_array+0x38>)
 8002ac2:	4c0d      	ldr	r4, [pc, #52]	; (8002af8 <__libc_init_array+0x3c>)
 8002ac4:	1b64      	subs	r4, r4, r5
 8002ac6:	10a4      	asrs	r4, r4, #2
 8002ac8:	42a6      	cmp	r6, r4
 8002aca:	d109      	bne.n	8002ae0 <__libc_init_array+0x24>
 8002acc:	f000 fc70 	bl	80033b0 <_init>
 8002ad0:	2600      	movs	r6, #0
 8002ad2:	4d0a      	ldr	r5, [pc, #40]	; (8002afc <__libc_init_array+0x40>)
 8002ad4:	4c0a      	ldr	r4, [pc, #40]	; (8002b00 <__libc_init_array+0x44>)
 8002ad6:	1b64      	subs	r4, r4, r5
 8002ad8:	10a4      	asrs	r4, r4, #2
 8002ada:	42a6      	cmp	r6, r4
 8002adc:	d105      	bne.n	8002aea <__libc_init_array+0x2e>
 8002ade:	bd70      	pop	{r4, r5, r6, pc}
 8002ae0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ae4:	4798      	blx	r3
 8002ae6:	3601      	adds	r6, #1
 8002ae8:	e7ee      	b.n	8002ac8 <__libc_init_array+0xc>
 8002aea:	f855 3b04 	ldr.w	r3, [r5], #4
 8002aee:	4798      	blx	r3
 8002af0:	3601      	adds	r6, #1
 8002af2:	e7f2      	b.n	8002ada <__libc_init_array+0x1e>
 8002af4:	08003490 	.word	0x08003490
 8002af8:	08003490 	.word	0x08003490
 8002afc:	08003490 	.word	0x08003490
 8002b00:	08003494 	.word	0x08003494

08002b04 <memset>:
 8002b04:	4603      	mov	r3, r0
 8002b06:	4402      	add	r2, r0
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d100      	bne.n	8002b0e <memset+0xa>
 8002b0c:	4770      	bx	lr
 8002b0e:	f803 1b01 	strb.w	r1, [r3], #1
 8002b12:	e7f9      	b.n	8002b08 <memset+0x4>

08002b14 <sniprintf>:
 8002b14:	b40c      	push	{r2, r3}
 8002b16:	b530      	push	{r4, r5, lr}
 8002b18:	4b17      	ldr	r3, [pc, #92]	; (8002b78 <sniprintf+0x64>)
 8002b1a:	1e0c      	subs	r4, r1, #0
 8002b1c:	681d      	ldr	r5, [r3, #0]
 8002b1e:	b09d      	sub	sp, #116	; 0x74
 8002b20:	da08      	bge.n	8002b34 <sniprintf+0x20>
 8002b22:	238b      	movs	r3, #139	; 0x8b
 8002b24:	f04f 30ff 	mov.w	r0, #4294967295
 8002b28:	602b      	str	r3, [r5, #0]
 8002b2a:	b01d      	add	sp, #116	; 0x74
 8002b2c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002b30:	b002      	add	sp, #8
 8002b32:	4770      	bx	lr
 8002b34:	f44f 7302 	mov.w	r3, #520	; 0x208
 8002b38:	f8ad 3014 	strh.w	r3, [sp, #20]
 8002b3c:	bf0c      	ite	eq
 8002b3e:	4623      	moveq	r3, r4
 8002b40:	f104 33ff 	addne.w	r3, r4, #4294967295
 8002b44:	9304      	str	r3, [sp, #16]
 8002b46:	9307      	str	r3, [sp, #28]
 8002b48:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b4c:	9002      	str	r0, [sp, #8]
 8002b4e:	9006      	str	r0, [sp, #24]
 8002b50:	f8ad 3016 	strh.w	r3, [sp, #22]
 8002b54:	4628      	mov	r0, r5
 8002b56:	ab21      	add	r3, sp, #132	; 0x84
 8002b58:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002b5a:	a902      	add	r1, sp, #8
 8002b5c:	9301      	str	r3, [sp, #4]
 8002b5e:	f000 f869 	bl	8002c34 <_svfiprintf_r>
 8002b62:	1c43      	adds	r3, r0, #1
 8002b64:	bfbc      	itt	lt
 8002b66:	238b      	movlt	r3, #139	; 0x8b
 8002b68:	602b      	strlt	r3, [r5, #0]
 8002b6a:	2c00      	cmp	r4, #0
 8002b6c:	d0dd      	beq.n	8002b2a <sniprintf+0x16>
 8002b6e:	2200      	movs	r2, #0
 8002b70:	9b02      	ldr	r3, [sp, #8]
 8002b72:	701a      	strb	r2, [r3, #0]
 8002b74:	e7d9      	b.n	8002b2a <sniprintf+0x16>
 8002b76:	bf00      	nop
 8002b78:	20000010 	.word	0x20000010

08002b7c <__ssputs_r>:
 8002b7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b80:	688e      	ldr	r6, [r1, #8]
 8002b82:	4682      	mov	sl, r0
 8002b84:	429e      	cmp	r6, r3
 8002b86:	460c      	mov	r4, r1
 8002b88:	4690      	mov	r8, r2
 8002b8a:	461f      	mov	r7, r3
 8002b8c:	d838      	bhi.n	8002c00 <__ssputs_r+0x84>
 8002b8e:	898a      	ldrh	r2, [r1, #12]
 8002b90:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002b94:	d032      	beq.n	8002bfc <__ssputs_r+0x80>
 8002b96:	6825      	ldr	r5, [r4, #0]
 8002b98:	6909      	ldr	r1, [r1, #16]
 8002b9a:	3301      	adds	r3, #1
 8002b9c:	eba5 0901 	sub.w	r9, r5, r1
 8002ba0:	6965      	ldr	r5, [r4, #20]
 8002ba2:	444b      	add	r3, r9
 8002ba4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002ba8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002bac:	106d      	asrs	r5, r5, #1
 8002bae:	429d      	cmp	r5, r3
 8002bb0:	bf38      	it	cc
 8002bb2:	461d      	movcc	r5, r3
 8002bb4:	0553      	lsls	r3, r2, #21
 8002bb6:	d531      	bpl.n	8002c1c <__ssputs_r+0xa0>
 8002bb8:	4629      	mov	r1, r5
 8002bba:	f000 fb53 	bl	8003264 <_malloc_r>
 8002bbe:	4606      	mov	r6, r0
 8002bc0:	b950      	cbnz	r0, 8002bd8 <__ssputs_r+0x5c>
 8002bc2:	230c      	movs	r3, #12
 8002bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8002bc8:	f8ca 3000 	str.w	r3, [sl]
 8002bcc:	89a3      	ldrh	r3, [r4, #12]
 8002bce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002bd2:	81a3      	strh	r3, [r4, #12]
 8002bd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002bd8:	464a      	mov	r2, r9
 8002bda:	6921      	ldr	r1, [r4, #16]
 8002bdc:	f000 face 	bl	800317c <memcpy>
 8002be0:	89a3      	ldrh	r3, [r4, #12]
 8002be2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002be6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002bea:	81a3      	strh	r3, [r4, #12]
 8002bec:	6126      	str	r6, [r4, #16]
 8002bee:	444e      	add	r6, r9
 8002bf0:	6026      	str	r6, [r4, #0]
 8002bf2:	463e      	mov	r6, r7
 8002bf4:	6165      	str	r5, [r4, #20]
 8002bf6:	eba5 0509 	sub.w	r5, r5, r9
 8002bfa:	60a5      	str	r5, [r4, #8]
 8002bfc:	42be      	cmp	r6, r7
 8002bfe:	d900      	bls.n	8002c02 <__ssputs_r+0x86>
 8002c00:	463e      	mov	r6, r7
 8002c02:	4632      	mov	r2, r6
 8002c04:	4641      	mov	r1, r8
 8002c06:	6820      	ldr	r0, [r4, #0]
 8002c08:	f000 fac6 	bl	8003198 <memmove>
 8002c0c:	68a3      	ldr	r3, [r4, #8]
 8002c0e:	6822      	ldr	r2, [r4, #0]
 8002c10:	1b9b      	subs	r3, r3, r6
 8002c12:	4432      	add	r2, r6
 8002c14:	2000      	movs	r0, #0
 8002c16:	60a3      	str	r3, [r4, #8]
 8002c18:	6022      	str	r2, [r4, #0]
 8002c1a:	e7db      	b.n	8002bd4 <__ssputs_r+0x58>
 8002c1c:	462a      	mov	r2, r5
 8002c1e:	f000 fb7b 	bl	8003318 <_realloc_r>
 8002c22:	4606      	mov	r6, r0
 8002c24:	2800      	cmp	r0, #0
 8002c26:	d1e1      	bne.n	8002bec <__ssputs_r+0x70>
 8002c28:	4650      	mov	r0, sl
 8002c2a:	6921      	ldr	r1, [r4, #16]
 8002c2c:	f000 face 	bl	80031cc <_free_r>
 8002c30:	e7c7      	b.n	8002bc2 <__ssputs_r+0x46>
	...

08002c34 <_svfiprintf_r>:
 8002c34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c38:	4698      	mov	r8, r3
 8002c3a:	898b      	ldrh	r3, [r1, #12]
 8002c3c:	4607      	mov	r7, r0
 8002c3e:	061b      	lsls	r3, r3, #24
 8002c40:	460d      	mov	r5, r1
 8002c42:	4614      	mov	r4, r2
 8002c44:	b09d      	sub	sp, #116	; 0x74
 8002c46:	d50e      	bpl.n	8002c66 <_svfiprintf_r+0x32>
 8002c48:	690b      	ldr	r3, [r1, #16]
 8002c4a:	b963      	cbnz	r3, 8002c66 <_svfiprintf_r+0x32>
 8002c4c:	2140      	movs	r1, #64	; 0x40
 8002c4e:	f000 fb09 	bl	8003264 <_malloc_r>
 8002c52:	6028      	str	r0, [r5, #0]
 8002c54:	6128      	str	r0, [r5, #16]
 8002c56:	b920      	cbnz	r0, 8002c62 <_svfiprintf_r+0x2e>
 8002c58:	230c      	movs	r3, #12
 8002c5a:	603b      	str	r3, [r7, #0]
 8002c5c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c60:	e0d1      	b.n	8002e06 <_svfiprintf_r+0x1d2>
 8002c62:	2340      	movs	r3, #64	; 0x40
 8002c64:	616b      	str	r3, [r5, #20]
 8002c66:	2300      	movs	r3, #0
 8002c68:	9309      	str	r3, [sp, #36]	; 0x24
 8002c6a:	2320      	movs	r3, #32
 8002c6c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002c70:	2330      	movs	r3, #48	; 0x30
 8002c72:	f04f 0901 	mov.w	r9, #1
 8002c76:	f8cd 800c 	str.w	r8, [sp, #12]
 8002c7a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8002e20 <_svfiprintf_r+0x1ec>
 8002c7e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002c82:	4623      	mov	r3, r4
 8002c84:	469a      	mov	sl, r3
 8002c86:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002c8a:	b10a      	cbz	r2, 8002c90 <_svfiprintf_r+0x5c>
 8002c8c:	2a25      	cmp	r2, #37	; 0x25
 8002c8e:	d1f9      	bne.n	8002c84 <_svfiprintf_r+0x50>
 8002c90:	ebba 0b04 	subs.w	fp, sl, r4
 8002c94:	d00b      	beq.n	8002cae <_svfiprintf_r+0x7a>
 8002c96:	465b      	mov	r3, fp
 8002c98:	4622      	mov	r2, r4
 8002c9a:	4629      	mov	r1, r5
 8002c9c:	4638      	mov	r0, r7
 8002c9e:	f7ff ff6d 	bl	8002b7c <__ssputs_r>
 8002ca2:	3001      	adds	r0, #1
 8002ca4:	f000 80aa 	beq.w	8002dfc <_svfiprintf_r+0x1c8>
 8002ca8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002caa:	445a      	add	r2, fp
 8002cac:	9209      	str	r2, [sp, #36]	; 0x24
 8002cae:	f89a 3000 	ldrb.w	r3, [sl]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	f000 80a2 	beq.w	8002dfc <_svfiprintf_r+0x1c8>
 8002cb8:	2300      	movs	r3, #0
 8002cba:	f04f 32ff 	mov.w	r2, #4294967295
 8002cbe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002cc2:	f10a 0a01 	add.w	sl, sl, #1
 8002cc6:	9304      	str	r3, [sp, #16]
 8002cc8:	9307      	str	r3, [sp, #28]
 8002cca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002cce:	931a      	str	r3, [sp, #104]	; 0x68
 8002cd0:	4654      	mov	r4, sl
 8002cd2:	2205      	movs	r2, #5
 8002cd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002cd8:	4851      	ldr	r0, [pc, #324]	; (8002e20 <_svfiprintf_r+0x1ec>)
 8002cda:	f000 fa41 	bl	8003160 <memchr>
 8002cde:	9a04      	ldr	r2, [sp, #16]
 8002ce0:	b9d8      	cbnz	r0, 8002d1a <_svfiprintf_r+0xe6>
 8002ce2:	06d0      	lsls	r0, r2, #27
 8002ce4:	bf44      	itt	mi
 8002ce6:	2320      	movmi	r3, #32
 8002ce8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002cec:	0711      	lsls	r1, r2, #28
 8002cee:	bf44      	itt	mi
 8002cf0:	232b      	movmi	r3, #43	; 0x2b
 8002cf2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002cf6:	f89a 3000 	ldrb.w	r3, [sl]
 8002cfa:	2b2a      	cmp	r3, #42	; 0x2a
 8002cfc:	d015      	beq.n	8002d2a <_svfiprintf_r+0xf6>
 8002cfe:	4654      	mov	r4, sl
 8002d00:	2000      	movs	r0, #0
 8002d02:	f04f 0c0a 	mov.w	ip, #10
 8002d06:	9a07      	ldr	r2, [sp, #28]
 8002d08:	4621      	mov	r1, r4
 8002d0a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002d0e:	3b30      	subs	r3, #48	; 0x30
 8002d10:	2b09      	cmp	r3, #9
 8002d12:	d94e      	bls.n	8002db2 <_svfiprintf_r+0x17e>
 8002d14:	b1b0      	cbz	r0, 8002d44 <_svfiprintf_r+0x110>
 8002d16:	9207      	str	r2, [sp, #28]
 8002d18:	e014      	b.n	8002d44 <_svfiprintf_r+0x110>
 8002d1a:	eba0 0308 	sub.w	r3, r0, r8
 8002d1e:	fa09 f303 	lsl.w	r3, r9, r3
 8002d22:	4313      	orrs	r3, r2
 8002d24:	46a2      	mov	sl, r4
 8002d26:	9304      	str	r3, [sp, #16]
 8002d28:	e7d2      	b.n	8002cd0 <_svfiprintf_r+0x9c>
 8002d2a:	9b03      	ldr	r3, [sp, #12]
 8002d2c:	1d19      	adds	r1, r3, #4
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	9103      	str	r1, [sp, #12]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	bfbb      	ittet	lt
 8002d36:	425b      	neglt	r3, r3
 8002d38:	f042 0202 	orrlt.w	r2, r2, #2
 8002d3c:	9307      	strge	r3, [sp, #28]
 8002d3e:	9307      	strlt	r3, [sp, #28]
 8002d40:	bfb8      	it	lt
 8002d42:	9204      	strlt	r2, [sp, #16]
 8002d44:	7823      	ldrb	r3, [r4, #0]
 8002d46:	2b2e      	cmp	r3, #46	; 0x2e
 8002d48:	d10c      	bne.n	8002d64 <_svfiprintf_r+0x130>
 8002d4a:	7863      	ldrb	r3, [r4, #1]
 8002d4c:	2b2a      	cmp	r3, #42	; 0x2a
 8002d4e:	d135      	bne.n	8002dbc <_svfiprintf_r+0x188>
 8002d50:	9b03      	ldr	r3, [sp, #12]
 8002d52:	3402      	adds	r4, #2
 8002d54:	1d1a      	adds	r2, r3, #4
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	9203      	str	r2, [sp, #12]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	bfb8      	it	lt
 8002d5e:	f04f 33ff 	movlt.w	r3, #4294967295
 8002d62:	9305      	str	r3, [sp, #20]
 8002d64:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002e30 <_svfiprintf_r+0x1fc>
 8002d68:	2203      	movs	r2, #3
 8002d6a:	4650      	mov	r0, sl
 8002d6c:	7821      	ldrb	r1, [r4, #0]
 8002d6e:	f000 f9f7 	bl	8003160 <memchr>
 8002d72:	b140      	cbz	r0, 8002d86 <_svfiprintf_r+0x152>
 8002d74:	2340      	movs	r3, #64	; 0x40
 8002d76:	eba0 000a 	sub.w	r0, r0, sl
 8002d7a:	fa03 f000 	lsl.w	r0, r3, r0
 8002d7e:	9b04      	ldr	r3, [sp, #16]
 8002d80:	3401      	adds	r4, #1
 8002d82:	4303      	orrs	r3, r0
 8002d84:	9304      	str	r3, [sp, #16]
 8002d86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d8a:	2206      	movs	r2, #6
 8002d8c:	4825      	ldr	r0, [pc, #148]	; (8002e24 <_svfiprintf_r+0x1f0>)
 8002d8e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002d92:	f000 f9e5 	bl	8003160 <memchr>
 8002d96:	2800      	cmp	r0, #0
 8002d98:	d038      	beq.n	8002e0c <_svfiprintf_r+0x1d8>
 8002d9a:	4b23      	ldr	r3, [pc, #140]	; (8002e28 <_svfiprintf_r+0x1f4>)
 8002d9c:	bb1b      	cbnz	r3, 8002de6 <_svfiprintf_r+0x1b2>
 8002d9e:	9b03      	ldr	r3, [sp, #12]
 8002da0:	3307      	adds	r3, #7
 8002da2:	f023 0307 	bic.w	r3, r3, #7
 8002da6:	3308      	adds	r3, #8
 8002da8:	9303      	str	r3, [sp, #12]
 8002daa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002dac:	4433      	add	r3, r6
 8002dae:	9309      	str	r3, [sp, #36]	; 0x24
 8002db0:	e767      	b.n	8002c82 <_svfiprintf_r+0x4e>
 8002db2:	460c      	mov	r4, r1
 8002db4:	2001      	movs	r0, #1
 8002db6:	fb0c 3202 	mla	r2, ip, r2, r3
 8002dba:	e7a5      	b.n	8002d08 <_svfiprintf_r+0xd4>
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	f04f 0c0a 	mov.w	ip, #10
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	3401      	adds	r4, #1
 8002dc6:	9305      	str	r3, [sp, #20]
 8002dc8:	4620      	mov	r0, r4
 8002dca:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002dce:	3a30      	subs	r2, #48	; 0x30
 8002dd0:	2a09      	cmp	r2, #9
 8002dd2:	d903      	bls.n	8002ddc <_svfiprintf_r+0x1a8>
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d0c5      	beq.n	8002d64 <_svfiprintf_r+0x130>
 8002dd8:	9105      	str	r1, [sp, #20]
 8002dda:	e7c3      	b.n	8002d64 <_svfiprintf_r+0x130>
 8002ddc:	4604      	mov	r4, r0
 8002dde:	2301      	movs	r3, #1
 8002de0:	fb0c 2101 	mla	r1, ip, r1, r2
 8002de4:	e7f0      	b.n	8002dc8 <_svfiprintf_r+0x194>
 8002de6:	ab03      	add	r3, sp, #12
 8002de8:	9300      	str	r3, [sp, #0]
 8002dea:	462a      	mov	r2, r5
 8002dec:	4638      	mov	r0, r7
 8002dee:	4b0f      	ldr	r3, [pc, #60]	; (8002e2c <_svfiprintf_r+0x1f8>)
 8002df0:	a904      	add	r1, sp, #16
 8002df2:	f3af 8000 	nop.w
 8002df6:	1c42      	adds	r2, r0, #1
 8002df8:	4606      	mov	r6, r0
 8002dfa:	d1d6      	bne.n	8002daa <_svfiprintf_r+0x176>
 8002dfc:	89ab      	ldrh	r3, [r5, #12]
 8002dfe:	065b      	lsls	r3, r3, #25
 8002e00:	f53f af2c 	bmi.w	8002c5c <_svfiprintf_r+0x28>
 8002e04:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002e06:	b01d      	add	sp, #116	; 0x74
 8002e08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e0c:	ab03      	add	r3, sp, #12
 8002e0e:	9300      	str	r3, [sp, #0]
 8002e10:	462a      	mov	r2, r5
 8002e12:	4638      	mov	r0, r7
 8002e14:	4b05      	ldr	r3, [pc, #20]	; (8002e2c <_svfiprintf_r+0x1f8>)
 8002e16:	a904      	add	r1, sp, #16
 8002e18:	f000 f87c 	bl	8002f14 <_printf_i>
 8002e1c:	e7eb      	b.n	8002df6 <_svfiprintf_r+0x1c2>
 8002e1e:	bf00      	nop
 8002e20:	0800345a 	.word	0x0800345a
 8002e24:	08003464 	.word	0x08003464
 8002e28:	00000000 	.word	0x00000000
 8002e2c:	08002b7d 	.word	0x08002b7d
 8002e30:	08003460 	.word	0x08003460

08002e34 <_printf_common>:
 8002e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e38:	4616      	mov	r6, r2
 8002e3a:	4699      	mov	r9, r3
 8002e3c:	688a      	ldr	r2, [r1, #8]
 8002e3e:	690b      	ldr	r3, [r1, #16]
 8002e40:	4607      	mov	r7, r0
 8002e42:	4293      	cmp	r3, r2
 8002e44:	bfb8      	it	lt
 8002e46:	4613      	movlt	r3, r2
 8002e48:	6033      	str	r3, [r6, #0]
 8002e4a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002e4e:	460c      	mov	r4, r1
 8002e50:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002e54:	b10a      	cbz	r2, 8002e5a <_printf_common+0x26>
 8002e56:	3301      	adds	r3, #1
 8002e58:	6033      	str	r3, [r6, #0]
 8002e5a:	6823      	ldr	r3, [r4, #0]
 8002e5c:	0699      	lsls	r1, r3, #26
 8002e5e:	bf42      	ittt	mi
 8002e60:	6833      	ldrmi	r3, [r6, #0]
 8002e62:	3302      	addmi	r3, #2
 8002e64:	6033      	strmi	r3, [r6, #0]
 8002e66:	6825      	ldr	r5, [r4, #0]
 8002e68:	f015 0506 	ands.w	r5, r5, #6
 8002e6c:	d106      	bne.n	8002e7c <_printf_common+0x48>
 8002e6e:	f104 0a19 	add.w	sl, r4, #25
 8002e72:	68e3      	ldr	r3, [r4, #12]
 8002e74:	6832      	ldr	r2, [r6, #0]
 8002e76:	1a9b      	subs	r3, r3, r2
 8002e78:	42ab      	cmp	r3, r5
 8002e7a:	dc28      	bgt.n	8002ece <_printf_common+0x9a>
 8002e7c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002e80:	1e13      	subs	r3, r2, #0
 8002e82:	6822      	ldr	r2, [r4, #0]
 8002e84:	bf18      	it	ne
 8002e86:	2301      	movne	r3, #1
 8002e88:	0692      	lsls	r2, r2, #26
 8002e8a:	d42d      	bmi.n	8002ee8 <_printf_common+0xb4>
 8002e8c:	4649      	mov	r1, r9
 8002e8e:	4638      	mov	r0, r7
 8002e90:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002e94:	47c0      	blx	r8
 8002e96:	3001      	adds	r0, #1
 8002e98:	d020      	beq.n	8002edc <_printf_common+0xa8>
 8002e9a:	6823      	ldr	r3, [r4, #0]
 8002e9c:	68e5      	ldr	r5, [r4, #12]
 8002e9e:	f003 0306 	and.w	r3, r3, #6
 8002ea2:	2b04      	cmp	r3, #4
 8002ea4:	bf18      	it	ne
 8002ea6:	2500      	movne	r5, #0
 8002ea8:	6832      	ldr	r2, [r6, #0]
 8002eaa:	f04f 0600 	mov.w	r6, #0
 8002eae:	68a3      	ldr	r3, [r4, #8]
 8002eb0:	bf08      	it	eq
 8002eb2:	1aad      	subeq	r5, r5, r2
 8002eb4:	6922      	ldr	r2, [r4, #16]
 8002eb6:	bf08      	it	eq
 8002eb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	bfc4      	itt	gt
 8002ec0:	1a9b      	subgt	r3, r3, r2
 8002ec2:	18ed      	addgt	r5, r5, r3
 8002ec4:	341a      	adds	r4, #26
 8002ec6:	42b5      	cmp	r5, r6
 8002ec8:	d11a      	bne.n	8002f00 <_printf_common+0xcc>
 8002eca:	2000      	movs	r0, #0
 8002ecc:	e008      	b.n	8002ee0 <_printf_common+0xac>
 8002ece:	2301      	movs	r3, #1
 8002ed0:	4652      	mov	r2, sl
 8002ed2:	4649      	mov	r1, r9
 8002ed4:	4638      	mov	r0, r7
 8002ed6:	47c0      	blx	r8
 8002ed8:	3001      	adds	r0, #1
 8002eda:	d103      	bne.n	8002ee4 <_printf_common+0xb0>
 8002edc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ee0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ee4:	3501      	adds	r5, #1
 8002ee6:	e7c4      	b.n	8002e72 <_printf_common+0x3e>
 8002ee8:	2030      	movs	r0, #48	; 0x30
 8002eea:	18e1      	adds	r1, r4, r3
 8002eec:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002ef0:	1c5a      	adds	r2, r3, #1
 8002ef2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002ef6:	4422      	add	r2, r4
 8002ef8:	3302      	adds	r3, #2
 8002efa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002efe:	e7c5      	b.n	8002e8c <_printf_common+0x58>
 8002f00:	2301      	movs	r3, #1
 8002f02:	4622      	mov	r2, r4
 8002f04:	4649      	mov	r1, r9
 8002f06:	4638      	mov	r0, r7
 8002f08:	47c0      	blx	r8
 8002f0a:	3001      	adds	r0, #1
 8002f0c:	d0e6      	beq.n	8002edc <_printf_common+0xa8>
 8002f0e:	3601      	adds	r6, #1
 8002f10:	e7d9      	b.n	8002ec6 <_printf_common+0x92>
	...

08002f14 <_printf_i>:
 8002f14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002f18:	460c      	mov	r4, r1
 8002f1a:	7e27      	ldrb	r7, [r4, #24]
 8002f1c:	4691      	mov	r9, r2
 8002f1e:	2f78      	cmp	r7, #120	; 0x78
 8002f20:	4680      	mov	r8, r0
 8002f22:	469a      	mov	sl, r3
 8002f24:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002f26:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002f2a:	d807      	bhi.n	8002f3c <_printf_i+0x28>
 8002f2c:	2f62      	cmp	r7, #98	; 0x62
 8002f2e:	d80a      	bhi.n	8002f46 <_printf_i+0x32>
 8002f30:	2f00      	cmp	r7, #0
 8002f32:	f000 80d9 	beq.w	80030e8 <_printf_i+0x1d4>
 8002f36:	2f58      	cmp	r7, #88	; 0x58
 8002f38:	f000 80a4 	beq.w	8003084 <_printf_i+0x170>
 8002f3c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002f40:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002f44:	e03a      	b.n	8002fbc <_printf_i+0xa8>
 8002f46:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002f4a:	2b15      	cmp	r3, #21
 8002f4c:	d8f6      	bhi.n	8002f3c <_printf_i+0x28>
 8002f4e:	a001      	add	r0, pc, #4	; (adr r0, 8002f54 <_printf_i+0x40>)
 8002f50:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002f54:	08002fad 	.word	0x08002fad
 8002f58:	08002fc1 	.word	0x08002fc1
 8002f5c:	08002f3d 	.word	0x08002f3d
 8002f60:	08002f3d 	.word	0x08002f3d
 8002f64:	08002f3d 	.word	0x08002f3d
 8002f68:	08002f3d 	.word	0x08002f3d
 8002f6c:	08002fc1 	.word	0x08002fc1
 8002f70:	08002f3d 	.word	0x08002f3d
 8002f74:	08002f3d 	.word	0x08002f3d
 8002f78:	08002f3d 	.word	0x08002f3d
 8002f7c:	08002f3d 	.word	0x08002f3d
 8002f80:	080030cf 	.word	0x080030cf
 8002f84:	08002ff1 	.word	0x08002ff1
 8002f88:	080030b1 	.word	0x080030b1
 8002f8c:	08002f3d 	.word	0x08002f3d
 8002f90:	08002f3d 	.word	0x08002f3d
 8002f94:	080030f1 	.word	0x080030f1
 8002f98:	08002f3d 	.word	0x08002f3d
 8002f9c:	08002ff1 	.word	0x08002ff1
 8002fa0:	08002f3d 	.word	0x08002f3d
 8002fa4:	08002f3d 	.word	0x08002f3d
 8002fa8:	080030b9 	.word	0x080030b9
 8002fac:	680b      	ldr	r3, [r1, #0]
 8002fae:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002fb2:	1d1a      	adds	r2, r3, #4
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	600a      	str	r2, [r1, #0]
 8002fb8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e0a4      	b.n	800310a <_printf_i+0x1f6>
 8002fc0:	6825      	ldr	r5, [r4, #0]
 8002fc2:	6808      	ldr	r0, [r1, #0]
 8002fc4:	062e      	lsls	r6, r5, #24
 8002fc6:	f100 0304 	add.w	r3, r0, #4
 8002fca:	d50a      	bpl.n	8002fe2 <_printf_i+0xce>
 8002fcc:	6805      	ldr	r5, [r0, #0]
 8002fce:	600b      	str	r3, [r1, #0]
 8002fd0:	2d00      	cmp	r5, #0
 8002fd2:	da03      	bge.n	8002fdc <_printf_i+0xc8>
 8002fd4:	232d      	movs	r3, #45	; 0x2d
 8002fd6:	426d      	negs	r5, r5
 8002fd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002fdc:	230a      	movs	r3, #10
 8002fde:	485e      	ldr	r0, [pc, #376]	; (8003158 <_printf_i+0x244>)
 8002fe0:	e019      	b.n	8003016 <_printf_i+0x102>
 8002fe2:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002fe6:	6805      	ldr	r5, [r0, #0]
 8002fe8:	600b      	str	r3, [r1, #0]
 8002fea:	bf18      	it	ne
 8002fec:	b22d      	sxthne	r5, r5
 8002fee:	e7ef      	b.n	8002fd0 <_printf_i+0xbc>
 8002ff0:	680b      	ldr	r3, [r1, #0]
 8002ff2:	6825      	ldr	r5, [r4, #0]
 8002ff4:	1d18      	adds	r0, r3, #4
 8002ff6:	6008      	str	r0, [r1, #0]
 8002ff8:	0628      	lsls	r0, r5, #24
 8002ffa:	d501      	bpl.n	8003000 <_printf_i+0xec>
 8002ffc:	681d      	ldr	r5, [r3, #0]
 8002ffe:	e002      	b.n	8003006 <_printf_i+0xf2>
 8003000:	0669      	lsls	r1, r5, #25
 8003002:	d5fb      	bpl.n	8002ffc <_printf_i+0xe8>
 8003004:	881d      	ldrh	r5, [r3, #0]
 8003006:	2f6f      	cmp	r7, #111	; 0x6f
 8003008:	bf0c      	ite	eq
 800300a:	2308      	moveq	r3, #8
 800300c:	230a      	movne	r3, #10
 800300e:	4852      	ldr	r0, [pc, #328]	; (8003158 <_printf_i+0x244>)
 8003010:	2100      	movs	r1, #0
 8003012:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003016:	6866      	ldr	r6, [r4, #4]
 8003018:	2e00      	cmp	r6, #0
 800301a:	bfa8      	it	ge
 800301c:	6821      	ldrge	r1, [r4, #0]
 800301e:	60a6      	str	r6, [r4, #8]
 8003020:	bfa4      	itt	ge
 8003022:	f021 0104 	bicge.w	r1, r1, #4
 8003026:	6021      	strge	r1, [r4, #0]
 8003028:	b90d      	cbnz	r5, 800302e <_printf_i+0x11a>
 800302a:	2e00      	cmp	r6, #0
 800302c:	d04d      	beq.n	80030ca <_printf_i+0x1b6>
 800302e:	4616      	mov	r6, r2
 8003030:	fbb5 f1f3 	udiv	r1, r5, r3
 8003034:	fb03 5711 	mls	r7, r3, r1, r5
 8003038:	5dc7      	ldrb	r7, [r0, r7]
 800303a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800303e:	462f      	mov	r7, r5
 8003040:	42bb      	cmp	r3, r7
 8003042:	460d      	mov	r5, r1
 8003044:	d9f4      	bls.n	8003030 <_printf_i+0x11c>
 8003046:	2b08      	cmp	r3, #8
 8003048:	d10b      	bne.n	8003062 <_printf_i+0x14e>
 800304a:	6823      	ldr	r3, [r4, #0]
 800304c:	07df      	lsls	r7, r3, #31
 800304e:	d508      	bpl.n	8003062 <_printf_i+0x14e>
 8003050:	6923      	ldr	r3, [r4, #16]
 8003052:	6861      	ldr	r1, [r4, #4]
 8003054:	4299      	cmp	r1, r3
 8003056:	bfde      	ittt	le
 8003058:	2330      	movle	r3, #48	; 0x30
 800305a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800305e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003062:	1b92      	subs	r2, r2, r6
 8003064:	6122      	str	r2, [r4, #16]
 8003066:	464b      	mov	r3, r9
 8003068:	4621      	mov	r1, r4
 800306a:	4640      	mov	r0, r8
 800306c:	f8cd a000 	str.w	sl, [sp]
 8003070:	aa03      	add	r2, sp, #12
 8003072:	f7ff fedf 	bl	8002e34 <_printf_common>
 8003076:	3001      	adds	r0, #1
 8003078:	d14c      	bne.n	8003114 <_printf_i+0x200>
 800307a:	f04f 30ff 	mov.w	r0, #4294967295
 800307e:	b004      	add	sp, #16
 8003080:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003084:	4834      	ldr	r0, [pc, #208]	; (8003158 <_printf_i+0x244>)
 8003086:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800308a:	680e      	ldr	r6, [r1, #0]
 800308c:	6823      	ldr	r3, [r4, #0]
 800308e:	f856 5b04 	ldr.w	r5, [r6], #4
 8003092:	061f      	lsls	r7, r3, #24
 8003094:	600e      	str	r6, [r1, #0]
 8003096:	d514      	bpl.n	80030c2 <_printf_i+0x1ae>
 8003098:	07d9      	lsls	r1, r3, #31
 800309a:	bf44      	itt	mi
 800309c:	f043 0320 	orrmi.w	r3, r3, #32
 80030a0:	6023      	strmi	r3, [r4, #0]
 80030a2:	b91d      	cbnz	r5, 80030ac <_printf_i+0x198>
 80030a4:	6823      	ldr	r3, [r4, #0]
 80030a6:	f023 0320 	bic.w	r3, r3, #32
 80030aa:	6023      	str	r3, [r4, #0]
 80030ac:	2310      	movs	r3, #16
 80030ae:	e7af      	b.n	8003010 <_printf_i+0xfc>
 80030b0:	6823      	ldr	r3, [r4, #0]
 80030b2:	f043 0320 	orr.w	r3, r3, #32
 80030b6:	6023      	str	r3, [r4, #0]
 80030b8:	2378      	movs	r3, #120	; 0x78
 80030ba:	4828      	ldr	r0, [pc, #160]	; (800315c <_printf_i+0x248>)
 80030bc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80030c0:	e7e3      	b.n	800308a <_printf_i+0x176>
 80030c2:	065e      	lsls	r6, r3, #25
 80030c4:	bf48      	it	mi
 80030c6:	b2ad      	uxthmi	r5, r5
 80030c8:	e7e6      	b.n	8003098 <_printf_i+0x184>
 80030ca:	4616      	mov	r6, r2
 80030cc:	e7bb      	b.n	8003046 <_printf_i+0x132>
 80030ce:	680b      	ldr	r3, [r1, #0]
 80030d0:	6826      	ldr	r6, [r4, #0]
 80030d2:	1d1d      	adds	r5, r3, #4
 80030d4:	6960      	ldr	r0, [r4, #20]
 80030d6:	600d      	str	r5, [r1, #0]
 80030d8:	0635      	lsls	r5, r6, #24
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	d501      	bpl.n	80030e2 <_printf_i+0x1ce>
 80030de:	6018      	str	r0, [r3, #0]
 80030e0:	e002      	b.n	80030e8 <_printf_i+0x1d4>
 80030e2:	0671      	lsls	r1, r6, #25
 80030e4:	d5fb      	bpl.n	80030de <_printf_i+0x1ca>
 80030e6:	8018      	strh	r0, [r3, #0]
 80030e8:	2300      	movs	r3, #0
 80030ea:	4616      	mov	r6, r2
 80030ec:	6123      	str	r3, [r4, #16]
 80030ee:	e7ba      	b.n	8003066 <_printf_i+0x152>
 80030f0:	680b      	ldr	r3, [r1, #0]
 80030f2:	1d1a      	adds	r2, r3, #4
 80030f4:	600a      	str	r2, [r1, #0]
 80030f6:	681e      	ldr	r6, [r3, #0]
 80030f8:	2100      	movs	r1, #0
 80030fa:	4630      	mov	r0, r6
 80030fc:	6862      	ldr	r2, [r4, #4]
 80030fe:	f000 f82f 	bl	8003160 <memchr>
 8003102:	b108      	cbz	r0, 8003108 <_printf_i+0x1f4>
 8003104:	1b80      	subs	r0, r0, r6
 8003106:	6060      	str	r0, [r4, #4]
 8003108:	6863      	ldr	r3, [r4, #4]
 800310a:	6123      	str	r3, [r4, #16]
 800310c:	2300      	movs	r3, #0
 800310e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003112:	e7a8      	b.n	8003066 <_printf_i+0x152>
 8003114:	4632      	mov	r2, r6
 8003116:	4649      	mov	r1, r9
 8003118:	4640      	mov	r0, r8
 800311a:	6923      	ldr	r3, [r4, #16]
 800311c:	47d0      	blx	sl
 800311e:	3001      	adds	r0, #1
 8003120:	d0ab      	beq.n	800307a <_printf_i+0x166>
 8003122:	6823      	ldr	r3, [r4, #0]
 8003124:	079b      	lsls	r3, r3, #30
 8003126:	d413      	bmi.n	8003150 <_printf_i+0x23c>
 8003128:	68e0      	ldr	r0, [r4, #12]
 800312a:	9b03      	ldr	r3, [sp, #12]
 800312c:	4298      	cmp	r0, r3
 800312e:	bfb8      	it	lt
 8003130:	4618      	movlt	r0, r3
 8003132:	e7a4      	b.n	800307e <_printf_i+0x16a>
 8003134:	2301      	movs	r3, #1
 8003136:	4632      	mov	r2, r6
 8003138:	4649      	mov	r1, r9
 800313a:	4640      	mov	r0, r8
 800313c:	47d0      	blx	sl
 800313e:	3001      	adds	r0, #1
 8003140:	d09b      	beq.n	800307a <_printf_i+0x166>
 8003142:	3501      	adds	r5, #1
 8003144:	68e3      	ldr	r3, [r4, #12]
 8003146:	9903      	ldr	r1, [sp, #12]
 8003148:	1a5b      	subs	r3, r3, r1
 800314a:	42ab      	cmp	r3, r5
 800314c:	dcf2      	bgt.n	8003134 <_printf_i+0x220>
 800314e:	e7eb      	b.n	8003128 <_printf_i+0x214>
 8003150:	2500      	movs	r5, #0
 8003152:	f104 0619 	add.w	r6, r4, #25
 8003156:	e7f5      	b.n	8003144 <_printf_i+0x230>
 8003158:	0800346b 	.word	0x0800346b
 800315c:	0800347c 	.word	0x0800347c

08003160 <memchr>:
 8003160:	4603      	mov	r3, r0
 8003162:	b510      	push	{r4, lr}
 8003164:	b2c9      	uxtb	r1, r1
 8003166:	4402      	add	r2, r0
 8003168:	4293      	cmp	r3, r2
 800316a:	4618      	mov	r0, r3
 800316c:	d101      	bne.n	8003172 <memchr+0x12>
 800316e:	2000      	movs	r0, #0
 8003170:	e003      	b.n	800317a <memchr+0x1a>
 8003172:	7804      	ldrb	r4, [r0, #0]
 8003174:	3301      	adds	r3, #1
 8003176:	428c      	cmp	r4, r1
 8003178:	d1f6      	bne.n	8003168 <memchr+0x8>
 800317a:	bd10      	pop	{r4, pc}

0800317c <memcpy>:
 800317c:	440a      	add	r2, r1
 800317e:	4291      	cmp	r1, r2
 8003180:	f100 33ff 	add.w	r3, r0, #4294967295
 8003184:	d100      	bne.n	8003188 <memcpy+0xc>
 8003186:	4770      	bx	lr
 8003188:	b510      	push	{r4, lr}
 800318a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800318e:	4291      	cmp	r1, r2
 8003190:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003194:	d1f9      	bne.n	800318a <memcpy+0xe>
 8003196:	bd10      	pop	{r4, pc}

08003198 <memmove>:
 8003198:	4288      	cmp	r0, r1
 800319a:	b510      	push	{r4, lr}
 800319c:	eb01 0402 	add.w	r4, r1, r2
 80031a0:	d902      	bls.n	80031a8 <memmove+0x10>
 80031a2:	4284      	cmp	r4, r0
 80031a4:	4623      	mov	r3, r4
 80031a6:	d807      	bhi.n	80031b8 <memmove+0x20>
 80031a8:	1e43      	subs	r3, r0, #1
 80031aa:	42a1      	cmp	r1, r4
 80031ac:	d008      	beq.n	80031c0 <memmove+0x28>
 80031ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80031b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80031b6:	e7f8      	b.n	80031aa <memmove+0x12>
 80031b8:	4601      	mov	r1, r0
 80031ba:	4402      	add	r2, r0
 80031bc:	428a      	cmp	r2, r1
 80031be:	d100      	bne.n	80031c2 <memmove+0x2a>
 80031c0:	bd10      	pop	{r4, pc}
 80031c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80031c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80031ca:	e7f7      	b.n	80031bc <memmove+0x24>

080031cc <_free_r>:
 80031cc:	b538      	push	{r3, r4, r5, lr}
 80031ce:	4605      	mov	r5, r0
 80031d0:	2900      	cmp	r1, #0
 80031d2:	d043      	beq.n	800325c <_free_r+0x90>
 80031d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80031d8:	1f0c      	subs	r4, r1, #4
 80031da:	2b00      	cmp	r3, #0
 80031dc:	bfb8      	it	lt
 80031de:	18e4      	addlt	r4, r4, r3
 80031e0:	f000 f8d0 	bl	8003384 <__malloc_lock>
 80031e4:	4a1e      	ldr	r2, [pc, #120]	; (8003260 <_free_r+0x94>)
 80031e6:	6813      	ldr	r3, [r2, #0]
 80031e8:	4610      	mov	r0, r2
 80031ea:	b933      	cbnz	r3, 80031fa <_free_r+0x2e>
 80031ec:	6063      	str	r3, [r4, #4]
 80031ee:	6014      	str	r4, [r2, #0]
 80031f0:	4628      	mov	r0, r5
 80031f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80031f6:	f000 b8cb 	b.w	8003390 <__malloc_unlock>
 80031fa:	42a3      	cmp	r3, r4
 80031fc:	d90a      	bls.n	8003214 <_free_r+0x48>
 80031fe:	6821      	ldr	r1, [r4, #0]
 8003200:	1862      	adds	r2, r4, r1
 8003202:	4293      	cmp	r3, r2
 8003204:	bf01      	itttt	eq
 8003206:	681a      	ldreq	r2, [r3, #0]
 8003208:	685b      	ldreq	r3, [r3, #4]
 800320a:	1852      	addeq	r2, r2, r1
 800320c:	6022      	streq	r2, [r4, #0]
 800320e:	6063      	str	r3, [r4, #4]
 8003210:	6004      	str	r4, [r0, #0]
 8003212:	e7ed      	b.n	80031f0 <_free_r+0x24>
 8003214:	461a      	mov	r2, r3
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	b10b      	cbz	r3, 800321e <_free_r+0x52>
 800321a:	42a3      	cmp	r3, r4
 800321c:	d9fa      	bls.n	8003214 <_free_r+0x48>
 800321e:	6811      	ldr	r1, [r2, #0]
 8003220:	1850      	adds	r0, r2, r1
 8003222:	42a0      	cmp	r0, r4
 8003224:	d10b      	bne.n	800323e <_free_r+0x72>
 8003226:	6820      	ldr	r0, [r4, #0]
 8003228:	4401      	add	r1, r0
 800322a:	1850      	adds	r0, r2, r1
 800322c:	4283      	cmp	r3, r0
 800322e:	6011      	str	r1, [r2, #0]
 8003230:	d1de      	bne.n	80031f0 <_free_r+0x24>
 8003232:	6818      	ldr	r0, [r3, #0]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	4401      	add	r1, r0
 8003238:	6011      	str	r1, [r2, #0]
 800323a:	6053      	str	r3, [r2, #4]
 800323c:	e7d8      	b.n	80031f0 <_free_r+0x24>
 800323e:	d902      	bls.n	8003246 <_free_r+0x7a>
 8003240:	230c      	movs	r3, #12
 8003242:	602b      	str	r3, [r5, #0]
 8003244:	e7d4      	b.n	80031f0 <_free_r+0x24>
 8003246:	6820      	ldr	r0, [r4, #0]
 8003248:	1821      	adds	r1, r4, r0
 800324a:	428b      	cmp	r3, r1
 800324c:	bf01      	itttt	eq
 800324e:	6819      	ldreq	r1, [r3, #0]
 8003250:	685b      	ldreq	r3, [r3, #4]
 8003252:	1809      	addeq	r1, r1, r0
 8003254:	6021      	streq	r1, [r4, #0]
 8003256:	6063      	str	r3, [r4, #4]
 8003258:	6054      	str	r4, [r2, #4]
 800325a:	e7c9      	b.n	80031f0 <_free_r+0x24>
 800325c:	bd38      	pop	{r3, r4, r5, pc}
 800325e:	bf00      	nop
 8003260:	200000ac 	.word	0x200000ac

08003264 <_malloc_r>:
 8003264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003266:	1ccd      	adds	r5, r1, #3
 8003268:	f025 0503 	bic.w	r5, r5, #3
 800326c:	3508      	adds	r5, #8
 800326e:	2d0c      	cmp	r5, #12
 8003270:	bf38      	it	cc
 8003272:	250c      	movcc	r5, #12
 8003274:	2d00      	cmp	r5, #0
 8003276:	4606      	mov	r6, r0
 8003278:	db01      	blt.n	800327e <_malloc_r+0x1a>
 800327a:	42a9      	cmp	r1, r5
 800327c:	d903      	bls.n	8003286 <_malloc_r+0x22>
 800327e:	230c      	movs	r3, #12
 8003280:	6033      	str	r3, [r6, #0]
 8003282:	2000      	movs	r0, #0
 8003284:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003286:	f000 f87d 	bl	8003384 <__malloc_lock>
 800328a:	4921      	ldr	r1, [pc, #132]	; (8003310 <_malloc_r+0xac>)
 800328c:	680a      	ldr	r2, [r1, #0]
 800328e:	4614      	mov	r4, r2
 8003290:	b99c      	cbnz	r4, 80032ba <_malloc_r+0x56>
 8003292:	4f20      	ldr	r7, [pc, #128]	; (8003314 <_malloc_r+0xb0>)
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	b923      	cbnz	r3, 80032a2 <_malloc_r+0x3e>
 8003298:	4621      	mov	r1, r4
 800329a:	4630      	mov	r0, r6
 800329c:	f000 f862 	bl	8003364 <_sbrk_r>
 80032a0:	6038      	str	r0, [r7, #0]
 80032a2:	4629      	mov	r1, r5
 80032a4:	4630      	mov	r0, r6
 80032a6:	f000 f85d 	bl	8003364 <_sbrk_r>
 80032aa:	1c43      	adds	r3, r0, #1
 80032ac:	d123      	bne.n	80032f6 <_malloc_r+0x92>
 80032ae:	230c      	movs	r3, #12
 80032b0:	4630      	mov	r0, r6
 80032b2:	6033      	str	r3, [r6, #0]
 80032b4:	f000 f86c 	bl	8003390 <__malloc_unlock>
 80032b8:	e7e3      	b.n	8003282 <_malloc_r+0x1e>
 80032ba:	6823      	ldr	r3, [r4, #0]
 80032bc:	1b5b      	subs	r3, r3, r5
 80032be:	d417      	bmi.n	80032f0 <_malloc_r+0x8c>
 80032c0:	2b0b      	cmp	r3, #11
 80032c2:	d903      	bls.n	80032cc <_malloc_r+0x68>
 80032c4:	6023      	str	r3, [r4, #0]
 80032c6:	441c      	add	r4, r3
 80032c8:	6025      	str	r5, [r4, #0]
 80032ca:	e004      	b.n	80032d6 <_malloc_r+0x72>
 80032cc:	6863      	ldr	r3, [r4, #4]
 80032ce:	42a2      	cmp	r2, r4
 80032d0:	bf0c      	ite	eq
 80032d2:	600b      	streq	r3, [r1, #0]
 80032d4:	6053      	strne	r3, [r2, #4]
 80032d6:	4630      	mov	r0, r6
 80032d8:	f000 f85a 	bl	8003390 <__malloc_unlock>
 80032dc:	f104 000b 	add.w	r0, r4, #11
 80032e0:	1d23      	adds	r3, r4, #4
 80032e2:	f020 0007 	bic.w	r0, r0, #7
 80032e6:	1ac2      	subs	r2, r0, r3
 80032e8:	d0cc      	beq.n	8003284 <_malloc_r+0x20>
 80032ea:	1a1b      	subs	r3, r3, r0
 80032ec:	50a3      	str	r3, [r4, r2]
 80032ee:	e7c9      	b.n	8003284 <_malloc_r+0x20>
 80032f0:	4622      	mov	r2, r4
 80032f2:	6864      	ldr	r4, [r4, #4]
 80032f4:	e7cc      	b.n	8003290 <_malloc_r+0x2c>
 80032f6:	1cc4      	adds	r4, r0, #3
 80032f8:	f024 0403 	bic.w	r4, r4, #3
 80032fc:	42a0      	cmp	r0, r4
 80032fe:	d0e3      	beq.n	80032c8 <_malloc_r+0x64>
 8003300:	1a21      	subs	r1, r4, r0
 8003302:	4630      	mov	r0, r6
 8003304:	f000 f82e 	bl	8003364 <_sbrk_r>
 8003308:	3001      	adds	r0, #1
 800330a:	d1dd      	bne.n	80032c8 <_malloc_r+0x64>
 800330c:	e7cf      	b.n	80032ae <_malloc_r+0x4a>
 800330e:	bf00      	nop
 8003310:	200000ac 	.word	0x200000ac
 8003314:	200000b0 	.word	0x200000b0

08003318 <_realloc_r>:
 8003318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800331a:	4607      	mov	r7, r0
 800331c:	4614      	mov	r4, r2
 800331e:	460e      	mov	r6, r1
 8003320:	b921      	cbnz	r1, 800332c <_realloc_r+0x14>
 8003322:	4611      	mov	r1, r2
 8003324:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003328:	f7ff bf9c 	b.w	8003264 <_malloc_r>
 800332c:	b922      	cbnz	r2, 8003338 <_realloc_r+0x20>
 800332e:	f7ff ff4d 	bl	80031cc <_free_r>
 8003332:	4625      	mov	r5, r4
 8003334:	4628      	mov	r0, r5
 8003336:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003338:	f000 f830 	bl	800339c <_malloc_usable_size_r>
 800333c:	42a0      	cmp	r0, r4
 800333e:	d20f      	bcs.n	8003360 <_realloc_r+0x48>
 8003340:	4621      	mov	r1, r4
 8003342:	4638      	mov	r0, r7
 8003344:	f7ff ff8e 	bl	8003264 <_malloc_r>
 8003348:	4605      	mov	r5, r0
 800334a:	2800      	cmp	r0, #0
 800334c:	d0f2      	beq.n	8003334 <_realloc_r+0x1c>
 800334e:	4631      	mov	r1, r6
 8003350:	4622      	mov	r2, r4
 8003352:	f7ff ff13 	bl	800317c <memcpy>
 8003356:	4631      	mov	r1, r6
 8003358:	4638      	mov	r0, r7
 800335a:	f7ff ff37 	bl	80031cc <_free_r>
 800335e:	e7e9      	b.n	8003334 <_realloc_r+0x1c>
 8003360:	4635      	mov	r5, r6
 8003362:	e7e7      	b.n	8003334 <_realloc_r+0x1c>

08003364 <_sbrk_r>:
 8003364:	b538      	push	{r3, r4, r5, lr}
 8003366:	2300      	movs	r3, #0
 8003368:	4d05      	ldr	r5, [pc, #20]	; (8003380 <_sbrk_r+0x1c>)
 800336a:	4604      	mov	r4, r0
 800336c:	4608      	mov	r0, r1
 800336e:	602b      	str	r3, [r5, #0]
 8003370:	f7fd ff10 	bl	8001194 <_sbrk>
 8003374:	1c43      	adds	r3, r0, #1
 8003376:	d102      	bne.n	800337e <_sbrk_r+0x1a>
 8003378:	682b      	ldr	r3, [r5, #0]
 800337a:	b103      	cbz	r3, 800337e <_sbrk_r+0x1a>
 800337c:	6023      	str	r3, [r4, #0]
 800337e:	bd38      	pop	{r3, r4, r5, pc}
 8003380:	20000148 	.word	0x20000148

08003384 <__malloc_lock>:
 8003384:	4801      	ldr	r0, [pc, #4]	; (800338c <__malloc_lock+0x8>)
 8003386:	f000 b811 	b.w	80033ac <__retarget_lock_acquire_recursive>
 800338a:	bf00      	nop
 800338c:	20000150 	.word	0x20000150

08003390 <__malloc_unlock>:
 8003390:	4801      	ldr	r0, [pc, #4]	; (8003398 <__malloc_unlock+0x8>)
 8003392:	f000 b80c 	b.w	80033ae <__retarget_lock_release_recursive>
 8003396:	bf00      	nop
 8003398:	20000150 	.word	0x20000150

0800339c <_malloc_usable_size_r>:
 800339c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80033a0:	1f18      	subs	r0, r3, #4
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	bfbc      	itt	lt
 80033a6:	580b      	ldrlt	r3, [r1, r0]
 80033a8:	18c0      	addlt	r0, r0, r3
 80033aa:	4770      	bx	lr

080033ac <__retarget_lock_acquire_recursive>:
 80033ac:	4770      	bx	lr

080033ae <__retarget_lock_release_recursive>:
 80033ae:	4770      	bx	lr

080033b0 <_init>:
 80033b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033b2:	bf00      	nop
 80033b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033b6:	bc08      	pop	{r3}
 80033b8:	469e      	mov	lr, r3
 80033ba:	4770      	bx	lr

080033bc <_fini>:
 80033bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033be:	bf00      	nop
 80033c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033c2:	bc08      	pop	{r3}
 80033c4:	469e      	mov	lr, r3
 80033c6:	4770      	bx	lr
