<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>OpenWSN Smartgrid TSCH testbed: /home/lkn/offCloud/Smartgrid-code/GitHub/openwsn-fw/bsp/boards/OpenMote-CC2538/headers/hw_ssi.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Smartgrid TSCH testbed
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_3c5459f7c179b79c90e2565474bb2856.html">bsp</a></li><li class="navelem"><a class="el" href="dir_f726804c1fa01777ab9a86062ade5870.html">boards</a></li><li class="navelem"><a class="el" href="dir_bfc322bd0ac2c642e65618c9cc3a2b25.html">OpenMote-CC2538</a></li><li class="navelem"><a class="el" href="dir_4f9452142f8dcd52e51eee2c1456ebc5.html">headers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_ssi.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__ssi_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*  Filename:       hw_ssi.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*  Revised:        $Date: 2013-04-30 17:13:44 +0200 (Tue, 30 Apr 2013) $</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*  Revision:       $Revision: 9943 $</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">*  Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">*  Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">*  modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*  are met:</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*    Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*    Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*    Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*    from this software without specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">*  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __HW_SSI_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define __HW_SSI_H__</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// The following are defines for the SSI register offsets.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#af5caf77b05fba513a8efed0d5cb2ad86">   46</a></span>&#160;<span class="preprocessor">#define SSI_O_CR0               0x00000000  // The CR0 register contains bit </span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                                            <span class="comment">// fields that control various </span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                                            <span class="comment">// functions within the SSI module. </span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                                            <span class="comment">// Functionality such as protocol </span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                                            <span class="comment">// mode, clock rate, and data size </span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                                            <span class="comment">// are configured in this register. </span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aec1fe28f5cd05494ac48c76861a6a455">   52</a></span>&#160;<span class="preprocessor">#define SSI_O_CR1               0x00000004  // The CR1 register contains bit </span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                                            <span class="comment">// fields that control various </span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                                            <span class="comment">// functions within the SSI module. </span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                                            <span class="comment">// Master and slave mode </span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                                            <span class="comment">// functionality is controlled by </span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                                            <span class="comment">// this register. </span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aeee45da597a7055c2b8468367cd8e920">   58</a></span>&#160;<span class="preprocessor">#define SSI_O_DR                0x00000008  // The DR register is 16 bits </span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                                            <span class="comment">// wide. When the SSIDR register is </span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                                            <span class="comment">// read, the entry in the receive </span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                                            <span class="comment">// FIFO that is pointed to by the </span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                                            <span class="comment">// current FIFO read pointer is </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                            <span class="comment">// accessed. When a data value is </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                                            <span class="comment">// removed by the SSI receive logic </span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                                            <span class="comment">// from the incoming data frame, it </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                            <span class="comment">// is placed into the entry in the </span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                                            <span class="comment">// receive FIFO pointed to by the </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                                            <span class="comment">// current FIFO write pointer. When </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                                            <span class="comment">// the DR register is written to, </span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                                            <span class="comment">// the entry in the transmit FIFO </span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                                            <span class="comment">// that is pointed to by the write </span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                                            <span class="comment">// pointer is written to. Data </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                                            <span class="comment">// values are removed from the </span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                                            <span class="comment">// transmit FIFO one value at a </span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                                            <span class="comment">// time by the transmit logic. Each </span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                                            <span class="comment">// data value is loaded into the </span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                            <span class="comment">// transmit serial shifter, then </span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                                            <span class="comment">// serially shifted out onto the </span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                                            <span class="comment">// SSITx pin at the programmed bit </span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                                            <span class="comment">// rate. When a data size of less </span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                                            <span class="comment">// than 16 bits is selected, the </span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                                            <span class="comment">// user must right-justify data </span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                                            <span class="comment">// written to the transmit FIFO. </span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                                            <span class="comment">// The transmit logic ignores the </span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                                            <span class="comment">// unused bits. Received data less </span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                                            <span class="comment">// than 16 bits is automatically </span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                                            <span class="comment">// right-justified in the receive </span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                                            <span class="comment">// buffer. When the SSI is </span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                                            <span class="comment">// programmed for MICROWIRE frame </span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                                            <span class="comment">// format, the default size for </span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                                            <span class="comment">// transmit data is eight bits (the </span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                                            <span class="comment">// most significant byte is </span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                                            <span class="comment">// ignored). The receive data size </span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                                            <span class="comment">// is controlled by the programmer. </span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                            <span class="comment">// The transmit FIFO and the </span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                                            <span class="comment">// receive FIFO are not cleared </span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                                            <span class="comment">// even when the SSE bit in the </span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                                            <span class="comment">// SSICR1 register is cleared, </span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                                            <span class="comment">// allowing the software to fill </span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                            <span class="comment">// the transmit FIFO before </span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                            <span class="comment">// enabling the SSI. </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a55f7cbb2343be8bcf82ec043a3df7ee6">  102</a></span>&#160;<span class="preprocessor">#define SSI_O_SR                0x0000000C  // The SR register contains bits </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                                            <span class="comment">// that indicate the FIFO fill </span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                                            <span class="comment">// status and the SSI busy status. </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#adb98ea55a965206ca63052dfaacdd5e8">  105</a></span>&#160;<span class="preprocessor">#define SSI_O_CPSR              0x00000010  // The CPSR register specifies the </span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                                            <span class="comment">// division factor which is used to </span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                                            <span class="comment">// derive the SSIClk from the </span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                                            <span class="comment">// system clock. The clock is </span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                                            <span class="comment">// further divided by a value from </span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                                            <span class="comment">// 1 to 256, which is 1 + SCR. SCR </span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                                            <span class="comment">// is programmed in the SSICR0 </span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                            <span class="comment">// register. The frequency of the </span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                                            <span class="comment">// SSIClk is defined by: SSIClk = </span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                                            <span class="comment">// SysClk / (CPSDVSR x (1 + SCR)) </span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                            <span class="comment">// The value programmed into this </span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                                            <span class="comment">// register must be an even number </span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                                            <span class="comment">// between 2 and 254. The </span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                                            <span class="comment">// least-significant bit of the </span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                                            <span class="comment">// programmed number is hard-coded </span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                                            <span class="comment">// to zero. If an odd number is </span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                            <span class="comment">// written to this register, data </span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                                            <span class="comment">// read back from this register has </span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                            <span class="comment">// the least-significant bit as </span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                                            <span class="comment">// zero. </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a0c839fa56316268d9d3c1a6338d5b9a8">  125</a></span>&#160;<span class="preprocessor">#define SSI_O_IM                0x00000014  // The IM register is the </span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                                            <span class="comment">// interrupt mask set or clear </span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                                            <span class="comment">// register. It is a read/write </span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                                            <span class="comment">// register and all bits are </span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                                            <span class="comment">// cleared on reset. On a read, </span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                                            <span class="comment">// this register gives the current </span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                                            <span class="comment">// value of the mask on the </span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                                            <span class="comment">// corresponding interrupt. Setting </span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                                            <span class="comment">// a bit sets the mask, preventing </span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                                            <span class="comment">// the interrupt from being </span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                                            <span class="comment">// signaled to the interrupt </span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                                            <span class="comment">// controller. Clearing a bit </span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                                            <span class="comment">// clears the corresponding mask, </span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                                            <span class="comment">// enabling the interrupt to be </span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                                            <span class="comment">// sent to the interrupt </span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                                            <span class="comment">// controller. </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ab5b9af4f6f0164617f176ab7a65f760c">  141</a></span>&#160;<span class="preprocessor">#define SSI_O_RIS               0x00000018  // The RIS register is the raw </span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                                            <span class="comment">// interrupt status register. On a </span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                                            <span class="comment">// read, this register gives the </span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                                            <span class="comment">// current raw status value of the </span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                                            <span class="comment">// corresponding interrupt before </span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                            <span class="comment">// masking. A write has no effect. </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#adb7055b4042d647c5810778257911c2f">  147</a></span>&#160;<span class="preprocessor">#define SSI_O_MIS               0x0000001C  // The MIS register is the masked </span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                                            <span class="comment">// interrupt status register. On a </span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                                            <span class="comment">// read, this register gives the </span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                                            <span class="comment">// current masked status value of </span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                                            <span class="comment">// the corresponding interrupt. A </span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                                            <span class="comment">// write has no effect. </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aaf63879f2c29b6fd6d9903153dd4271a">  153</a></span>&#160;<span class="preprocessor">#define SSI_O_ICR               0x00000020  // The ICR register is the </span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                                            <span class="comment">// interrupt clear register. On a </span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                                            <span class="comment">// write of 1, the corresponding </span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                                            <span class="comment">// interrupt is cleared. A write of </span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                                            <span class="comment">// 0 has no effect. </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#af758d677fe6a37624e0f32c5e03c77f7">  158</a></span>&#160;<span class="preprocessor">#define SSI_O_DMACTL            0x00000024  // The DMACTL register is the uDMA </span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                            <span class="comment">// control register. </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a6c4cc28e180a0023d1a6bf7bad1fcfec">  160</a></span>&#160;<span class="preprocessor">#define SSI_O_CC                0x00000FC8  // SSI clock configuration The CC </span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                                            <span class="comment">// register controls the baud clock </span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                                            <span class="comment">// and system clocks sources for </span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                                            <span class="comment">// the SSI module. Note: If the </span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                                            <span class="comment">// PIOSC is used for the SSI baud </span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                                            <span class="comment">// clock, the system clock </span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                                            <span class="comment">// frequency must be at least 16 </span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                                            <span class="comment">// MHz in run mode. </span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_CR0 register.</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#afc33c4b7b043f13d035f7d3d89f9a13d">  175</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SCR_M           0x0000FF00  // SSI serial clock rate (R/W) </span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                                            <span class="comment">// Reset value: 0x0 The value SCR </span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                                            <span class="comment">// is used to generate the transmit </span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                                            <span class="comment">// and receive bit rate of the SSI. </span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                                            <span class="comment">// Where the bit rate is: BR = </span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                                            <span class="comment">// FSSICLK/(CPSDVR * (1 + SCR)) </span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                                            <span class="comment">// where CPSDVR is an even value </span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                                            <span class="comment">// from 2-254, programmed in the </span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                                            <span class="comment">// SSICPSR register and SCR is a </span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                                            <span class="comment">// value from 0-255. </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#abd0cd7047845f6a52ed9cb60b0796000">  185</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SCR_S           8</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ad448b8bdd1611b78b945036b2c85c362">  186</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SPH             0x00000080  // SSI serial clock phase (R/W) </span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                                            <span class="comment">// Reset value: 0x0 This bit is </span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                                            <span class="comment">// only applicable to the Motorola </span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                                            <span class="comment">// SPI Format. </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aa2ab50f7b1eb24b7ab38054759027cd5">  190</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SPH_M           0x00000080</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#afdab49d13976e87d5076e4ae2b286f06">  191</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SPH_S           7</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#af7cdb2c4a4068dd6fb50b6bae0aa2f6d">  192</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SPO             0x00000040  // SSI serial clock phase (R/W) </span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                                            <span class="comment">// Reset value: 0x0 This bit is </span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                                            <span class="comment">// only applicable to the Motorola </span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                                            <span class="comment">// SPI Format. </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a79e0b933b226700f029e02cbc955a75a">  196</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SPO_M           0x00000040</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ad95649afc39c6d4e2af6af45a4b3a961">  197</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SPO_S           6</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#af6e4bbc661f3cc7a137f24d58a7cc5ca">  198</a></span>&#160;<span class="preprocessor">#define SSI_CR0_FRF_M           0x00000030  // SSI frame format select (R/W) </span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                                            <span class="comment">// Reset value: 0x0 00: Motorola </span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                                            <span class="comment">// SPI frame format 01: TI </span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                                            <span class="comment">// synchronous serial frame format </span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                                            <span class="comment">// 10: National Microwire frame </span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                                            <span class="comment">// format 11: Reserved </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a66428861b5b2cc10cdc5e6ce0a0d53a8">  204</a></span>&#160;<span class="preprocessor">#define SSI_CR0_FRF_S           4</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ad68778d4ef8eef95119c7977a9fec1f6">  205</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_M           0x0000000F  // SSI data size select (R/W) </span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                                            <span class="comment">// Reset value: 0x0 0000-0010: </span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                                            <span class="comment">// Reserved 0011: 4-bit data 0100: </span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                                            <span class="comment">// 5-bit data 0101: 6-bit data </span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                                            <span class="comment">// 0110: 7-bit data 0111: 8-bit </span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                                            <span class="comment">// data 1000: 9-bit data 1001: </span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                                            <span class="comment">// 10-bit data 1010: 11-bit data </span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                                            <span class="comment">// 1011: 12-bit data 1100: 13-bit </span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                                            <span class="comment">// data 1101: 14-bit data 1110: </span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                                            <span class="comment">// 15-bit data 1111: 16-bit data </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a048cd4717d70eade67a40783ec45e99c">  215</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_S           0</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_CR1 register.</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aaf7015c8244a4d18bf28dd1f6d7d1e71">  221</a></span>&#160;<span class="preprocessor">#define SSI_CR1_SOD             0x00000008  // SSI slave mode output disable </span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                                            <span class="comment">// (R/W) Reset value: 0x0 This bit </span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                                            <span class="comment">// is relevant only in the slave </span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                                            <span class="comment">// mode (MS = 1). In multiple-slave </span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                                            <span class="comment">// systems, it is possible for the </span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                                            <span class="comment">// SSI master to broadcast a </span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                                            <span class="comment">// message to all slaves in the </span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                                            <span class="comment">// system while ensuring that only </span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                                            <span class="comment">// one slave drives data onto the </span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                                            <span class="comment">// serial output line. In such </span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                                            <span class="comment">// systems, the RXD lines from </span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                                            <span class="comment">// multiple slaves could be tied </span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                                            <span class="comment">// together. To operate in such a </span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                                            <span class="comment">// system, the SOD bit can be set </span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                                            <span class="comment">// if the SSI slave is not suppose </span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                                            <span class="comment">// to drive the SSITXD line. 0: SSI </span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                                            <span class="comment">// can drive SSITXD in slave output </span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                                            <span class="comment">// mode 1: SSI must not drive the </span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                                            <span class="comment">// SSITXD output in slave mode </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a83770d343b96b1f230a20394145d885d">  240</a></span>&#160;<span class="preprocessor">#define SSI_CR1_SOD_M           0x00000008</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#abe2ba38a3ad479aca70a1a36c0efdc9c">  241</a></span>&#160;<span class="preprocessor">#define SSI_CR1_SOD_S           3</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a736cd39b92a6cbdbefe5cba845f0a23c">  242</a></span>&#160;<span class="preprocessor">#define SSI_CR1_MS              0x00000004  // SSI master and slave select </span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                                            <span class="comment">// (R/W) Reset value: 0x0 This bit </span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                                            <span class="comment">// can be modified only when the </span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                                            <span class="comment">// SSI is disabled (SSE = 0). 0: </span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                                            <span class="comment">// Device configured as a master </span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                                            <span class="comment">// (default) 1: Device configured </span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                                            <span class="comment">// as a slave </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a709bccfede029ca33075032893b603d9">  249</a></span>&#160;<span class="preprocessor">#define SSI_CR1_MS_M            0x00000004</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a01df3552d66a174367836e044e72070b">  250</a></span>&#160;<span class="preprocessor">#define SSI_CR1_MS_S            2</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#afbe2b458f072bd35828e4cb1b5c3ceb1">  251</a></span>&#160;<span class="preprocessor">#define SSI_CR1_SSE             0x00000002  // SSI synchronous serial port </span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                                            <span class="comment">// enable (R/W) Reset value: 0x0 0: </span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                                            <span class="comment">// SSI operation is disabled. 1: </span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                                            <span class="comment">// SSI operation is enabled. </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a708d2344b67485881fcfb1cf98cb9b4c">  255</a></span>&#160;<span class="preprocessor">#define SSI_CR1_SSE_M           0x00000002</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a23b3b652d3a4727deb1d80d762a90559">  256</a></span>&#160;<span class="preprocessor">#define SSI_CR1_SSE_S           1</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aa4f8c02fe160be0f57fe89043e75f441">  257</a></span>&#160;<span class="preprocessor">#define SSI_CR1_LBM             0x00000001  // SSI loop-back mode (R/W) Reset </span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                                            <span class="comment">// value: 0x0 0: Normal serial port </span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                                            <span class="comment">// operation is enabled. 1: The </span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                                            <span class="comment">// output of the transmit serial </span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                                            <span class="comment">// shifter is connected to the </span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                                            <span class="comment">// input of the receive serial </span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                                            <span class="comment">// shift register internally. </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a06e982ffea5cbcd5b17ab06f9542cf4a">  264</a></span>&#160;<span class="preprocessor">#define SSI_CR1_LBM_M           0x00000001</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a22dc72cfc132f22f5ef7194d43d82ec2">  265</a></span>&#160;<span class="preprocessor">#define SSI_CR1_LBM_S           0</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_DR register.</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a5ddafae7777be33d5eecb99da1b8a05a">  271</a></span>&#160;<span class="preprocessor">#define SSI_DR_DATA_M           0x0000FFFF  // SSI receive/transmit data </span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                                            <span class="comment">// register (R/W) Reset value: </span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                                            <span class="comment">// 0xXXXX A read operation reads </span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                                            <span class="comment">// the receive FIFO. A write </span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                                            <span class="comment">// operation writes the transmit </span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                                            <span class="comment">// FIFO. Software must </span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                                            <span class="comment">// right-justify data when the SSI </span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                                            <span class="comment">// is programmed for a data size </span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                                            <span class="comment">// that is less than 16 bits. </span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                                            <span class="comment">// Unused bits at the top are </span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                                            <span class="comment">// ignored by the transmit logic. </span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;                                            <span class="comment">// The receive logic automatically </span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;                                            <span class="comment">// right-justified the data. </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a9b1a44baadd6213589ee861721ac0a0c">  284</a></span>&#160;<span class="preprocessor">#define SSI_DR_DATA_S           0</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_SR register.</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a2001ab9e16bea9e0368913d175166305">  290</a></span>&#160;<span class="preprocessor">#define SSI_SR_BSY              0x00000010  // SSI busy bit (RO) Reset value: </span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                                            <span class="comment">// 0x0 0: SSI is idle. 1: SSI is </span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                                            <span class="comment">// currently transmitting and/or </span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                                            <span class="comment">// receiving a frame or the </span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                                            <span class="comment">// transmit FIFO is not empty. </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a86c3acf9480787fd841f9757a207dd89">  295</a></span>&#160;<span class="preprocessor">#define SSI_SR_BSY_M            0x00000010</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ae4072a125367b7d9fa65b035d3bae1f4">  296</a></span>&#160;<span class="preprocessor">#define SSI_SR_BSY_S            4</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a92a38ea113ddadfe34512396ca7c9a46">  297</a></span>&#160;<span class="preprocessor">#define SSI_SR_RFF              0x00000008  // SSI receive FIFO full (RO) </span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                                            <span class="comment">// Reset value: 0x0 0: Receive FIFO </span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                                            <span class="comment">// is not full. 1: Receive FIFO is </span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                                            <span class="comment">// full. </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#afb921136748502891165d40df061d2de">  301</a></span>&#160;<span class="preprocessor">#define SSI_SR_RFF_M            0x00000008</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aca4c79aeadcf0fdc6cf3df001548dfd9">  302</a></span>&#160;<span class="preprocessor">#define SSI_SR_RFF_S            3</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ae0653371c86992b7f364d3909b10fd7b">  303</a></span>&#160;<span class="preprocessor">#define SSI_SR_RNE              0x00000004  // SSI receive FIFO not empty (RO) </span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                                            <span class="comment">// Reset value: 0x0 0: Receive FIFO </span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                                            <span class="comment">// is empty. 1: Receive FIFO is not </span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;                                            <span class="comment">// empty. </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a941edc71dbd1d07ac369a416a0e666e8">  307</a></span>&#160;<span class="preprocessor">#define SSI_SR_RNE_M            0x00000004</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a8b21f57989076b0ded5718e526476f1a">  308</a></span>&#160;<span class="preprocessor">#define SSI_SR_RNE_S            2</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a5d9ec4b4633a33b42c8c1b56e8ca7d0e">  309</a></span>&#160;<span class="preprocessor">#define SSI_SR_TNF              0x00000002  // SSI transmit FIFO not full (RO) </span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                                            <span class="comment">// Reset value: 0x1 0: Transmit </span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;                                            <span class="comment">// FIFO is full. 1: Transmit FIFO </span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;                                            <span class="comment">// is not full. </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a280cc980fb1c20696ddba86e984d21c2">  313</a></span>&#160;<span class="preprocessor">#define SSI_SR_TNF_M            0x00000002</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a1eb48a11df9ec69ad9c6ffae79324c7f">  314</a></span>&#160;<span class="preprocessor">#define SSI_SR_TNF_S            1</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a2b3277b0a04d62e7674155c89881b86c">  315</a></span>&#160;<span class="preprocessor">#define SSI_SR_TFE              0x00000001  // SSI transmit FIFO empty (RO) </span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                                            <span class="comment">// Reset value: 0x1 0: Transmit </span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                                            <span class="comment">// FIFO is not empty. 1: Transmit </span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                                            <span class="comment">// FIFO is empty. </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aa2980a778b5c8fe0cf01bff32589723d">  319</a></span>&#160;<span class="preprocessor">#define SSI_SR_TFE_M            0x00000001</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#af8738891925ba00df46483f65abac6ba">  320</a></span>&#160;<span class="preprocessor">#define SSI_SR_TFE_S            0</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_CPSR register.</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a1ccb03d587b0533504201b1224cb6710">  326</a></span>&#160;<span class="preprocessor">#define SSI_CPSR_CPSDVSR_M      0x000000FF  // SSI clock prescale divisor </span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;                                            <span class="comment">// (R/W) Reset value: 0x0 This </span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;                                            <span class="comment">// value must be an even number </span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;                                            <span class="comment">// from 2 to 254, depending on the </span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;                                            <span class="comment">// frequency of SSICLK. The LSB </span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;                                            <span class="comment">// always returns zero on reads. </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ab24c55bea4eb7168928b903681f0ceed">  332</a></span>&#160;<span class="preprocessor">#define SSI_CPSR_CPSDVSR_S      0</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_IM register.</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a22cc1ee908ec15a4ae5cec1f77195b53">  338</a></span>&#160;<span class="preprocessor">#define SSI_IM_TXIM             0x00000008  // SSI transmit FIFO interrupt </span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;                                            <span class="comment">// mask (R/W) Reset value: 0x0 0: </span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                                            <span class="comment">// TX FIFO half empty or condition </span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;                                            <span class="comment">// interrupt is masked. 1: TX FIFO </span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                                            <span class="comment">// half empty or less condition </span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                                            <span class="comment">// interrupt is not masked. </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#acf0be624be4aa42c760808b3c33b8038">  344</a></span>&#160;<span class="preprocessor">#define SSI_IM_TXIM_M           0x00000008</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ad009fe73359fbd19e283b2648ae0ee55">  345</a></span>&#160;<span class="preprocessor">#define SSI_IM_TXIM_S           3</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a991109b454b7f2a294ce9dd2b523f378">  346</a></span>&#160;<span class="preprocessor">#define SSI_IM_RXIM             0x00000004  // SSI receive FIFO interrupt mask </span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;                                            <span class="comment">// (R/W) Reset value: 0x0 0: RX </span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;                                            <span class="comment">// FIFO half empty or condition </span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                                            <span class="comment">// interrupt is masked. 1: RX FIFO </span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;                                            <span class="comment">// half empty or less condition </span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                                            <span class="comment">// interrupt is not masked. </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a3f4d69be9ba38ef4dbc529c42395c79c">  352</a></span>&#160;<span class="preprocessor">#define SSI_IM_RXIM_M           0x00000004</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ad7a471cd04101e82f82f6b45e96b540c">  353</a></span>&#160;<span class="preprocessor">#define SSI_IM_RXIM_S           2</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#afd3ac990370ed4a0100b719fc1c7da7f">  354</a></span>&#160;<span class="preprocessor">#define SSI_IM_RTIM             0x00000002  // SSI receive time-out interrupt </span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                                            <span class="comment">// mask (R/W) Reset value: 0x0 0: </span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                                            <span class="comment">// RX FIFO time-out interrupt is </span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                                            <span class="comment">// masked. 1: RX FIFO time-out </span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                                            <span class="comment">// interrupt is not masked </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ab60eb7f146bb6ad4779a198a98e7f5b6">  359</a></span>&#160;<span class="preprocessor">#define SSI_IM_RTIM_M           0x00000002</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aaec81650eca521690a0808bc7b825fe4">  360</a></span>&#160;<span class="preprocessor">#define SSI_IM_RTIM_S           1</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a0ac5d6787a248fe1b2c0d4d70f72128b">  361</a></span>&#160;<span class="preprocessor">#define SSI_IM_RORIM            0x00000001  // SSI receive overrun interrupt </span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;                                            <span class="comment">// mask (R/W) Reset value: 0x0 0: </span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;                                            <span class="comment">// RX FIFO Overrun interrupt is </span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                                            <span class="comment">// masked. 1: RX FIFO Overrun </span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                                            <span class="comment">// interrupt is not masked </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aba2b5e40325b53c9f5c1968e933d82ae">  366</a></span>&#160;<span class="preprocessor">#define SSI_IM_RORIM_M          0x00000001</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a9cc85b97e74d83ef601961f7c21161fb">  367</a></span>&#160;<span class="preprocessor">#define SSI_IM_RORIM_S          0</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_RIS register.</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a2eadd9397b3638d5da48ccdbaea3185d">  373</a></span>&#160;<span class="preprocessor">#define SSI_RIS_TXRIS           0x00000008  // SSI SSITXINTR raw state (RO) </span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;                                            <span class="comment">// Reset value: 0x1 Gives the raw </span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;                                            <span class="comment">// interrupt state (before masking) </span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;                                            <span class="comment">// of SSITXINTR </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ab2e137a3cbc8200870d639795bb354c8">  377</a></span>&#160;<span class="preprocessor">#define SSI_RIS_TXRIS_M         0x00000008</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a3e000874eb3708bf579d24f0543ab1e6">  378</a></span>&#160;<span class="preprocessor">#define SSI_RIS_TXRIS_S         3</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a8b1c5d9972afeda4f50dda2690835731">  379</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RXRIS           0x00000004  // SSI SSIRXINTR raw state (RO) </span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;                                            <span class="comment">// Reset value: 0x0 Gives the raw </span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;                                            <span class="comment">// interrupt state (before masking) </span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                                            <span class="comment">// of SSIRXINTR </span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a44a6cc24001946a22139d9bff3b4969f">  383</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RXRIS_M         0x00000004</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a25800b9990fa9c5dc89a5bd60b69a97c">  384</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RXRIS_S         2</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aa886afa014f07c99a181ab319dc28080">  385</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RTRIS           0x00000002  // SSI SSIRTINTR raw state (RO) </span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                                            <span class="comment">// Reset value: 0x0 Gives the raw </span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;                                            <span class="comment">// interrupt state (before masking) </span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;                                            <span class="comment">// of SSIRTINTR </span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a8940bcdda6b7d8b6672a3a589e76d3cf">  389</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RTRIS_M         0x00000002</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a01e9c7a44b5ce3bf6504b2923a24a92f">  390</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RTRIS_S         1</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a5608f1fe7bd658c0d9fd1e2b744abff5">  391</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RORRIS          0x00000001  // SSI SSIRORINTR raw state (RO) </span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;                                            <span class="comment">// Reset value: 0x0 Gives the raw </span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;                                            <span class="comment">// interrupt state (before masking) </span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                                            <span class="comment">// of SSIRORINTR </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a3f6eab8c934b4d34c5ac6183099fc99b">  395</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RORRIS_M        0x00000001</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#adf26cab64fe5b129c26b1bab350dc27d">  396</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RORRIS_S        0</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_MIS register.</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a7a5ce5ccfadeba575da88fe9ac2f9841">  402</a></span>&#160;<span class="preprocessor">#define SSI_MIS_TXMIS           0x00000008  // SSI SSITXINTR masked state (RO) </span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                                            <span class="comment">// Reset value: 0x0 Gives the </span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;                                            <span class="comment">// interrupt state (after masking) </span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                                            <span class="comment">// of SSITXINTR </span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a6d50764c32e55a5d37a5cd8ef61d6284">  406</a></span>&#160;<span class="preprocessor">#define SSI_MIS_TXMIS_M         0x00000008</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aa5fc27ca0f6d7e8e2eb8fc3a8b13a436">  407</a></span>&#160;<span class="preprocessor">#define SSI_MIS_TXMIS_S         3</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ab28ba2d50a2c09a9cfcf89993a9386f9">  408</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RXMIS           0x00000004  // SSI SSIRXINTR masked state (RO) </span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;                                            <span class="comment">// Reset value: 0x0 Gives the </span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                                            <span class="comment">// interrupt state (after masking) </span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;                                            <span class="comment">// of SSIRXINTR </span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a308f41a6654541c9f8d63d5ba4cf6242">  412</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RXMIS_M         0x00000004</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aca7a9d1cd77f59dd1b2fd165185f17a9">  413</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RXMIS_S         2</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a3cc503e0fe07bef97ba821a1770c7682">  414</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RTMIS           0x00000002  // SSI SSIRTINTR masked state (RO) </span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                                            <span class="comment">// Reset value: 0x0 Gives the </span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;                                            <span class="comment">// interrupt state (after masking) </span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;                                            <span class="comment">// of SSIRTINTR </span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a7c296fd16d6774066fdba5dba6796dd6">  418</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RTMIS_M         0x00000002</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#afc4f8373731e542c2b0d5b49beb9fe66">  419</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RTMIS_S         1</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a169d9731c6f86b5eeb4cfadc9cdc6ad8">  420</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RORMIS          0x00000001  // SSI SSIRORINTR masked state </span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                                            <span class="comment">// (RO) Reset value: 0x0 Gives the </span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                                            <span class="comment">// interrupt state (after masking) </span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;                                            <span class="comment">// of SSIRORINTR </span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a273b1ae68cce534a59b4683a62cd3297">  424</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RORMIS_M        0x00000001</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aa3f3f9b3dd07b7843172f92daa8202b4">  425</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RORMIS_S        0</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_ICR register.</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ab08a821d41f3c5491b33d81e51389db2">  431</a></span>&#160;<span class="preprocessor">#define SSI_ICR_RTIC            0x00000002  // SSI receive time-out interrupt </span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                                            <span class="comment">// clear (W1C) Reset value: 0x0 0: </span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                                            <span class="comment">// No effect on interrupt 1: Clears </span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;                                            <span class="comment">// interrupt </span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a7e707baf758b302cf79f011a180805a0">  435</a></span>&#160;<span class="preprocessor">#define SSI_ICR_RTIC_M          0x00000002</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aaf2f6de2569a77ddf89422ebafac4b89">  436</a></span>&#160;<span class="preprocessor">#define SSI_ICR_RTIC_S          1</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ac3e8a8e0bb173b6d757377c4c94379ad">  437</a></span>&#160;<span class="preprocessor">#define SSI_ICR_RORIC           0x00000001  // SSI receive overrun interrupt </span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;                                            <span class="comment">// clear (W1C) Reset value: 0x0 0: </span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                                            <span class="comment">// No effect on interrupt 1: Clears </span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;                                            <span class="comment">// interrupt </span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aaade403eb9d817e231063894491b4574">  441</a></span>&#160;<span class="preprocessor">#define SSI_ICR_RORIC_M         0x00000001</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a1861bc7c13495eb95ad975c260918991">  442</a></span>&#160;<span class="preprocessor">#define SSI_ICR_RORIC_S         0</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_DMACTL register.</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ab8b200e1fd3933a38e600075b6016fac">  448</a></span>&#160;<span class="preprocessor">#define SSI_DMACTL_TXDMAE       0x00000002  // Transmit DMA enable 0: uDMA for </span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;                                            <span class="comment">// the transmit FIFO is disabled. </span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;                                            <span class="comment">// 1: uDMA for the transmit FIFO is </span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;                                            <span class="comment">// enabled. </span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a8fff7c91d6537edebe30f2ce78f8d348">  452</a></span>&#160;<span class="preprocessor">#define SSI_DMACTL_TXDMAE_M     0x00000002</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a9381480724a5b083c21f47a750463e63">  453</a></span>&#160;<span class="preprocessor">#define SSI_DMACTL_TXDMAE_S     1</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a8220a9b5a0cddf55cf93a685989b1161">  454</a></span>&#160;<span class="preprocessor">#define SSI_DMACTL_RXDMAE       0x00000001  // Receive DMA enable 0: uDMA for </span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;                                            <span class="comment">// the receive FIFO is disabled. 1: </span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;                                            <span class="comment">// uDMA for the receive FIFO is </span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;                                            <span class="comment">// enabled. </span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a8bfc747375f896f03dbaa2fa02a782f9">  458</a></span>&#160;<span class="preprocessor">#define SSI_DMACTL_RXDMAE_M     0x00000001</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a5c16425d089fa7c245067ab00527d53f">  459</a></span>&#160;<span class="preprocessor">#define SSI_DMACTL_RXDMAE_S     0</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_CC register.</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a10648d28f9051b78571d9a3716559a52">  465</a></span>&#160;<span class="preprocessor">#define SSI_CC_CS_M             0x00000007  // SSI baud and system clock </span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;                                            <span class="comment">// source The following bits </span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;                                            <span class="comment">// determine the clock source that </span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;                                            <span class="comment">// generates the baud and system </span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                                            <span class="comment">// clocks for the SSI. bit0 </span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;                                            <span class="comment">// (PIOSC): 1: The SSI baud clock </span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;                                            <span class="comment">// is determined by the IO DIV </span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                                            <span class="comment">// setting in the system </span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                                            <span class="comment">// controller. 0: The SSI baud </span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;                                            <span class="comment">// clock is determined by the SYS </span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;                                            <span class="comment">// DIV setting in the system </span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;                                            <span class="comment">// controller. bit1: Unused bit2: </span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;                                            <span class="comment">// (DSEN) Only meaningful when the </span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;                                            <span class="comment">// system is in deep sleep mode. </span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;                                            <span class="comment">// This bit is a don&#39;t care when </span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;                                            <span class="comment">// not in sleep mode. 1: The SSI </span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;                                            <span class="comment">// system clock is running on the </span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;                                            <span class="comment">// same clock as the baud clock, as </span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;                                            <span class="comment">// per PIOSC setting above. 0: The </span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;                                            <span class="comment">// SSI system clock is determined </span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;                                            <span class="comment">// by the SYS DIV setting in the </span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;                                            <span class="comment">// system controller. </span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a9ef76e3f0eb085d5b6f1a2b23404bc5e">  487</a></span>&#160;<span class="preprocessor">#define SSI_CC_CS_S             0</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#endif // __HW_SSI_H__</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Feb 22 2016 17:23:10 for OpenWSN Smartgrid TSCH testbed by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.12
</small></address>
</body>
</html>
