
GccBoardProject1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003e4c  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00083e4c  00083e4c  0000be4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000005ac  20070000  00083e54  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000d8  200705b0  00084408  000105b0  2**3
                  ALLOC
  4 .stack        00002000  20070688  000844e0  000105b0  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000105ac  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000105d5  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000c8a8  00000000  00000000  00010630  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001f97  00000000  00000000  0001ced8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000036f0  00000000  00000000  0001ee6f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000870  00000000  00000000  0002255f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000798  00000000  00000000  00022dcf  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00005bc3  00000000  00000000  00023567  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000cbb0  00000000  00000000  0002912a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00061736  00000000  00000000  00035cda  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000016c8  00000000  00000000  00097410  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072688 	.word	0x20072688
   80004:	00080b71 	.word	0x00080b71
   80008:	00080b6d 	.word	0x00080b6d
   8000c:	00080b6d 	.word	0x00080b6d
   80010:	00080b6d 	.word	0x00080b6d
   80014:	00080b6d 	.word	0x00080b6d
   80018:	00080b6d 	.word	0x00080b6d
	...
   8002c:	00080b6d 	.word	0x00080b6d
   80030:	00080b6d 	.word	0x00080b6d
   80034:	00000000 	.word	0x00000000
   80038:	00080b6d 	.word	0x00080b6d
   8003c:	00080b6d 	.word	0x00080b6d
   80040:	00080b6d 	.word	0x00080b6d
   80044:	00080b6d 	.word	0x00080b6d
   80048:	00080b6d 	.word	0x00080b6d
   8004c:	00080b6d 	.word	0x00080b6d
   80050:	00080b6d 	.word	0x00080b6d
   80054:	00080b6d 	.word	0x00080b6d
   80058:	00080b6d 	.word	0x00080b6d
   8005c:	00080b6d 	.word	0x00080b6d
   80060:	00080b6d 	.word	0x00080b6d
   80064:	00080b6d 	.word	0x00080b6d
   80068:	00000000 	.word	0x00000000
   8006c:	000809b9 	.word	0x000809b9
   80070:	000809cd 	.word	0x000809cd
   80074:	000809e1 	.word	0x000809e1
   80078:	000809f5 	.word	0x000809f5
	...
   80084:	00080b6d 	.word	0x00080b6d
   80088:	00080ef1 	.word	0x00080ef1
   8008c:	00080b6d 	.word	0x00080b6d
   80090:	00080b6d 	.word	0x00080b6d
   80094:	00080b6d 	.word	0x00080b6d
   80098:	00080b6d 	.word	0x00080b6d
   8009c:	00080b6d 	.word	0x00080b6d
   800a0:	00080b6d 	.word	0x00080b6d
   800a4:	00000000 	.word	0x00000000
   800a8:	00080b6d 	.word	0x00080b6d
   800ac:	00080b6d 	.word	0x00080b6d
   800b0:	00080b6d 	.word	0x00080b6d
   800b4:	00080b6d 	.word	0x00080b6d
   800b8:	00080b6d 	.word	0x00080b6d
   800bc:	00080b6d 	.word	0x00080b6d
   800c0:	00080b6d 	.word	0x00080b6d
   800c4:	00080b6d 	.word	0x00080b6d
   800c8:	00080b6d 	.word	0x00080b6d
   800cc:	00080b6d 	.word	0x00080b6d
   800d0:	00080b6d 	.word	0x00080b6d
   800d4:	00080b6d 	.word	0x00080b6d
   800d8:	00080b6d 	.word	0x00080b6d
   800dc:	00080b6d 	.word	0x00080b6d
   800e0:	00080b6d 	.word	0x00080b6d
   800e4:	00080b6d 	.word	0x00080b6d
   800e8:	00080b6d 	.word	0x00080b6d
   800ec:	00080b6d 	.word	0x00080b6d
   800f0:	00080b6d 	.word	0x00080b6d

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200705b0 	.word	0x200705b0
   80110:	00000000 	.word	0x00000000
   80114:	00083e54 	.word	0x00083e54

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00083e54 	.word	0x00083e54
   8013c:	200705b4 	.word	0x200705b4
   80140:	00083e54 	.word	0x00083e54
   80144:	00000000 	.word	0x00000000

00080148 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
   80148:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
   8014a:	010b      	lsls	r3, r1, #4
   8014c:	4293      	cmp	r3, r2
   8014e:	d90d      	bls.n	8016c <usart_set_async_baudrate+0x24>
   80150:	e01a      	b.n	80188 <usart_set_async_baudrate+0x40>
		return 1;
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
   80152:	6841      	ldr	r1, [r0, #4]
   80154:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
   80158:	6041      	str	r1, [r0, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
   8015a:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   8015e:	6203      	str	r3, [r0, #32]

	return 0;
   80160:	2000      	movs	r0, #0
   80162:	e020      	b.n	801a6 <usart_set_async_baudrate+0x5e>
	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
		return 1;
   80164:	2001      	movs	r0, #1
   80166:	e01e      	b.n	801a6 <usart_set_async_baudrate+0x5e>
   80168:	2001      	movs	r0, #1
   8016a:	e01c      	b.n	801a6 <usart_set_async_baudrate+0x5e>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
   8016c:	00d2      	lsls	r2, r2, #3
   8016e:	eb02 0253 	add.w	r2, r2, r3, lsr #1
   80172:	fbb2 f3f3 	udiv	r3, r2, r3
	cd = cd_fp >> 3;
   80176:	08da      	lsrs	r2, r3, #3
	fp = cd_fp & 0x07;
   80178:	f003 0307 	and.w	r3, r3, #7
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
   8017c:	1e54      	subs	r4, r2, #1
   8017e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
   80182:	428c      	cmp	r4, r1
   80184:	d9e9      	bls.n	8015a <usart_set_async_baudrate+0x12>
   80186:	e7ed      	b.n	80164 <usart_set_async_baudrate+0x1c>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
   80188:	00c9      	lsls	r1, r1, #3
   8018a:	00d3      	lsls	r3, r2, #3
   8018c:	eb03 0351 	add.w	r3, r3, r1, lsr #1
   80190:	fbb3 f3f1 	udiv	r3, r3, r1
	cd = cd_fp >> 3;
   80194:	08da      	lsrs	r2, r3, #3
	fp = cd_fp & 0x07;
   80196:	f003 0307 	and.w	r3, r3, #7
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
   8019a:	1e54      	subs	r4, r2, #1
   8019c:	f64f 71fe 	movw	r1, #65534	; 0xfffe
   801a0:	428c      	cmp	r4, r1
   801a2:	d9d6      	bls.n	80152 <usart_set_async_baudrate+0xa>
   801a4:	e7e0      	b.n	80168 <usart_set_async_baudrate+0x20>

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);

	return 0;
}
   801a6:	f85d 4b04 	ldr.w	r4, [sp], #4
   801aa:	4770      	bx	lr

000801ac <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
   801ac:	4b08      	ldr	r3, [pc, #32]	; (801d0 <usart_reset+0x24>)
   801ae:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
{
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
   801b2:	2300      	movs	r3, #0
   801b4:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
   801b6:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
   801b8:	6283      	str	r3, [r0, #40]	; 0x28
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
   801ba:	2388      	movs	r3, #136	; 0x88
   801bc:	6003      	str	r3, [r0, #0]
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
   801be:	2324      	movs	r3, #36	; 0x24
   801c0:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
   801c2:	f44f 7380 	mov.w	r3, #256	; 0x100
   801c6:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
   801c8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
   801cc:	6003      	str	r3, [r0, #0]
   801ce:	4770      	bx	lr
   801d0:	55534100 	.word	0x55534100

000801d4 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
   801d4:	b570      	push	{r4, r5, r6, lr}
   801d6:	4605      	mov	r5, r0
   801d8:	460c      	mov	r4, r1
   801da:	4616      	mov	r6, r2
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
   801dc:	4b0f      	ldr	r3, [pc, #60]	; (8021c <usart_init_rs232+0x48>)
   801de:	4798      	blx	r3

	ul_reg_val = 0;
   801e0:	2100      	movs	r1, #0
   801e2:	4b0f      	ldr	r3, [pc, #60]	; (80220 <usart_init_rs232+0x4c>)
   801e4:	6019      	str	r1, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
   801e6:	b19c      	cbz	r4, 80210 <usart_init_rs232+0x3c>
   801e8:	4628      	mov	r0, r5
   801ea:	6821      	ldr	r1, [r4, #0]
   801ec:	4632      	mov	r2, r6
   801ee:	4b0d      	ldr	r3, [pc, #52]	; (80224 <usart_init_rs232+0x50>)
   801f0:	4798      	blx	r3
   801f2:	4603      	mov	r3, r0
   801f4:	b970      	cbnz	r0, 80214 <usart_init_rs232+0x40>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   801f6:	68a1      	ldr	r1, [r4, #8]
   801f8:	6862      	ldr	r2, [r4, #4]
   801fa:	430a      	orrs	r2, r1
   801fc:	6921      	ldr	r1, [r4, #16]
   801fe:	430a      	orrs	r2, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
   80200:	68e0      	ldr	r0, [r4, #12]
   80202:	4302      	orrs	r2, r0
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   80204:	4906      	ldr	r1, [pc, #24]	; (80220 <usart_init_rs232+0x4c>)
   80206:	600a      	str	r2, [r1, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;
   80208:	6869      	ldr	r1, [r5, #4]
   8020a:	430a      	orrs	r2, r1
   8020c:	606a      	str	r2, [r5, #4]

	return 0;
   8020e:	e002      	b.n	80216 <usart_init_rs232+0x42>

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
   80210:	2301      	movs	r3, #1
   80212:	e000      	b.n	80216 <usart_init_rs232+0x42>
   80214:	2301      	movs	r3, #1
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;

	return 0;
}
   80216:	4618      	mov	r0, r3
   80218:	bd70      	pop	{r4, r5, r6, pc}
   8021a:	bf00      	nop
   8021c:	000801ad 	.word	0x000801ad
   80220:	200705cc 	.word	0x200705cc
   80224:	00080149 	.word	0x00080149

00080228 <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
   80228:	2340      	movs	r3, #64	; 0x40
   8022a:	6003      	str	r3, [r0, #0]
   8022c:	4770      	bx	lr
   8022e:	bf00      	nop

00080230 <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
   80230:	2310      	movs	r3, #16
   80232:	6003      	str	r3, [r0, #0]
   80234:	4770      	bx	lr
   80236:	bf00      	nop

00080238 <usart_enable_interrupt>:
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_enable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
	p_usart->US_IER = ul_sources;
   80238:	6081      	str	r1, [r0, #8]
   8023a:	4770      	bx	lr

0008023c <reglerahjul3>:


}

//simpel P-reglering
void reglerahjul3(int ek){
   8023c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80240:	4680      	mov	r8, r0
	counterA = 0; //Nollställer räknarna
   80242:	2300      	movs	r3, #0
   80244:	4a12      	ldr	r2, [pc, #72]	; (80290 <reglerahjul3+0x54>)
   80246:	6013      	str	r3, [r2, #0]
	counterB = 0;
   80248:	4a12      	ldr	r2, [pc, #72]	; (80294 <reglerahjul3+0x58>)
   8024a:	6013      	str	r3, [r2, #0]
	bSL = bSL+(ek*kP);
   8024c:	4e12      	ldr	r6, [pc, #72]	; (80298 <reglerahjul3+0x5c>)
   8024e:	4f13      	ldr	r7, [pc, #76]	; (8029c <reglerahjul3+0x60>)
   80250:	8830      	ldrh	r0, [r6, #0]
   80252:	47b8      	blx	r7
   80254:	4604      	mov	r4, r0
   80256:	460d      	mov	r5, r1
   80258:	4640      	mov	r0, r8
   8025a:	47b8      	blx	r7
   8025c:	4b10      	ldr	r3, [pc, #64]	; (802a0 <reglerahjul3+0x64>)
   8025e:	e9d3 2300 	ldrd	r2, r3, [r3]
   80262:	4f10      	ldr	r7, [pc, #64]	; (802a4 <reglerahjul3+0x68>)
   80264:	47b8      	blx	r7
   80266:	4602      	mov	r2, r0
   80268:	460b      	mov	r3, r1
   8026a:	4620      	mov	r0, r4
   8026c:	4629      	mov	r1, r5
   8026e:	4c0e      	ldr	r4, [pc, #56]	; (802a8 <reglerahjul3+0x6c>)
   80270:	47a0      	blx	r4
   80272:	4b0e      	ldr	r3, [pc, #56]	; (802ac <reglerahjul3+0x70>)
   80274:	4798      	blx	r3
   80276:	8030      	strh	r0, [r6, #0]
	pulse(bS);
   80278:	4b0d      	ldr	r3, [pc, #52]	; (802b0 <reglerahjul3+0x74>)
   8027a:	8818      	ldrh	r0, [r3, #0]
   8027c:	4c0d      	ldr	r4, [pc, #52]	; (802b4 <reglerahjul3+0x78>)
   8027e:	47a0      	blx	r4
	delay_us(motorSwitch);
   80280:	f641 10c8 	movw	r0, #6600	; 0x19c8
   80284:	4b0c      	ldr	r3, [pc, #48]	; (802b8 <reglerahjul3+0x7c>)
   80286:	4798      	blx	r3
	pulse(bSL);
   80288:	8830      	ldrh	r0, [r6, #0]
   8028a:	47a0      	blx	r4
   8028c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80290:	200705d4 	.word	0x200705d4
   80294:	200705d8 	.word	0x200705d8
   80298:	20070138 	.word	0x20070138
   8029c:	00082e39 	.word	0x00082e39
   802a0:	20070140 	.word	0x20070140
   802a4:	00082f05 	.word	0x00082f05
   802a8:	00082ba1 	.word	0x00082ba1
   802ac:	00083489 	.word	0x00083489
   802b0:	20070148 	.word	0x20070148
   802b4:	00080d41 	.word	0x00080d41
   802b8:	20070001 	.word	0x20070001

000802bc <calcMidPos>:
void calcMidPos(){
	/*	Används då navigeringsgruppen ger oss 2 sätt av koordinater
		mid_x = (x1_pos+x2_pos)/2;
		mid_y = (y1_pos+y2_pos)/2;
	*/
	mid_x = x1_pos;
   802bc:	4b04      	ldr	r3, [pc, #16]	; (802d0 <calcMidPos+0x14>)
   802be:	881a      	ldrh	r2, [r3, #0]
   802c0:	4b04      	ldr	r3, [pc, #16]	; (802d4 <calcMidPos+0x18>)
   802c2:	801a      	strh	r2, [r3, #0]
	mid_y = y1_pos;
   802c4:	4b04      	ldr	r3, [pc, #16]	; (802d8 <calcMidPos+0x1c>)
   802c6:	881a      	ldrh	r2, [r3, #0]
   802c8:	4b04      	ldr	r3, [pc, #16]	; (802dc <calcMidPos+0x20>)
   802ca:	801a      	strh	r2, [r3, #0]
   802cc:	4770      	bx	lr
   802ce:	bf00      	nop
   802d0:	2007014a 	.word	0x2007014a
   802d4:	200705d0 	.word	0x200705d0
   802d8:	2007014c 	.word	0x2007014c
   802dc:	200705d2 	.word	0x200705d2

000802e0 <angleToPos>:
	distanceLeft = sqrt(pow(deltaX,2)+pow(deltaY,2));
	return distanceLeft;
}

int angleToPos(){
	platformAngle = currentAngle;
   802e0:	4b14      	ldr	r3, [pc, #80]	; (80334 <angleToPos+0x54>)
   802e2:	681a      	ldr	r2, [r3, #0]
   802e4:	4b14      	ldr	r3, [pc, #80]	; (80338 <angleToPos+0x58>)
   802e6:	601a      	str	r2, [r3, #0]
	objectAngle = 180 - angle;
   802e8:	4b14      	ldr	r3, [pc, #80]	; (8033c <angleToPos+0x5c>)
   802ea:	681b      	ldr	r3, [r3, #0]
   802ec:	f1c3 03b4 	rsb	r3, r3, #180	; 0xb4
   802f0:	4913      	ldr	r1, [pc, #76]	; (80340 <angleToPos+0x60>)
   802f2:	600b      	str	r3, [r1, #0]
	angleVal = abs(((abs(platformAngle-360) + objectAngle)%360) - 360);
   802f4:	f5a2 71b4 	sub.w	r1, r2, #360	; 0x168
   802f8:	2900      	cmp	r1, #0
   802fa:	bfb8      	it	lt
   802fc:	4249      	neglt	r1, r1
   802fe:	4419      	add	r1, r3
   80300:	4a10      	ldr	r2, [pc, #64]	; (80344 <angleToPos+0x64>)
   80302:	fb81 2302 	smull	r2, r3, r1, r2
   80306:	18ca      	adds	r2, r1, r3
   80308:	17cb      	asrs	r3, r1, #31
   8030a:	ebc3 2322 	rsb	r3, r3, r2, asr #8
   8030e:	f44f 72b4 	mov.w	r2, #360	; 0x168
   80312:	fb02 1113 	mls	r1, r2, r3, r1
   80316:	f5a1 71b4 	sub.w	r1, r1, #360	; 0x168
   8031a:	2900      	cmp	r1, #0
   8031c:	bfb8      	it	lt
   8031e:	4249      	neglt	r1, r1
	/*if (dummy>180){
		dummy = dummy - 360;
	}*/
	(angleVal > 180) ? (angleVal -= 360) : (0);
   80320:	29b4      	cmp	r1, #180	; 0xb4
   80322:	bfc8      	it	gt
   80324:	f5a1 71b4 	subgt.w	r1, r1, #360	; 0x168
   80328:	4b07      	ldr	r3, [pc, #28]	; (80348 <angleToPos+0x68>)
   8032a:	6019      	str	r1, [r3, #0]
	return angleVal;
}
   8032c:	4b06      	ldr	r3, [pc, #24]	; (80348 <angleToPos+0x68>)
   8032e:	6818      	ldr	r0, [r3, #0]
   80330:	4770      	bx	lr
   80332:	bf00      	nop
   80334:	20070150 	.word	0x20070150
   80338:	20070680 	.word	0x20070680
   8033c:	20070660 	.word	0x20070660
   80340:	20070678 	.word	0x20070678
   80344:	b60b60b7 	.word	0xb60b60b7
   80348:	20070684 	.word	0x20070684
   8034c:	00000000 	.word	0x00000000

00080350 <valuesCalc>:

void valuesCalc(uint8_t obj){
   80350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80352:	4604      	mov	r4, r0
	calcMidPos();
   80354:	4b1a      	ldr	r3, [pc, #104]	; (803c0 <valuesCalc+0x70>)
   80356:	4798      	blx	r3
	deltaX = objects[obj].x_pos - mid_x;
   80358:	4b1a      	ldr	r3, [pc, #104]	; (803c4 <valuesCalc+0x74>)
   8035a:	f833 7034 	ldrh.w	r7, [r3, r4, lsl #3]
   8035e:	4a1a      	ldr	r2, [pc, #104]	; (803c8 <valuesCalc+0x78>)
   80360:	8812      	ldrh	r2, [r2, #0]
   80362:	1abf      	subs	r7, r7, r2
   80364:	4a19      	ldr	r2, [pc, #100]	; (803cc <valuesCalc+0x7c>)
   80366:	6017      	str	r7, [r2, #0]
	deltaY = objects[obj].y_pos - mid_y;
   80368:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
   8036c:	8860      	ldrh	r0, [r4, #2]
   8036e:	4b18      	ldr	r3, [pc, #96]	; (803d0 <valuesCalc+0x80>)
   80370:	881b      	ldrh	r3, [r3, #0]
   80372:	1ac0      	subs	r0, r0, r3
   80374:	4b17      	ldr	r3, [pc, #92]	; (803d4 <valuesCalc+0x84>)
   80376:	6018      	str	r0, [r3, #0]
	angleRad = atan2(deltaY,deltaX);
   80378:	4e17      	ldr	r6, [pc, #92]	; (803d8 <valuesCalc+0x88>)
   8037a:	47b0      	blx	r6
   8037c:	4604      	mov	r4, r0
   8037e:	460d      	mov	r5, r1
   80380:	4638      	mov	r0, r7
   80382:	47b0      	blx	r6
   80384:	4602      	mov	r2, r0
   80386:	460b      	mov	r3, r1
   80388:	4620      	mov	r0, r4
   8038a:	4629      	mov	r1, r5
   8038c:	4c13      	ldr	r4, [pc, #76]	; (803dc <valuesCalc+0x8c>)
   8038e:	47a0      	blx	r4
   80390:	4b13      	ldr	r3, [pc, #76]	; (803e0 <valuesCalc+0x90>)
   80392:	e9c3 0100 	strd	r0, r1, [r3]
	angle = (angleRad*180)/PI;
   80396:	2200      	movs	r2, #0
   80398:	4b12      	ldr	r3, [pc, #72]	; (803e4 <valuesCalc+0x94>)
   8039a:	4c13      	ldr	r4, [pc, #76]	; (803e8 <valuesCalc+0x98>)
   8039c:	47a0      	blx	r4
   8039e:	a306      	add	r3, pc, #24	; (adr r3, 803b8 <valuesCalc+0x68>)
   803a0:	e9d3 2300 	ldrd	r2, r3, [r3]
   803a4:	4c11      	ldr	r4, [pc, #68]	; (803ec <valuesCalc+0x9c>)
   803a6:	47a0      	blx	r4
   803a8:	4b11      	ldr	r3, [pc, #68]	; (803f0 <valuesCalc+0xa0>)
   803aa:	4798      	blx	r3
   803ac:	4b11      	ldr	r3, [pc, #68]	; (803f4 <valuesCalc+0xa4>)
   803ae:	6018      	str	r0, [r3, #0]
   803b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   803b2:	bf00      	nop
   803b4:	f3af 8000 	nop.w
   803b8:	fc8b007a 	.word	0xfc8b007a
   803bc:	400921fa 	.word	0x400921fa
   803c0:	000802bd 	.word	0x000802bd
   803c4:	20070154 	.word	0x20070154
   803c8:	200705d0 	.word	0x200705d0
   803cc:	2007067c 	.word	0x2007067c
   803d0:	200705d2 	.word	0x200705d2
   803d4:	20070650 	.word	0x20070650
   803d8:	00082e39 	.word	0x00082e39
   803dc:	000811d9 	.word	0x000811d9
   803e0:	20070670 	.word	0x20070670
   803e4:	40668000 	.word	0x40668000
   803e8:	00082f05 	.word	0x00082f05
   803ec:	00083159 	.word	0x00083159
   803f0:	00083439 	.word	0x00083439
   803f4:	20070660 	.word	0x20070660

000803f8 <distanceToPosition>:
	mid_x = x1_pos;
	mid_y = y1_pos;
	
}

double distanceToPosition(uint8_t obj){
   803f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	valuesCalc(obj);
   803fc:	4b14      	ldr	r3, [pc, #80]	; (80450 <distanceToPosition+0x58>)
   803fe:	4798      	blx	r3
	distanceLeft = sqrt(pow(deltaX,2)+pow(deltaY,2));
   80400:	4e14      	ldr	r6, [pc, #80]	; (80454 <distanceToPosition+0x5c>)
   80402:	4b15      	ldr	r3, [pc, #84]	; (80458 <distanceToPosition+0x60>)
   80404:	6818      	ldr	r0, [r3, #0]
   80406:	47b0      	blx	r6
   80408:	4604      	mov	r4, r0
   8040a:	460d      	mov	r5, r1
   8040c:	4b13      	ldr	r3, [pc, #76]	; (8045c <distanceToPosition+0x64>)
   8040e:	6818      	ldr	r0, [r3, #0]
   80410:	47b0      	blx	r6
   80412:	4680      	mov	r8, r0
   80414:	4689      	mov	r9, r1
   80416:	f8df a050 	ldr.w	sl, [pc, #80]	; 80468 <distanceToPosition+0x70>
   8041a:	f8df b050 	ldr.w	fp, [pc, #80]	; 8046c <distanceToPosition+0x74>
   8041e:	4640      	mov	r0, r8
   80420:	4649      	mov	r1, r9
   80422:	4642      	mov	r2, r8
   80424:	464b      	mov	r3, r9
   80426:	47d0      	blx	sl
   80428:	4606      	mov	r6, r0
   8042a:	460f      	mov	r7, r1
   8042c:	4620      	mov	r0, r4
   8042e:	4629      	mov	r1, r5
   80430:	4622      	mov	r2, r4
   80432:	462b      	mov	r3, r5
   80434:	47d0      	blx	sl
   80436:	4602      	mov	r2, r0
   80438:	460b      	mov	r3, r1
   8043a:	4630      	mov	r0, r6
   8043c:	4639      	mov	r1, r7
   8043e:	47d8      	blx	fp
   80440:	4b07      	ldr	r3, [pc, #28]	; (80460 <distanceToPosition+0x68>)
   80442:	4798      	blx	r3
   80444:	4b07      	ldr	r3, [pc, #28]	; (80464 <distanceToPosition+0x6c>)
   80446:	e9c3 0100 	strd	r0, r1, [r3]
	return distanceLeft;
}
   8044a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8044e:	bf00      	nop
   80450:	00080351 	.word	0x00080351
   80454:	00082e39 	.word	0x00082e39
   80458:	2007067c 	.word	0x2007067c
   8045c:	20070650 	.word	0x20070650
   80460:	000811dd 	.word	0x000811dd
   80464:	20070658 	.word	0x20070658
   80468:	00082f05 	.word	0x00082f05
   8046c:	00082ba1 	.word	0x00082ba1

00080470 <updateAngle>:
/*
	Updates the angle of the platform to what it should be according
	to calculated values.
*/
void updateAngle(){
	currentAngle = ((currentAngle - angleVal)+360)%360;
   80470:	4809      	ldr	r0, [pc, #36]	; (80498 <updateAngle+0x28>)
   80472:	6803      	ldr	r3, [r0, #0]
   80474:	4a09      	ldr	r2, [pc, #36]	; (8049c <updateAngle+0x2c>)
   80476:	6811      	ldr	r1, [r2, #0]
   80478:	1a59      	subs	r1, r3, r1
   8047a:	f501 71b4 	add.w	r1, r1, #360	; 0x168
   8047e:	4a08      	ldr	r2, [pc, #32]	; (804a0 <updateAngle+0x30>)
   80480:	fb81 2302 	smull	r2, r3, r1, r2
   80484:	18ca      	adds	r2, r1, r3
   80486:	17cb      	asrs	r3, r1, #31
   80488:	ebc3 2322 	rsb	r3, r3, r2, asr #8
   8048c:	f44f 72b4 	mov.w	r2, #360	; 0x168
   80490:	fb02 1113 	mls	r1, r2, r3, r1
   80494:	6001      	str	r1, [r0, #0]
   80496:	4770      	bx	lr
   80498:	20070150 	.word	0x20070150
   8049c:	20070684 	.word	0x20070684
   804a0:	b60b60b7 	.word	0xb60b60b7
   804a4:	00000000 	.word	0x00000000

000804a8 <updatePos>:
/*
	This function is only used when Dead Reckoning is being used.
	When fetching the location data from an external source instead 
	use "callForData" and update the position!
*/
void updatePos(double hyp){
   804a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   804ac:	b085      	sub	sp, #20
   804ae:	4604      	mov	r4, r0
   804b0:	460d      	mov	r5, r1
	angleRad = currentAngle * PI / 180;
   804b2:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 8058c <updatePos+0xe4>
   804b6:	4b2a      	ldr	r3, [pc, #168]	; (80560 <updatePos+0xb8>)
   804b8:	6818      	ldr	r0, [r3, #0]
   804ba:	47c8      	blx	r9
   804bc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80590 <updatePos+0xe8>
   804c0:	a325      	add	r3, pc, #148	; (adr r3, 80558 <updatePos+0xb0>)
   804c2:	e9d3 2300 	ldrd	r2, r3, [r3]
   804c6:	47c0      	blx	r8
   804c8:	2200      	movs	r2, #0
   804ca:	4b26      	ldr	r3, [pc, #152]	; (80564 <updatePos+0xbc>)
   804cc:	4e26      	ldr	r6, [pc, #152]	; (80568 <updatePos+0xc0>)
   804ce:	47b0      	blx	r6
   804d0:	4606      	mov	r6, r0
   804d2:	460f      	mov	r7, r1
   804d4:	4b25      	ldr	r3, [pc, #148]	; (8056c <updatePos+0xc4>)
   804d6:	e9c3 6700 	strd	r6, r7, [r3]
	mid_x = mid_x+(-(cos(angleRad) * hyp));
   804da:	4b25      	ldr	r3, [pc, #148]	; (80570 <updatePos+0xc8>)
   804dc:	4798      	blx	r3
   804de:	e9cd 0100 	strd	r0, r1, [sp]
   804e2:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 80594 <updatePos+0xec>
   804e6:	f8bb 0000 	ldrh.w	r0, [fp]
   804ea:	47c8      	blx	r9
   804ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
   804f0:	e9dd 0100 	ldrd	r0, r1, [sp]
   804f4:	4622      	mov	r2, r4
   804f6:	462b      	mov	r3, r5
   804f8:	47c0      	blx	r8
   804fa:	4602      	mov	r2, r0
   804fc:	460b      	mov	r3, r1
   804fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   80502:	f8df c094 	ldr.w	ip, [pc, #148]	; 80598 <updatePos+0xf0>
   80506:	47e0      	blx	ip
   80508:	4b1a      	ldr	r3, [pc, #104]	; (80574 <updatePos+0xcc>)
   8050a:	4798      	blx	r3
   8050c:	fa1f fa80 	uxth.w	sl, r0
   80510:	f8ab a000 	strh.w	sl, [fp]
	mid_y = mid_y+(sin(angleRad) * hyp);
   80514:	4630      	mov	r0, r6
   80516:	4639      	mov	r1, r7
   80518:	4b17      	ldr	r3, [pc, #92]	; (80578 <updatePos+0xd0>)
   8051a:	4798      	blx	r3
   8051c:	e9cd 0100 	strd	r0, r1, [sp]
   80520:	4e16      	ldr	r6, [pc, #88]	; (8057c <updatePos+0xd4>)
   80522:	8830      	ldrh	r0, [r6, #0]
   80524:	47c8      	blx	r9
   80526:	e9cd 0102 	strd	r0, r1, [sp, #8]
   8052a:	e9dd 0100 	ldrd	r0, r1, [sp]
   8052e:	4622      	mov	r2, r4
   80530:	462b      	mov	r3, r5
   80532:	47c0      	blx	r8
   80534:	4602      	mov	r2, r0
   80536:	460b      	mov	r3, r1
   80538:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   8053c:	4c10      	ldr	r4, [pc, #64]	; (80580 <updatePos+0xd8>)
   8053e:	47a0      	blx	r4
   80540:	4b0c      	ldr	r3, [pc, #48]	; (80574 <updatePos+0xcc>)
   80542:	4798      	blx	r3
   80544:	b280      	uxth	r0, r0
   80546:	8030      	strh	r0, [r6, #0]
	x1_pos = mid_x;
   80548:	4b0e      	ldr	r3, [pc, #56]	; (80584 <updatePos+0xdc>)
   8054a:	f8a3 a000 	strh.w	sl, [r3]
	y1_pos = mid_y;
   8054e:	4b0e      	ldr	r3, [pc, #56]	; (80588 <updatePos+0xe0>)
   80550:	8018      	strh	r0, [r3, #0]
   80552:	b005      	add	sp, #20
   80554:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80558:	fc8b007a 	.word	0xfc8b007a
   8055c:	400921fa 	.word	0x400921fa
   80560:	20070150 	.word	0x20070150
   80564:	40668000 	.word	0x40668000
   80568:	00083159 	.word	0x00083159
   8056c:	20070670 	.word	0x20070670
   80570:	000810b9 	.word	0x000810b9
   80574:	00083489 	.word	0x00083489
   80578:	00081145 	.word	0x00081145
   8057c:	200705d2 	.word	0x200705d2
   80580:	00082ba1 	.word	0x00082ba1
   80584:	2007014a 	.word	0x2007014a
   80588:	2007014c 	.word	0x2007014c
   8058c:	00082e39 	.word	0x00082e39
   80590:	00082f05 	.word	0x00082f05
   80594:	200705d0 	.word	0x200705d0
   80598:	00082b9d 	.word	0x00082b9d
   8059c:	f3af 8000 	nop.w

000805a0 <pulseCounter_handlerA>:
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   805a0:	4b04      	ldr	r3, [pc, #16]	; (805b4 <pulseCounter_handlerA+0x14>)
   805a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 int totA = 0;
 int totB = 0;
 

void pulseCounter_handlerA(const uint32_t id, const uint32_t index){
	if (ioport_get_pin_level(A))
   805a4:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
   805a8:	d003      	beq.n	805b2 <pulseCounter_handlerA+0x12>
	{
		counterA++;
   805aa:	4b03      	ldr	r3, [pc, #12]	; (805b8 <pulseCounter_handlerA+0x18>)
   805ac:	681a      	ldr	r2, [r3, #0]
   805ae:	3201      	adds	r2, #1
   805b0:	601a      	str	r2, [r3, #0]
   805b2:	4770      	bx	lr
   805b4:	400e1200 	.word	0x400e1200
   805b8:	200705d4 	.word	0x200705d4

000805bc <pulseCounter_handlerB>:
   805bc:	4b04      	ldr	r3, [pc, #16]	; (805d0 <pulseCounter_handlerB+0x14>)
   805be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	}

}

void pulseCounter_handlerB(const uint32_t id, const uint32_t index){
	if (ioport_get_pin_level(B))
   805c0:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   805c4:	d003      	beq.n	805ce <pulseCounter_handlerB+0x12>
	{
		counterB++;
   805c6:	4b03      	ldr	r3, [pc, #12]	; (805d4 <pulseCounter_handlerB+0x18>)
   805c8:	681a      	ldr	r2, [r3, #0]
   805ca:	3201      	adds	r2, #1
   805cc:	601a      	str	r2, [r3, #0]
   805ce:	4770      	bx	lr
   805d0:	400e1200 	.word	0x400e1200
   805d4:	200705d8 	.word	0x200705d8

000805d8 <pulseCounter_configA>:
	}
	
}

void pulseCounter_configA(uint32_t ul_id, Pio *p_pio, const uint32_t ul_mask){
   805d8:	b570      	push	{r4, r5, r6, lr}
   805da:	b082      	sub	sp, #8
   805dc:	4606      	mov	r6, r0
   805de:	460d      	mov	r5, r1
   805e0:	4614      	mov	r4, r2
	pmc_set_writeprotect(false);
   805e2:	2000      	movs	r0, #0
   805e4:	4b0d      	ldr	r3, [pc, #52]	; (8061c <pulseCounter_configA+0x44>)
   805e6:	4798      	blx	r3
	pmc_enable_periph_clk(ul_id);
   805e8:	4630      	mov	r0, r6
   805ea:	4b0d      	ldr	r3, [pc, #52]	; (80620 <pulseCounter_configA+0x48>)
   805ec:	4798      	blx	r3
	//pio_set_output(p_pio, ul_mask, LOW, DISABLE, ENABLE);
	pio_set_input(p_pio, ul_mask, PIO_PULLUP);
   805ee:	4628      	mov	r0, r5
   805f0:	4621      	mov	r1, r4
   805f2:	2201      	movs	r2, #1
   805f4:	4b0b      	ldr	r3, [pc, #44]	; (80624 <pulseCounter_configA+0x4c>)
   805f6:	4798      	blx	r3
	pio_handler_set(p_pio, ul_id, ul_mask, PIO_IT_EDGE, pulseCounter_handlerA);
   805f8:	4b0b      	ldr	r3, [pc, #44]	; (80628 <pulseCounter_configA+0x50>)
   805fa:	9300      	str	r3, [sp, #0]
   805fc:	4628      	mov	r0, r5
   805fe:	4631      	mov	r1, r6
   80600:	4622      	mov	r2, r4
   80602:	2340      	movs	r3, #64	; 0x40
   80604:	4e09      	ldr	r6, [pc, #36]	; (8062c <pulseCounter_configA+0x54>)
   80606:	47b0      	blx	r6
	pio_enable_interrupt(p_pio, ul_mask);
   80608:	4628      	mov	r0, r5
   8060a:	4621      	mov	r1, r4
   8060c:	4b08      	ldr	r3, [pc, #32]	; (80630 <pulseCounter_configA+0x58>)
   8060e:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   80610:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   80614:	4b07      	ldr	r3, [pc, #28]	; (80634 <pulseCounter_configA+0x5c>)
   80616:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOC_IRQn);
}
   80618:	b002      	add	sp, #8
   8061a:	bd70      	pop	{r4, r5, r6, pc}
   8061c:	00080b49 	.word	0x00080b49
   80620:	00080af1 	.word	0x00080af1
   80624:	000807b5 	.word	0x000807b5
   80628:	000805a1 	.word	0x000805a1
   8062c:	0008097d 	.word	0x0008097d
   80630:	00080841 	.word	0x00080841
   80634:	e000e100 	.word	0xe000e100

00080638 <pulseCounter_configB>:

void pulseCounter_configB(uint32_t ul_id, Pio *p_pio, const uint32_t ul_mask){
   80638:	b570      	push	{r4, r5, r6, lr}
   8063a:	b082      	sub	sp, #8
   8063c:	4606      	mov	r6, r0
   8063e:	460d      	mov	r5, r1
   80640:	4614      	mov	r4, r2
	pmc_set_writeprotect(false);
   80642:	2000      	movs	r0, #0
   80644:	4b0d      	ldr	r3, [pc, #52]	; (8067c <pulseCounter_configB+0x44>)
   80646:	4798      	blx	r3
	pmc_enable_periph_clk(ul_id);
   80648:	4630      	mov	r0, r6
   8064a:	4b0d      	ldr	r3, [pc, #52]	; (80680 <pulseCounter_configB+0x48>)
   8064c:	4798      	blx	r3
	//pio_set_output(p_pio, ul_mask, LOW, DISABLE, ENABLE);
	pio_set_input(p_pio, ul_mask, PIO_PULLUP);
   8064e:	4628      	mov	r0, r5
   80650:	4621      	mov	r1, r4
   80652:	2201      	movs	r2, #1
   80654:	4b0b      	ldr	r3, [pc, #44]	; (80684 <pulseCounter_configB+0x4c>)
   80656:	4798      	blx	r3
	pio_handler_set(p_pio, ul_id, ul_mask, PIO_IT_EDGE, pulseCounter_handlerB);
   80658:	4b0b      	ldr	r3, [pc, #44]	; (80688 <pulseCounter_configB+0x50>)
   8065a:	9300      	str	r3, [sp, #0]
   8065c:	4628      	mov	r0, r5
   8065e:	4631      	mov	r1, r6
   80660:	4622      	mov	r2, r4
   80662:	2340      	movs	r3, #64	; 0x40
   80664:	4e09      	ldr	r6, [pc, #36]	; (8068c <pulseCounter_configB+0x54>)
   80666:	47b0      	blx	r6
	pio_enable_interrupt(p_pio, ul_mask);
   80668:	4628      	mov	r0, r5
   8066a:	4621      	mov	r1, r4
   8066c:	4b08      	ldr	r3, [pc, #32]	; (80690 <pulseCounter_configB+0x58>)
   8066e:	4798      	blx	r3
   80670:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   80674:	4b07      	ldr	r3, [pc, #28]	; (80694 <pulseCounter_configB+0x5c>)
   80676:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOC_IRQn);
   80678:	b002      	add	sp, #8
   8067a:	bd70      	pop	{r4, r5, r6, pc}
   8067c:	00080b49 	.word	0x00080b49
   80680:	00080af1 	.word	0x00080af1
   80684:	000807b5 	.word	0x000807b5
   80688:	000805bd 	.word	0x000805bd
   8068c:	0008097d 	.word	0x0008097d
   80690:	00080841 	.word	0x00080841
   80694:	e000e100 	.word	0xe000e100

00080698 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80698:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   8069a:	480e      	ldr	r0, [pc, #56]	; (806d4 <sysclk_init+0x3c>)
   8069c:	4b0e      	ldr	r3, [pc, #56]	; (806d8 <sysclk_init+0x40>)
   8069e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   806a0:	2000      	movs	r0, #0
   806a2:	213e      	movs	r1, #62	; 0x3e
   806a4:	4b0d      	ldr	r3, [pc, #52]	; (806dc <sysclk_init+0x44>)
   806a6:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   806a8:	4c0d      	ldr	r4, [pc, #52]	; (806e0 <sysclk_init+0x48>)
   806aa:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   806ac:	2800      	cmp	r0, #0
   806ae:	d0fc      	beq.n	806aa <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   806b0:	4b0c      	ldr	r3, [pc, #48]	; (806e4 <sysclk_init+0x4c>)
   806b2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   806b4:	4a0c      	ldr	r2, [pc, #48]	; (806e8 <sysclk_init+0x50>)
   806b6:	4b0d      	ldr	r3, [pc, #52]	; (806ec <sysclk_init+0x54>)
   806b8:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   806ba:	4c0d      	ldr	r4, [pc, #52]	; (806f0 <sysclk_init+0x58>)
   806bc:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   806be:	2800      	cmp	r0, #0
   806c0:	d0fc      	beq.n	806bc <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   806c2:	2010      	movs	r0, #16
   806c4:	4b0b      	ldr	r3, [pc, #44]	; (806f4 <sysclk_init+0x5c>)
   806c6:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   806c8:	4b0b      	ldr	r3, [pc, #44]	; (806f8 <sysclk_init+0x60>)
   806ca:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   806cc:	4801      	ldr	r0, [pc, #4]	; (806d4 <sysclk_init+0x3c>)
   806ce:	4b02      	ldr	r3, [pc, #8]	; (806d8 <sysclk_init+0x40>)
   806d0:	4798      	blx	r3
   806d2:	bd10      	pop	{r4, pc}
   806d4:	0501bd00 	.word	0x0501bd00
   806d8:	200700b1 	.word	0x200700b1
   806dc:	00080a6d 	.word	0x00080a6d
   806e0:	00080ac1 	.word	0x00080ac1
   806e4:	00080ad1 	.word	0x00080ad1
   806e8:	200d3f01 	.word	0x200d3f01
   806ec:	400e0600 	.word	0x400e0600
   806f0:	00080ae1 	.word	0x00080ae1
   806f4:	00080a09 	.word	0x00080a09
   806f8:	00080c21 	.word	0x00080c21

000806fc <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   806fc:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   806fe:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80702:	4b16      	ldr	r3, [pc, #88]	; (8075c <board_init+0x60>)
   80704:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80706:	200b      	movs	r0, #11
   80708:	4c15      	ldr	r4, [pc, #84]	; (80760 <board_init+0x64>)
   8070a:	47a0      	blx	r4
   8070c:	200c      	movs	r0, #12
   8070e:	47a0      	blx	r4
   80710:	200d      	movs	r0, #13
   80712:	47a0      	blx	r4
   80714:	200e      	movs	r0, #14
   80716:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80718:	203b      	movs	r0, #59	; 0x3b
   8071a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8071e:	4c11      	ldr	r4, [pc, #68]	; (80764 <board_init+0x68>)
   80720:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   80722:	2055      	movs	r0, #85	; 0x55
   80724:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80728:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   8072a:	2056      	movs	r0, #86	; 0x56
   8072c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80730:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   80732:	2068      	movs	r0, #104	; 0x68
   80734:	490c      	ldr	r1, [pc, #48]	; (80768 <board_init+0x6c>)
   80736:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   80738:	205c      	movs	r0, #92	; 0x5c
   8073a:	490c      	ldr	r1, [pc, #48]	; (8076c <board_init+0x70>)
   8073c:	47a0      	blx	r4
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
   8073e:	4b0c      	ldr	r3, [pc, #48]	; (80770 <board_init+0x74>)
   80740:	f44f 5240 	mov.w	r2, #12288	; 0x3000
   80744:	661a      	str	r2, [r3, #96]	; 0x60
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   80746:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
   80748:	625a      	str	r2, [r3, #36]	; 0x24
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   8074a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
   8074e:	6f19      	ldr	r1, [r3, #112]	; 0x70
   80750:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
   80754:	6719      	str	r1, [r3, #112]	; 0x70
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   80756:	605a      	str	r2, [r3, #4]
   80758:	bd10      	pop	{r4, pc}
   8075a:	bf00      	nop
   8075c:	400e1a50 	.word	0x400e1a50
   80760:	00080af1 	.word	0x00080af1
   80764:	00080851 	.word	0x00080851
   80768:	28000079 	.word	0x28000079
   8076c:	28000001 	.word	0x28000001
   80770:	400e0e00 	.word	0x400e0e00

00080774 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80774:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80776:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   8077a:	d016      	beq.n	807aa <pio_set_peripheral+0x36>
   8077c:	d804      	bhi.n	80788 <pio_set_peripheral+0x14>
   8077e:	b1c1      	cbz	r1, 807b2 <pio_set_peripheral+0x3e>
   80780:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80784:	d00a      	beq.n	8079c <pio_set_peripheral+0x28>
   80786:	e013      	b.n	807b0 <pio_set_peripheral+0x3c>
   80788:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   8078c:	d011      	beq.n	807b2 <pio_set_peripheral+0x3e>
   8078e:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80792:	d00e      	beq.n	807b2 <pio_set_peripheral+0x3e>
   80794:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80798:	d10a      	bne.n	807b0 <pio_set_peripheral+0x3c>
   8079a:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   8079c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   8079e:	6f01      	ldr	r1, [r0, #112]	; 0x70
   807a0:	400b      	ands	r3, r1
   807a2:	ea23 0302 	bic.w	r3, r3, r2
   807a6:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   807a8:	e002      	b.n	807b0 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   807aa:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   807ac:	4313      	orrs	r3, r2
   807ae:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   807b0:	6042      	str	r2, [r0, #4]
   807b2:	4770      	bx	lr

000807b4 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   807b4:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   807b6:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   807ba:	bf14      	ite	ne
   807bc:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   807be:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   807c0:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   807c4:	bf14      	ite	ne
   807c6:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   807c8:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   807ca:	f012 0f02 	tst.w	r2, #2
   807ce:	d002      	beq.n	807d6 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   807d0:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   807d4:	e004      	b.n	807e0 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   807d6:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   807da:	bf18      	it	ne
   807dc:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   807e0:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   807e2:	6001      	str	r1, [r0, #0]
   807e4:	4770      	bx	lr
   807e6:	bf00      	nop

000807e8 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   807e8:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   807ea:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   807ec:	9c01      	ldr	r4, [sp, #4]
   807ee:	b10c      	cbz	r4, 807f4 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   807f0:	6641      	str	r1, [r0, #100]	; 0x64
   807f2:	e000      	b.n	807f6 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   807f4:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   807f6:	b10b      	cbz	r3, 807fc <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   807f8:	6501      	str	r1, [r0, #80]	; 0x50
   807fa:	e000      	b.n	807fe <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   807fc:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   807fe:	b10a      	cbz	r2, 80804 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   80800:	6301      	str	r1, [r0, #48]	; 0x30
   80802:	e000      	b.n	80806 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   80804:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   80806:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80808:	6001      	str	r1, [r0, #0]
}
   8080a:	f85d 4b04 	ldr.w	r4, [sp], #4
   8080e:	4770      	bx	lr

00080810 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
   80810:	f012 0f10 	tst.w	r2, #16
   80814:	d010      	beq.n	80838 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
   80816:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
   8081a:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
   8081e:	bf14      	ite	ne
   80820:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
   80824:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
   80828:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
   8082c:	bf14      	ite	ne
   8082e:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
   80832:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   80836:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
   80838:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   8083c:	4770      	bx	lr
   8083e:	bf00      	nop

00080840 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
   80840:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
   80842:	6401      	str	r1, [r0, #64]	; 0x40
   80844:	4770      	bx	lr
   80846:	bf00      	nop

00080848 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   80848:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   8084a:	4770      	bx	lr

0008084c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   8084c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   8084e:	4770      	bx	lr

00080850 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80850:	b570      	push	{r4, r5, r6, lr}
   80852:	b082      	sub	sp, #8
   80854:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80856:	0944      	lsrs	r4, r0, #5
   80858:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   8085c:	f204 7407 	addw	r4, r4, #1799	; 0x707
   80860:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80862:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   80866:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   8086a:	d030      	beq.n	808ce <pio_configure_pin+0x7e>
   8086c:	d806      	bhi.n	8087c <pio_configure_pin+0x2c>
   8086e:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80872:	d00a      	beq.n	8088a <pio_configure_pin+0x3a>
   80874:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80878:	d018      	beq.n	808ac <pio_configure_pin+0x5c>
   8087a:	e049      	b.n	80910 <pio_configure_pin+0xc0>
   8087c:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80880:	d030      	beq.n	808e4 <pio_configure_pin+0x94>
   80882:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80886:	d02d      	beq.n	808e4 <pio_configure_pin+0x94>
   80888:	e042      	b.n	80910 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   8088a:	f000 001f 	and.w	r0, r0, #31
   8088e:	2401      	movs	r4, #1
   80890:	4084      	lsls	r4, r0
   80892:	4630      	mov	r0, r6
   80894:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80898:	4622      	mov	r2, r4
   8089a:	4b1f      	ldr	r3, [pc, #124]	; (80918 <pio_configure_pin+0xc8>)
   8089c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8089e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   808a2:	bf14      	ite	ne
   808a4:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   808a6:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   808a8:	2001      	movs	r0, #1
   808aa:	e032      	b.n	80912 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   808ac:	f000 001f 	and.w	r0, r0, #31
   808b0:	2401      	movs	r4, #1
   808b2:	4084      	lsls	r4, r0
   808b4:	4630      	mov	r0, r6
   808b6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   808ba:	4622      	mov	r2, r4
   808bc:	4b16      	ldr	r3, [pc, #88]	; (80918 <pio_configure_pin+0xc8>)
   808be:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   808c0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   808c4:	bf14      	ite	ne
   808c6:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   808c8:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   808ca:	2001      	movs	r0, #1
   808cc:	e021      	b.n	80912 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   808ce:	f000 011f 	and.w	r1, r0, #31
   808d2:	2401      	movs	r4, #1
   808d4:	4630      	mov	r0, r6
   808d6:	fa04 f101 	lsl.w	r1, r4, r1
   808da:	462a      	mov	r2, r5
   808dc:	4b0f      	ldr	r3, [pc, #60]	; (8091c <pio_configure_pin+0xcc>)
   808de:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   808e0:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   808e2:	e016      	b.n	80912 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   808e4:	f000 011f 	and.w	r1, r0, #31
   808e8:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   808ea:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   808ee:	ea05 0304 	and.w	r3, r5, r4
   808f2:	9300      	str	r3, [sp, #0]
   808f4:	4630      	mov	r0, r6
   808f6:	fa04 f101 	lsl.w	r1, r4, r1
   808fa:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   808fe:	bf14      	ite	ne
   80900:	2200      	movne	r2, #0
   80902:	2201      	moveq	r2, #1
   80904:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80908:	4d05      	ldr	r5, [pc, #20]	; (80920 <pio_configure_pin+0xd0>)
   8090a:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   8090c:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   8090e:	e000      	b.n	80912 <pio_configure_pin+0xc2>

	default:
		return 0;
   80910:	2000      	movs	r0, #0
	}

	return 1;
}
   80912:	b002      	add	sp, #8
   80914:	bd70      	pop	{r4, r5, r6, pc}
   80916:	bf00      	nop
   80918:	00080775 	.word	0x00080775
   8091c:	000807b5 	.word	0x000807b5
   80920:	000807e9 	.word	0x000807e9

00080924 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80924:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80928:	4604      	mov	r4, r0
   8092a:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   8092c:	4b10      	ldr	r3, [pc, #64]	; (80970 <pio_handler_process+0x4c>)
   8092e:	4798      	blx	r3
   80930:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   80932:	4620      	mov	r0, r4
   80934:	4b0f      	ldr	r3, [pc, #60]	; (80974 <pio_handler_process+0x50>)
   80936:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80938:	4005      	ands	r5, r0
   8093a:	d017      	beq.n	8096c <pio_handler_process+0x48>
   8093c:	4f0e      	ldr	r7, [pc, #56]	; (80978 <pio_handler_process+0x54>)
   8093e:	f107 040c 	add.w	r4, r7, #12
   80942:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80944:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   80948:	42b3      	cmp	r3, r6
   8094a:	d10a      	bne.n	80962 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   8094c:	f854 1c08 	ldr.w	r1, [r4, #-8]
   80950:	4229      	tst	r1, r5
   80952:	d006      	beq.n	80962 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80954:	6823      	ldr	r3, [r4, #0]
   80956:	4630      	mov	r0, r6
   80958:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   8095a:	f854 3c08 	ldr.w	r3, [r4, #-8]
   8095e:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   80962:	42bc      	cmp	r4, r7
   80964:	d002      	beq.n	8096c <pio_handler_process+0x48>
   80966:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   80968:	2d00      	cmp	r5, #0
   8096a:	d1eb      	bne.n	80944 <pio_handler_process+0x20>
   8096c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80970:	00080849 	.word	0x00080849
   80974:	0008084d 	.word	0x0008084d
   80978:	200705e0 	.word	0x200705e0

0008097c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
   8097c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   8097e:	4c0b      	ldr	r4, [pc, #44]	; (809ac <pio_handler_set+0x30>)
   80980:	6824      	ldr	r4, [r4, #0]
   80982:	2c06      	cmp	r4, #6
   80984:	d810      	bhi.n	809a8 <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
   80986:	4f0a      	ldr	r7, [pc, #40]	; (809b0 <pio_handler_set+0x34>)
   80988:	0126      	lsls	r6, r4, #4
   8098a:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
   8098c:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
   8098e:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
   80990:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
   80992:	9906      	ldr	r1, [sp, #24]
   80994:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
   80996:	3401      	adds	r4, #1
   80998:	4904      	ldr	r1, [pc, #16]	; (809ac <pio_handler_set+0x30>)
   8099a:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   8099c:	4611      	mov	r1, r2
   8099e:	461a      	mov	r2, r3
   809a0:	4b04      	ldr	r3, [pc, #16]	; (809b4 <pio_handler_set+0x38>)
   809a2:	4798      	blx	r3

	return 0;
   809a4:	2000      	movs	r0, #0
   809a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
   809a8:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
   809aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   809ac:	200705dc 	.word	0x200705dc
   809b0:	200705e0 	.word	0x200705e0
   809b4:	00080811 	.word	0x00080811

000809b8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   809b8:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   809ba:	4802      	ldr	r0, [pc, #8]	; (809c4 <PIOA_Handler+0xc>)
   809bc:	210b      	movs	r1, #11
   809be:	4b02      	ldr	r3, [pc, #8]	; (809c8 <PIOA_Handler+0x10>)
   809c0:	4798      	blx	r3
   809c2:	bd08      	pop	{r3, pc}
   809c4:	400e0e00 	.word	0x400e0e00
   809c8:	00080925 	.word	0x00080925

000809cc <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   809cc:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   809ce:	4802      	ldr	r0, [pc, #8]	; (809d8 <PIOB_Handler+0xc>)
   809d0:	210c      	movs	r1, #12
   809d2:	4b02      	ldr	r3, [pc, #8]	; (809dc <PIOB_Handler+0x10>)
   809d4:	4798      	blx	r3
   809d6:	bd08      	pop	{r3, pc}
   809d8:	400e1000 	.word	0x400e1000
   809dc:	00080925 	.word	0x00080925

000809e0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   809e0:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   809e2:	4802      	ldr	r0, [pc, #8]	; (809ec <PIOC_Handler+0xc>)
   809e4:	210d      	movs	r1, #13
   809e6:	4b02      	ldr	r3, [pc, #8]	; (809f0 <PIOC_Handler+0x10>)
   809e8:	4798      	blx	r3
   809ea:	bd08      	pop	{r3, pc}
   809ec:	400e1200 	.word	0x400e1200
   809f0:	00080925 	.word	0x00080925

000809f4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   809f4:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   809f6:	4802      	ldr	r0, [pc, #8]	; (80a00 <PIOD_Handler+0xc>)
   809f8:	210e      	movs	r1, #14
   809fa:	4b02      	ldr	r3, [pc, #8]	; (80a04 <PIOD_Handler+0x10>)
   809fc:	4798      	blx	r3
   809fe:	bd08      	pop	{r3, pc}
   80a00:	400e1400 	.word	0x400e1400
   80a04:	00080925 	.word	0x00080925

00080a08 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80a08:	4b17      	ldr	r3, [pc, #92]	; (80a68 <pmc_switch_mck_to_pllack+0x60>)
   80a0a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80a0c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   80a10:	4310      	orrs	r0, r2
   80a12:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80a14:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80a16:	f013 0f08 	tst.w	r3, #8
   80a1a:	d109      	bne.n	80a30 <pmc_switch_mck_to_pllack+0x28>
   80a1c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80a20:	4911      	ldr	r1, [pc, #68]	; (80a68 <pmc_switch_mck_to_pllack+0x60>)
   80a22:	e001      	b.n	80a28 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80a24:	3b01      	subs	r3, #1
   80a26:	d019      	beq.n	80a5c <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80a28:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80a2a:	f012 0f08 	tst.w	r2, #8
   80a2e:	d0f9      	beq.n	80a24 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80a30:	4b0d      	ldr	r3, [pc, #52]	; (80a68 <pmc_switch_mck_to_pllack+0x60>)
   80a32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80a34:	f022 0203 	bic.w	r2, r2, #3
   80a38:	f042 0202 	orr.w	r2, r2, #2
   80a3c:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80a3e:	6e98      	ldr	r0, [r3, #104]	; 0x68
   80a40:	f010 0008 	ands.w	r0, r0, #8
   80a44:	d10c      	bne.n	80a60 <pmc_switch_mck_to_pllack+0x58>
   80a46:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80a4a:	4907      	ldr	r1, [pc, #28]	; (80a68 <pmc_switch_mck_to_pllack+0x60>)
   80a4c:	e001      	b.n	80a52 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80a4e:	3b01      	subs	r3, #1
   80a50:	d008      	beq.n	80a64 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80a52:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80a54:	f012 0f08 	tst.w	r2, #8
   80a58:	d0f9      	beq.n	80a4e <pmc_switch_mck_to_pllack+0x46>
   80a5a:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80a5c:	2001      	movs	r0, #1
   80a5e:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   80a60:	2000      	movs	r0, #0
   80a62:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80a64:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   80a66:	4770      	bx	lr
   80a68:	400e0600 	.word	0x400e0600

00080a6c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80a6c:	b138      	cbz	r0, 80a7e <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80a6e:	4911      	ldr	r1, [pc, #68]	; (80ab4 <pmc_switch_mainck_to_xtal+0x48>)
   80a70:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   80a72:	4a11      	ldr	r2, [pc, #68]	; (80ab8 <pmc_switch_mainck_to_xtal+0x4c>)
   80a74:	401a      	ands	r2, r3
   80a76:	4b11      	ldr	r3, [pc, #68]	; (80abc <pmc_switch_mainck_to_xtal+0x50>)
   80a78:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80a7a:	620b      	str	r3, [r1, #32]
   80a7c:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80a7e:	4a0d      	ldr	r2, [pc, #52]	; (80ab4 <pmc_switch_mainck_to_xtal+0x48>)
   80a80:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80a82:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80a86:	f023 0303 	bic.w	r3, r3, #3
   80a8a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80a8e:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   80a92:	0209      	lsls	r1, r1, #8
   80a94:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80a96:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80a98:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80a9a:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80a9c:	f013 0f01 	tst.w	r3, #1
   80aa0:	d0fb      	beq.n	80a9a <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   80aa2:	4a04      	ldr	r2, [pc, #16]	; (80ab4 <pmc_switch_mainck_to_xtal+0x48>)
   80aa4:	6a13      	ldr	r3, [r2, #32]
   80aa6:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   80aaa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80aae:	6213      	str	r3, [r2, #32]
   80ab0:	4770      	bx	lr
   80ab2:	bf00      	nop
   80ab4:	400e0600 	.word	0x400e0600
   80ab8:	fec8fffc 	.word	0xfec8fffc
   80abc:	01370002 	.word	0x01370002

00080ac0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   80ac0:	4b02      	ldr	r3, [pc, #8]	; (80acc <pmc_osc_is_ready_mainck+0xc>)
   80ac2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80ac4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   80ac8:	4770      	bx	lr
   80aca:	bf00      	nop
   80acc:	400e0600 	.word	0x400e0600

00080ad0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80ad0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80ad4:	4b01      	ldr	r3, [pc, #4]	; (80adc <pmc_disable_pllack+0xc>)
   80ad6:	629a      	str	r2, [r3, #40]	; 0x28
   80ad8:	4770      	bx	lr
   80ada:	bf00      	nop
   80adc:	400e0600 	.word	0x400e0600

00080ae0 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   80ae0:	4b02      	ldr	r3, [pc, #8]	; (80aec <pmc_is_locked_pllack+0xc>)
   80ae2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80ae4:	f000 0002 	and.w	r0, r0, #2
   80ae8:	4770      	bx	lr
   80aea:	bf00      	nop
   80aec:	400e0600 	.word	0x400e0600

00080af0 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80af0:	282c      	cmp	r0, #44	; 0x2c
   80af2:	d820      	bhi.n	80b36 <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   80af4:	281f      	cmp	r0, #31
   80af6:	d80d      	bhi.n	80b14 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80af8:	4b12      	ldr	r3, [pc, #72]	; (80b44 <pmc_enable_periph_clk+0x54>)
   80afa:	699a      	ldr	r2, [r3, #24]
   80afc:	2301      	movs	r3, #1
   80afe:	4083      	lsls	r3, r0
   80b00:	401a      	ands	r2, r3
   80b02:	4293      	cmp	r3, r2
   80b04:	d019      	beq.n	80b3a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   80b06:	2301      	movs	r3, #1
   80b08:	fa03 f000 	lsl.w	r0, r3, r0
   80b0c:	4b0d      	ldr	r3, [pc, #52]	; (80b44 <pmc_enable_periph_clk+0x54>)
   80b0e:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80b10:	2000      	movs	r0, #0
   80b12:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80b14:	4b0b      	ldr	r3, [pc, #44]	; (80b44 <pmc_enable_periph_clk+0x54>)
   80b16:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
   80b1a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80b1c:	2301      	movs	r3, #1
   80b1e:	4083      	lsls	r3, r0
   80b20:	401a      	ands	r2, r3
   80b22:	4293      	cmp	r3, r2
   80b24:	d00b      	beq.n	80b3e <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   80b26:	2301      	movs	r3, #1
   80b28:	fa03 f000 	lsl.w	r0, r3, r0
   80b2c:	4b05      	ldr	r3, [pc, #20]	; (80b44 <pmc_enable_periph_clk+0x54>)
   80b2e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   80b32:	2000      	movs	r0, #0
   80b34:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   80b36:	2001      	movs	r0, #1
   80b38:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80b3a:	2000      	movs	r0, #0
   80b3c:	4770      	bx	lr
   80b3e:	2000      	movs	r0, #0
}
   80b40:	4770      	bx	lr
   80b42:	bf00      	nop
   80b44:	400e0600 	.word	0x400e0600

00080b48 <pmc_set_writeprotect>:
 *
 * \param ul_enable 1 to enable, 0 to disable.
 */
void pmc_set_writeprotect(uint32_t ul_enable)
{
	if (ul_enable) {
   80b48:	b120      	cbz	r0, 80b54 <pmc_set_writeprotect+0xc>
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD | PMC_WPMR_WPEN;
   80b4a:	4a05      	ldr	r2, [pc, #20]	; (80b60 <pmc_set_writeprotect+0x18>)
   80b4c:	4b05      	ldr	r3, [pc, #20]	; (80b64 <pmc_set_writeprotect+0x1c>)
   80b4e:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   80b52:	4770      	bx	lr
	} else {
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD;
   80b54:	4a04      	ldr	r2, [pc, #16]	; (80b68 <pmc_set_writeprotect+0x20>)
   80b56:	4b03      	ldr	r3, [pc, #12]	; (80b64 <pmc_set_writeprotect+0x1c>)
   80b58:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   80b5c:	4770      	bx	lr
   80b5e:	bf00      	nop
   80b60:	504d4301 	.word	0x504d4301
   80b64:	400e0600 	.word	0x400e0600
   80b68:	504d4300 	.word	0x504d4300

00080b6c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80b6c:	e7fe      	b.n	80b6c <Dummy_Handler>
   80b6e:	bf00      	nop

00080b70 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80b70:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80b72:	4b1e      	ldr	r3, [pc, #120]	; (80bec <Reset_Handler+0x7c>)
   80b74:	4a1e      	ldr	r2, [pc, #120]	; (80bf0 <Reset_Handler+0x80>)
   80b76:	429a      	cmp	r2, r3
   80b78:	d003      	beq.n	80b82 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   80b7a:	4b1e      	ldr	r3, [pc, #120]	; (80bf4 <Reset_Handler+0x84>)
   80b7c:	4a1b      	ldr	r2, [pc, #108]	; (80bec <Reset_Handler+0x7c>)
   80b7e:	429a      	cmp	r2, r3
   80b80:	d304      	bcc.n	80b8c <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80b82:	4b1d      	ldr	r3, [pc, #116]	; (80bf8 <Reset_Handler+0x88>)
   80b84:	4a1d      	ldr	r2, [pc, #116]	; (80bfc <Reset_Handler+0x8c>)
   80b86:	429a      	cmp	r2, r3
   80b88:	d30f      	bcc.n	80baa <Reset_Handler+0x3a>
   80b8a:	e01a      	b.n	80bc2 <Reset_Handler+0x52>
   80b8c:	4b1c      	ldr	r3, [pc, #112]	; (80c00 <Reset_Handler+0x90>)
   80b8e:	4c1d      	ldr	r4, [pc, #116]	; (80c04 <Reset_Handler+0x94>)
   80b90:	1ae4      	subs	r4, r4, r3
   80b92:	f024 0403 	bic.w	r4, r4, #3
   80b96:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80b98:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   80b9a:	4814      	ldr	r0, [pc, #80]	; (80bec <Reset_Handler+0x7c>)
   80b9c:	4914      	ldr	r1, [pc, #80]	; (80bf0 <Reset_Handler+0x80>)
   80b9e:	585a      	ldr	r2, [r3, r1]
   80ba0:	501a      	str	r2, [r3, r0]
   80ba2:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80ba4:	42a3      	cmp	r3, r4
   80ba6:	d1fa      	bne.n	80b9e <Reset_Handler+0x2e>
   80ba8:	e7eb      	b.n	80b82 <Reset_Handler+0x12>
   80baa:	4b17      	ldr	r3, [pc, #92]	; (80c08 <Reset_Handler+0x98>)
   80bac:	4917      	ldr	r1, [pc, #92]	; (80c0c <Reset_Handler+0x9c>)
   80bae:	1ac9      	subs	r1, r1, r3
   80bb0:	f021 0103 	bic.w	r1, r1, #3
   80bb4:	1d1a      	adds	r2, r3, #4
   80bb6:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   80bb8:	2200      	movs	r2, #0
   80bba:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80bbe:	428b      	cmp	r3, r1
   80bc0:	d1fb      	bne.n	80bba <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80bc2:	4a13      	ldr	r2, [pc, #76]	; (80c10 <Reset_Handler+0xa0>)
   80bc4:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   80bc8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   80bcc:	4911      	ldr	r1, [pc, #68]	; (80c14 <Reset_Handler+0xa4>)
   80bce:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80bd0:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   80bd4:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   80bd8:	d203      	bcs.n	80be2 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80bda:	688a      	ldr	r2, [r1, #8]
   80bdc:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80be0:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80be2:	4b0d      	ldr	r3, [pc, #52]	; (80c18 <Reset_Handler+0xa8>)
   80be4:	4798      	blx	r3

	/* Branch to main function */
	main();
   80be6:	4b0d      	ldr	r3, [pc, #52]	; (80c1c <Reset_Handler+0xac>)
   80be8:	4798      	blx	r3
   80bea:	e7fe      	b.n	80bea <Reset_Handler+0x7a>
   80bec:	20070000 	.word	0x20070000
   80bf0:	00083e54 	.word	0x00083e54
   80bf4:	200705ac 	.word	0x200705ac
   80bf8:	20070688 	.word	0x20070688
   80bfc:	200705b0 	.word	0x200705b0
   80c00:	20070004 	.word	0x20070004
   80c04:	200705af 	.word	0x200705af
   80c08:	200705ac 	.word	0x200705ac
   80c0c:	20070683 	.word	0x20070683
   80c10:	00080000 	.word	0x00080000
   80c14:	e000ed00 	.word	0xe000ed00
   80c18:	00083a95 	.word	0x00083a95
   80c1c:	00080f01 	.word	0x00080f01

00080c20 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80c20:	4b3e      	ldr	r3, [pc, #248]	; (80d1c <SystemCoreClockUpdate+0xfc>)
   80c22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80c24:	f003 0303 	and.w	r3, r3, #3
   80c28:	2b03      	cmp	r3, #3
   80c2a:	d85f      	bhi.n	80cec <SystemCoreClockUpdate+0xcc>
   80c2c:	e8df f003 	tbb	[pc, r3]
   80c30:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80c34:	4b3a      	ldr	r3, [pc, #232]	; (80d20 <SystemCoreClockUpdate+0x100>)
   80c36:	695b      	ldr	r3, [r3, #20]
   80c38:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80c3c:	bf14      	ite	ne
   80c3e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80c42:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80c46:	4b37      	ldr	r3, [pc, #220]	; (80d24 <SystemCoreClockUpdate+0x104>)
   80c48:	601a      	str	r2, [r3, #0]
   80c4a:	e04f      	b.n	80cec <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80c4c:	4b33      	ldr	r3, [pc, #204]	; (80d1c <SystemCoreClockUpdate+0xfc>)
   80c4e:	6a1b      	ldr	r3, [r3, #32]
   80c50:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80c54:	d003      	beq.n	80c5e <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80c56:	4a34      	ldr	r2, [pc, #208]	; (80d28 <SystemCoreClockUpdate+0x108>)
   80c58:	4b32      	ldr	r3, [pc, #200]	; (80d24 <SystemCoreClockUpdate+0x104>)
   80c5a:	601a      	str	r2, [r3, #0]
   80c5c:	e046      	b.n	80cec <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80c5e:	4a33      	ldr	r2, [pc, #204]	; (80d2c <SystemCoreClockUpdate+0x10c>)
   80c60:	4b30      	ldr	r3, [pc, #192]	; (80d24 <SystemCoreClockUpdate+0x104>)
   80c62:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80c64:	4b2d      	ldr	r3, [pc, #180]	; (80d1c <SystemCoreClockUpdate+0xfc>)
   80c66:	6a1b      	ldr	r3, [r3, #32]
   80c68:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80c6c:	2b10      	cmp	r3, #16
   80c6e:	d002      	beq.n	80c76 <SystemCoreClockUpdate+0x56>
   80c70:	2b20      	cmp	r3, #32
   80c72:	d004      	beq.n	80c7e <SystemCoreClockUpdate+0x5e>
   80c74:	e03a      	b.n	80cec <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80c76:	4a2e      	ldr	r2, [pc, #184]	; (80d30 <SystemCoreClockUpdate+0x110>)
   80c78:	4b2a      	ldr	r3, [pc, #168]	; (80d24 <SystemCoreClockUpdate+0x104>)
   80c7a:	601a      	str	r2, [r3, #0]
				break;
   80c7c:	e036      	b.n	80cec <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80c7e:	4a2a      	ldr	r2, [pc, #168]	; (80d28 <SystemCoreClockUpdate+0x108>)
   80c80:	4b28      	ldr	r3, [pc, #160]	; (80d24 <SystemCoreClockUpdate+0x104>)
   80c82:	601a      	str	r2, [r3, #0]
				break;
   80c84:	e032      	b.n	80cec <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80c86:	4b25      	ldr	r3, [pc, #148]	; (80d1c <SystemCoreClockUpdate+0xfc>)
   80c88:	6a1b      	ldr	r3, [r3, #32]
   80c8a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80c8e:	d003      	beq.n	80c98 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80c90:	4a25      	ldr	r2, [pc, #148]	; (80d28 <SystemCoreClockUpdate+0x108>)
   80c92:	4b24      	ldr	r3, [pc, #144]	; (80d24 <SystemCoreClockUpdate+0x104>)
   80c94:	601a      	str	r2, [r3, #0]
   80c96:	e012      	b.n	80cbe <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80c98:	4a24      	ldr	r2, [pc, #144]	; (80d2c <SystemCoreClockUpdate+0x10c>)
   80c9a:	4b22      	ldr	r3, [pc, #136]	; (80d24 <SystemCoreClockUpdate+0x104>)
   80c9c:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80c9e:	4b1f      	ldr	r3, [pc, #124]	; (80d1c <SystemCoreClockUpdate+0xfc>)
   80ca0:	6a1b      	ldr	r3, [r3, #32]
   80ca2:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80ca6:	2b10      	cmp	r3, #16
   80ca8:	d002      	beq.n	80cb0 <SystemCoreClockUpdate+0x90>
   80caa:	2b20      	cmp	r3, #32
   80cac:	d004      	beq.n	80cb8 <SystemCoreClockUpdate+0x98>
   80cae:	e006      	b.n	80cbe <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80cb0:	4a1f      	ldr	r2, [pc, #124]	; (80d30 <SystemCoreClockUpdate+0x110>)
   80cb2:	4b1c      	ldr	r3, [pc, #112]	; (80d24 <SystemCoreClockUpdate+0x104>)
   80cb4:	601a      	str	r2, [r3, #0]
				break;
   80cb6:	e002      	b.n	80cbe <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80cb8:	4a1b      	ldr	r2, [pc, #108]	; (80d28 <SystemCoreClockUpdate+0x108>)
   80cba:	4b1a      	ldr	r3, [pc, #104]	; (80d24 <SystemCoreClockUpdate+0x104>)
   80cbc:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   80cbe:	4b17      	ldr	r3, [pc, #92]	; (80d1c <SystemCoreClockUpdate+0xfc>)
   80cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80cc2:	f003 0303 	and.w	r3, r3, #3
   80cc6:	2b02      	cmp	r3, #2
   80cc8:	d10d      	bne.n	80ce6 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80cca:	4b14      	ldr	r3, [pc, #80]	; (80d1c <SystemCoreClockUpdate+0xfc>)
   80ccc:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80cce:	6a99      	ldr	r1, [r3, #40]	; 0x28
   80cd0:	4b14      	ldr	r3, [pc, #80]	; (80d24 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80cd2:	f3c0 400a 	ubfx	r0, r0, #16, #11
   80cd6:	681a      	ldr	r2, [r3, #0]
   80cd8:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80cdc:	b2c9      	uxtb	r1, r1
   80cde:	fbb2 f2f1 	udiv	r2, r2, r1
   80ce2:	601a      	str	r2, [r3, #0]
   80ce4:	e002      	b.n	80cec <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   80ce6:	4a13      	ldr	r2, [pc, #76]	; (80d34 <SystemCoreClockUpdate+0x114>)
   80ce8:	4b0e      	ldr	r3, [pc, #56]	; (80d24 <SystemCoreClockUpdate+0x104>)
   80cea:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   80cec:	4b0b      	ldr	r3, [pc, #44]	; (80d1c <SystemCoreClockUpdate+0xfc>)
   80cee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80cf0:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80cf4:	2b70      	cmp	r3, #112	; 0x70
   80cf6:	d107      	bne.n	80d08 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   80cf8:	4b0a      	ldr	r3, [pc, #40]	; (80d24 <SystemCoreClockUpdate+0x104>)
   80cfa:	681a      	ldr	r2, [r3, #0]
   80cfc:	490e      	ldr	r1, [pc, #56]	; (80d38 <SystemCoreClockUpdate+0x118>)
   80cfe:	fba1 0202 	umull	r0, r2, r1, r2
   80d02:	0852      	lsrs	r2, r2, #1
   80d04:	601a      	str	r2, [r3, #0]
   80d06:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   80d08:	4b04      	ldr	r3, [pc, #16]	; (80d1c <SystemCoreClockUpdate+0xfc>)
   80d0a:	6b19      	ldr	r1, [r3, #48]	; 0x30
   80d0c:	4b05      	ldr	r3, [pc, #20]	; (80d24 <SystemCoreClockUpdate+0x104>)
   80d0e:	f3c1 1102 	ubfx	r1, r1, #4, #3
   80d12:	681a      	ldr	r2, [r3, #0]
   80d14:	40ca      	lsrs	r2, r1
   80d16:	601a      	str	r2, [r3, #0]
   80d18:	4770      	bx	lr
   80d1a:	bf00      	nop
   80d1c:	400e0600 	.word	0x400e0600
   80d20:	400e1a10 	.word	0x400e1a10
   80d24:	20070174 	.word	0x20070174
   80d28:	00b71b00 	.word	0x00b71b00
   80d2c:	003d0900 	.word	0x003d0900
   80d30:	007a1200 	.word	0x007a1200
   80d34:	0e4e1c00 	.word	0x0e4e1c00
   80d38:	aaaaaaab 	.word	0xaaaaaaab
   80d3c:	00000000 	.word	0x00000000

00080d40 <pulse>:
#include <asf.h>
#include "motorFunc.h"
#include "pulseCounterHandler.h"

//Sends the pulse to the engine
void pulse(uint16_t motorSpeed){
   80d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80d42:	4c0d      	ldr	r4, [pc, #52]	; (80d78 <pulse+0x38>)
   80d44:	f44f 4500 	mov.w	r5, #32768	; 0x8000
   80d48:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(pin24, HIGH);
	delay_us(motorSpeed);
   80d4a:	a309      	add	r3, pc, #36	; (adr r3, 80d70 <pulse+0x30>)
   80d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
   80d50:	490a      	ldr	r1, [pc, #40]	; (80d7c <pulse+0x3c>)
   80d52:	4616      	mov	r6, r2
   80d54:	461f      	mov	r7, r3
   80d56:	fbe1 6700 	umlal	r6, r7, r1, r0
   80d5a:	4630      	mov	r0, r6
   80d5c:	4639      	mov	r1, r7
   80d5e:	4a08      	ldr	r2, [pc, #32]	; (80d80 <pulse+0x40>)
   80d60:	2300      	movs	r3, #0
   80d62:	4e08      	ldr	r6, [pc, #32]	; (80d84 <pulse+0x44>)
   80d64:	47b0      	blx	r6
   80d66:	4b08      	ldr	r3, [pc, #32]	; (80d88 <pulse+0x48>)
   80d68:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80d6a:	6365      	str	r5, [r4, #52]	; 0x34
   80d6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80d6e:	bf00      	nop
   80d70:	00d59f7f 	.word	0x00d59f7f
   80d74:	00000000 	.word	0x00000000
   80d78:	400e0e00 	.word	0x400e0e00
   80d7c:	0501bd00 	.word	0x0501bd00
   80d80:	00d59f80 	.word	0x00d59f80
   80d84:	000834c9 	.word	0x000834c9
   80d88:	20070001 	.word	0x20070001
   80d8c:	f3af 8000 	nop.w

00080d90 <stop>:
	pulse(reverseBaseSpeed);
	delay_ms(timeOut);
}

//Stops both of the engines
void stop(){
   80d90:	b538      	push	{r3, r4, r5, lr}
	pulse(1500);
   80d92:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80d96:	4d06      	ldr	r5, [pc, #24]	; (80db0 <stop+0x20>)
   80d98:	47a8      	blx	r5
	delay_us(motorSwitch);
   80d9a:	f641 10c8 	movw	r0, #6600	; 0x19c8
   80d9e:	4c05      	ldr	r4, [pc, #20]	; (80db4 <stop+0x24>)
   80da0:	47a0      	blx	r4
	pulse(1500);
   80da2:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80da6:	47a8      	blx	r5
	delay_ms(timeOut);
   80da8:	4803      	ldr	r0, [pc, #12]	; (80db8 <stop+0x28>)
   80daa:	47a0      	blx	r4
   80dac:	bd38      	pop	{r3, r4, r5, pc}
   80dae:	bf00      	nop
   80db0:	00080d41 	.word	0x00080d41
   80db4:	20070001 	.word	0x20070001
   80db8:	0036ee80 	.word	0x0036ee80
   80dbc:	00000000 	.word	0x00000000

00080dc0 <rotateRightByDegrees>:
	delay_us(motorSwitch);
	pulse(baseSpeed);
	delay_ms(timeOut);
}

void rotateRightByDegrees(int degree){
   80dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80dc2:	4604      	mov	r4, r0
	stop();
   80dc4:	4b1c      	ldr	r3, [pc, #112]	; (80e38 <rotateRightByDegrees+0x78>)
   80dc6:	4798      	blx	r3
	degree=degree*1.1;
   80dc8:	4620      	mov	r0, r4
   80dca:	4b1c      	ldr	r3, [pc, #112]	; (80e3c <rotateRightByDegrees+0x7c>)
   80dcc:	4798      	blx	r3
   80dce:	a318      	add	r3, pc, #96	; (adr r3, 80e30 <rotateRightByDegrees+0x70>)
   80dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
   80dd4:	4c1a      	ldr	r4, [pc, #104]	; (80e40 <rotateRightByDegrees+0x80>)
   80dd6:	47a0      	blx	r4
   80dd8:	4b1a      	ldr	r3, [pc, #104]	; (80e44 <rotateRightByDegrees+0x84>)
   80dda:	4798      	blx	r3
	degree=(degree/4)-1;
   80ddc:	2800      	cmp	r0, #0
   80dde:	bfb8      	it	lt
   80de0:	3003      	addlt	r0, #3
   80de2:	1084      	asrs	r4, r0, #2
   80de4:	3c01      	subs	r4, #1
	
	pulse(reverseBaseSpeed);
   80de6:	f44f 60a0 	mov.w	r0, #1280	; 0x500
   80dea:	4d17      	ldr	r5, [pc, #92]	; (80e48 <rotateRightByDegrees+0x88>)
   80dec:	47a8      	blx	r5
	delay_us(motorSwitch);
   80dee:	f641 10c8 	movw	r0, #6600	; 0x19c8
   80df2:	4b16      	ldr	r3, [pc, #88]	; (80e4c <rotateRightByDegrees+0x8c>)
   80df4:	4798      	blx	r3
	pulse(baseSpeedLeft);
   80df6:	f240 607c 	movw	r0, #1660	; 0x67c
   80dfa:	47a8      	blx	r5
	
	counterA = 0;
   80dfc:	2300      	movs	r3, #0
   80dfe:	4a14      	ldr	r2, [pc, #80]	; (80e50 <rotateRightByDegrees+0x90>)
   80e00:	6013      	str	r3, [r2, #0]
	counterB = 0;
   80e02:	4a14      	ldr	r2, [pc, #80]	; (80e54 <rotateRightByDegrees+0x94>)
   80e04:	6013      	str	r3, [r2, #0]
	
	while((counterA<degree)){
   80e06:	429c      	cmp	r4, r3
   80e08:	dd08      	ble.n	80e1c <rotateRightByDegrees+0x5c>
		delay_ms(1);
   80e0a:	f241 7770 	movw	r7, #6000	; 0x1770
   80e0e:	4e0f      	ldr	r6, [pc, #60]	; (80e4c <rotateRightByDegrees+0x8c>)
	pulse(baseSpeedLeft);
	
	counterA = 0;
	counterB = 0;
	
	while((counterA<degree)){
   80e10:	4d0f      	ldr	r5, [pc, #60]	; (80e50 <rotateRightByDegrees+0x90>)
		delay_ms(1);
   80e12:	4638      	mov	r0, r7
   80e14:	47b0      	blx	r6
	pulse(baseSpeedLeft);
	
	counterA = 0;
	counterB = 0;
	
	while((counterA<degree)){
   80e16:	682b      	ldr	r3, [r5, #0]
   80e18:	429c      	cmp	r4, r3
   80e1a:	dcfa      	bgt.n	80e12 <rotateRightByDegrees+0x52>
		delay_ms(1);
	}
	
	stop();
   80e1c:	4b06      	ldr	r3, [pc, #24]	; (80e38 <rotateRightByDegrees+0x78>)
   80e1e:	4798      	blx	r3
	counterA = 0;
   80e20:	2300      	movs	r3, #0
   80e22:	4a0b      	ldr	r2, [pc, #44]	; (80e50 <rotateRightByDegrees+0x90>)
   80e24:	6013      	str	r3, [r2, #0]
	counterB = 0;
   80e26:	4a0b      	ldr	r2, [pc, #44]	; (80e54 <rotateRightByDegrees+0x94>)
   80e28:	6013      	str	r3, [r2, #0]
   80e2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80e2c:	f3af 8000 	nop.w
   80e30:	9999999a 	.word	0x9999999a
   80e34:	3ff19999 	.word	0x3ff19999
   80e38:	00080d91 	.word	0x00080d91
   80e3c:	00082e39 	.word	0x00082e39
   80e40:	00082f05 	.word	0x00082f05
   80e44:	00083439 	.word	0x00083439
   80e48:	00080d41 	.word	0x00080d41
   80e4c:	20070001 	.word	0x20070001
   80e50:	200705d4 	.word	0x200705d4
   80e54:	200705d8 	.word	0x200705d8

00080e58 <rotateLeftByDegrees>:
}

void rotateLeftByDegrees(int degree){
   80e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80e5a:	4604      	mov	r4, r0
	
	stop();
   80e5c:	4b1c      	ldr	r3, [pc, #112]	; (80ed0 <rotateLeftByDegrees+0x78>)
   80e5e:	4798      	blx	r3
	degree = degree*1.05;
   80e60:	4620      	mov	r0, r4
   80e62:	4b1c      	ldr	r3, [pc, #112]	; (80ed4 <rotateLeftByDegrees+0x7c>)
   80e64:	4798      	blx	r3
   80e66:	a318      	add	r3, pc, #96	; (adr r3, 80ec8 <rotateLeftByDegrees+0x70>)
   80e68:	e9d3 2300 	ldrd	r2, r3, [r3]
   80e6c:	4c1a      	ldr	r4, [pc, #104]	; (80ed8 <rotateLeftByDegrees+0x80>)
   80e6e:	47a0      	blx	r4
   80e70:	4b1a      	ldr	r3, [pc, #104]	; (80edc <rotateLeftByDegrees+0x84>)
   80e72:	4798      	blx	r3
	degree=(degree/4)-1;
   80e74:	2800      	cmp	r0, #0
   80e76:	bfb8      	it	lt
   80e78:	3003      	addlt	r0, #3
   80e7a:	1084      	asrs	r4, r0, #2
   80e7c:	3c01      	subs	r4, #1
	
	pulse(baseSpeed);
   80e7e:	f240 60a4 	movw	r0, #1700	; 0x6a4
   80e82:	4d17      	ldr	r5, [pc, #92]	; (80ee0 <rotateLeftByDegrees+0x88>)
   80e84:	47a8      	blx	r5
	delay_us(motorSwitch);
   80e86:	f641 10c8 	movw	r0, #6600	; 0x19c8
   80e8a:	4b16      	ldr	r3, [pc, #88]	; (80ee4 <rotateLeftByDegrees+0x8c>)
   80e8c:	4798      	blx	r3
	pulse(reverseBaseSpeed);
   80e8e:	f44f 60a0 	mov.w	r0, #1280	; 0x500
   80e92:	47a8      	blx	r5
	
	counterA = 0;
   80e94:	2300      	movs	r3, #0
   80e96:	4a14      	ldr	r2, [pc, #80]	; (80ee8 <rotateLeftByDegrees+0x90>)
   80e98:	6013      	str	r3, [r2, #0]
	counterB = 0;
   80e9a:	4a14      	ldr	r2, [pc, #80]	; (80eec <rotateLeftByDegrees+0x94>)
   80e9c:	6013      	str	r3, [r2, #0]
	
	while((counterA<degree)){
   80e9e:	429c      	cmp	r4, r3
   80ea0:	dd08      	ble.n	80eb4 <rotateLeftByDegrees+0x5c>
		delay_ms(1);
   80ea2:	f241 7770 	movw	r7, #6000	; 0x1770
   80ea6:	4e0f      	ldr	r6, [pc, #60]	; (80ee4 <rotateLeftByDegrees+0x8c>)
	pulse(reverseBaseSpeed);
	
	counterA = 0;
	counterB = 0;
	
	while((counterA<degree)){
   80ea8:	4d0f      	ldr	r5, [pc, #60]	; (80ee8 <rotateLeftByDegrees+0x90>)
		delay_ms(1);
   80eaa:	4638      	mov	r0, r7
   80eac:	47b0      	blx	r6
	pulse(reverseBaseSpeed);
	
	counterA = 0;
	counterB = 0;
	
	while((counterA<degree)){
   80eae:	682b      	ldr	r3, [r5, #0]
   80eb0:	429c      	cmp	r4, r3
   80eb2:	dcfa      	bgt.n	80eaa <rotateLeftByDegrees+0x52>
		delay_ms(1);
	}
	stop();
   80eb4:	4b06      	ldr	r3, [pc, #24]	; (80ed0 <rotateLeftByDegrees+0x78>)
   80eb6:	4798      	blx	r3
	counterA = 0;
   80eb8:	2300      	movs	r3, #0
   80eba:	4a0b      	ldr	r2, [pc, #44]	; (80ee8 <rotateLeftByDegrees+0x90>)
   80ebc:	6013      	str	r3, [r2, #0]
	counterB = 0;
   80ebe:	4a0b      	ldr	r2, [pc, #44]	; (80eec <rotateLeftByDegrees+0x94>)
   80ec0:	6013      	str	r3, [r2, #0]
   80ec2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80ec4:	f3af 8000 	nop.w
   80ec8:	cccccccd 	.word	0xcccccccd
   80ecc:	3ff0cccc 	.word	0x3ff0cccc
   80ed0:	00080d91 	.word	0x00080d91
   80ed4:	00082e39 	.word	0x00082e39
   80ed8:	00082f05 	.word	0x00082f05
   80edc:	00083439 	.word	0x00083439
   80ee0:	00080d41 	.word	0x00080d41
   80ee4:	20070001 	.word	0x20070001
   80ee8:	200705d4 	.word	0x200705d4
   80eec:	200705d8 	.word	0x200705d8

00080ef0 <USART1_Handler>:
	sysclk_enable_peripheral_clock(BOARD_USART1_BASE);
	usart_serial_init(CONF_UART, &uart_serial_options);
}

void USART1_Handler(){
	CONF_UART->US_CR |=(1<<US_CR_RSTRX);
   80ef0:	4b02      	ldr	r3, [pc, #8]	; (80efc <USART1_Handler+0xc>)
   80ef2:	681a      	ldr	r2, [r3, #0]
   80ef4:	f042 0210 	orr.w	r2, r2, #16
   80ef8:	601a      	str	r2, [r3, #0]
   80efa:	4770      	bx	lr
   80efc:	4009c000 	.word	0x4009c000

00080f00 <main>:
}

int main (void)
{
   80f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80f04:	b087      	sub	sp, #28
	sysclk_init();
   80f06:	4b4c      	ldr	r3, [pc, #304]	; (81038 <main+0x138>)
   80f08:	4798      	blx	r3
	board_init();
   80f0a:	4b4c      	ldr	r3, [pc, #304]	; (8103c <main+0x13c>)
   80f0c:	4798      	blx	r3
   80f0e:	4c4c      	ldr	r4, [pc, #304]	; (81040 <main+0x140>)
   80f10:	4620      	mov	r0, r4
   80f12:	4e4c      	ldr	r6, [pc, #304]	; (81044 <main+0x144>)
   80f14:	47b0      	blx	r6
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
   80f16:	f44f 5316 	mov.w	r3, #9600	; 0x2580
   80f1a:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
   80f1c:	23c0      	movs	r3, #192	; 0xc0
   80f1e:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
   80f20:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80f24:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
   80f26:	2500      	movs	r5, #0
   80f28:	9503      	str	r5, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
   80f2a:	9504      	str	r5, [sp, #16]
   80f2c:	2012      	movs	r0, #18
   80f2e:	47b0      	blx	r6
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
   80f30:	4620      	mov	r0, r4
   80f32:	4669      	mov	r1, sp
   80f34:	4a44      	ldr	r2, [pc, #272]	; (81048 <main+0x148>)
   80f36:	4b45      	ldr	r3, [pc, #276]	; (8104c <main+0x14c>)
   80f38:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
   80f3a:	4620      	mov	r0, r4
   80f3c:	4b44      	ldr	r3, [pc, #272]	; (81050 <main+0x150>)
   80f3e:	4798      	blx	r3
		usart_enable_rx(p_usart);
   80f40:	4620      	mov	r0, r4
   80f42:	4b44      	ldr	r3, [pc, #272]	; (81054 <main+0x154>)
   80f44:	4798      	blx	r3
   80f46:	f44f 2280 	mov.w	r2, #262144	; 0x40000
   80f4a:	4b43      	ldr	r3, [pc, #268]	; (81058 <main+0x158>)
   80f4c:	601a      	str	r2, [r3, #0]
	configure_console();
	
	//used for navigation
	NVIC_EnableIRQ((IRQn_Type) ID_USART1);
	usart_enable_interrupt(CONF_UART, UART_IER_RXRDY);
   80f4e:	4620      	mov	r0, r4
   80f50:	2101      	movs	r1, #1
   80f52:	4b42      	ldr	r3, [pc, #264]	; (8105c <main+0x15c>)
   80f54:	4798      	blx	r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80f56:	4b42      	ldr	r3, [pc, #264]	; (81060 <main+0x160>)
   80f58:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80f5c:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80f5e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80f62:	f504 248a 	add.w	r4, r4, #282624	; 0x45000
   80f66:	f504 7400 	add.w	r4, r4, #512	; 0x200
   80f6a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
   80f6e:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80f70:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80f74:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
   80f78:	6163      	str	r3, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80f7a:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	ioport_set_pin_dir(pin24,IOPORT_DIR_OUTPUT);
	
	
	ioport_set_pin_dir(trig,IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(echo, IOPORT_DIR_INPUT);
	pulseCounter_configA(ID_PIOC, PIOC, PIO_PC28);
   80f7e:	200d      	movs	r0, #13
   80f80:	4621      	mov	r1, r4
   80f82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80f86:	4b37      	ldr	r3, [pc, #220]	; (81064 <main+0x164>)
   80f88:	4798      	blx	r3
	pulseCounter_configB(ID_PIOC, PIOC, PIO_PC23);
   80f8a:	200d      	movs	r0, #13
   80f8c:	4621      	mov	r1, r4
   80f8e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   80f92:	4b35      	ldr	r3, [pc, #212]	; (81068 <main+0x168>)
   80f94:	4798      	blx	r3
	
	//Starts with a delay simply to reduce the chance of an error occuring when reseting the program.
	delay_ms(2000);
   80f96:	4835      	ldr	r0, [pc, #212]	; (8106c <main+0x16c>)
   80f98:	4b35      	ldr	r3, [pc, #212]	; (81070 <main+0x170>)
   80f9a:	4798      	blx	r3
   80f9c:	46ab      	mov	fp, r5
			updateAngle();
		} else{
			rotateLeftByDegrees(degreesToPos);
			updateAngle();
		}
		while (distanceToPosition(foo)>30.0){
   80f9e:	f8df a108 	ldr.w	sl, [pc, #264]	; 810a8 <main+0x1a8>
			delay_ms(500);
			int ek = counterA-counterB;
			tempVariabel = counterA*1.355;
   80fa2:	a723      	add	r7, pc, #140	; (adr r7, 81030 <main+0x130>)
   80fa4:	e9d7 6700 	ldrd	r6, r7, [r7]
			updateAngle();
		} else{
			rotateLeftByDegrees(degreesToPos);
			updateAngle();
		}
		while (distanceToPosition(foo)>30.0){
   80fa8:	2400      	movs	r4, #0
   80faa:	4d32      	ldr	r5, [pc, #200]	; (81074 <main+0x174>)
   80fac:	fa5f f98b 	uxtb.w	r9, fp
	uint8_t foo = 0;
	int degreesToPos;
	double tempVariabel = 0;
	while(foo<4){
		
		valuesCalc(foo);
   80fb0:	4648      	mov	r0, r9
   80fb2:	4b31      	ldr	r3, [pc, #196]	; (81078 <main+0x178>)
   80fb4:	4798      	blx	r3
		degreesToPos = angleToPos();
   80fb6:	4b31      	ldr	r3, [pc, #196]	; (8107c <main+0x17c>)
   80fb8:	4798      	blx	r3
		if (degreesToPos<0){
   80fba:	2800      	cmp	r0, #0
   80fbc:	da07      	bge.n	80fce <main+0xce>
			degreesToPos = abs(degreesToPos);
			rotateRightByDegrees(degreesToPos);
   80fbe:	2800      	cmp	r0, #0
   80fc0:	bfb8      	it	lt
   80fc2:	4240      	neglt	r0, r0
   80fc4:	4b2e      	ldr	r3, [pc, #184]	; (81080 <main+0x180>)
   80fc6:	4798      	blx	r3
			updateAngle();
   80fc8:	4b2e      	ldr	r3, [pc, #184]	; (81084 <main+0x184>)
   80fca:	4798      	blx	r3
   80fcc:	e01a      	b.n	81004 <main+0x104>
		} else{
			rotateLeftByDegrees(degreesToPos);
   80fce:	4b2e      	ldr	r3, [pc, #184]	; (81088 <main+0x188>)
   80fd0:	4798      	blx	r3
			updateAngle();
   80fd2:	4b2c      	ldr	r3, [pc, #176]	; (81084 <main+0x184>)
   80fd4:	4798      	blx	r3
   80fd6:	e015      	b.n	81004 <main+0x104>
		}
		while (distanceToPosition(foo)>30.0){
			delay_ms(500);
   80fd8:	482c      	ldr	r0, [pc, #176]	; (8108c <main+0x18c>)
   80fda:	4b25      	ldr	r3, [pc, #148]	; (81070 <main+0x170>)
   80fdc:	4798      	blx	r3
			int ek = counterA-counterB;
   80fde:	4b2c      	ldr	r3, [pc, #176]	; (81090 <main+0x190>)
   80fe0:	f8d3 8000 	ldr.w	r8, [r3]
   80fe4:	4b2b      	ldr	r3, [pc, #172]	; (81094 <main+0x194>)
   80fe6:	6818      	ldr	r0, [r3, #0]
			tempVariabel = counterA*1.355;
			reglerahjul3(ek);
   80fe8:	ebc0 0008 	rsb	r0, r0, r8
   80fec:	4b2a      	ldr	r3, [pc, #168]	; (81098 <main+0x198>)
   80fee:	4798      	blx	r3
			updateAngle();
		}
		while (distanceToPosition(foo)>30.0){
			delay_ms(500);
			int ek = counterA-counterB;
			tempVariabel = counterA*1.355;
   80ff0:	4640      	mov	r0, r8
   80ff2:	4b2a      	ldr	r3, [pc, #168]	; (8109c <main+0x19c>)
   80ff4:	4798      	blx	r3
   80ff6:	4632      	mov	r2, r6
   80ff8:	463b      	mov	r3, r7
   80ffa:	f8df c0b0 	ldr.w	ip, [pc, #176]	; 810ac <main+0x1ac>
   80ffe:	47e0      	blx	ip
			reglerahjul3(ek);
			updatePos(tempVariabel);
   81000:	4b27      	ldr	r3, [pc, #156]	; (810a0 <main+0x1a0>)
   81002:	4798      	blx	r3
			updateAngle();
		} else{
			rotateLeftByDegrees(degreesToPos);
			updateAngle();
		}
		while (distanceToPosition(foo)>30.0){
   81004:	4648      	mov	r0, r9
   81006:	47d0      	blx	sl
   81008:	4622      	mov	r2, r4
   8100a:	462b      	mov	r3, r5
   8100c:	f8df c0a0 	ldr.w	ip, [pc, #160]	; 810b0 <main+0x1b0>
   81010:	47e0      	blx	ip
   81012:	2800      	cmp	r0, #0
   81014:	d1e0      	bne.n	80fd8 <main+0xd8>
			reglerahjul3(ek);
			updatePos(tempVariabel);
			tempVariabel = 0;
		}
		foo++;
		stop();
   81016:	4b23      	ldr	r3, [pc, #140]	; (810a4 <main+0x1a4>)
   81018:	4798      	blx	r3
   8101a:	f10b 0b01 	add.w	fp, fp, #1
	pulse(baseSpeedLeft);
	*/
	uint8_t foo = 0;
	int degreesToPos;
	double tempVariabel = 0;
	while(foo<4){
   8101e:	f1bb 0f04 	cmp.w	fp, #4
   81022:	d1c3      	bne.n	80fac <main+0xac>
		foo++;
		stop();
	} 
	
	return 0;
}
   81024:	2000      	movs	r0, #0
   81026:	b007      	add	sp, #28
   81028:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8102c:	f3af 8000 	nop.w
   81030:	7ae147ae 	.word	0x7ae147ae
   81034:	3ff5ae14 	.word	0x3ff5ae14
   81038:	00080699 	.word	0x00080699
   8103c:	000806fd 	.word	0x000806fd
   81040:	4009c000 	.word	0x4009c000
   81044:	00080af1 	.word	0x00080af1
   81048:	0501bd00 	.word	0x0501bd00
   8104c:	000801d5 	.word	0x000801d5
   81050:	00080229 	.word	0x00080229
   81054:	00080231 	.word	0x00080231
   81058:	e000e100 	.word	0xe000e100
   8105c:	00080239 	.word	0x00080239
   81060:	400e0e00 	.word	0x400e0e00
   81064:	000805d9 	.word	0x000805d9
   81068:	00080639 	.word	0x00080639
   8106c:	00b71b00 	.word	0x00b71b00
   81070:	20070001 	.word	0x20070001
   81074:	403e0000 	.word	0x403e0000
   81078:	00080351 	.word	0x00080351
   8107c:	000802e1 	.word	0x000802e1
   81080:	00080dc1 	.word	0x00080dc1
   81084:	00080471 	.word	0x00080471
   81088:	00080e59 	.word	0x00080e59
   8108c:	002dc6c0 	.word	0x002dc6c0
   81090:	200705d4 	.word	0x200705d4
   81094:	200705d8 	.word	0x200705d8
   81098:	0008023d 	.word	0x0008023d
   8109c:	00082e39 	.word	0x00082e39
   810a0:	000804a9 	.word	0x000804a9
   810a4:	00080d91 	.word	0x00080d91
   810a8:	000803f9 	.word	0x000803f9
   810ac:	00082f05 	.word	0x00082f05
   810b0:	00083425 	.word	0x00083425
   810b4:	f3af 8000 	nop.w

000810b8 <cos>:
   810b8:	b570      	push	{r4, r5, r6, lr}
   810ba:	4e20      	ldr	r6, [pc, #128]	; (8113c <cos+0x84>)
   810bc:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
   810c0:	42b4      	cmp	r4, r6
   810c2:	b086      	sub	sp, #24
   810c4:	4602      	mov	r2, r0
   810c6:	460b      	mov	r3, r1
   810c8:	dd19      	ble.n	810fe <cos+0x46>
   810ca:	4d1d      	ldr	r5, [pc, #116]	; (81140 <cos+0x88>)
   810cc:	42ac      	cmp	r4, r5
   810ce:	dd03      	ble.n	810d8 <cos+0x20>
   810d0:	f001 fd64 	bl	82b9c <__aeabi_dsub>
   810d4:	b006      	add	sp, #24
   810d6:	bd70      	pop	{r4, r5, r6, pc}
   810d8:	aa02      	add	r2, sp, #8
   810da:	f000 f9cd 	bl	81478 <__ieee754_rem_pio2>
   810de:	f000 0003 	and.w	r0, r0, #3
   810e2:	2801      	cmp	r0, #1
   810e4:	d01b      	beq.n	8111e <cos+0x66>
   810e6:	2802      	cmp	r0, #2
   810e8:	d00f      	beq.n	8110a <cos+0x52>
   810ea:	b300      	cbz	r0, 8112e <cos+0x76>
   810ec:	2301      	movs	r3, #1
   810ee:	9300      	str	r3, [sp, #0]
   810f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   810f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   810f8:	f001 f9a2 	bl	82440 <__kernel_sin>
   810fc:	e7ea      	b.n	810d4 <cos+0x1c>
   810fe:	2200      	movs	r2, #0
   81100:	2300      	movs	r3, #0
   81102:	f000 fc99 	bl	81a38 <__kernel_cos>
   81106:	b006      	add	sp, #24
   81108:	bd70      	pop	{r4, r5, r6, pc}
   8110a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   8110e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   81112:	f000 fc91 	bl	81a38 <__kernel_cos>
   81116:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   8111a:	b006      	add	sp, #24
   8111c:	bd70      	pop	{r4, r5, r6, pc}
   8111e:	9000      	str	r0, [sp, #0]
   81120:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   81124:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   81128:	f001 f98a 	bl	82440 <__kernel_sin>
   8112c:	e7f3      	b.n	81116 <cos+0x5e>
   8112e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   81132:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   81136:	f000 fc7f 	bl	81a38 <__kernel_cos>
   8113a:	e7cb      	b.n	810d4 <cos+0x1c>
   8113c:	3fe921fb 	.word	0x3fe921fb
   81140:	7fefffff 	.word	0x7fefffff

00081144 <sin>:
   81144:	b570      	push	{r4, r5, r6, lr}
   81146:	4e22      	ldr	r6, [pc, #136]	; (811d0 <sin+0x8c>)
   81148:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
   8114c:	42b4      	cmp	r4, r6
   8114e:	b086      	sub	sp, #24
   81150:	4602      	mov	r2, r0
   81152:	460b      	mov	r3, r1
   81154:	dd1a      	ble.n	8118c <sin+0x48>
   81156:	4d1f      	ldr	r5, [pc, #124]	; (811d4 <sin+0x90>)
   81158:	42ac      	cmp	r4, r5
   8115a:	dd03      	ble.n	81164 <sin+0x20>
   8115c:	f001 fd1e 	bl	82b9c <__aeabi_dsub>
   81160:	b006      	add	sp, #24
   81162:	bd70      	pop	{r4, r5, r6, pc}
   81164:	aa02      	add	r2, sp, #8
   81166:	f000 f987 	bl	81478 <__ieee754_rem_pio2>
   8116a:	f000 0003 	and.w	r0, r0, #3
   8116e:	2801      	cmp	r0, #1
   81170:	d01d      	beq.n	811ae <sin+0x6a>
   81172:	2802      	cmp	r0, #2
   81174:	d012      	beq.n	8119c <sin+0x58>
   81176:	b308      	cbz	r0, 811bc <sin+0x78>
   81178:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   8117c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   81180:	f000 fc5a 	bl	81a38 <__kernel_cos>
   81184:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   81188:	b006      	add	sp, #24
   8118a:	bd70      	pop	{r4, r5, r6, pc}
   8118c:	2300      	movs	r3, #0
   8118e:	9300      	str	r3, [sp, #0]
   81190:	2200      	movs	r2, #0
   81192:	2300      	movs	r3, #0
   81194:	f001 f954 	bl	82440 <__kernel_sin>
   81198:	b006      	add	sp, #24
   8119a:	bd70      	pop	{r4, r5, r6, pc}
   8119c:	2301      	movs	r3, #1
   8119e:	9300      	str	r3, [sp, #0]
   811a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   811a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   811a8:	f001 f94a 	bl	82440 <__kernel_sin>
   811ac:	e7ea      	b.n	81184 <sin+0x40>
   811ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   811b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   811b6:	f000 fc3f 	bl	81a38 <__kernel_cos>
   811ba:	e7d1      	b.n	81160 <sin+0x1c>
   811bc:	2301      	movs	r3, #1
   811be:	9300      	str	r3, [sp, #0]
   811c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   811c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   811c8:	f001 f93a 	bl	82440 <__kernel_sin>
   811cc:	e7c8      	b.n	81160 <sin+0x1c>
   811ce:	bf00      	nop
   811d0:	3fe921fb 	.word	0x3fe921fb
   811d4:	7fefffff 	.word	0x7fefffff

000811d8 <atan2>:
   811d8:	f000 b856 	b.w	81288 <__ieee754_atan2>

000811dc <sqrt>:
   811dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   811e0:	b08a      	sub	sp, #40	; 0x28
   811e2:	4604      	mov	r4, r0
   811e4:	460d      	mov	r5, r1
   811e6:	f000 fb67 	bl	818b8 <__ieee754_sqrt>
   811ea:	f8df a098 	ldr.w	sl, [pc, #152]	; 81284 <sqrt+0xa8>
   811ee:	4606      	mov	r6, r0
   811f0:	f99a 3000 	ldrsb.w	r3, [sl]
   811f4:	460f      	mov	r7, r1
   811f6:	3301      	adds	r3, #1
   811f8:	d00f      	beq.n	8121a <sqrt+0x3e>
   811fa:	4620      	mov	r0, r4
   811fc:	4629      	mov	r1, r5
   811fe:	f001 fc13 	bl	82a28 <__fpclassifyd>
   81202:	b150      	cbz	r0, 8121a <sqrt+0x3e>
   81204:	f04f 0800 	mov.w	r8, #0
   81208:	f04f 0900 	mov.w	r9, #0
   8120c:	4642      	mov	r2, r8
   8120e:	464b      	mov	r3, r9
   81210:	4620      	mov	r0, r4
   81212:	4629      	mov	r1, r5
   81214:	f002 f8e8 	bl	833e8 <__aeabi_dcmplt>
   81218:	b920      	cbnz	r0, 81224 <sqrt+0x48>
   8121a:	4630      	mov	r0, r6
   8121c:	4639      	mov	r1, r7
   8121e:	b00a      	add	sp, #40	; 0x28
   81220:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81224:	4916      	ldr	r1, [pc, #88]	; (81280 <sqrt+0xa4>)
   81226:	f89a 6000 	ldrb.w	r6, [sl]
   8122a:	2201      	movs	r2, #1
   8122c:	2300      	movs	r3, #0
   8122e:	e9cd 4504 	strd	r4, r5, [sp, #16]
   81232:	e9cd 4502 	strd	r4, r5, [sp, #8]
   81236:	9101      	str	r1, [sp, #4]
   81238:	9200      	str	r2, [sp, #0]
   8123a:	9308      	str	r3, [sp, #32]
   8123c:	b966      	cbnz	r6, 81258 <sqrt+0x7c>
   8123e:	e9cd 8906 	strd	r8, r9, [sp, #24]
   81242:	4668      	mov	r0, sp
   81244:	f001 fc18 	bl	82a78 <matherr>
   81248:	b180      	cbz	r0, 8126c <sqrt+0x90>
   8124a:	9b08      	ldr	r3, [sp, #32]
   8124c:	b99b      	cbnz	r3, 81276 <sqrt+0x9a>
   8124e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   81252:	b00a      	add	sp, #40	; 0x28
   81254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81258:	4640      	mov	r0, r8
   8125a:	4649      	mov	r1, r9
   8125c:	4642      	mov	r2, r8
   8125e:	464b      	mov	r3, r9
   81260:	f001 ff7a 	bl	83158 <__aeabi_ddiv>
   81264:	2e02      	cmp	r6, #2
   81266:	e9cd 0106 	strd	r0, r1, [sp, #24]
   8126a:	d1ea      	bne.n	81242 <sqrt+0x66>
   8126c:	f002 fc0c 	bl	83a88 <__errno>
   81270:	2321      	movs	r3, #33	; 0x21
   81272:	6003      	str	r3, [r0, #0]
   81274:	e7e9      	b.n	8124a <sqrt+0x6e>
   81276:	f002 fc07 	bl	83a88 <__errno>
   8127a:	9b08      	ldr	r3, [sp, #32]
   8127c:	6003      	str	r3, [r0, #0]
   8127e:	e7e6      	b.n	8124e <sqrt+0x72>
   81280:	00083c00 	.word	0x00083c00
   81284:	20070178 	.word	0x20070178

00081288 <__ieee754_atan2>:
   81288:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8128c:	f1c2 0900 	rsb	r9, r2, #0
   81290:	ea49 0902 	orr.w	r9, r9, r2
   81294:	f023 4800 	bic.w	r8, r3, #2147483648	; 0x80000000
   81298:	f8df c1d4 	ldr.w	ip, [pc, #468]	; 81470 <__ieee754_atan2+0x1e8>
   8129c:	ea48 79d9 	orr.w	r9, r8, r9, lsr #31
   812a0:	b082      	sub	sp, #8
   812a2:	45e1      	cmp	r9, ip
   812a4:	4614      	mov	r4, r2
   812a6:	461d      	mov	r5, r3
   812a8:	e9cd 0100 	strd	r0, r1, [sp]
   812ac:	460f      	mov	r7, r1
   812ae:	d847      	bhi.n	81340 <__ieee754_atan2+0xb8>
   812b0:	f1c0 0a00 	rsb	sl, r0, #0
   812b4:	ea4a 0a00 	orr.w	sl, sl, r0
   812b8:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
   812bc:	ea49 7ada 	orr.w	sl, r9, sl, lsr #31
   812c0:	45e2      	cmp	sl, ip
   812c2:	d83d      	bhi.n	81340 <__ieee754_atan2+0xb8>
   812c4:	f103 4c40 	add.w	ip, r3, #3221225472	; 0xc0000000
   812c8:	f50c 1c80 	add.w	ip, ip, #1048576	; 0x100000
   812cc:	ea5c 0c02 	orrs.w	ip, ip, r2
   812d0:	d04c      	beq.n	8136c <__ieee754_atan2+0xe4>
   812d2:	ea4f 7aa3 	mov.w	sl, r3, asr #30
   812d6:	f00a 0a02 	and.w	sl, sl, #2
   812da:	ea4a 7ad1 	orr.w	sl, sl, r1, lsr #31
   812de:	ea59 0100 	orrs.w	r1, r9, r0
   812e2:	d036      	beq.n	81352 <__ieee754_atan2+0xca>
   812e4:	ea58 0104 	orrs.w	r1, r8, r4
   812e8:	d03a      	beq.n	81360 <__ieee754_atan2+0xd8>
   812ea:	4961      	ldr	r1, [pc, #388]	; (81470 <__ieee754_atan2+0x1e8>)
   812ec:	4588      	cmp	r8, r1
   812ee:	d051      	beq.n	81394 <__ieee754_atan2+0x10c>
   812f0:	495f      	ldr	r1, [pc, #380]	; (81470 <__ieee754_atan2+0x1e8>)
   812f2:	4589      	cmp	r9, r1
   812f4:	d034      	beq.n	81360 <__ieee754_atan2+0xd8>
   812f6:	ebc8 0809 	rsb	r8, r8, r9
   812fa:	ea4f 5828 	mov.w	r8, r8, asr #20
   812fe:	f1b8 0f3c 	cmp.w	r8, #60	; 0x3c
   81302:	dc43      	bgt.n	8138c <__ieee754_atan2+0x104>
   81304:	2d00      	cmp	r5, #0
   81306:	db70      	blt.n	813ea <__ieee754_atan2+0x162>
   81308:	e9dd 0100 	ldrd	r0, r1, [sp]
   8130c:	f001 ff24 	bl	83158 <__aeabi_ddiv>
   81310:	f001 faf6 	bl	82900 <fabs>
   81314:	f001 f94c 	bl	825b0 <atan>
   81318:	f1ba 0f01 	cmp.w	sl, #1
   8131c:	d062      	beq.n	813e4 <__ieee754_atan2+0x15c>
   8131e:	f1ba 0f02 	cmp.w	sl, #2
   81322:	d052      	beq.n	813ca <__ieee754_atan2+0x142>
   81324:	f1ba 0f00 	cmp.w	sl, #0
   81328:	d010      	beq.n	8134c <__ieee754_atan2+0xc4>
   8132a:	a33f      	add	r3, pc, #252	; (adr r3, 81428 <__ieee754_atan2+0x1a0>)
   8132c:	e9d3 2300 	ldrd	r2, r3, [r3]
   81330:	f001 fc34 	bl	82b9c <__aeabi_dsub>
   81334:	a33e      	add	r3, pc, #248	; (adr r3, 81430 <__ieee754_atan2+0x1a8>)
   81336:	e9d3 2300 	ldrd	r2, r3, [r3]
   8133a:	f001 fc2f 	bl	82b9c <__aeabi_dsub>
   8133e:	e005      	b.n	8134c <__ieee754_atan2+0xc4>
   81340:	4610      	mov	r0, r2
   81342:	4619      	mov	r1, r3
   81344:	e9dd 2300 	ldrd	r2, r3, [sp]
   81348:	f001 fc2a 	bl	82ba0 <__adddf3>
   8134c:	b002      	add	sp, #8
   8134e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81352:	f1ba 0f03 	cmp.w	sl, #3
   81356:	d8c5      	bhi.n	812e4 <__ieee754_atan2+0x5c>
   81358:	e8df f00a 	tbb	[pc, sl]
   8135c:	10140d0d 	.word	0x10140d0d
   81360:	2f00      	cmp	r7, #0
   81362:	db2e      	blt.n	813c2 <__ieee754_atan2+0x13a>
   81364:	a134      	add	r1, pc, #208	; (adr r1, 81438 <__ieee754_atan2+0x1b0>)
   81366:	e9d1 0100 	ldrd	r0, r1, [r1]
   8136a:	e7ef      	b.n	8134c <__ieee754_atan2+0xc4>
   8136c:	b002      	add	sp, #8
   8136e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81372:	f001 b91d 	b.w	825b0 <atan>
   81376:	e9dd 0100 	ldrd	r0, r1, [sp]
   8137a:	e7e7      	b.n	8134c <__ieee754_atan2+0xc4>
   8137c:	a130      	add	r1, pc, #192	; (adr r1, 81440 <__ieee754_atan2+0x1b8>)
   8137e:	e9d1 0100 	ldrd	r0, r1, [r1]
   81382:	e7e3      	b.n	8134c <__ieee754_atan2+0xc4>
   81384:	a12a      	add	r1, pc, #168	; (adr r1, 81430 <__ieee754_atan2+0x1a8>)
   81386:	e9d1 0100 	ldrd	r0, r1, [r1]
   8138a:	e7df      	b.n	8134c <__ieee754_atan2+0xc4>
   8138c:	a12a      	add	r1, pc, #168	; (adr r1, 81438 <__ieee754_atan2+0x1b0>)
   8138e:	e9d1 0100 	ldrd	r0, r1, [r1]
   81392:	e7c1      	b.n	81318 <__ieee754_atan2+0x90>
   81394:	45c1      	cmp	r9, r8
   81396:	d02e      	beq.n	813f6 <__ieee754_atan2+0x16e>
   81398:	f1ba 0f03 	cmp.w	sl, #3
   8139c:	d8a8      	bhi.n	812f0 <__ieee754_atan2+0x68>
   8139e:	a101      	add	r1, pc, #4	; (adr r1, 813a4 <__ieee754_atan2+0x11c>)
   813a0:	f851 f02a 	ldr.w	pc, [r1, sl, lsl #2]
   813a4:	000813bd 	.word	0x000813bd
   813a8:	000813b5 	.word	0x000813b5
   813ac:	00081385 	.word	0x00081385
   813b0:	0008137d 	.word	0x0008137d
   813b4:	2000      	movs	r0, #0
   813b6:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
   813ba:	e7c7      	b.n	8134c <__ieee754_atan2+0xc4>
   813bc:	2000      	movs	r0, #0
   813be:	2100      	movs	r1, #0
   813c0:	e7c4      	b.n	8134c <__ieee754_atan2+0xc4>
   813c2:	a121      	add	r1, pc, #132	; (adr r1, 81448 <__ieee754_atan2+0x1c0>)
   813c4:	e9d1 0100 	ldrd	r0, r1, [r1]
   813c8:	e7c0      	b.n	8134c <__ieee754_atan2+0xc4>
   813ca:	a317      	add	r3, pc, #92	; (adr r3, 81428 <__ieee754_atan2+0x1a0>)
   813cc:	e9d3 2300 	ldrd	r2, r3, [r3]
   813d0:	f001 fbe4 	bl	82b9c <__aeabi_dsub>
   813d4:	4602      	mov	r2, r0
   813d6:	460b      	mov	r3, r1
   813d8:	a115      	add	r1, pc, #84	; (adr r1, 81430 <__ieee754_atan2+0x1a8>)
   813da:	e9d1 0100 	ldrd	r0, r1, [r1]
   813de:	f001 fbdd 	bl	82b9c <__aeabi_dsub>
   813e2:	e7b3      	b.n	8134c <__ieee754_atan2+0xc4>
   813e4:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   813e8:	e7b0      	b.n	8134c <__ieee754_atan2+0xc4>
   813ea:	f118 0f3c 	cmn.w	r8, #60	; 0x3c
   813ee:	da8b      	bge.n	81308 <__ieee754_atan2+0x80>
   813f0:	2000      	movs	r0, #0
   813f2:	2100      	movs	r1, #0
   813f4:	e790      	b.n	81318 <__ieee754_atan2+0x90>
   813f6:	f1ba 0f03 	cmp.w	sl, #3
   813fa:	d8b1      	bhi.n	81360 <__ieee754_atan2+0xd8>
   813fc:	e8df f00a 	tbb	[pc, sl]
   81400:	0a0e0206 	.word	0x0a0e0206
   81404:	a112      	add	r1, pc, #72	; (adr r1, 81450 <__ieee754_atan2+0x1c8>)
   81406:	e9d1 0100 	ldrd	r0, r1, [r1]
   8140a:	e79f      	b.n	8134c <__ieee754_atan2+0xc4>
   8140c:	a112      	add	r1, pc, #72	; (adr r1, 81458 <__ieee754_atan2+0x1d0>)
   8140e:	e9d1 0100 	ldrd	r0, r1, [r1]
   81412:	e79b      	b.n	8134c <__ieee754_atan2+0xc4>
   81414:	a112      	add	r1, pc, #72	; (adr r1, 81460 <__ieee754_atan2+0x1d8>)
   81416:	e9d1 0100 	ldrd	r0, r1, [r1]
   8141a:	e797      	b.n	8134c <__ieee754_atan2+0xc4>
   8141c:	a112      	add	r1, pc, #72	; (adr r1, 81468 <__ieee754_atan2+0x1e0>)
   8141e:	e9d1 0100 	ldrd	r0, r1, [r1]
   81422:	e793      	b.n	8134c <__ieee754_atan2+0xc4>
   81424:	f3af 8000 	nop.w
   81428:	33145c07 	.word	0x33145c07
   8142c:	3ca1a626 	.word	0x3ca1a626
   81430:	54442d18 	.word	0x54442d18
   81434:	400921fb 	.word	0x400921fb
   81438:	54442d18 	.word	0x54442d18
   8143c:	3ff921fb 	.word	0x3ff921fb
   81440:	54442d18 	.word	0x54442d18
   81444:	c00921fb 	.word	0xc00921fb
   81448:	54442d18 	.word	0x54442d18
   8144c:	bff921fb 	.word	0xbff921fb
   81450:	54442d18 	.word	0x54442d18
   81454:	bfe921fb 	.word	0xbfe921fb
   81458:	54442d18 	.word	0x54442d18
   8145c:	3fe921fb 	.word	0x3fe921fb
   81460:	7f3321d2 	.word	0x7f3321d2
   81464:	c002d97c 	.word	0xc002d97c
   81468:	7f3321d2 	.word	0x7f3321d2
   8146c:	4002d97c 	.word	0x4002d97c
   81470:	7ff00000 	.word	0x7ff00000
   81474:	f3af 8000 	nop.w

00081478 <__ieee754_rem_pio2>:
   81478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8147c:	4b96      	ldr	r3, [pc, #600]	; (816d8 <__ieee754_rem_pio2+0x260>)
   8147e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
   81482:	429e      	cmp	r6, r3
   81484:	b091      	sub	sp, #68	; 0x44
   81486:	4604      	mov	r4, r0
   81488:	460d      	mov	r5, r1
   8148a:	468b      	mov	fp, r1
   8148c:	4690      	mov	r8, r2
   8148e:	f340 8081 	ble.w	81594 <__ieee754_rem_pio2+0x11c>
   81492:	4b92      	ldr	r3, [pc, #584]	; (816dc <__ieee754_rem_pio2+0x264>)
   81494:	429e      	cmp	r6, r3
   81496:	dc26      	bgt.n	814e6 <__ieee754_rem_pio2+0x6e>
   81498:	a385      	add	r3, pc, #532	; (adr r3, 816b0 <__ieee754_rem_pio2+0x238>)
   8149a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8149e:	2900      	cmp	r1, #0
   814a0:	f340 81a0 	ble.w	817e4 <__ieee754_rem_pio2+0x36c>
   814a4:	f001 fb7a 	bl	82b9c <__aeabi_dsub>
   814a8:	4b8d      	ldr	r3, [pc, #564]	; (816e0 <__ieee754_rem_pio2+0x268>)
   814aa:	4604      	mov	r4, r0
   814ac:	429e      	cmp	r6, r3
   814ae:	460d      	mov	r5, r1
   814b0:	f000 8085 	beq.w	815be <__ieee754_rem_pio2+0x146>
   814b4:	a380      	add	r3, pc, #512	; (adr r3, 816b8 <__ieee754_rem_pio2+0x240>)
   814b6:	e9d3 2300 	ldrd	r2, r3, [r3]
   814ba:	f001 fb6f 	bl	82b9c <__aeabi_dsub>
   814be:	4602      	mov	r2, r0
   814c0:	460b      	mov	r3, r1
   814c2:	e9c8 2300 	strd	r2, r3, [r8]
   814c6:	4620      	mov	r0, r4
   814c8:	4629      	mov	r1, r5
   814ca:	f001 fb67 	bl	82b9c <__aeabi_dsub>
   814ce:	a37a      	add	r3, pc, #488	; (adr r3, 816b8 <__ieee754_rem_pio2+0x240>)
   814d0:	e9d3 2300 	ldrd	r2, r3, [r3]
   814d4:	f001 fb62 	bl	82b9c <__aeabi_dsub>
   814d8:	2701      	movs	r7, #1
   814da:	e9c8 0102 	strd	r0, r1, [r8, #8]
   814de:	4638      	mov	r0, r7
   814e0:	b011      	add	sp, #68	; 0x44
   814e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   814e6:	4b7f      	ldr	r3, [pc, #508]	; (816e4 <__ieee754_rem_pio2+0x26c>)
   814e8:	429e      	cmp	r6, r3
   814ea:	f340 8085 	ble.w	815f8 <__ieee754_rem_pio2+0x180>
   814ee:	4b7e      	ldr	r3, [pc, #504]	; (816e8 <__ieee754_rem_pio2+0x270>)
   814f0:	429e      	cmp	r6, r3
   814f2:	dc5a      	bgt.n	815aa <__ieee754_rem_pio2+0x132>
   814f4:	ea4f 5926 	mov.w	r9, r6, asr #20
   814f8:	f2a9 4916 	subw	r9, r9, #1046	; 0x416
   814fc:	eba6 5509 	sub.w	r5, r6, r9, lsl #20
   81500:	4629      	mov	r1, r5
   81502:	4604      	mov	r4, r0
   81504:	f001 ff98 	bl	83438 <__aeabi_d2iz>
   81508:	f001 fc96 	bl	82e38 <__aeabi_i2d>
   8150c:	4606      	mov	r6, r0
   8150e:	460f      	mov	r7, r1
   81510:	4602      	mov	r2, r0
   81512:	460b      	mov	r3, r1
   81514:	4620      	mov	r0, r4
   81516:	4629      	mov	r1, r5
   81518:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
   8151c:	f001 fb3e 	bl	82b9c <__aeabi_dsub>
   81520:	2200      	movs	r2, #0
   81522:	4b72      	ldr	r3, [pc, #456]	; (816ec <__ieee754_rem_pio2+0x274>)
   81524:	f001 fcee 	bl	82f04 <__aeabi_dmul>
   81528:	460f      	mov	r7, r1
   8152a:	4606      	mov	r6, r0
   8152c:	f001 ff84 	bl	83438 <__aeabi_d2iz>
   81530:	f001 fc82 	bl	82e38 <__aeabi_i2d>
   81534:	4602      	mov	r2, r0
   81536:	460b      	mov	r3, r1
   81538:	4604      	mov	r4, r0
   8153a:	460d      	mov	r5, r1
   8153c:	4630      	mov	r0, r6
   8153e:	4639      	mov	r1, r7
   81540:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
   81544:	f001 fb2a 	bl	82b9c <__aeabi_dsub>
   81548:	2200      	movs	r2, #0
   8154a:	4b68      	ldr	r3, [pc, #416]	; (816ec <__ieee754_rem_pio2+0x274>)
   8154c:	f001 fcda 	bl	82f04 <__aeabi_dmul>
   81550:	2200      	movs	r2, #0
   81552:	2300      	movs	r3, #0
   81554:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
   81558:	f001 ff3c 	bl	833d4 <__aeabi_dcmpeq>
   8155c:	2800      	cmp	r0, #0
   8155e:	f000 816d 	beq.w	8183c <__ieee754_rem_pio2+0x3c4>
   81562:	2300      	movs	r3, #0
   81564:	4620      	mov	r0, r4
   81566:	4629      	mov	r1, r5
   81568:	2200      	movs	r2, #0
   8156a:	f001 ff33 	bl	833d4 <__aeabi_dcmpeq>
   8156e:	2800      	cmp	r0, #0
   81570:	bf14      	ite	ne
   81572:	2301      	movne	r3, #1
   81574:	2302      	moveq	r3, #2
   81576:	485e      	ldr	r0, [pc, #376]	; (816f0 <__ieee754_rem_pio2+0x278>)
   81578:	2102      	movs	r1, #2
   8157a:	9001      	str	r0, [sp, #4]
   8157c:	9100      	str	r1, [sp, #0]
   8157e:	464a      	mov	r2, r9
   81580:	a80a      	add	r0, sp, #40	; 0x28
   81582:	4641      	mov	r1, r8
   81584:	f000 fb7c 	bl	81c80 <__kernel_rem_pio2>
   81588:	f1bb 0f00 	cmp.w	fp, #0
   8158c:	f2c0 8148 	blt.w	81820 <__ieee754_rem_pio2+0x3a8>
   81590:	4607      	mov	r7, r0
   81592:	e006      	b.n	815a2 <__ieee754_rem_pio2+0x12a>
   81594:	2200      	movs	r2, #0
   81596:	2300      	movs	r3, #0
   81598:	e9c8 4500 	strd	r4, r5, [r8]
   8159c:	e9c8 2302 	strd	r2, r3, [r8, #8]
   815a0:	2700      	movs	r7, #0
   815a2:	4638      	mov	r0, r7
   815a4:	b011      	add	sp, #68	; 0x44
   815a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   815aa:	4602      	mov	r2, r0
   815ac:	460b      	mov	r3, r1
   815ae:	f001 faf5 	bl	82b9c <__aeabi_dsub>
   815b2:	2700      	movs	r7, #0
   815b4:	e9c8 0102 	strd	r0, r1, [r8, #8]
   815b8:	e9c8 0100 	strd	r0, r1, [r8]
   815bc:	e7f1      	b.n	815a2 <__ieee754_rem_pio2+0x12a>
   815be:	a340      	add	r3, pc, #256	; (adr r3, 816c0 <__ieee754_rem_pio2+0x248>)
   815c0:	e9d3 2300 	ldrd	r2, r3, [r3]
   815c4:	f001 faea 	bl	82b9c <__aeabi_dsub>
   815c8:	a33f      	add	r3, pc, #252	; (adr r3, 816c8 <__ieee754_rem_pio2+0x250>)
   815ca:	e9d3 2300 	ldrd	r2, r3, [r3]
   815ce:	4604      	mov	r4, r0
   815d0:	460d      	mov	r5, r1
   815d2:	f001 fae3 	bl	82b9c <__aeabi_dsub>
   815d6:	4602      	mov	r2, r0
   815d8:	460b      	mov	r3, r1
   815da:	e9c8 2300 	strd	r2, r3, [r8]
   815de:	4620      	mov	r0, r4
   815e0:	4629      	mov	r1, r5
   815e2:	f001 fadb 	bl	82b9c <__aeabi_dsub>
   815e6:	a338      	add	r3, pc, #224	; (adr r3, 816c8 <__ieee754_rem_pio2+0x250>)
   815e8:	e9d3 2300 	ldrd	r2, r3, [r3]
   815ec:	f001 fad6 	bl	82b9c <__aeabi_dsub>
   815f0:	2701      	movs	r7, #1
   815f2:	e9c8 0102 	strd	r0, r1, [r8, #8]
   815f6:	e7d4      	b.n	815a2 <__ieee754_rem_pio2+0x12a>
   815f8:	f001 f982 	bl	82900 <fabs>
   815fc:	a334      	add	r3, pc, #208	; (adr r3, 816d0 <__ieee754_rem_pio2+0x258>)
   815fe:	e9d3 2300 	ldrd	r2, r3, [r3]
   81602:	4604      	mov	r4, r0
   81604:	460d      	mov	r5, r1
   81606:	f001 fc7d 	bl	82f04 <__aeabi_dmul>
   8160a:	2200      	movs	r2, #0
   8160c:	4b39      	ldr	r3, [pc, #228]	; (816f4 <__ieee754_rem_pio2+0x27c>)
   8160e:	f001 fac7 	bl	82ba0 <__adddf3>
   81612:	f001 ff11 	bl	83438 <__aeabi_d2iz>
   81616:	4607      	mov	r7, r0
   81618:	f001 fc0e 	bl	82e38 <__aeabi_i2d>
   8161c:	a324      	add	r3, pc, #144	; (adr r3, 816b0 <__ieee754_rem_pio2+0x238>)
   8161e:	e9d3 2300 	ldrd	r2, r3, [r3]
   81622:	e9cd 0106 	strd	r0, r1, [sp, #24]
   81626:	f001 fc6d 	bl	82f04 <__aeabi_dmul>
   8162a:	4602      	mov	r2, r0
   8162c:	460b      	mov	r3, r1
   8162e:	4620      	mov	r0, r4
   81630:	4629      	mov	r1, r5
   81632:	f001 fab3 	bl	82b9c <__aeabi_dsub>
   81636:	a320      	add	r3, pc, #128	; (adr r3, 816b8 <__ieee754_rem_pio2+0x240>)
   81638:	e9d3 2300 	ldrd	r2, r3, [r3]
   8163c:	e9cd 0102 	strd	r0, r1, [sp, #8]
   81640:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   81644:	f001 fc5e 	bl	82f04 <__aeabi_dmul>
   81648:	2f1f      	cmp	r7, #31
   8164a:	e9cd 0104 	strd	r0, r1, [sp, #16]
   8164e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   81652:	dc53      	bgt.n	816fc <__ieee754_rem_pio2+0x284>
   81654:	4b28      	ldr	r3, [pc, #160]	; (816f8 <__ieee754_rem_pio2+0x280>)
   81656:	1e7a      	subs	r2, r7, #1
   81658:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   8165c:	42b3      	cmp	r3, r6
   8165e:	d04d      	beq.n	816fc <__ieee754_rem_pio2+0x284>
   81660:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   81664:	f001 fa9a 	bl	82b9c <__aeabi_dsub>
   81668:	4604      	mov	r4, r0
   8166a:	460d      	mov	r5, r1
   8166c:	e9c8 4500 	strd	r4, r5, [r8]
   81670:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   81674:	4622      	mov	r2, r4
   81676:	462b      	mov	r3, r5
   81678:	f001 fa90 	bl	82b9c <__aeabi_dsub>
   8167c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   81680:	f001 fa8c 	bl	82b9c <__aeabi_dsub>
   81684:	f1bb 0f00 	cmp.w	fp, #0
   81688:	e9c8 0102 	strd	r0, r1, [r8, #8]
   8168c:	da89      	bge.n	815a2 <__ieee754_rem_pio2+0x12a>
   8168e:	4626      	mov	r6, r4
   81690:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
   81694:	f105 4400 	add.w	r4, r5, #2147483648	; 0x80000000
   81698:	427f      	negs	r7, r7
   8169a:	f8c8 6000 	str.w	r6, [r8]
   8169e:	f8c8 4004 	str.w	r4, [r8, #4]
   816a2:	f8c8 0008 	str.w	r0, [r8, #8]
   816a6:	f8c8 300c 	str.w	r3, [r8, #12]
   816aa:	e77a      	b.n	815a2 <__ieee754_rem_pio2+0x12a>
   816ac:	f3af 8000 	nop.w
   816b0:	54400000 	.word	0x54400000
   816b4:	3ff921fb 	.word	0x3ff921fb
   816b8:	1a626331 	.word	0x1a626331
   816bc:	3dd0b461 	.word	0x3dd0b461
   816c0:	1a600000 	.word	0x1a600000
   816c4:	3dd0b461 	.word	0x3dd0b461
   816c8:	2e037073 	.word	0x2e037073
   816cc:	3ba3198a 	.word	0x3ba3198a
   816d0:	6dc9c883 	.word	0x6dc9c883
   816d4:	3fe45f30 	.word	0x3fe45f30
   816d8:	3fe921fb 	.word	0x3fe921fb
   816dc:	4002d97b 	.word	0x4002d97b
   816e0:	3ff921fb 	.word	0x3ff921fb
   816e4:	413921fb 	.word	0x413921fb
   816e8:	7fefffff 	.word	0x7fefffff
   816ec:	41700000 	.word	0x41700000
   816f0:	00083c88 	.word	0x00083c88
   816f4:	3fe00000 	.word	0x3fe00000
   816f8:	00083c08 	.word	0x00083c08
   816fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   81700:	f001 fa4c 	bl	82b9c <__aeabi_dsub>
   81704:	1536      	asrs	r6, r6, #20
   81706:	f3c1 530a 	ubfx	r3, r1, #20, #11
   8170a:	1af3      	subs	r3, r6, r3
   8170c:	4604      	mov	r4, r0
   8170e:	460d      	mov	r5, r1
   81710:	2b10      	cmp	r3, #16
   81712:	e9c8 4500 	strd	r4, r5, [r8]
   81716:	ddab      	ble.n	81670 <__ieee754_rem_pio2+0x1f8>
   81718:	a35b      	add	r3, pc, #364	; (adr r3, 81888 <__ieee754_rem_pio2+0x410>)
   8171a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8171e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   81722:	f001 fbef 	bl	82f04 <__aeabi_dmul>
   81726:	4604      	mov	r4, r0
   81728:	460d      	mov	r5, r1
   8172a:	4622      	mov	r2, r4
   8172c:	462b      	mov	r3, r5
   8172e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   81732:	f001 fa33 	bl	82b9c <__aeabi_dsub>
   81736:	e9cd 0108 	strd	r0, r1, [sp, #32]
   8173a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   8173e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   81742:	f001 fa2b 	bl	82b9c <__aeabi_dsub>
   81746:	4622      	mov	r2, r4
   81748:	462b      	mov	r3, r5
   8174a:	f001 fa27 	bl	82b9c <__aeabi_dsub>
   8174e:	a350      	add	r3, pc, #320	; (adr r3, 81890 <__ieee754_rem_pio2+0x418>)
   81750:	e9d3 2300 	ldrd	r2, r3, [r3]
   81754:	4604      	mov	r4, r0
   81756:	460d      	mov	r5, r1
   81758:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   8175c:	f001 fbd2 	bl	82f04 <__aeabi_dmul>
   81760:	4622      	mov	r2, r4
   81762:	462b      	mov	r3, r5
   81764:	f001 fa1a 	bl	82b9c <__aeabi_dsub>
   81768:	e9cd 0104 	strd	r0, r1, [sp, #16]
   8176c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   81770:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   81774:	f001 fa12 	bl	82b9c <__aeabi_dsub>
   81778:	f3c1 530a 	ubfx	r3, r1, #20, #11
   8177c:	1af6      	subs	r6, r6, r3
   8177e:	4604      	mov	r4, r0
   81780:	460d      	mov	r5, r1
   81782:	2e31      	cmp	r6, #49	; 0x31
   81784:	e9c8 4500 	strd	r4, r5, [r8]
   81788:	dd78      	ble.n	8187c <__ieee754_rem_pio2+0x404>
   8178a:	a343      	add	r3, pc, #268	; (adr r3, 81898 <__ieee754_rem_pio2+0x420>)
   8178c:	e9d3 2300 	ldrd	r2, r3, [r3]
   81790:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   81794:	f001 fbb6 	bl	82f04 <__aeabi_dmul>
   81798:	4604      	mov	r4, r0
   8179a:	460d      	mov	r5, r1
   8179c:	4622      	mov	r2, r4
   8179e:	462b      	mov	r3, r5
   817a0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   817a4:	f001 f9fa 	bl	82b9c <__aeabi_dsub>
   817a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
   817ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   817b0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   817b4:	f001 f9f2 	bl	82b9c <__aeabi_dsub>
   817b8:	4622      	mov	r2, r4
   817ba:	462b      	mov	r3, r5
   817bc:	f001 f9ee 	bl	82b9c <__aeabi_dsub>
   817c0:	a337      	add	r3, pc, #220	; (adr r3, 818a0 <__ieee754_rem_pio2+0x428>)
   817c2:	e9d3 2300 	ldrd	r2, r3, [r3]
   817c6:	4604      	mov	r4, r0
   817c8:	460d      	mov	r5, r1
   817ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   817ce:	f001 fb99 	bl	82f04 <__aeabi_dmul>
   817d2:	4622      	mov	r2, r4
   817d4:	462b      	mov	r3, r5
   817d6:	f001 f9e1 	bl	82b9c <__aeabi_dsub>
   817da:	e9cd 0104 	strd	r0, r1, [sp, #16]
   817de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   817e2:	e73d      	b.n	81660 <__ieee754_rem_pio2+0x1e8>
   817e4:	f001 f9dc 	bl	82ba0 <__adddf3>
   817e8:	4b31      	ldr	r3, [pc, #196]	; (818b0 <__ieee754_rem_pio2+0x438>)
   817ea:	4604      	mov	r4, r0
   817ec:	429e      	cmp	r6, r3
   817ee:	460d      	mov	r5, r1
   817f0:	d026      	beq.n	81840 <__ieee754_rem_pio2+0x3c8>
   817f2:	a32d      	add	r3, pc, #180	; (adr r3, 818a8 <__ieee754_rem_pio2+0x430>)
   817f4:	e9d3 2300 	ldrd	r2, r3, [r3]
   817f8:	f001 f9d2 	bl	82ba0 <__adddf3>
   817fc:	4602      	mov	r2, r0
   817fe:	460b      	mov	r3, r1
   81800:	e9c8 2300 	strd	r2, r3, [r8]
   81804:	4620      	mov	r0, r4
   81806:	4629      	mov	r1, r5
   81808:	f001 f9c8 	bl	82b9c <__aeabi_dsub>
   8180c:	a326      	add	r3, pc, #152	; (adr r3, 818a8 <__ieee754_rem_pio2+0x430>)
   8180e:	e9d3 2300 	ldrd	r2, r3, [r3]
   81812:	f001 f9c5 	bl	82ba0 <__adddf3>
   81816:	f04f 37ff 	mov.w	r7, #4294967295
   8181a:	e9c8 0102 	strd	r0, r1, [r8, #8]
   8181e:	e6c0      	b.n	815a2 <__ieee754_rem_pio2+0x12a>
   81820:	f8d8 2004 	ldr.w	r2, [r8, #4]
   81824:	f8d8 300c 	ldr.w	r3, [r8, #12]
   81828:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
   8182c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
   81830:	4247      	negs	r7, r0
   81832:	f8c8 2004 	str.w	r2, [r8, #4]
   81836:	f8c8 300c 	str.w	r3, [r8, #12]
   8183a:	e6b2      	b.n	815a2 <__ieee754_rem_pio2+0x12a>
   8183c:	2303      	movs	r3, #3
   8183e:	e69a      	b.n	81576 <__ieee754_rem_pio2+0xfe>
   81840:	a311      	add	r3, pc, #68	; (adr r3, 81888 <__ieee754_rem_pio2+0x410>)
   81842:	e9d3 2300 	ldrd	r2, r3, [r3]
   81846:	f001 f9ab 	bl	82ba0 <__adddf3>
   8184a:	a311      	add	r3, pc, #68	; (adr r3, 81890 <__ieee754_rem_pio2+0x418>)
   8184c:	e9d3 2300 	ldrd	r2, r3, [r3]
   81850:	4604      	mov	r4, r0
   81852:	460d      	mov	r5, r1
   81854:	f001 f9a4 	bl	82ba0 <__adddf3>
   81858:	4602      	mov	r2, r0
   8185a:	460b      	mov	r3, r1
   8185c:	e9c8 2300 	strd	r2, r3, [r8]
   81860:	4620      	mov	r0, r4
   81862:	4629      	mov	r1, r5
   81864:	f001 f99a 	bl	82b9c <__aeabi_dsub>
   81868:	a309      	add	r3, pc, #36	; (adr r3, 81890 <__ieee754_rem_pio2+0x418>)
   8186a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8186e:	f001 f997 	bl	82ba0 <__adddf3>
   81872:	f04f 37ff 	mov.w	r7, #4294967295
   81876:	e9c8 0102 	strd	r0, r1, [r8, #8]
   8187a:	e692      	b.n	815a2 <__ieee754_rem_pio2+0x12a>
   8187c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   81880:	e9cd 2302 	strd	r2, r3, [sp, #8]
   81884:	e6f4      	b.n	81670 <__ieee754_rem_pio2+0x1f8>
   81886:	bf00      	nop
   81888:	1a600000 	.word	0x1a600000
   8188c:	3dd0b461 	.word	0x3dd0b461
   81890:	2e037073 	.word	0x2e037073
   81894:	3ba3198a 	.word	0x3ba3198a
   81898:	2e000000 	.word	0x2e000000
   8189c:	3ba3198a 	.word	0x3ba3198a
   818a0:	252049c1 	.word	0x252049c1
   818a4:	397b839a 	.word	0x397b839a
   818a8:	1a626331 	.word	0x1a626331
   818ac:	3dd0b461 	.word	0x3dd0b461
   818b0:	3ff921fb 	.word	0x3ff921fb
   818b4:	f3af 8000 	nop.w

000818b8 <__ieee754_sqrt>:
   818b8:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
   818bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   818c0:	ea4f 5c1c 	mov.w	ip, ip, lsr #20
   818c4:	f8df 816c 	ldr.w	r8, [pc, #364]	; 81a34 <__ieee754_sqrt+0x17c>
   818c8:	ea4f 5c0c 	mov.w	ip, ip, lsl #20
   818cc:	45c4      	cmp	ip, r8
   818ce:	4606      	mov	r6, r0
   818d0:	460f      	mov	r7, r1
   818d2:	460b      	mov	r3, r1
   818d4:	4602      	mov	r2, r0
   818d6:	f000 808f 	beq.w	819f8 <__ieee754_sqrt+0x140>
   818da:	2900      	cmp	r1, #0
   818dc:	dd6f      	ble.n	819be <__ieee754_sqrt+0x106>
   818de:	150f      	asrs	r7, r1, #20
   818e0:	d078      	beq.n	819d4 <__ieee754_sqrt+0x11c>
   818e2:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
   818e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
   818ea:	07f9      	lsls	r1, r7, #31
   818ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   818f0:	d460      	bmi.n	819b4 <__ieee754_sqrt+0xfc>
   818f2:	0fd1      	lsrs	r1, r2, #31
   818f4:	f04f 0c00 	mov.w	ip, #0
   818f8:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   818fc:	107f      	asrs	r7, r7, #1
   818fe:	0052      	lsls	r2, r2, #1
   81900:	4665      	mov	r5, ip
   81902:	2016      	movs	r0, #22
   81904:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
   81908:	186c      	adds	r4, r5, r1
   8190a:	429c      	cmp	r4, r3
   8190c:	ea4f 76d2 	mov.w	r6, r2, lsr #31
   81910:	ea4f 0242 	mov.w	r2, r2, lsl #1
   81914:	dc02      	bgt.n	8191c <__ieee754_sqrt+0x64>
   81916:	1b1b      	subs	r3, r3, r4
   81918:	1865      	adds	r5, r4, r1
   8191a:	448c      	add	ip, r1
   8191c:	3801      	subs	r0, #1
   8191e:	eb06 0343 	add.w	r3, r6, r3, lsl #1
   81922:	ea4f 0151 	mov.w	r1, r1, lsr #1
   81926:	d1ef      	bne.n	81908 <__ieee754_sqrt+0x50>
   81928:	4680      	mov	r8, r0
   8192a:	2620      	movs	r6, #32
   8192c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
   81930:	e009      	b.n	81946 <__ieee754_sqrt+0x8e>
   81932:	d023      	beq.n	8197c <__ieee754_sqrt+0xc4>
   81934:	0fd4      	lsrs	r4, r2, #31
   81936:	3e01      	subs	r6, #1
   81938:	ea4f 0151 	mov.w	r1, r1, lsr #1
   8193c:	eb04 0343 	add.w	r3, r4, r3, lsl #1
   81940:	ea4f 0242 	mov.w	r2, r2, lsl #1
   81944:	d01e      	beq.n	81984 <__ieee754_sqrt+0xcc>
   81946:	42ab      	cmp	r3, r5
   81948:	eb01 0408 	add.w	r4, r1, r8
   8194c:	ddf1      	ble.n	81932 <__ieee754_sqrt+0x7a>
   8194e:	f004 4900 	and.w	r9, r4, #2147483648	; 0x80000000
   81952:	f1b9 4f00 	cmp.w	r9, #2147483648	; 0x80000000
   81956:	eb04 0801 	add.w	r8, r4, r1
   8195a:	d009      	beq.n	81970 <__ieee754_sqrt+0xb8>
   8195c:	46a9      	mov	r9, r5
   8195e:	1b5b      	subs	r3, r3, r5
   81960:	4294      	cmp	r4, r2
   81962:	bf88      	it	hi
   81964:	f103 33ff 	addhi.w	r3, r3, #4294967295
   81968:	1b12      	subs	r2, r2, r4
   8196a:	4408      	add	r0, r1
   8196c:	464d      	mov	r5, r9
   8196e:	e7e1      	b.n	81934 <__ieee754_sqrt+0x7c>
   81970:	f1b8 0f00 	cmp.w	r8, #0
   81974:	dbf2      	blt.n	8195c <__ieee754_sqrt+0xa4>
   81976:	f105 0901 	add.w	r9, r5, #1
   8197a:	e7f0      	b.n	8195e <__ieee754_sqrt+0xa6>
   8197c:	4294      	cmp	r4, r2
   8197e:	d9e6      	bls.n	8194e <__ieee754_sqrt+0x96>
   81980:	461d      	mov	r5, r3
   81982:	e7d7      	b.n	81934 <__ieee754_sqrt+0x7c>
   81984:	431a      	orrs	r2, r3
   81986:	d004      	beq.n	81992 <__ieee754_sqrt+0xda>
   81988:	1c43      	adds	r3, r0, #1
   8198a:	d041      	beq.n	81a10 <__ieee754_sqrt+0x158>
   8198c:	f000 0301 	and.w	r3, r0, #1
   81990:	4418      	add	r0, r3
   81992:	0846      	lsrs	r6, r0, #1
   81994:	ea4f 036c 	mov.w	r3, ip, asr #1
   81998:	f01c 0f01 	tst.w	ip, #1
   8199c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
   819a0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   819a4:	bf18      	it	ne
   819a6:	f046 4600 	orrne.w	r6, r6, #2147483648	; 0x80000000
   819aa:	eb03 5107 	add.w	r1, r3, r7, lsl #20
   819ae:	4630      	mov	r0, r6
   819b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   819b4:	0fd1      	lsrs	r1, r2, #31
   819b6:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   819ba:	0052      	lsls	r2, r2, #1
   819bc:	e799      	b.n	818f2 <__ieee754_sqrt+0x3a>
   819be:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   819c2:	4303      	orrs	r3, r0
   819c4:	d022      	beq.n	81a0c <__ieee754_sqrt+0x154>
   819c6:	bb51      	cbnz	r1, 81a1e <__ieee754_sqrt+0x166>
   819c8:	460f      	mov	r7, r1
   819ca:	0ad3      	lsrs	r3, r2, #11
   819cc:	3f15      	subs	r7, #21
   819ce:	0552      	lsls	r2, r2, #21
   819d0:	2b00      	cmp	r3, #0
   819d2:	d0fa      	beq.n	819ca <__ieee754_sqrt+0x112>
   819d4:	f413 1180 	ands.w	r1, r3, #1048576	; 0x100000
   819d8:	d11d      	bne.n	81a16 <__ieee754_sqrt+0x15e>
   819da:	005b      	lsls	r3, r3, #1
   819dc:	02d8      	lsls	r0, r3, #11
   819de:	f101 0101 	add.w	r1, r1, #1
   819e2:	d5fa      	bpl.n	819da <__ieee754_sqrt+0x122>
   819e4:	f1c1 0001 	rsb	r0, r1, #1
   819e8:	f1c1 0420 	rsb	r4, r1, #32
   819ec:	fa22 f404 	lsr.w	r4, r2, r4
   819f0:	4407      	add	r7, r0
   819f2:	408a      	lsls	r2, r1
   819f4:	4323      	orrs	r3, r4
   819f6:	e774      	b.n	818e2 <__ieee754_sqrt+0x2a>
   819f8:	4602      	mov	r2, r0
   819fa:	460b      	mov	r3, r1
   819fc:	f001 fa82 	bl	82f04 <__aeabi_dmul>
   81a00:	4632      	mov	r2, r6
   81a02:	463b      	mov	r3, r7
   81a04:	f001 f8cc 	bl	82ba0 <__adddf3>
   81a08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81a0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81a10:	f10c 0c01 	add.w	ip, ip, #1
   81a14:	e7be      	b.n	81994 <__ieee754_sqrt+0xdc>
   81a16:	2420      	movs	r4, #32
   81a18:	2001      	movs	r0, #1
   81a1a:	2100      	movs	r1, #0
   81a1c:	e7e6      	b.n	819ec <__ieee754_sqrt+0x134>
   81a1e:	4602      	mov	r2, r0
   81a20:	460b      	mov	r3, r1
   81a22:	f001 f8bb 	bl	82b9c <__aeabi_dsub>
   81a26:	4602      	mov	r2, r0
   81a28:	460b      	mov	r3, r1
   81a2a:	f001 fb95 	bl	83158 <__aeabi_ddiv>
   81a2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81a32:	bf00      	nop
   81a34:	7ff00000 	.word	0x7ff00000

00081a38 <__kernel_cos>:
   81a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81a3c:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
   81a40:	f1b9 5f79 	cmp.w	r9, #1044381696	; 0x3e400000
   81a44:	b085      	sub	sp, #20
   81a46:	4606      	mov	r6, r0
   81a48:	460f      	mov	r7, r1
   81a4a:	4692      	mov	sl, r2
   81a4c:	469b      	mov	fp, r3
   81a4e:	da6b      	bge.n	81b28 <__kernel_cos+0xf0>
   81a50:	f001 fcf2 	bl	83438 <__aeabi_d2iz>
   81a54:	2800      	cmp	r0, #0
   81a56:	f000 80ea 	beq.w	81c2e <__kernel_cos+0x1f6>
   81a5a:	4632      	mov	r2, r6
   81a5c:	463b      	mov	r3, r7
   81a5e:	4630      	mov	r0, r6
   81a60:	4639      	mov	r1, r7
   81a62:	f001 fa4f 	bl	82f04 <__aeabi_dmul>
   81a66:	a374      	add	r3, pc, #464	; (adr r3, 81c38 <__kernel_cos+0x200>)
   81a68:	e9d3 2300 	ldrd	r2, r3, [r3]
   81a6c:	4604      	mov	r4, r0
   81a6e:	460d      	mov	r5, r1
   81a70:	f001 fa48 	bl	82f04 <__aeabi_dmul>
   81a74:	a372      	add	r3, pc, #456	; (adr r3, 81c40 <__kernel_cos+0x208>)
   81a76:	e9d3 2300 	ldrd	r2, r3, [r3]
   81a7a:	f001 f891 	bl	82ba0 <__adddf3>
   81a7e:	4622      	mov	r2, r4
   81a80:	462b      	mov	r3, r5
   81a82:	f001 fa3f 	bl	82f04 <__aeabi_dmul>
   81a86:	a370      	add	r3, pc, #448	; (adr r3, 81c48 <__kernel_cos+0x210>)
   81a88:	e9d3 2300 	ldrd	r2, r3, [r3]
   81a8c:	f001 f886 	bl	82b9c <__aeabi_dsub>
   81a90:	4622      	mov	r2, r4
   81a92:	462b      	mov	r3, r5
   81a94:	f001 fa36 	bl	82f04 <__aeabi_dmul>
   81a98:	a36d      	add	r3, pc, #436	; (adr r3, 81c50 <__kernel_cos+0x218>)
   81a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
   81a9e:	f001 f87f 	bl	82ba0 <__adddf3>
   81aa2:	4622      	mov	r2, r4
   81aa4:	462b      	mov	r3, r5
   81aa6:	f001 fa2d 	bl	82f04 <__aeabi_dmul>
   81aaa:	a36b      	add	r3, pc, #428	; (adr r3, 81c58 <__kernel_cos+0x220>)
   81aac:	e9d3 2300 	ldrd	r2, r3, [r3]
   81ab0:	f001 f874 	bl	82b9c <__aeabi_dsub>
   81ab4:	4622      	mov	r2, r4
   81ab6:	462b      	mov	r3, r5
   81ab8:	f001 fa24 	bl	82f04 <__aeabi_dmul>
   81abc:	a368      	add	r3, pc, #416	; (adr r3, 81c60 <__kernel_cos+0x228>)
   81abe:	e9d3 2300 	ldrd	r2, r3, [r3]
   81ac2:	f001 f86d 	bl	82ba0 <__adddf3>
   81ac6:	4622      	mov	r2, r4
   81ac8:	462b      	mov	r3, r5
   81aca:	f001 fa1b 	bl	82f04 <__aeabi_dmul>
   81ace:	e9cd 0100 	strd	r0, r1, [sp]
   81ad2:	4620      	mov	r0, r4
   81ad4:	4629      	mov	r1, r5
   81ad6:	2200      	movs	r2, #0
   81ad8:	4b63      	ldr	r3, [pc, #396]	; (81c68 <__kernel_cos+0x230>)
   81ada:	f001 fa13 	bl	82f04 <__aeabi_dmul>
   81ade:	e9dd 2300 	ldrd	r2, r3, [sp]
   81ae2:	4680      	mov	r8, r0
   81ae4:	4689      	mov	r9, r1
   81ae6:	4620      	mov	r0, r4
   81ae8:	4629      	mov	r1, r5
   81aea:	f001 fa0b 	bl	82f04 <__aeabi_dmul>
   81aee:	4652      	mov	r2, sl
   81af0:	4604      	mov	r4, r0
   81af2:	460d      	mov	r5, r1
   81af4:	465b      	mov	r3, fp
   81af6:	4630      	mov	r0, r6
   81af8:	4639      	mov	r1, r7
   81afa:	f001 fa03 	bl	82f04 <__aeabi_dmul>
   81afe:	4602      	mov	r2, r0
   81b00:	460b      	mov	r3, r1
   81b02:	4620      	mov	r0, r4
   81b04:	4629      	mov	r1, r5
   81b06:	f001 f849 	bl	82b9c <__aeabi_dsub>
   81b0a:	4602      	mov	r2, r0
   81b0c:	460b      	mov	r3, r1
   81b0e:	4640      	mov	r0, r8
   81b10:	4649      	mov	r1, r9
   81b12:	f001 f843 	bl	82b9c <__aeabi_dsub>
   81b16:	4602      	mov	r2, r0
   81b18:	460b      	mov	r3, r1
   81b1a:	2000      	movs	r0, #0
   81b1c:	4953      	ldr	r1, [pc, #332]	; (81c6c <__kernel_cos+0x234>)
   81b1e:	f001 f83d 	bl	82b9c <__aeabi_dsub>
   81b22:	b005      	add	sp, #20
   81b24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81b28:	4602      	mov	r2, r0
   81b2a:	460b      	mov	r3, r1
   81b2c:	f001 f9ea 	bl	82f04 <__aeabi_dmul>
   81b30:	a341      	add	r3, pc, #260	; (adr r3, 81c38 <__kernel_cos+0x200>)
   81b32:	e9d3 2300 	ldrd	r2, r3, [r3]
   81b36:	4604      	mov	r4, r0
   81b38:	460d      	mov	r5, r1
   81b3a:	f001 f9e3 	bl	82f04 <__aeabi_dmul>
   81b3e:	a340      	add	r3, pc, #256	; (adr r3, 81c40 <__kernel_cos+0x208>)
   81b40:	e9d3 2300 	ldrd	r2, r3, [r3]
   81b44:	f001 f82c 	bl	82ba0 <__adddf3>
   81b48:	4622      	mov	r2, r4
   81b4a:	462b      	mov	r3, r5
   81b4c:	f001 f9da 	bl	82f04 <__aeabi_dmul>
   81b50:	a33d      	add	r3, pc, #244	; (adr r3, 81c48 <__kernel_cos+0x210>)
   81b52:	e9d3 2300 	ldrd	r2, r3, [r3]
   81b56:	f001 f821 	bl	82b9c <__aeabi_dsub>
   81b5a:	4622      	mov	r2, r4
   81b5c:	462b      	mov	r3, r5
   81b5e:	f001 f9d1 	bl	82f04 <__aeabi_dmul>
   81b62:	a33b      	add	r3, pc, #236	; (adr r3, 81c50 <__kernel_cos+0x218>)
   81b64:	e9d3 2300 	ldrd	r2, r3, [r3]
   81b68:	f001 f81a 	bl	82ba0 <__adddf3>
   81b6c:	4622      	mov	r2, r4
   81b6e:	462b      	mov	r3, r5
   81b70:	f001 f9c8 	bl	82f04 <__aeabi_dmul>
   81b74:	a338      	add	r3, pc, #224	; (adr r3, 81c58 <__kernel_cos+0x220>)
   81b76:	e9d3 2300 	ldrd	r2, r3, [r3]
   81b7a:	f001 f80f 	bl	82b9c <__aeabi_dsub>
   81b7e:	4622      	mov	r2, r4
   81b80:	462b      	mov	r3, r5
   81b82:	f001 f9bf 	bl	82f04 <__aeabi_dmul>
   81b86:	a336      	add	r3, pc, #216	; (adr r3, 81c60 <__kernel_cos+0x228>)
   81b88:	e9d3 2300 	ldrd	r2, r3, [r3]
   81b8c:	f001 f808 	bl	82ba0 <__adddf3>
   81b90:	462b      	mov	r3, r5
   81b92:	4622      	mov	r2, r4
   81b94:	f001 f9b6 	bl	82f04 <__aeabi_dmul>
   81b98:	4b35      	ldr	r3, [pc, #212]	; (81c70 <__kernel_cos+0x238>)
   81b9a:	e9cd 0100 	strd	r0, r1, [sp]
   81b9e:	4599      	cmp	r9, r3
   81ba0:	dd97      	ble.n	81ad2 <__kernel_cos+0x9a>
   81ba2:	4b34      	ldr	r3, [pc, #208]	; (81c74 <__kernel_cos+0x23c>)
   81ba4:	2200      	movs	r2, #0
   81ba6:	4599      	cmp	r9, r3
   81ba8:	dc39      	bgt.n	81c1e <__kernel_cos+0x1e6>
   81baa:	f5a9 1300 	sub.w	r3, r9, #2097152	; 0x200000
   81bae:	2200      	movs	r2, #0
   81bb0:	2000      	movs	r0, #0
   81bb2:	492e      	ldr	r1, [pc, #184]	; (81c6c <__kernel_cos+0x234>)
   81bb4:	4690      	mov	r8, r2
   81bb6:	4699      	mov	r9, r3
   81bb8:	f000 fff0 	bl	82b9c <__aeabi_dsub>
   81bbc:	e9cd 0102 	strd	r0, r1, [sp, #8]
   81bc0:	4620      	mov	r0, r4
   81bc2:	4629      	mov	r1, r5
   81bc4:	2200      	movs	r2, #0
   81bc6:	4b28      	ldr	r3, [pc, #160]	; (81c68 <__kernel_cos+0x230>)
   81bc8:	f001 f99c 	bl	82f04 <__aeabi_dmul>
   81bcc:	4642      	mov	r2, r8
   81bce:	464b      	mov	r3, r9
   81bd0:	f000 ffe4 	bl	82b9c <__aeabi_dsub>
   81bd4:	e9dd 2300 	ldrd	r2, r3, [sp]
   81bd8:	4680      	mov	r8, r0
   81bda:	4689      	mov	r9, r1
   81bdc:	4620      	mov	r0, r4
   81bde:	4629      	mov	r1, r5
   81be0:	f001 f990 	bl	82f04 <__aeabi_dmul>
   81be4:	4652      	mov	r2, sl
   81be6:	4604      	mov	r4, r0
   81be8:	460d      	mov	r5, r1
   81bea:	465b      	mov	r3, fp
   81bec:	4630      	mov	r0, r6
   81bee:	4639      	mov	r1, r7
   81bf0:	f001 f988 	bl	82f04 <__aeabi_dmul>
   81bf4:	4602      	mov	r2, r0
   81bf6:	460b      	mov	r3, r1
   81bf8:	4620      	mov	r0, r4
   81bfa:	4629      	mov	r1, r5
   81bfc:	f000 ffce 	bl	82b9c <__aeabi_dsub>
   81c00:	4602      	mov	r2, r0
   81c02:	460b      	mov	r3, r1
   81c04:	4640      	mov	r0, r8
   81c06:	4649      	mov	r1, r9
   81c08:	f000 ffc8 	bl	82b9c <__aeabi_dsub>
   81c0c:	4602      	mov	r2, r0
   81c0e:	460b      	mov	r3, r1
   81c10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   81c14:	f000 ffc2 	bl	82b9c <__aeabi_dsub>
   81c18:	b005      	add	sp, #20
   81c1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81c1e:	4b16      	ldr	r3, [pc, #88]	; (81c78 <__kernel_cos+0x240>)
   81c20:	f04f 0800 	mov.w	r8, #0
   81c24:	e9cd 2302 	strd	r2, r3, [sp, #8]
   81c28:	f8df 9050 	ldr.w	r9, [pc, #80]	; 81c7c <__kernel_cos+0x244>
   81c2c:	e7c8      	b.n	81bc0 <__kernel_cos+0x188>
   81c2e:	490f      	ldr	r1, [pc, #60]	; (81c6c <__kernel_cos+0x234>)
   81c30:	2000      	movs	r0, #0
   81c32:	b005      	add	sp, #20
   81c34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81c38:	be8838d4 	.word	0xbe8838d4
   81c3c:	bda8fae9 	.word	0xbda8fae9
   81c40:	bdb4b1c4 	.word	0xbdb4b1c4
   81c44:	3e21ee9e 	.word	0x3e21ee9e
   81c48:	809c52ad 	.word	0x809c52ad
   81c4c:	3e927e4f 	.word	0x3e927e4f
   81c50:	19cb1590 	.word	0x19cb1590
   81c54:	3efa01a0 	.word	0x3efa01a0
   81c58:	16c15177 	.word	0x16c15177
   81c5c:	3f56c16c 	.word	0x3f56c16c
   81c60:	5555554c 	.word	0x5555554c
   81c64:	3fa55555 	.word	0x3fa55555
   81c68:	3fe00000 	.word	0x3fe00000
   81c6c:	3ff00000 	.word	0x3ff00000
   81c70:	3fd33332 	.word	0x3fd33332
   81c74:	3fe90000 	.word	0x3fe90000
   81c78:	3fe70000 	.word	0x3fe70000
   81c7c:	3fd20000 	.word	0x3fd20000

00081c80 <__kernel_rem_pio2>:
   81c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81c84:	4d7b      	ldr	r5, [pc, #492]	; (81e74 <__kernel_rem_pio2+0x1f4>)
   81c86:	1ed4      	subs	r4, r2, #3
   81c88:	fb85 6504 	smull	r6, r5, r5, r4
   81c8c:	17e4      	asrs	r4, r4, #31
   81c8e:	ebc4 05a5 	rsb	r5, r4, r5, asr #2
   81c92:	f5ad 7d1d 	sub.w	sp, sp, #628	; 0x274
   81c96:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
   81c9a:	950e      	str	r5, [sp, #56]	; 0x38
   81c9c:	4699      	mov	r9, r3
   81c9e:	4c76      	ldr	r4, [pc, #472]	; (81e78 <__kernel_rem_pio2+0x1f8>)
   81ca0:	43eb      	mvns	r3, r5
   81ca2:	9da6      	ldr	r5, [sp, #664]	; 0x298
   81ca4:	f109 36ff 	add.w	r6, r9, #4294967295
   81ca8:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
   81cac:	9604      	str	r6, [sp, #16]
   81cae:	940c      	str	r4, [sp, #48]	; 0x30
   81cb0:	9007      	str	r0, [sp, #28]
   81cb2:	9c0e      	ldr	r4, [sp, #56]	; 0x38
   81cb4:	9d04      	ldr	r5, [sp, #16]
   81cb6:	980c      	ldr	r0, [sp, #48]	; 0x30
   81cb8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   81cbc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   81cc0:	1ba6      	subs	r6, r4, r6
   81cc2:	182c      	adds	r4, r5, r0
   81cc4:	910b      	str	r1, [sp, #44]	; 0x2c
   81cc6:	930a      	str	r3, [sp, #40]	; 0x28
   81cc8:	d417      	bmi.n	81cfa <__kernel_rem_pio2+0x7a>
   81cca:	98a7      	ldr	r0, [sp, #668]	; 0x29c
   81ccc:	4434      	add	r4, r6
   81cce:	3401      	adds	r4, #1
   81cd0:	f10d 0888 	add.w	r8, sp, #136	; 0x88
   81cd4:	eb00 0586 	add.w	r5, r0, r6, lsl #2
   81cd8:	2700      	movs	r7, #0
   81cda:	e009      	b.n	81cf0 <__kernel_rem_pio2+0x70>
   81cdc:	59e8      	ldr	r0, [r5, r7]
   81cde:	f001 f8ab 	bl	82e38 <__aeabi_i2d>
   81ce2:	3601      	adds	r6, #1
   81ce4:	42a6      	cmp	r6, r4
   81ce6:	e9e8 0102 	strd	r0, r1, [r8, #8]!
   81cea:	f107 0704 	add.w	r7, r7, #4
   81cee:	d004      	beq.n	81cfa <__kernel_rem_pio2+0x7a>
   81cf0:	2e00      	cmp	r6, #0
   81cf2:	daf3      	bge.n	81cdc <__kernel_rem_pio2+0x5c>
   81cf4:	2000      	movs	r0, #0
   81cf6:	2100      	movs	r1, #0
   81cf8:	e7f3      	b.n	81ce2 <__kernel_rem_pio2+0x62>
   81cfa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   81cfc:	2c00      	cmp	r4, #0
   81cfe:	db2d      	blt.n	81d5c <__kernel_rem_pio2+0xdc>
   81d00:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   81d02:	ae74      	add	r6, sp, #464	; 0x1d0
   81d04:	eb06 0bc5 	add.w	fp, r6, r5, lsl #3
   81d08:	a824      	add	r0, sp, #144	; 0x90
   81d0a:	eb00 0ac9 	add.w	sl, r0, r9, lsl #3
   81d0e:	f50d 78e4 	add.w	r8, sp, #456	; 0x1c8
   81d12:	f8cd b00c 	str.w	fp, [sp, #12]
   81d16:	9c04      	ldr	r4, [sp, #16]
   81d18:	2c00      	cmp	r4, #0
   81d1a:	f2c0 8195 	blt.w	82048 <__kernel_rem_pio2+0x3c8>
   81d1e:	9d07      	ldr	r5, [sp, #28]
   81d20:	4657      	mov	r7, sl
   81d22:	f1a5 0b08 	sub.w	fp, r5, #8
   81d26:	2400      	movs	r4, #0
   81d28:	2500      	movs	r5, #0
   81d2a:	2600      	movs	r6, #0
   81d2c:	e977 2302 	ldrd	r2, r3, [r7, #-8]!
   81d30:	e9fb 0102 	ldrd	r0, r1, [fp, #8]!
   81d34:	f001 f8e6 	bl	82f04 <__aeabi_dmul>
   81d38:	4602      	mov	r2, r0
   81d3a:	460b      	mov	r3, r1
   81d3c:	4620      	mov	r0, r4
   81d3e:	4629      	mov	r1, r5
   81d40:	f000 ff2e 	bl	82ba0 <__adddf3>
   81d44:	3601      	adds	r6, #1
   81d46:	454e      	cmp	r6, r9
   81d48:	4604      	mov	r4, r0
   81d4a:	460d      	mov	r5, r1
   81d4c:	d1ee      	bne.n	81d2c <__kernel_rem_pio2+0xac>
   81d4e:	e9e8 4502 	strd	r4, r5, [r8, #8]!
   81d52:	9c03      	ldr	r4, [sp, #12]
   81d54:	f10a 0a08 	add.w	sl, sl, #8
   81d58:	45a0      	cmp	r8, r4
   81d5a:	d1dc      	bne.n	81d16 <__kernel_rem_pio2+0x96>
   81d5c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   81d5e:	ac10      	add	r4, sp, #64	; 0x40
   81d60:	eb04 0685 	add.w	r6, r4, r5, lsl #2
   81d64:	9402      	str	r4, [sp, #8]
   81d66:	960f      	str	r6, [sp, #60]	; 0x3c
   81d68:	9503      	str	r5, [sp, #12]
   81d6a:	9e03      	ldr	r6, [sp, #12]
   81d6c:	ab9c      	add	r3, sp, #624	; 0x270
   81d6e:	00f6      	lsls	r6, r6, #3
   81d70:	4433      	add	r3, r6
   81d72:	9606      	str	r6, [sp, #24]
   81d74:	9e03      	ldr	r6, [sp, #12]
   81d76:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
   81d7a:	2e00      	cmp	r6, #0
   81d7c:	dd2e      	ble.n	81ddc <__kernel_rem_pio2+0x15c>
   81d7e:	9e06      	ldr	r6, [sp, #24]
   81d80:	f50d 7ae8 	add.w	sl, sp, #464	; 0x1d0
   81d84:	44b2      	add	sl, r6
   81d86:	9e03      	ldr	r6, [sp, #12]
   81d88:	f10d 0b3c 	add.w	fp, sp, #60	; 0x3c
   81d8c:	eb0b 0b86 	add.w	fp, fp, r6, lsl #2
   81d90:	f10d 083c 	add.w	r8, sp, #60	; 0x3c
   81d94:	2200      	movs	r2, #0
   81d96:	4b39      	ldr	r3, [pc, #228]	; (81e7c <__kernel_rem_pio2+0x1fc>)
   81d98:	4620      	mov	r0, r4
   81d9a:	4629      	mov	r1, r5
   81d9c:	f001 f8b2 	bl	82f04 <__aeabi_dmul>
   81da0:	f001 fb4a 	bl	83438 <__aeabi_d2iz>
   81da4:	f001 f848 	bl	82e38 <__aeabi_i2d>
   81da8:	2200      	movs	r2, #0
   81daa:	4b35      	ldr	r3, [pc, #212]	; (81e80 <__kernel_rem_pio2+0x200>)
   81dac:	4606      	mov	r6, r0
   81dae:	460f      	mov	r7, r1
   81db0:	f001 f8a8 	bl	82f04 <__aeabi_dmul>
   81db4:	4602      	mov	r2, r0
   81db6:	460b      	mov	r3, r1
   81db8:	4620      	mov	r0, r4
   81dba:	4629      	mov	r1, r5
   81dbc:	f000 feee 	bl	82b9c <__aeabi_dsub>
   81dc0:	f001 fb3a 	bl	83438 <__aeabi_d2iz>
   81dc4:	4632      	mov	r2, r6
   81dc6:	f848 0f04 	str.w	r0, [r8, #4]!
   81dca:	463b      	mov	r3, r7
   81dcc:	e97a 0102 	ldrd	r0, r1, [sl, #-8]!
   81dd0:	f000 fee6 	bl	82ba0 <__adddf3>
   81dd4:	45d8      	cmp	r8, fp
   81dd6:	4604      	mov	r4, r0
   81dd8:	460d      	mov	r5, r1
   81dda:	d1db      	bne.n	81d94 <__kernel_rem_pio2+0x114>
   81ddc:	4620      	mov	r0, r4
   81dde:	4629      	mov	r1, r5
   81de0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   81de2:	f000 fe4d 	bl	82a80 <scalbn>
   81de6:	2200      	movs	r2, #0
   81de8:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
   81dec:	4604      	mov	r4, r0
   81dee:	460d      	mov	r5, r1
   81df0:	f001 f888 	bl	82f04 <__aeabi_dmul>
   81df4:	f000 fd88 	bl	82908 <floor>
   81df8:	2200      	movs	r2, #0
   81dfa:	4b22      	ldr	r3, [pc, #136]	; (81e84 <__kernel_rem_pio2+0x204>)
   81dfc:	f001 f882 	bl	82f04 <__aeabi_dmul>
   81e00:	4602      	mov	r2, r0
   81e02:	460b      	mov	r3, r1
   81e04:	4620      	mov	r0, r4
   81e06:	4629      	mov	r1, r5
   81e08:	f000 fec8 	bl	82b9c <__aeabi_dsub>
   81e0c:	4604      	mov	r4, r0
   81e0e:	460d      	mov	r5, r1
   81e10:	f001 fb12 	bl	83438 <__aeabi_d2iz>
   81e14:	4682      	mov	sl, r0
   81e16:	f001 f80f 	bl	82e38 <__aeabi_i2d>
   81e1a:	4602      	mov	r2, r0
   81e1c:	460b      	mov	r3, r1
   81e1e:	4620      	mov	r0, r4
   81e20:	4629      	mov	r1, r5
   81e22:	f000 febb 	bl	82b9c <__aeabi_dsub>
   81e26:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   81e28:	4606      	mov	r6, r0
   81e2a:	2c00      	cmp	r4, #0
   81e2c:	460f      	mov	r7, r1
   81e2e:	f340 80f2 	ble.w	82016 <__kernel_rem_pio2+0x396>
   81e32:	9d03      	ldr	r5, [sp, #12]
   81e34:	a810      	add	r0, sp, #64	; 0x40
   81e36:	1e69      	subs	r1, r5, #1
   81e38:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
   81e3c:	f1c4 0018 	rsb	r0, r4, #24
   81e40:	fa43 f200 	asr.w	r2, r3, r0
   81e44:	fa02 f000 	lsl.w	r0, r2, r0
   81e48:	f1c4 0517 	rsb	r5, r4, #23
   81e4c:	1a1b      	subs	r3, r3, r0
   81e4e:	fa43 f505 	asr.w	r5, r3, r5
   81e52:	ac10      	add	r4, sp, #64	; 0x40
   81e54:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
   81e58:	4492      	add	sl, r2
   81e5a:	2d00      	cmp	r5, #0
   81e5c:	dd3e      	ble.n	81edc <__kernel_rem_pio2+0x25c>
   81e5e:	9c03      	ldr	r4, [sp, #12]
   81e60:	f10a 0a01 	add.w	sl, sl, #1
   81e64:	2c00      	cmp	r4, #0
   81e66:	f340 80f9 	ble.w	8205c <__kernel_rem_pio2+0x3dc>
   81e6a:	ab10      	add	r3, sp, #64	; 0x40
   81e6c:	eb03 0184 	add.w	r1, r3, r4, lsl #2
   81e70:	2400      	movs	r4, #0
   81e72:	e011      	b.n	81e98 <__kernel_rem_pio2+0x218>
   81e74:	2aaaaaab 	.word	0x2aaaaaab
   81e78:	00083d90 	.word	0x00083d90
   81e7c:	3e700000 	.word	0x3e700000
   81e80:	41700000 	.word	0x41700000
   81e84:	40200000 	.word	0x40200000
   81e88:	f1c2 7080 	rsb	r0, r2, #16777216	; 0x1000000
   81e8c:	b112      	cbz	r2, 81e94 <__kernel_rem_pio2+0x214>
   81e8e:	f843 0c04 	str.w	r0, [r3, #-4]
   81e92:	2401      	movs	r4, #1
   81e94:	428b      	cmp	r3, r1
   81e96:	d00d      	beq.n	81eb4 <__kernel_rem_pio2+0x234>
   81e98:	f853 2b04 	ldr.w	r2, [r3], #4
   81e9c:	2c00      	cmp	r4, #0
   81e9e:	d0f3      	beq.n	81e88 <__kernel_rem_pio2+0x208>
   81ea0:	f1c2 12ff 	rsb	r2, r2, #16711935	; 0xff00ff
   81ea4:	f502 427f 	add.w	r2, r2, #65280	; 0xff00
   81ea8:	428b      	cmp	r3, r1
   81eaa:	f843 2c04 	str.w	r2, [r3, #-4]
   81eae:	f04f 0401 	mov.w	r4, #1
   81eb2:	d1f1      	bne.n	81e98 <__kernel_rem_pio2+0x218>
   81eb4:	980a      	ldr	r0, [sp, #40]	; 0x28
   81eb6:	2800      	cmp	r0, #0
   81eb8:	dd0d      	ble.n	81ed6 <__kernel_rem_pio2+0x256>
   81eba:	2801      	cmp	r0, #1
   81ebc:	f000 80b3 	beq.w	82026 <__kernel_rem_pio2+0x3a6>
   81ec0:	2802      	cmp	r0, #2
   81ec2:	d108      	bne.n	81ed6 <__kernel_rem_pio2+0x256>
   81ec4:	9903      	ldr	r1, [sp, #12]
   81ec6:	a810      	add	r0, sp, #64	; 0x40
   81ec8:	1e4b      	subs	r3, r1, #1
   81eca:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
   81ece:	f3c2 0215 	ubfx	r2, r2, #0, #22
   81ed2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
   81ed6:	2d02      	cmp	r5, #2
   81ed8:	f000 8084 	beq.w	81fe4 <__kernel_rem_pio2+0x364>
   81edc:	4630      	mov	r0, r6
   81ede:	4639      	mov	r1, r7
   81ee0:	2200      	movs	r2, #0
   81ee2:	2300      	movs	r3, #0
   81ee4:	f001 fa76 	bl	833d4 <__aeabi_dcmpeq>
   81ee8:	2800      	cmp	r0, #0
   81eea:	f000 80b9 	beq.w	82060 <__kernel_rem_pio2+0x3e0>
   81eee:	9c03      	ldr	r4, [sp, #12]
   81ef0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   81ef2:	f104 38ff 	add.w	r8, r4, #4294967295
   81ef6:	4546      	cmp	r6, r8
   81ef8:	dc0d      	bgt.n	81f16 <__kernel_rem_pio2+0x296>
   81efa:	a810      	add	r0, sp, #64	; 0x40
   81efc:	eb00 0384 	add.w	r3, r0, r4, lsl #2
   81f00:	980f      	ldr	r0, [sp, #60]	; 0x3c
   81f02:	2200      	movs	r2, #0
   81f04:	f853 1d04 	ldr.w	r1, [r3, #-4]!
   81f08:	4283      	cmp	r3, r0
   81f0a:	ea42 0201 	orr.w	r2, r2, r1
   81f0e:	d1f9      	bne.n	81f04 <__kernel_rem_pio2+0x284>
   81f10:	2a00      	cmp	r2, #0
   81f12:	f040 8244 	bne.w	8239e <__kernel_rem_pio2+0x71e>
   81f16:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   81f18:	ad10      	add	r5, sp, #64	; 0x40
   81f1a:	1e62      	subs	r2, r4, #1
   81f1c:	f855 3022 	ldr.w	r3, [r5, r2, lsl #2]
   81f20:	2b00      	cmp	r3, #0
   81f22:	f040 8254 	bne.w	823ce <__kernel_rem_pio2+0x74e>
   81f26:	eb05 0282 	add.w	r2, r5, r2, lsl #2
   81f2a:	2301      	movs	r3, #1
   81f2c:	f852 1d04 	ldr.w	r1, [r2, #-4]!
   81f30:	3301      	adds	r3, #1
   81f32:	2900      	cmp	r1, #0
   81f34:	d0fa      	beq.n	81f2c <__kernel_rem_pio2+0x2ac>
   81f36:	9e03      	ldr	r6, [sp, #12]
   81f38:	9c03      	ldr	r4, [sp, #12]
   81f3a:	441e      	add	r6, r3
   81f3c:	1c63      	adds	r3, r4, #1
   81f3e:	42b3      	cmp	r3, r6
   81f40:	960d      	str	r6, [sp, #52]	; 0x34
   81f42:	dc49      	bgt.n	81fd8 <__kernel_rem_pio2+0x358>
   81f44:	9d04      	ldr	r5, [sp, #16]
   81f46:	9e0e      	ldr	r6, [sp, #56]	; 0x38
   81f48:	442b      	add	r3, r5
   81f4a:	4621      	mov	r1, r4
   81f4c:	4622      	mov	r2, r4
   81f4e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   81f50:	4432      	add	r2, r6
   81f52:	4449      	add	r1, r9
   81f54:	ae24      	add	r6, sp, #144	; 0x90
   81f56:	f103 3bff 	add.w	fp, r3, #4294967295
   81f5a:	1b2b      	subs	r3, r5, r4
   81f5c:	eb06 04c1 	add.w	r4, r6, r1, lsl #3
   81f60:	9409      	str	r4, [sp, #36]	; 0x24
   81f62:	9da7      	ldr	r5, [sp, #668]	; 0x29c
   81f64:	9c06      	ldr	r4, [sp, #24]
   81f66:	eb06 0bcb 	add.w	fp, r6, fp, lsl #3
   81f6a:	ae74      	add	r6, sp, #464	; 0x1d0
   81f6c:	eb05 0282 	add.w	r2, r5, r2, lsl #2
   81f70:	00db      	lsls	r3, r3, #3
   81f72:	4426      	add	r6, r4
   81f74:	9203      	str	r2, [sp, #12]
   81f76:	9308      	str	r3, [sp, #32]
   81f78:	9606      	str	r6, [sp, #24]
   81f7a:	f04f 0800 	mov.w	r8, #0
   81f7e:	9d03      	ldr	r5, [sp, #12]
   81f80:	f108 0808 	add.w	r8, r8, #8
   81f84:	f855 0f04 	ldr.w	r0, [r5, #4]!
   81f88:	9503      	str	r5, [sp, #12]
   81f8a:	f000 ff55 	bl	82e38 <__aeabi_i2d>
   81f8e:	9e04      	ldr	r6, [sp, #16]
   81f90:	e9eb 0102 	strd	r0, r1, [fp, #8]!
   81f94:	2e00      	cmp	r6, #0
   81f96:	db22      	blt.n	81fde <__kernel_rem_pio2+0x35e>
   81f98:	9c07      	ldr	r4, [sp, #28]
   81f9a:	9f09      	ldr	r7, [sp, #36]	; 0x24
   81f9c:	f1a4 0a08 	sub.w	sl, r4, #8
   81fa0:	4447      	add	r7, r8
   81fa2:	2400      	movs	r4, #0
   81fa4:	2500      	movs	r5, #0
   81fa6:	2600      	movs	r6, #0
   81fa8:	e977 2302 	ldrd	r2, r3, [r7, #-8]!
   81fac:	e9fa 0102 	ldrd	r0, r1, [sl, #8]!
   81fb0:	f000 ffa8 	bl	82f04 <__aeabi_dmul>
   81fb4:	4602      	mov	r2, r0
   81fb6:	460b      	mov	r3, r1
   81fb8:	4620      	mov	r0, r4
   81fba:	4629      	mov	r1, r5
   81fbc:	f000 fdf0 	bl	82ba0 <__adddf3>
   81fc0:	3601      	adds	r6, #1
   81fc2:	454e      	cmp	r6, r9
   81fc4:	4604      	mov	r4, r0
   81fc6:	460d      	mov	r5, r1
   81fc8:	d1ee      	bne.n	81fa8 <__kernel_rem_pio2+0x328>
   81fca:	9e06      	ldr	r6, [sp, #24]
   81fcc:	e9e6 4502 	strd	r4, r5, [r6, #8]!
   81fd0:	9c08      	ldr	r4, [sp, #32]
   81fd2:	9606      	str	r6, [sp, #24]
   81fd4:	45a0      	cmp	r8, r4
   81fd6:	d1d2      	bne.n	81f7e <__kernel_rem_pio2+0x2fe>
   81fd8:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   81fda:	9503      	str	r5, [sp, #12]
   81fdc:	e6c5      	b.n	81d6a <__kernel_rem_pio2+0xea>
   81fde:	2400      	movs	r4, #0
   81fe0:	2500      	movs	r5, #0
   81fe2:	e7f2      	b.n	81fca <__kernel_rem_pio2+0x34a>
   81fe4:	4632      	mov	r2, r6
   81fe6:	463b      	mov	r3, r7
   81fe8:	2000      	movs	r0, #0
   81fea:	4992      	ldr	r1, [pc, #584]	; (82234 <__kernel_rem_pio2+0x5b4>)
   81fec:	f000 fdd6 	bl	82b9c <__aeabi_dsub>
   81ff0:	4606      	mov	r6, r0
   81ff2:	460f      	mov	r7, r1
   81ff4:	2c00      	cmp	r4, #0
   81ff6:	f43f af71 	beq.w	81edc <__kernel_rem_pio2+0x25c>
   81ffa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   81ffc:	2000      	movs	r0, #0
   81ffe:	498d      	ldr	r1, [pc, #564]	; (82234 <__kernel_rem_pio2+0x5b4>)
   82000:	f000 fd3e 	bl	82a80 <scalbn>
   82004:	4602      	mov	r2, r0
   82006:	460b      	mov	r3, r1
   82008:	4630      	mov	r0, r6
   8200a:	4639      	mov	r1, r7
   8200c:	f000 fdc6 	bl	82b9c <__aeabi_dsub>
   82010:	4606      	mov	r6, r0
   82012:	460f      	mov	r7, r1
   82014:	e762      	b.n	81edc <__kernel_rem_pio2+0x25c>
   82016:	d110      	bne.n	8203a <__kernel_rem_pio2+0x3ba>
   82018:	9d03      	ldr	r5, [sp, #12]
   8201a:	a810      	add	r0, sp, #64	; 0x40
   8201c:	1e6b      	subs	r3, r5, #1
   8201e:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
   82022:	15ed      	asrs	r5, r5, #23
   82024:	e719      	b.n	81e5a <__kernel_rem_pio2+0x1da>
   82026:	9903      	ldr	r1, [sp, #12]
   82028:	a810      	add	r0, sp, #64	; 0x40
   8202a:	1e4b      	subs	r3, r1, #1
   8202c:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
   82030:	f3c2 0216 	ubfx	r2, r2, #0, #23
   82034:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
   82038:	e74d      	b.n	81ed6 <__kernel_rem_pio2+0x256>
   8203a:	2200      	movs	r2, #0
   8203c:	4b7e      	ldr	r3, [pc, #504]	; (82238 <__kernel_rem_pio2+0x5b8>)
   8203e:	f001 f9e7 	bl	83410 <__aeabi_dcmpge>
   82042:	b920      	cbnz	r0, 8204e <__kernel_rem_pio2+0x3ce>
   82044:	4605      	mov	r5, r0
   82046:	e749      	b.n	81edc <__kernel_rem_pio2+0x25c>
   82048:	2400      	movs	r4, #0
   8204a:	2500      	movs	r5, #0
   8204c:	e67f      	b.n	81d4e <__kernel_rem_pio2+0xce>
   8204e:	9c03      	ldr	r4, [sp, #12]
   82050:	2502      	movs	r5, #2
   82052:	2c00      	cmp	r4, #0
   82054:	f10a 0a01 	add.w	sl, sl, #1
   82058:	f73f af07 	bgt.w	81e6a <__kernel_rem_pio2+0x1ea>
   8205c:	2400      	movs	r4, #0
   8205e:	e729      	b.n	81eb4 <__kernel_rem_pio2+0x234>
   82060:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   82062:	4630      	mov	r0, r6
   82064:	4262      	negs	r2, r4
   82066:	4639      	mov	r1, r7
   82068:	9506      	str	r5, [sp, #24]
   8206a:	f8cd a01c 	str.w	sl, [sp, #28]
   8206e:	f000 fd07 	bl	82a80 <scalbn>
   82072:	2200      	movs	r2, #0
   82074:	4b71      	ldr	r3, [pc, #452]	; (8223c <__kernel_rem_pio2+0x5bc>)
   82076:	4604      	mov	r4, r0
   82078:	460d      	mov	r5, r1
   8207a:	f001 f9c9 	bl	83410 <__aeabi_dcmpge>
   8207e:	2800      	cmp	r0, #0
   82080:	f000 81bb 	beq.w	823fa <__kernel_rem_pio2+0x77a>
   82084:	2200      	movs	r2, #0
   82086:	4b6e      	ldr	r3, [pc, #440]	; (82240 <__kernel_rem_pio2+0x5c0>)
   82088:	4620      	mov	r0, r4
   8208a:	4629      	mov	r1, r5
   8208c:	f000 ff3a 	bl	82f04 <__aeabi_dmul>
   82090:	f001 f9d2 	bl	83438 <__aeabi_d2iz>
   82094:	4606      	mov	r6, r0
   82096:	f000 fecf 	bl	82e38 <__aeabi_i2d>
   8209a:	2200      	movs	r2, #0
   8209c:	4b67      	ldr	r3, [pc, #412]	; (8223c <__kernel_rem_pio2+0x5bc>)
   8209e:	f000 ff31 	bl	82f04 <__aeabi_dmul>
   820a2:	4602      	mov	r2, r0
   820a4:	460b      	mov	r3, r1
   820a6:	4620      	mov	r0, r4
   820a8:	4629      	mov	r1, r5
   820aa:	f000 fd77 	bl	82b9c <__aeabi_dsub>
   820ae:	f001 f9c3 	bl	83438 <__aeabi_d2iz>
   820b2:	9c03      	ldr	r4, [sp, #12]
   820b4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   820b6:	a910      	add	r1, sp, #64	; 0x40
   820b8:	f104 0801 	add.w	r8, r4, #1
   820bc:	3518      	adds	r5, #24
   820be:	f841 0024 	str.w	r0, [r1, r4, lsl #2]
   820c2:	950a      	str	r5, [sp, #40]	; 0x28
   820c4:	f841 6028 	str.w	r6, [r1, r8, lsl #2]
   820c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   820ca:	2000      	movs	r0, #0
   820cc:	4959      	ldr	r1, [pc, #356]	; (82234 <__kernel_rem_pio2+0x5b4>)
   820ce:	f000 fcd7 	bl	82a80 <scalbn>
   820d2:	f1b8 0f00 	cmp.w	r8, #0
   820d6:	4604      	mov	r4, r0
   820d8:	460d      	mov	r5, r1
   820da:	db5a      	blt.n	82192 <__kernel_rem_pio2+0x512>
   820dc:	f108 0601 	add.w	r6, r8, #1
   820e0:	a810      	add	r0, sp, #64	; 0x40
   820e2:	a974      	add	r1, sp, #464	; 0x1d0
   820e4:	9603      	str	r6, [sp, #12]
   820e6:	eb00 0786 	add.w	r7, r0, r6, lsl #2
   820ea:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
   820ee:	f857 0d04 	ldr.w	r0, [r7, #-4]!
   820f2:	f000 fea1 	bl	82e38 <__aeabi_i2d>
   820f6:	4622      	mov	r2, r4
   820f8:	462b      	mov	r3, r5
   820fa:	f000 ff03 	bl	82f04 <__aeabi_dmul>
   820fe:	2200      	movs	r2, #0
   82100:	e966 0102 	strd	r0, r1, [r6, #-8]!
   82104:	4b4e      	ldr	r3, [pc, #312]	; (82240 <__kernel_rem_pio2+0x5c0>)
   82106:	4620      	mov	r0, r4
   82108:	4629      	mov	r1, r5
   8210a:	f000 fefb 	bl	82f04 <__aeabi_dmul>
   8210e:	9a02      	ldr	r2, [sp, #8]
   82110:	4604      	mov	r4, r0
   82112:	4297      	cmp	r7, r2
   82114:	460d      	mov	r5, r1
   82116:	d1ea      	bne.n	820ee <__kernel_rem_pio2+0x46e>
   82118:	f108 5b00 	add.w	fp, r8, #536870912	; 0x20000000
   8211c:	f10b 3bff 	add.w	fp, fp, #4294967295
   82120:	ab74      	add	r3, sp, #464	; 0x1d0
   82122:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
   82126:	f8cd 8020 	str.w	r8, [sp, #32]
   8212a:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
   8212e:	eb03 0bcb 	add.w	fp, r3, fp, lsl #3
   82132:	f04f 0900 	mov.w	r9, #0
   82136:	f8cd a010 	str.w	sl, [sp, #16]
   8213a:	f1b8 0f00 	cmp.w	r8, #0
   8213e:	f2c0 8128 	blt.w	82392 <__kernel_rem_pio2+0x712>
   82142:	f8df a100 	ldr.w	sl, [pc, #256]	; 82244 <__kernel_rem_pio2+0x5c4>
   82146:	465f      	mov	r7, fp
   82148:	2400      	movs	r4, #0
   8214a:	2500      	movs	r5, #0
   8214c:	2600      	movs	r6, #0
   8214e:	e001      	b.n	82154 <__kernel_rem_pio2+0x4d4>
   82150:	454e      	cmp	r6, r9
   82152:	dc10      	bgt.n	82176 <__kernel_rem_pio2+0x4f6>
   82154:	e9f7 2302 	ldrd	r2, r3, [r7, #8]!
   82158:	e9fa 0102 	ldrd	r0, r1, [sl, #8]!
   8215c:	f000 fed2 	bl	82f04 <__aeabi_dmul>
   82160:	4602      	mov	r2, r0
   82162:	460b      	mov	r3, r1
   82164:	4620      	mov	r0, r4
   82166:	4629      	mov	r1, r5
   82168:	f000 fd1a 	bl	82ba0 <__adddf3>
   8216c:	3601      	adds	r6, #1
   8216e:	45b0      	cmp	r8, r6
   82170:	4604      	mov	r4, r0
   82172:	460d      	mov	r5, r1
   82174:	daec      	bge.n	82150 <__kernel_rem_pio2+0x4d0>
   82176:	9e04      	ldr	r6, [sp, #16]
   82178:	f1ab 0b08 	sub.w	fp, fp, #8
   8217c:	eb06 03c9 	add.w	r3, r6, r9, lsl #3
   82180:	e9c3 4500 	strd	r4, r5, [r3]
   82184:	9c03      	ldr	r4, [sp, #12]
   82186:	f109 0901 	add.w	r9, r9, #1
   8218a:	45a1      	cmp	r9, r4
   8218c:	d1d5      	bne.n	8213a <__kernel_rem_pio2+0x4ba>
   8218e:	f8dd 8020 	ldr.w	r8, [sp, #32]
   82192:	9da6      	ldr	r5, [sp, #664]	; 0x298
   82194:	2d03      	cmp	r5, #3
   82196:	f200 8097 	bhi.w	822c8 <__kernel_rem_pio2+0x648>
   8219a:	e8df f015 	tbh	[pc, r5, lsl #1]
   8219e:	00da      	.short	0x00da
   821a0:	009c009c 	.word	0x009c009c
   821a4:	0004      	.short	0x0004
   821a6:	f1b8 0f00 	cmp.w	r8, #0
   821aa:	f340 8112 	ble.w	823d2 <__kernel_rem_pio2+0x752>
   821ae:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
   821b2:	f108 0301 	add.w	r3, r8, #1
   821b6:	eb0a 03c3 	add.w	r3, sl, r3, lsl #3
   821ba:	ea4f 0bc8 	mov.w	fp, r8, lsl #3
   821be:	9303      	str	r3, [sp, #12]
   821c0:	4699      	mov	r9, r3
   821c2:	eb0a 030b 	add.w	r3, sl, fp
   821c6:	f50d 7c9c 	add.w	ip, sp, #312	; 0x138
   821ca:	e9d3 6700 	ldrd	r6, r7, [r3]
   821ce:	e001      	b.n	821d4 <__kernel_rem_pio2+0x554>
   821d0:	4626      	mov	r6, r4
   821d2:	462f      	mov	r7, r5
   821d4:	e959 4504 	ldrd	r4, r5, [r9, #-16]
   821d8:	4632      	mov	r2, r6
   821da:	463b      	mov	r3, r7
   821dc:	4620      	mov	r0, r4
   821de:	4629      	mov	r1, r5
   821e0:	f8cd c004 	str.w	ip, [sp, #4]
   821e4:	e9cd 4504 	strd	r4, r5, [sp, #16]
   821e8:	f000 fcda 	bl	82ba0 <__adddf3>
   821ec:	4604      	mov	r4, r0
   821ee:	460d      	mov	r5, r1
   821f0:	4622      	mov	r2, r4
   821f2:	462b      	mov	r3, r5
   821f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   821f8:	f000 fcd0 	bl	82b9c <__aeabi_dsub>
   821fc:	4632      	mov	r2, r6
   821fe:	463b      	mov	r3, r7
   82200:	f000 fcce 	bl	82ba0 <__adddf3>
   82204:	e969 0102 	strd	r0, r1, [r9, #-8]!
   82208:	f8dd c004 	ldr.w	ip, [sp, #4]
   8220c:	e949 4502 	strd	r4, r5, [r9, #-8]
   82210:	45e1      	cmp	r9, ip
   82212:	d1dd      	bne.n	821d0 <__kernel_rem_pio2+0x550>
   82214:	f1b8 0f01 	cmp.w	r8, #1
   82218:	f340 810d 	ble.w	82436 <__kernel_rem_pio2+0x7b6>
   8221c:	f8dd c00c 	ldr.w	ip, [sp, #12]
   82220:	eb0a 030b 	add.w	r3, sl, fp
   82224:	f8cd a010 	str.w	sl, [sp, #16]
   82228:	f10a 0b10 	add.w	fp, sl, #16
   8222c:	e9d3 4500 	ldrd	r4, r5, [r3]
   82230:	46e2      	mov	sl, ip
   82232:	e00b      	b.n	8224c <__kernel_rem_pio2+0x5cc>
   82234:	3ff00000 	.word	0x3ff00000
   82238:	3fe00000 	.word	0x3fe00000
   8223c:	41700000 	.word	0x41700000
   82240:	3e700000 	.word	0x3e700000
   82244:	00083d98 	.word	0x00083d98
   82248:	4634      	mov	r4, r6
   8224a:	463d      	mov	r5, r7
   8224c:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
   82250:	4622      	mov	r2, r4
   82252:	462b      	mov	r3, r5
   82254:	4640      	mov	r0, r8
   82256:	4649      	mov	r1, r9
   82258:	f000 fca2 	bl	82ba0 <__adddf3>
   8225c:	4606      	mov	r6, r0
   8225e:	460f      	mov	r7, r1
   82260:	4632      	mov	r2, r6
   82262:	463b      	mov	r3, r7
   82264:	4640      	mov	r0, r8
   82266:	4649      	mov	r1, r9
   82268:	f000 fc98 	bl	82b9c <__aeabi_dsub>
   8226c:	4622      	mov	r2, r4
   8226e:	462b      	mov	r3, r5
   82270:	f000 fc96 	bl	82ba0 <__adddf3>
   82274:	e96a 0102 	strd	r0, r1, [sl, #-8]!
   82278:	45da      	cmp	sl, fp
   8227a:	e94a 6702 	strd	r6, r7, [sl, #-8]
   8227e:	d1e3      	bne.n	82248 <__kernel_rem_pio2+0x5c8>
   82280:	f8dd a010 	ldr.w	sl, [sp, #16]
   82284:	9c03      	ldr	r4, [sp, #12]
   82286:	2000      	movs	r0, #0
   82288:	2100      	movs	r1, #0
   8228a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
   8228e:	f000 fc87 	bl	82ba0 <__adddf3>
   82292:	45a3      	cmp	fp, r4
   82294:	d1f9      	bne.n	8228a <__kernel_rem_pio2+0x60a>
   82296:	9d06      	ldr	r5, [sp, #24]
   82298:	2d00      	cmp	r5, #0
   8229a:	f000 80a2 	beq.w	823e2 <__kernel_rem_pio2+0x762>
   8229e:	f8da 5004 	ldr.w	r5, [sl, #4]
   822a2:	f8da 400c 	ldr.w	r4, [sl, #12]
   822a6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   822a8:	f8da 2000 	ldr.w	r2, [sl]
   822ac:	f8da 3008 	ldr.w	r3, [sl, #8]
   822b0:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
   822b4:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
   822b8:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   822bc:	6075      	str	r5, [r6, #4]
   822be:	60f4      	str	r4, [r6, #12]
   822c0:	6032      	str	r2, [r6, #0]
   822c2:	60b3      	str	r3, [r6, #8]
   822c4:	6130      	str	r0, [r6, #16]
   822c6:	6171      	str	r1, [r6, #20]
   822c8:	9c07      	ldr	r4, [sp, #28]
   822ca:	f004 0007 	and.w	r0, r4, #7
   822ce:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
   822d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   822d6:	f1b8 0f00 	cmp.w	r8, #0
   822da:	f2c0 80a7 	blt.w	8242c <__kernel_rem_pio2+0x7ac>
   822de:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
   822e2:	f108 0401 	add.w	r4, r8, #1
   822e6:	2200      	movs	r2, #0
   822e8:	2300      	movs	r3, #0
   822ea:	eb0a 04c4 	add.w	r4, sl, r4, lsl #3
   822ee:	4610      	mov	r0, r2
   822f0:	4619      	mov	r1, r3
   822f2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
   822f6:	f000 fc53 	bl	82ba0 <__adddf3>
   822fa:	4554      	cmp	r4, sl
   822fc:	d1f9      	bne.n	822f2 <__kernel_rem_pio2+0x672>
   822fe:	4602      	mov	r2, r0
   82300:	460b      	mov	r3, r1
   82302:	9e06      	ldr	r6, [sp, #24]
   82304:	2e00      	cmp	r6, #0
   82306:	d047      	beq.n	82398 <__kernel_rem_pio2+0x718>
   82308:	4610      	mov	r0, r2
   8230a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
   8230e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   82310:	e9c4 0100 	strd	r0, r1, [r4]
   82314:	e9da 0100 	ldrd	r0, r1, [sl]
   82318:	f000 fc40 	bl	82b9c <__aeabi_dsub>
   8231c:	f1b8 0f00 	cmp.w	r8, #0
   82320:	dd07      	ble.n	82332 <__kernel_rem_pio2+0x6b2>
   82322:	eb0a 08c8 	add.w	r8, sl, r8, lsl #3
   82326:	e9fa 2302 	ldrd	r2, r3, [sl, #8]!
   8232a:	f000 fc39 	bl	82ba0 <__adddf3>
   8232e:	45c2      	cmp	sl, r8
   82330:	d1f9      	bne.n	82326 <__kernel_rem_pio2+0x6a6>
   82332:	9d06      	ldr	r5, [sp, #24]
   82334:	2d00      	cmp	r5, #0
   82336:	d06a      	beq.n	8240e <__kernel_rem_pio2+0x78e>
   82338:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   8233a:	4602      	mov	r2, r0
   8233c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
   82340:	e9c6 2302 	strd	r2, r3, [r6, #8]
   82344:	9c07      	ldr	r4, [sp, #28]
   82346:	f004 0007 	and.w	r0, r4, #7
   8234a:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
   8234e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82352:	f1b8 0f00 	cmp.w	r8, #0
   82356:	db66      	blt.n	82426 <__kernel_rem_pio2+0x7a6>
   82358:	f108 0401 	add.w	r4, r8, #1
   8235c:	ad4c      	add	r5, sp, #304	; 0x130
   8235e:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
   82362:	2000      	movs	r0, #0
   82364:	2100      	movs	r1, #0
   82366:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
   8236a:	f000 fc19 	bl	82ba0 <__adddf3>
   8236e:	42ac      	cmp	r4, r5
   82370:	d1f9      	bne.n	82366 <__kernel_rem_pio2+0x6e6>
   82372:	9c06      	ldr	r4, [sp, #24]
   82374:	2c00      	cmp	r4, #0
   82376:	d050      	beq.n	8241a <__kernel_rem_pio2+0x79a>
   82378:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   8237a:	4602      	mov	r2, r0
   8237c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
   82380:	e9c5 2300 	strd	r2, r3, [r5]
   82384:	9c07      	ldr	r4, [sp, #28]
   82386:	f004 0007 	and.w	r0, r4, #7
   8238a:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
   8238e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82392:	2400      	movs	r4, #0
   82394:	2500      	movs	r5, #0
   82396:	e6ee      	b.n	82176 <__kernel_rem_pio2+0x4f6>
   82398:	4610      	mov	r0, r2
   8239a:	4619      	mov	r1, r3
   8239c:	e7b7      	b.n	8230e <__kernel_rem_pio2+0x68e>
   8239e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   823a0:	9506      	str	r5, [sp, #24]
   823a2:	ad10      	add	r5, sp, #64	; 0x40
   823a4:	f855 3028 	ldr.w	r3, [r5, r8, lsl #2]
   823a8:	3e18      	subs	r6, #24
   823aa:	f8cd a01c 	str.w	sl, [sp, #28]
   823ae:	960a      	str	r6, [sp, #40]	; 0x28
   823b0:	2b00      	cmp	r3, #0
   823b2:	f47f ae89 	bne.w	820c8 <__kernel_rem_pio2+0x448>
   823b6:	eb05 0388 	add.w	r3, r5, r8, lsl #2
   823ba:	4632      	mov	r2, r6
   823bc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
   823c0:	f108 38ff 	add.w	r8, r8, #4294967295
   823c4:	3a18      	subs	r2, #24
   823c6:	2900      	cmp	r1, #0
   823c8:	d0f8      	beq.n	823bc <__kernel_rem_pio2+0x73c>
   823ca:	920a      	str	r2, [sp, #40]	; 0x28
   823cc:	e67c      	b.n	820c8 <__kernel_rem_pio2+0x448>
   823ce:	2301      	movs	r3, #1
   823d0:	e5b1      	b.n	81f36 <__kernel_rem_pio2+0x2b6>
   823d2:	9d06      	ldr	r5, [sp, #24]
   823d4:	2000      	movs	r0, #0
   823d6:	2100      	movs	r1, #0
   823d8:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
   823dc:	2d00      	cmp	r5, #0
   823de:	f47f af5e 	bne.w	8229e <__kernel_rem_pio2+0x61e>
   823e2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   823e4:	e9da 2300 	ldrd	r2, r3, [sl]
   823e8:	e9c6 0104 	strd	r0, r1, [r6, #16]
   823ec:	e9da 0102 	ldrd	r0, r1, [sl, #8]
   823f0:	e9c6 2300 	strd	r2, r3, [r6]
   823f4:	e9c6 0102 	strd	r0, r1, [r6, #8]
   823f8:	e766      	b.n	822c8 <__kernel_rem_pio2+0x648>
   823fa:	4620      	mov	r0, r4
   823fc:	4629      	mov	r1, r5
   823fe:	f001 f81b 	bl	83438 <__aeabi_d2iz>
   82402:	f8dd 800c 	ldr.w	r8, [sp, #12]
   82406:	aa10      	add	r2, sp, #64	; 0x40
   82408:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
   8240c:	e65c      	b.n	820c8 <__kernel_rem_pio2+0x448>
   8240e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   82410:	4602      	mov	r2, r0
   82412:	460b      	mov	r3, r1
   82414:	e9c6 2302 	strd	r2, r3, [r6, #8]
   82418:	e794      	b.n	82344 <__kernel_rem_pio2+0x6c4>
   8241a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   8241c:	4602      	mov	r2, r0
   8241e:	460b      	mov	r3, r1
   82420:	e9c5 2300 	strd	r2, r3, [r5]
   82424:	e7ae      	b.n	82384 <__kernel_rem_pio2+0x704>
   82426:	2000      	movs	r0, #0
   82428:	2100      	movs	r1, #0
   8242a:	e7a2      	b.n	82372 <__kernel_rem_pio2+0x6f2>
   8242c:	2200      	movs	r2, #0
   8242e:	2300      	movs	r3, #0
   82430:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
   82434:	e765      	b.n	82302 <__kernel_rem_pio2+0x682>
   82436:	2000      	movs	r0, #0
   82438:	2100      	movs	r1, #0
   8243a:	e72c      	b.n	82296 <__kernel_rem_pio2+0x616>
   8243c:	0000      	movs	r0, r0
	...

00082440 <__kernel_sin>:
   82440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82444:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
   82448:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
   8244c:	b085      	sub	sp, #20
   8244e:	4604      	mov	r4, r0
   82450:	460d      	mov	r5, r1
   82452:	4690      	mov	r8, r2
   82454:	4699      	mov	r9, r3
   82456:	da04      	bge.n	82462 <__kernel_sin+0x22>
   82458:	f000 ffee 	bl	83438 <__aeabi_d2iz>
   8245c:	2800      	cmp	r0, #0
   8245e:	f000 8084 	beq.w	8256a <__kernel_sin+0x12a>
   82462:	4622      	mov	r2, r4
   82464:	462b      	mov	r3, r5
   82466:	4620      	mov	r0, r4
   82468:	4629      	mov	r1, r5
   8246a:	f000 fd4b 	bl	82f04 <__aeabi_dmul>
   8246e:	4622      	mov	r2, r4
   82470:	462b      	mov	r3, r5
   82472:	4606      	mov	r6, r0
   82474:	460f      	mov	r7, r1
   82476:	f000 fd45 	bl	82f04 <__aeabi_dmul>
   8247a:	a33f      	add	r3, pc, #252	; (adr r3, 82578 <__kernel_sin+0x138>)
   8247c:	e9d3 2300 	ldrd	r2, r3, [r3]
   82480:	4682      	mov	sl, r0
   82482:	468b      	mov	fp, r1
   82484:	4630      	mov	r0, r6
   82486:	4639      	mov	r1, r7
   82488:	f000 fd3c 	bl	82f04 <__aeabi_dmul>
   8248c:	a33c      	add	r3, pc, #240	; (adr r3, 82580 <__kernel_sin+0x140>)
   8248e:	e9d3 2300 	ldrd	r2, r3, [r3]
   82492:	f000 fb83 	bl	82b9c <__aeabi_dsub>
   82496:	4632      	mov	r2, r6
   82498:	463b      	mov	r3, r7
   8249a:	f000 fd33 	bl	82f04 <__aeabi_dmul>
   8249e:	a33a      	add	r3, pc, #232	; (adr r3, 82588 <__kernel_sin+0x148>)
   824a0:	e9d3 2300 	ldrd	r2, r3, [r3]
   824a4:	f000 fb7c 	bl	82ba0 <__adddf3>
   824a8:	4632      	mov	r2, r6
   824aa:	463b      	mov	r3, r7
   824ac:	f000 fd2a 	bl	82f04 <__aeabi_dmul>
   824b0:	a337      	add	r3, pc, #220	; (adr r3, 82590 <__kernel_sin+0x150>)
   824b2:	e9d3 2300 	ldrd	r2, r3, [r3]
   824b6:	f000 fb71 	bl	82b9c <__aeabi_dsub>
   824ba:	4632      	mov	r2, r6
   824bc:	463b      	mov	r3, r7
   824be:	f000 fd21 	bl	82f04 <__aeabi_dmul>
   824c2:	a335      	add	r3, pc, #212	; (adr r3, 82598 <__kernel_sin+0x158>)
   824c4:	e9d3 2300 	ldrd	r2, r3, [r3]
   824c8:	f000 fb6a 	bl	82ba0 <__adddf3>
   824cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   824ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
   824d2:	2b00      	cmp	r3, #0
   824d4:	d033      	beq.n	8253e <__kernel_sin+0xfe>
   824d6:	4640      	mov	r0, r8
   824d8:	4649      	mov	r1, r9
   824da:	2200      	movs	r2, #0
   824dc:	4b32      	ldr	r3, [pc, #200]	; (825a8 <__kernel_sin+0x168>)
   824de:	f000 fd11 	bl	82f04 <__aeabi_dmul>
   824e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   824e6:	e9cd 0100 	strd	r0, r1, [sp]
   824ea:	4650      	mov	r0, sl
   824ec:	4659      	mov	r1, fp
   824ee:	f000 fd09 	bl	82f04 <__aeabi_dmul>
   824f2:	4602      	mov	r2, r0
   824f4:	460b      	mov	r3, r1
   824f6:	e9dd 0100 	ldrd	r0, r1, [sp]
   824fa:	f000 fb4f 	bl	82b9c <__aeabi_dsub>
   824fe:	4632      	mov	r2, r6
   82500:	463b      	mov	r3, r7
   82502:	f000 fcff 	bl	82f04 <__aeabi_dmul>
   82506:	4642      	mov	r2, r8
   82508:	464b      	mov	r3, r9
   8250a:	f000 fb47 	bl	82b9c <__aeabi_dsub>
   8250e:	a324      	add	r3, pc, #144	; (adr r3, 825a0 <__kernel_sin+0x160>)
   82510:	e9d3 2300 	ldrd	r2, r3, [r3]
   82514:	4606      	mov	r6, r0
   82516:	460f      	mov	r7, r1
   82518:	4650      	mov	r0, sl
   8251a:	4659      	mov	r1, fp
   8251c:	f000 fcf2 	bl	82f04 <__aeabi_dmul>
   82520:	4602      	mov	r2, r0
   82522:	460b      	mov	r3, r1
   82524:	4630      	mov	r0, r6
   82526:	4639      	mov	r1, r7
   82528:	f000 fb3a 	bl	82ba0 <__adddf3>
   8252c:	4602      	mov	r2, r0
   8252e:	460b      	mov	r3, r1
   82530:	4620      	mov	r0, r4
   82532:	4629      	mov	r1, r5
   82534:	f000 fb32 	bl	82b9c <__aeabi_dsub>
   82538:	b005      	add	sp, #20
   8253a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8253e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   82542:	4630      	mov	r0, r6
   82544:	4639      	mov	r1, r7
   82546:	f000 fcdd 	bl	82f04 <__aeabi_dmul>
   8254a:	a315      	add	r3, pc, #84	; (adr r3, 825a0 <__kernel_sin+0x160>)
   8254c:	e9d3 2300 	ldrd	r2, r3, [r3]
   82550:	f000 fb24 	bl	82b9c <__aeabi_dsub>
   82554:	4652      	mov	r2, sl
   82556:	465b      	mov	r3, fp
   82558:	f000 fcd4 	bl	82f04 <__aeabi_dmul>
   8255c:	4622      	mov	r2, r4
   8255e:	462b      	mov	r3, r5
   82560:	f000 fb1e 	bl	82ba0 <__adddf3>
   82564:	b005      	add	sp, #20
   82566:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8256a:	4620      	mov	r0, r4
   8256c:	4629      	mov	r1, r5
   8256e:	b005      	add	sp, #20
   82570:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82574:	f3af 8000 	nop.w
   82578:	5acfd57c 	.word	0x5acfd57c
   8257c:	3de5d93a 	.word	0x3de5d93a
   82580:	8a2b9ceb 	.word	0x8a2b9ceb
   82584:	3e5ae5e6 	.word	0x3e5ae5e6
   82588:	57b1fe7d 	.word	0x57b1fe7d
   8258c:	3ec71de3 	.word	0x3ec71de3
   82590:	19c161d5 	.word	0x19c161d5
   82594:	3f2a01a0 	.word	0x3f2a01a0
   82598:	1110f8a6 	.word	0x1110f8a6
   8259c:	3f811111 	.word	0x3f811111
   825a0:	55555549 	.word	0x55555549
   825a4:	3fc55555 	.word	0x3fc55555
   825a8:	3fe00000 	.word	0x3fe00000
   825ac:	f3af 8000 	nop.w

000825b0 <atan>:
   825b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   825b4:	4bb6      	ldr	r3, [pc, #728]	; (82890 <atan+0x2e0>)
   825b6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
   825ba:	429e      	cmp	r6, r3
   825bc:	b083      	sub	sp, #12
   825be:	4604      	mov	r4, r0
   825c0:	460d      	mov	r5, r1
   825c2:	4689      	mov	r9, r1
   825c4:	dd0f      	ble.n	825e6 <atan+0x36>
   825c6:	49b3      	ldr	r1, [pc, #716]	; (82894 <atan+0x2e4>)
   825c8:	428e      	cmp	r6, r1
   825ca:	f300 80b3 	bgt.w	82734 <atan+0x184>
   825ce:	f000 80ae 	beq.w	8272e <atan+0x17e>
   825d2:	f1b9 0f00 	cmp.w	r9, #0
   825d6:	f340 80ef 	ble.w	827b8 <atan+0x208>
   825da:	a191      	add	r1, pc, #580	; (adr r1, 82820 <atan+0x270>)
   825dc:	e9d1 0100 	ldrd	r0, r1, [r1]
   825e0:	b003      	add	sp, #12
   825e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   825e6:	4bac      	ldr	r3, [pc, #688]	; (82898 <atan+0x2e8>)
   825e8:	429e      	cmp	r6, r3
   825ea:	f300 80bd 	bgt.w	82768 <atan+0x1b8>
   825ee:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
   825f2:	429e      	cmp	r6, r3
   825f4:	f340 80a7 	ble.w	82746 <atan+0x196>
   825f8:	f04f 3cff 	mov.w	ip, #4294967295
   825fc:	4622      	mov	r2, r4
   825fe:	462b      	mov	r3, r5
   82600:	4620      	mov	r0, r4
   82602:	4629      	mov	r1, r5
   82604:	f8cd c004 	str.w	ip, [sp, #4]
   82608:	f000 fc7c 	bl	82f04 <__aeabi_dmul>
   8260c:	4602      	mov	r2, r0
   8260e:	460b      	mov	r3, r1
   82610:	4682      	mov	sl, r0
   82612:	468b      	mov	fp, r1
   82614:	f000 fc76 	bl	82f04 <__aeabi_dmul>
   82618:	a383      	add	r3, pc, #524	; (adr r3, 82828 <atan+0x278>)
   8261a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8261e:	4606      	mov	r6, r0
   82620:	460f      	mov	r7, r1
   82622:	f000 fc6f 	bl	82f04 <__aeabi_dmul>
   82626:	a382      	add	r3, pc, #520	; (adr r3, 82830 <atan+0x280>)
   82628:	e9d3 2300 	ldrd	r2, r3, [r3]
   8262c:	f000 fab8 	bl	82ba0 <__adddf3>
   82630:	4632      	mov	r2, r6
   82632:	463b      	mov	r3, r7
   82634:	f000 fc66 	bl	82f04 <__aeabi_dmul>
   82638:	a37f      	add	r3, pc, #508	; (adr r3, 82838 <atan+0x288>)
   8263a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8263e:	f000 faaf 	bl	82ba0 <__adddf3>
   82642:	4632      	mov	r2, r6
   82644:	463b      	mov	r3, r7
   82646:	f000 fc5d 	bl	82f04 <__aeabi_dmul>
   8264a:	a37d      	add	r3, pc, #500	; (adr r3, 82840 <atan+0x290>)
   8264c:	e9d3 2300 	ldrd	r2, r3, [r3]
   82650:	f000 faa6 	bl	82ba0 <__adddf3>
   82654:	4632      	mov	r2, r6
   82656:	463b      	mov	r3, r7
   82658:	f000 fc54 	bl	82f04 <__aeabi_dmul>
   8265c:	a37a      	add	r3, pc, #488	; (adr r3, 82848 <atan+0x298>)
   8265e:	e9d3 2300 	ldrd	r2, r3, [r3]
   82662:	f000 fa9d 	bl	82ba0 <__adddf3>
   82666:	4632      	mov	r2, r6
   82668:	463b      	mov	r3, r7
   8266a:	f000 fc4b 	bl	82f04 <__aeabi_dmul>
   8266e:	a378      	add	r3, pc, #480	; (adr r3, 82850 <atan+0x2a0>)
   82670:	e9d3 2300 	ldrd	r2, r3, [r3]
   82674:	f000 fa94 	bl	82ba0 <__adddf3>
   82678:	4652      	mov	r2, sl
   8267a:	465b      	mov	r3, fp
   8267c:	f000 fc42 	bl	82f04 <__aeabi_dmul>
   82680:	a375      	add	r3, pc, #468	; (adr r3, 82858 <atan+0x2a8>)
   82682:	e9d3 2300 	ldrd	r2, r3, [r3]
   82686:	4682      	mov	sl, r0
   82688:	468b      	mov	fp, r1
   8268a:	4630      	mov	r0, r6
   8268c:	4639      	mov	r1, r7
   8268e:	f000 fc39 	bl	82f04 <__aeabi_dmul>
   82692:	a373      	add	r3, pc, #460	; (adr r3, 82860 <atan+0x2b0>)
   82694:	e9d3 2300 	ldrd	r2, r3, [r3]
   82698:	f000 fa80 	bl	82b9c <__aeabi_dsub>
   8269c:	4632      	mov	r2, r6
   8269e:	463b      	mov	r3, r7
   826a0:	f000 fc30 	bl	82f04 <__aeabi_dmul>
   826a4:	a370      	add	r3, pc, #448	; (adr r3, 82868 <atan+0x2b8>)
   826a6:	e9d3 2300 	ldrd	r2, r3, [r3]
   826aa:	f000 fa77 	bl	82b9c <__aeabi_dsub>
   826ae:	4632      	mov	r2, r6
   826b0:	463b      	mov	r3, r7
   826b2:	f000 fc27 	bl	82f04 <__aeabi_dmul>
   826b6:	a36e      	add	r3, pc, #440	; (adr r3, 82870 <atan+0x2c0>)
   826b8:	e9d3 2300 	ldrd	r2, r3, [r3]
   826bc:	f000 fa6e 	bl	82b9c <__aeabi_dsub>
   826c0:	4632      	mov	r2, r6
   826c2:	463b      	mov	r3, r7
   826c4:	f000 fc1e 	bl	82f04 <__aeabi_dmul>
   826c8:	a36b      	add	r3, pc, #428	; (adr r3, 82878 <atan+0x2c8>)
   826ca:	e9d3 2300 	ldrd	r2, r3, [r3]
   826ce:	f000 fa65 	bl	82b9c <__aeabi_dsub>
   826d2:	4632      	mov	r2, r6
   826d4:	463b      	mov	r3, r7
   826d6:	f000 fc15 	bl	82f04 <__aeabi_dmul>
   826da:	f8dd c004 	ldr.w	ip, [sp, #4]
   826de:	4602      	mov	r2, r0
   826e0:	f1bc 3fff 	cmp.w	ip, #4294967295
   826e4:	460b      	mov	r3, r1
   826e6:	d06b      	beq.n	827c0 <atan+0x210>
   826e8:	4650      	mov	r0, sl
   826ea:	4659      	mov	r1, fp
   826ec:	ea4f 06cc 	mov.w	r6, ip, lsl #3
   826f0:	f000 fa56 	bl	82ba0 <__adddf3>
   826f4:	4622      	mov	r2, r4
   826f6:	462b      	mov	r3, r5
   826f8:	f000 fc04 	bl	82f04 <__aeabi_dmul>
   826fc:	4f67      	ldr	r7, [pc, #412]	; (8289c <atan+0x2ec>)
   826fe:	4b68      	ldr	r3, [pc, #416]	; (828a0 <atan+0x2f0>)
   82700:	4437      	add	r7, r6
   82702:	441e      	add	r6, r3
   82704:	e9d6 2300 	ldrd	r2, r3, [r6]
   82708:	f000 fa48 	bl	82b9c <__aeabi_dsub>
   8270c:	4622      	mov	r2, r4
   8270e:	462b      	mov	r3, r5
   82710:	f000 fa44 	bl	82b9c <__aeabi_dsub>
   82714:	4602      	mov	r2, r0
   82716:	460b      	mov	r3, r1
   82718:	e9d7 0100 	ldrd	r0, r1, [r7]
   8271c:	f000 fa3e 	bl	82b9c <__aeabi_dsub>
   82720:	f1b9 0f00 	cmp.w	r9, #0
   82724:	da0c      	bge.n	82740 <atan+0x190>
   82726:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
   8272a:	4629      	mov	r1, r5
   8272c:	e008      	b.n	82740 <atan+0x190>
   8272e:	2800      	cmp	r0, #0
   82730:	f43f af4f 	beq.w	825d2 <atan+0x22>
   82734:	4620      	mov	r0, r4
   82736:	4629      	mov	r1, r5
   82738:	4622      	mov	r2, r4
   8273a:	462b      	mov	r3, r5
   8273c:	f000 fa30 	bl	82ba0 <__adddf3>
   82740:	b003      	add	sp, #12
   82742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82746:	a34e      	add	r3, pc, #312	; (adr r3, 82880 <atan+0x2d0>)
   82748:	e9d3 2300 	ldrd	r2, r3, [r3]
   8274c:	f000 fa28 	bl	82ba0 <__adddf3>
   82750:	2200      	movs	r2, #0
   82752:	4b54      	ldr	r3, [pc, #336]	; (828a4 <atan+0x2f4>)
   82754:	f000 fe66 	bl	83424 <__aeabi_dcmpgt>
   82758:	2800      	cmp	r0, #0
   8275a:	f43f af4d 	beq.w	825f8 <atan+0x48>
   8275e:	4620      	mov	r0, r4
   82760:	4629      	mov	r1, r5
   82762:	b003      	add	sp, #12
   82764:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82768:	f000 f8ca 	bl	82900 <fabs>
   8276c:	4b4e      	ldr	r3, [pc, #312]	; (828a8 <atan+0x2f8>)
   8276e:	4604      	mov	r4, r0
   82770:	429e      	cmp	r6, r3
   82772:	460d      	mov	r5, r1
   82774:	dc33      	bgt.n	827de <atan+0x22e>
   82776:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
   8277a:	429e      	cmp	r6, r3
   8277c:	f300 80a5 	bgt.w	828ca <atan+0x31a>
   82780:	4602      	mov	r2, r0
   82782:	460b      	mov	r3, r1
   82784:	f000 fa0c 	bl	82ba0 <__adddf3>
   82788:	2200      	movs	r2, #0
   8278a:	4b46      	ldr	r3, [pc, #280]	; (828a4 <atan+0x2f4>)
   8278c:	f000 fa06 	bl	82b9c <__aeabi_dsub>
   82790:	2200      	movs	r2, #0
   82792:	4606      	mov	r6, r0
   82794:	460f      	mov	r7, r1
   82796:	4620      	mov	r0, r4
   82798:	4629      	mov	r1, r5
   8279a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   8279e:	f000 f9ff 	bl	82ba0 <__adddf3>
   827a2:	4602      	mov	r2, r0
   827a4:	460b      	mov	r3, r1
   827a6:	4630      	mov	r0, r6
   827a8:	4639      	mov	r1, r7
   827aa:	f000 fcd5 	bl	83158 <__aeabi_ddiv>
   827ae:	f04f 0c00 	mov.w	ip, #0
   827b2:	4604      	mov	r4, r0
   827b4:	460d      	mov	r5, r1
   827b6:	e721      	b.n	825fc <atan+0x4c>
   827b8:	a133      	add	r1, pc, #204	; (adr r1, 82888 <atan+0x2d8>)
   827ba:	e9d1 0100 	ldrd	r0, r1, [r1]
   827be:	e7bf      	b.n	82740 <atan+0x190>
   827c0:	4650      	mov	r0, sl
   827c2:	4659      	mov	r1, fp
   827c4:	f000 f9ec 	bl	82ba0 <__adddf3>
   827c8:	4622      	mov	r2, r4
   827ca:	462b      	mov	r3, r5
   827cc:	f000 fb9a 	bl	82f04 <__aeabi_dmul>
   827d0:	4602      	mov	r2, r0
   827d2:	460b      	mov	r3, r1
   827d4:	4620      	mov	r0, r4
   827d6:	4629      	mov	r1, r5
   827d8:	f000 f9e0 	bl	82b9c <__aeabi_dsub>
   827dc:	e7b0      	b.n	82740 <atan+0x190>
   827de:	4b33      	ldr	r3, [pc, #204]	; (828ac <atan+0x2fc>)
   827e0:	429e      	cmp	r6, r3
   827e2:	dc67      	bgt.n	828b4 <atan+0x304>
   827e4:	2200      	movs	r2, #0
   827e6:	4b32      	ldr	r3, [pc, #200]	; (828b0 <atan+0x300>)
   827e8:	f000 f9d8 	bl	82b9c <__aeabi_dsub>
   827ec:	2200      	movs	r2, #0
   827ee:	4606      	mov	r6, r0
   827f0:	460f      	mov	r7, r1
   827f2:	4620      	mov	r0, r4
   827f4:	4629      	mov	r1, r5
   827f6:	4b2e      	ldr	r3, [pc, #184]	; (828b0 <atan+0x300>)
   827f8:	f000 fb84 	bl	82f04 <__aeabi_dmul>
   827fc:	2200      	movs	r2, #0
   827fe:	4b29      	ldr	r3, [pc, #164]	; (828a4 <atan+0x2f4>)
   82800:	f000 f9ce 	bl	82ba0 <__adddf3>
   82804:	4602      	mov	r2, r0
   82806:	460b      	mov	r3, r1
   82808:	4630      	mov	r0, r6
   8280a:	4639      	mov	r1, r7
   8280c:	f000 fca4 	bl	83158 <__aeabi_ddiv>
   82810:	f04f 0c02 	mov.w	ip, #2
   82814:	4604      	mov	r4, r0
   82816:	460d      	mov	r5, r1
   82818:	e6f0      	b.n	825fc <atan+0x4c>
   8281a:	bf00      	nop
   8281c:	f3af 8000 	nop.w
   82820:	54442d18 	.word	0x54442d18
   82824:	3ff921fb 	.word	0x3ff921fb
   82828:	e322da11 	.word	0xe322da11
   8282c:	3f90ad3a 	.word	0x3f90ad3a
   82830:	24760deb 	.word	0x24760deb
   82834:	3fa97b4b 	.word	0x3fa97b4b
   82838:	a0d03d51 	.word	0xa0d03d51
   8283c:	3fb10d66 	.word	0x3fb10d66
   82840:	c54c206e 	.word	0xc54c206e
   82844:	3fb745cd 	.word	0x3fb745cd
   82848:	920083ff 	.word	0x920083ff
   8284c:	3fc24924 	.word	0x3fc24924
   82850:	5555550d 	.word	0x5555550d
   82854:	3fd55555 	.word	0x3fd55555
   82858:	2c6a6c2f 	.word	0x2c6a6c2f
   8285c:	bfa2b444 	.word	0xbfa2b444
   82860:	52defd9a 	.word	0x52defd9a
   82864:	3fadde2d 	.word	0x3fadde2d
   82868:	af749a6d 	.word	0xaf749a6d
   8286c:	3fb3b0f2 	.word	0x3fb3b0f2
   82870:	fe231671 	.word	0xfe231671
   82874:	3fbc71c6 	.word	0x3fbc71c6
   82878:	9998ebc4 	.word	0x9998ebc4
   8287c:	3fc99999 	.word	0x3fc99999
   82880:	8800759c 	.word	0x8800759c
   82884:	7e37e43c 	.word	0x7e37e43c
   82888:	54442d18 	.word	0x54442d18
   8288c:	bff921fb 	.word	0xbff921fb
   82890:	440fffff 	.word	0x440fffff
   82894:	7ff00000 	.word	0x7ff00000
   82898:	3fdbffff 	.word	0x3fdbffff
   8289c:	00083e00 	.word	0x00083e00
   828a0:	00083de0 	.word	0x00083de0
   828a4:	3ff00000 	.word	0x3ff00000
   828a8:	3ff2ffff 	.word	0x3ff2ffff
   828ac:	40037fff 	.word	0x40037fff
   828b0:	3ff80000 	.word	0x3ff80000
   828b4:	4602      	mov	r2, r0
   828b6:	460b      	mov	r3, r1
   828b8:	2000      	movs	r0, #0
   828ba:	490f      	ldr	r1, [pc, #60]	; (828f8 <atan+0x348>)
   828bc:	f000 fc4c 	bl	83158 <__aeabi_ddiv>
   828c0:	f04f 0c03 	mov.w	ip, #3
   828c4:	4604      	mov	r4, r0
   828c6:	460d      	mov	r5, r1
   828c8:	e698      	b.n	825fc <atan+0x4c>
   828ca:	2200      	movs	r2, #0
   828cc:	4b0b      	ldr	r3, [pc, #44]	; (828fc <atan+0x34c>)
   828ce:	f000 f965 	bl	82b9c <__aeabi_dsub>
   828d2:	2200      	movs	r2, #0
   828d4:	4606      	mov	r6, r0
   828d6:	460f      	mov	r7, r1
   828d8:	4620      	mov	r0, r4
   828da:	4629      	mov	r1, r5
   828dc:	4b07      	ldr	r3, [pc, #28]	; (828fc <atan+0x34c>)
   828de:	f000 f95f 	bl	82ba0 <__adddf3>
   828e2:	4602      	mov	r2, r0
   828e4:	460b      	mov	r3, r1
   828e6:	4630      	mov	r0, r6
   828e8:	4639      	mov	r1, r7
   828ea:	f000 fc35 	bl	83158 <__aeabi_ddiv>
   828ee:	f04f 0c01 	mov.w	ip, #1
   828f2:	4604      	mov	r4, r0
   828f4:	460d      	mov	r5, r1
   828f6:	e681      	b.n	825fc <atan+0x4c>
   828f8:	bff00000 	.word	0xbff00000
   828fc:	3ff00000 	.word	0x3ff00000

00082900 <fabs>:
   82900:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   82904:	4770      	bx	lr
   82906:	bf00      	nop

00082908 <floor>:
   82908:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8290c:	f3c1 570a 	ubfx	r7, r1, #20, #11
   82910:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
   82914:	2e13      	cmp	r6, #19
   82916:	4602      	mov	r2, r0
   82918:	460b      	mov	r3, r1
   8291a:	4604      	mov	r4, r0
   8291c:	460d      	mov	r5, r1
   8291e:	4689      	mov	r9, r1
   82920:	468a      	mov	sl, r1
   82922:	4680      	mov	r8, r0
   82924:	dc1c      	bgt.n	82960 <floor+0x58>
   82926:	2e00      	cmp	r6, #0
   82928:	db40      	blt.n	829ac <floor+0xa4>
   8292a:	4f3d      	ldr	r7, [pc, #244]	; (82a20 <floor+0x118>)
   8292c:	4137      	asrs	r7, r6
   8292e:	ea07 0c01 	and.w	ip, r7, r1
   82932:	ea5c 0c00 	orrs.w	ip, ip, r0
   82936:	d018      	beq.n	8296a <floor+0x62>
   82938:	a337      	add	r3, pc, #220	; (adr r3, 82a18 <floor+0x110>)
   8293a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8293e:	f000 f92f 	bl	82ba0 <__adddf3>
   82942:	2200      	movs	r2, #0
   82944:	2300      	movs	r3, #0
   82946:	f000 fd6d 	bl	83424 <__aeabi_dcmpgt>
   8294a:	b128      	cbz	r0, 82958 <floor+0x50>
   8294c:	2d00      	cmp	r5, #0
   8294e:	db42      	blt.n	829d6 <floor+0xce>
   82950:	ea2a 0907 	bic.w	r9, sl, r7
   82954:	f04f 0800 	mov.w	r8, #0
   82958:	4640      	mov	r0, r8
   8295a:	4649      	mov	r1, r9
   8295c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82960:	2e33      	cmp	r6, #51	; 0x33
   82962:	dd06      	ble.n	82972 <floor+0x6a>
   82964:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
   82968:	d031      	beq.n	829ce <floor+0xc6>
   8296a:	4610      	mov	r0, r2
   8296c:	4619      	mov	r1, r3
   8296e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82972:	f2a7 4c13 	subw	ip, r7, #1043	; 0x413
   82976:	f04f 3bff 	mov.w	fp, #4294967295
   8297a:	fa2b fb0c 	lsr.w	fp, fp, ip
   8297e:	ea1b 0f00 	tst.w	fp, r0
   82982:	d0f2      	beq.n	8296a <floor+0x62>
   82984:	a324      	add	r3, pc, #144	; (adr r3, 82a18 <floor+0x110>)
   82986:	e9d3 2300 	ldrd	r2, r3, [r3]
   8298a:	f000 f909 	bl	82ba0 <__adddf3>
   8298e:	2200      	movs	r2, #0
   82990:	2300      	movs	r3, #0
   82992:	f000 fd47 	bl	83424 <__aeabi_dcmpgt>
   82996:	2800      	cmp	r0, #0
   82998:	d0de      	beq.n	82958 <floor+0x50>
   8299a:	2d00      	cmp	r5, #0
   8299c:	db22      	blt.n	829e4 <floor+0xdc>
   8299e:	ea28 080b 	bic.w	r8, r8, fp
   829a2:	46d1      	mov	r9, sl
   829a4:	4640      	mov	r0, r8
   829a6:	4649      	mov	r1, r9
   829a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   829ac:	a31a      	add	r3, pc, #104	; (adr r3, 82a18 <floor+0x110>)
   829ae:	e9d3 2300 	ldrd	r2, r3, [r3]
   829b2:	f000 f8f5 	bl	82ba0 <__adddf3>
   829b6:	2200      	movs	r2, #0
   829b8:	2300      	movs	r3, #0
   829ba:	f000 fd33 	bl	83424 <__aeabi_dcmpgt>
   829be:	2800      	cmp	r0, #0
   829c0:	d0ca      	beq.n	82958 <floor+0x50>
   829c2:	2d00      	cmp	r5, #0
   829c4:	db1c      	blt.n	82a00 <floor+0xf8>
   829c6:	f04f 0800 	mov.w	r8, #0
   829ca:	46c1      	mov	r9, r8
   829cc:	e7c4      	b.n	82958 <floor+0x50>
   829ce:	f000 f8e7 	bl	82ba0 <__adddf3>
   829d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   829d6:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
   829da:	fa4a f606 	asr.w	r6, sl, r6
   829de:	eb06 0a05 	add.w	sl, r6, r5
   829e2:	e7b5      	b.n	82950 <floor+0x48>
   829e4:	2e14      	cmp	r6, #20
   829e6:	d014      	beq.n	82a12 <floor+0x10a>
   829e8:	f5c7 6786 	rsb	r7, r7, #1072	; 0x430
   829ec:	2301      	movs	r3, #1
   829ee:	3703      	adds	r7, #3
   829f0:	fa03 f707 	lsl.w	r7, r3, r7
   829f4:	eb17 0804 	adds.w	r8, r7, r4
   829f8:	bf28      	it	cs
   829fa:	eb05 0a03 	addcs.w	sl, r5, r3
   829fe:	e7ce      	b.n	8299e <floor+0x96>
   82a00:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
   82a04:	4b07      	ldr	r3, [pc, #28]	; (82a24 <floor+0x11c>)
   82a06:	4322      	orrs	r2, r4
   82a08:	bf18      	it	ne
   82a0a:	4699      	movne	r9, r3
   82a0c:	f04f 0800 	mov.w	r8, #0
   82a10:	e7a2      	b.n	82958 <floor+0x50>
   82a12:	f105 0a01 	add.w	sl, r5, #1
   82a16:	e7c2      	b.n	8299e <floor+0x96>
   82a18:	8800759c 	.word	0x8800759c
   82a1c:	7e37e43c 	.word	0x7e37e43c
   82a20:	000fffff 	.word	0x000fffff
   82a24:	bff00000 	.word	0xbff00000

00082a28 <__fpclassifyd>:
   82a28:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   82a2c:	b410      	push	{r4}
   82a2e:	d008      	beq.n	82a42 <__fpclassifyd+0x1a>
   82a30:	4a0f      	ldr	r2, [pc, #60]	; (82a70 <__fpclassifyd+0x48>)
   82a32:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
   82a36:	4294      	cmp	r4, r2
   82a38:	d80a      	bhi.n	82a50 <__fpclassifyd+0x28>
   82a3a:	2004      	movs	r0, #4
   82a3c:	f85d 4b04 	ldr.w	r4, [sp], #4
   82a40:	4770      	bx	lr
   82a42:	2800      	cmp	r0, #0
   82a44:	bf0c      	ite	eq
   82a46:	2002      	moveq	r0, #2
   82a48:	2003      	movne	r0, #3
   82a4a:	f85d 4b04 	ldr.w	r4, [sp], #4
   82a4e:	4770      	bx	lr
   82a50:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   82a54:	d201      	bcs.n	82a5a <__fpclassifyd+0x32>
   82a56:	2003      	movs	r0, #3
   82a58:	e7f7      	b.n	82a4a <__fpclassifyd+0x22>
   82a5a:	4a06      	ldr	r2, [pc, #24]	; (82a74 <__fpclassifyd+0x4c>)
   82a5c:	4293      	cmp	r3, r2
   82a5e:	d001      	beq.n	82a64 <__fpclassifyd+0x3c>
   82a60:	2000      	movs	r0, #0
   82a62:	e7f2      	b.n	82a4a <__fpclassifyd+0x22>
   82a64:	f1d0 0001 	rsbs	r0, r0, #1
   82a68:	bf38      	it	cc
   82a6a:	2000      	movcc	r0, #0
   82a6c:	e7ed      	b.n	82a4a <__fpclassifyd+0x22>
   82a6e:	bf00      	nop
   82a70:	7fdfffff 	.word	0x7fdfffff
   82a74:	7ff00000 	.word	0x7ff00000

00082a78 <matherr>:
   82a78:	2000      	movs	r0, #0
   82a7a:	4770      	bx	lr
   82a7c:	0000      	movs	r0, r0
	...

00082a80 <scalbn>:
   82a80:	f3c1 530a 	ubfx	r3, r1, #20, #11
   82a84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82a88:	4690      	mov	r8, r2
   82a8a:	4606      	mov	r6, r0
   82a8c:	460f      	mov	r7, r1
   82a8e:	460a      	mov	r2, r1
   82a90:	bb1b      	cbnz	r3, 82ada <scalbn+0x5a>
   82a92:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   82a96:	4303      	orrs	r3, r0
   82a98:	d034      	beq.n	82b04 <scalbn+0x84>
   82a9a:	4b35      	ldr	r3, [pc, #212]	; (82b70 <scalbn+0xf0>)
   82a9c:	2200      	movs	r2, #0
   82a9e:	f000 fa31 	bl	82f04 <__aeabi_dmul>
   82aa2:	4b34      	ldr	r3, [pc, #208]	; (82b74 <scalbn+0xf4>)
   82aa4:	4606      	mov	r6, r0
   82aa6:	4598      	cmp	r8, r3
   82aa8:	460f      	mov	r7, r1
   82aaa:	db3b      	blt.n	82b24 <scalbn+0xa4>
   82aac:	f3c1 530a 	ubfx	r3, r1, #20, #11
   82ab0:	3b36      	subs	r3, #54	; 0x36
   82ab2:	460a      	mov	r2, r1
   82ab4:	4443      	add	r3, r8
   82ab6:	f240 71fe 	movw	r1, #2046	; 0x7fe
   82aba:	428b      	cmp	r3, r1
   82abc:	dd16      	ble.n	82aec <scalbn+0x6c>
   82abe:	a128      	add	r1, pc, #160	; (adr r1, 82b60 <scalbn+0xe0>)
   82ac0:	e9d1 0100 	ldrd	r0, r1, [r1]
   82ac4:	4632      	mov	r2, r6
   82ac6:	463b      	mov	r3, r7
   82ac8:	f000 f85a 	bl	82b80 <copysign>
   82acc:	a324      	add	r3, pc, #144	; (adr r3, 82b60 <scalbn+0xe0>)
   82ace:	e9d3 2300 	ldrd	r2, r3, [r3]
   82ad2:	f000 fa17 	bl	82f04 <__aeabi_dmul>
   82ad6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82ada:	f240 74ff 	movw	r4, #2047	; 0x7ff
   82ade:	42a3      	cmp	r3, r4
   82ae0:	d027      	beq.n	82b32 <scalbn+0xb2>
   82ae2:	4443      	add	r3, r8
   82ae4:	f240 71fe 	movw	r1, #2046	; 0x7fe
   82ae8:	428b      	cmp	r3, r1
   82aea:	dce8      	bgt.n	82abe <scalbn+0x3e>
   82aec:	2b00      	cmp	r3, #0
   82aee:	dd0b      	ble.n	82b08 <scalbn+0x88>
   82af0:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
   82af4:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
   82af8:	ea42 5703 	orr.w	r7, r2, r3, lsl #20
   82afc:	4630      	mov	r0, r6
   82afe:	4639      	mov	r1, r7
   82b00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82b04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82b08:	f113 0f35 	cmn.w	r3, #53	; 0x35
   82b0c:	da17      	bge.n	82b3e <scalbn+0xbe>
   82b0e:	f24c 3350 	movw	r3, #50000	; 0xc350
   82b12:	4598      	cmp	r8, r3
   82b14:	dcd3      	bgt.n	82abe <scalbn+0x3e>
   82b16:	a114      	add	r1, pc, #80	; (adr r1, 82b68 <scalbn+0xe8>)
   82b18:	e9d1 0100 	ldrd	r0, r1, [r1]
   82b1c:	4632      	mov	r2, r6
   82b1e:	463b      	mov	r3, r7
   82b20:	f000 f82e 	bl	82b80 <copysign>
   82b24:	a310      	add	r3, pc, #64	; (adr r3, 82b68 <scalbn+0xe8>)
   82b26:	e9d3 2300 	ldrd	r2, r3, [r3]
   82b2a:	f000 f9eb 	bl	82f04 <__aeabi_dmul>
   82b2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82b32:	4602      	mov	r2, r0
   82b34:	460b      	mov	r3, r1
   82b36:	f000 f833 	bl	82ba0 <__adddf3>
   82b3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82b3e:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
   82b42:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
   82b46:	3336      	adds	r3, #54	; 0x36
   82b48:	ea42 5703 	orr.w	r7, r2, r3, lsl #20
   82b4c:	4630      	mov	r0, r6
   82b4e:	4639      	mov	r1, r7
   82b50:	2200      	movs	r2, #0
   82b52:	4b09      	ldr	r3, [pc, #36]	; (82b78 <scalbn+0xf8>)
   82b54:	f000 f9d6 	bl	82f04 <__aeabi_dmul>
   82b58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82b5c:	f3af 8000 	nop.w
   82b60:	8800759c 	.word	0x8800759c
   82b64:	7e37e43c 	.word	0x7e37e43c
   82b68:	c2f8f359 	.word	0xc2f8f359
   82b6c:	01a56e1f 	.word	0x01a56e1f
   82b70:	43500000 	.word	0x43500000
   82b74:	ffff3cb0 	.word	0xffff3cb0
   82b78:	3c900000 	.word	0x3c900000
   82b7c:	f3af 8000 	nop.w

00082b80 <copysign>:
   82b80:	b430      	push	{r4, r5}
   82b82:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
   82b86:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
   82b8a:	ea43 0102 	orr.w	r1, r3, r2
   82b8e:	bc30      	pop	{r4, r5}
   82b90:	4770      	bx	lr
   82b92:	bf00      	nop

00082b94 <__aeabi_drsub>:
   82b94:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   82b98:	e002      	b.n	82ba0 <__adddf3>
   82b9a:	bf00      	nop

00082b9c <__aeabi_dsub>:
   82b9c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00082ba0 <__adddf3>:
   82ba0:	b530      	push	{r4, r5, lr}
   82ba2:	ea4f 0441 	mov.w	r4, r1, lsl #1
   82ba6:	ea4f 0543 	mov.w	r5, r3, lsl #1
   82baa:	ea94 0f05 	teq	r4, r5
   82bae:	bf08      	it	eq
   82bb0:	ea90 0f02 	teqeq	r0, r2
   82bb4:	bf1f      	itttt	ne
   82bb6:	ea54 0c00 	orrsne.w	ip, r4, r0
   82bba:	ea55 0c02 	orrsne.w	ip, r5, r2
   82bbe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   82bc2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   82bc6:	f000 80e2 	beq.w	82d8e <__adddf3+0x1ee>
   82bca:	ea4f 5454 	mov.w	r4, r4, lsr #21
   82bce:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   82bd2:	bfb8      	it	lt
   82bd4:	426d      	neglt	r5, r5
   82bd6:	dd0c      	ble.n	82bf2 <__adddf3+0x52>
   82bd8:	442c      	add	r4, r5
   82bda:	ea80 0202 	eor.w	r2, r0, r2
   82bde:	ea81 0303 	eor.w	r3, r1, r3
   82be2:	ea82 0000 	eor.w	r0, r2, r0
   82be6:	ea83 0101 	eor.w	r1, r3, r1
   82bea:	ea80 0202 	eor.w	r2, r0, r2
   82bee:	ea81 0303 	eor.w	r3, r1, r3
   82bf2:	2d36      	cmp	r5, #54	; 0x36
   82bf4:	bf88      	it	hi
   82bf6:	bd30      	pophi	{r4, r5, pc}
   82bf8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   82bfc:	ea4f 3101 	mov.w	r1, r1, lsl #12
   82c00:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   82c04:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   82c08:	d002      	beq.n	82c10 <__adddf3+0x70>
   82c0a:	4240      	negs	r0, r0
   82c0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82c10:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   82c14:	ea4f 3303 	mov.w	r3, r3, lsl #12
   82c18:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   82c1c:	d002      	beq.n	82c24 <__adddf3+0x84>
   82c1e:	4252      	negs	r2, r2
   82c20:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   82c24:	ea94 0f05 	teq	r4, r5
   82c28:	f000 80a7 	beq.w	82d7a <__adddf3+0x1da>
   82c2c:	f1a4 0401 	sub.w	r4, r4, #1
   82c30:	f1d5 0e20 	rsbs	lr, r5, #32
   82c34:	db0d      	blt.n	82c52 <__adddf3+0xb2>
   82c36:	fa02 fc0e 	lsl.w	ip, r2, lr
   82c3a:	fa22 f205 	lsr.w	r2, r2, r5
   82c3e:	1880      	adds	r0, r0, r2
   82c40:	f141 0100 	adc.w	r1, r1, #0
   82c44:	fa03 f20e 	lsl.w	r2, r3, lr
   82c48:	1880      	adds	r0, r0, r2
   82c4a:	fa43 f305 	asr.w	r3, r3, r5
   82c4e:	4159      	adcs	r1, r3
   82c50:	e00e      	b.n	82c70 <__adddf3+0xd0>
   82c52:	f1a5 0520 	sub.w	r5, r5, #32
   82c56:	f10e 0e20 	add.w	lr, lr, #32
   82c5a:	2a01      	cmp	r2, #1
   82c5c:	fa03 fc0e 	lsl.w	ip, r3, lr
   82c60:	bf28      	it	cs
   82c62:	f04c 0c02 	orrcs.w	ip, ip, #2
   82c66:	fa43 f305 	asr.w	r3, r3, r5
   82c6a:	18c0      	adds	r0, r0, r3
   82c6c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   82c70:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82c74:	d507      	bpl.n	82c86 <__adddf3+0xe6>
   82c76:	f04f 0e00 	mov.w	lr, #0
   82c7a:	f1dc 0c00 	rsbs	ip, ip, #0
   82c7e:	eb7e 0000 	sbcs.w	r0, lr, r0
   82c82:	eb6e 0101 	sbc.w	r1, lr, r1
   82c86:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   82c8a:	d31b      	bcc.n	82cc4 <__adddf3+0x124>
   82c8c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   82c90:	d30c      	bcc.n	82cac <__adddf3+0x10c>
   82c92:	0849      	lsrs	r1, r1, #1
   82c94:	ea5f 0030 	movs.w	r0, r0, rrx
   82c98:	ea4f 0c3c 	mov.w	ip, ip, rrx
   82c9c:	f104 0401 	add.w	r4, r4, #1
   82ca0:	ea4f 5244 	mov.w	r2, r4, lsl #21
   82ca4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   82ca8:	f080 809a 	bcs.w	82de0 <__adddf3+0x240>
   82cac:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   82cb0:	bf08      	it	eq
   82cb2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   82cb6:	f150 0000 	adcs.w	r0, r0, #0
   82cba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82cbe:	ea41 0105 	orr.w	r1, r1, r5
   82cc2:	bd30      	pop	{r4, r5, pc}
   82cc4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   82cc8:	4140      	adcs	r0, r0
   82cca:	eb41 0101 	adc.w	r1, r1, r1
   82cce:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82cd2:	f1a4 0401 	sub.w	r4, r4, #1
   82cd6:	d1e9      	bne.n	82cac <__adddf3+0x10c>
   82cd8:	f091 0f00 	teq	r1, #0
   82cdc:	bf04      	itt	eq
   82cde:	4601      	moveq	r1, r0
   82ce0:	2000      	moveq	r0, #0
   82ce2:	fab1 f381 	clz	r3, r1
   82ce6:	bf08      	it	eq
   82ce8:	3320      	addeq	r3, #32
   82cea:	f1a3 030b 	sub.w	r3, r3, #11
   82cee:	f1b3 0220 	subs.w	r2, r3, #32
   82cf2:	da0c      	bge.n	82d0e <__adddf3+0x16e>
   82cf4:	320c      	adds	r2, #12
   82cf6:	dd08      	ble.n	82d0a <__adddf3+0x16a>
   82cf8:	f102 0c14 	add.w	ip, r2, #20
   82cfc:	f1c2 020c 	rsb	r2, r2, #12
   82d00:	fa01 f00c 	lsl.w	r0, r1, ip
   82d04:	fa21 f102 	lsr.w	r1, r1, r2
   82d08:	e00c      	b.n	82d24 <__adddf3+0x184>
   82d0a:	f102 0214 	add.w	r2, r2, #20
   82d0e:	bfd8      	it	le
   82d10:	f1c2 0c20 	rsble	ip, r2, #32
   82d14:	fa01 f102 	lsl.w	r1, r1, r2
   82d18:	fa20 fc0c 	lsr.w	ip, r0, ip
   82d1c:	bfdc      	itt	le
   82d1e:	ea41 010c 	orrle.w	r1, r1, ip
   82d22:	4090      	lslle	r0, r2
   82d24:	1ae4      	subs	r4, r4, r3
   82d26:	bfa2      	ittt	ge
   82d28:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   82d2c:	4329      	orrge	r1, r5
   82d2e:	bd30      	popge	{r4, r5, pc}
   82d30:	ea6f 0404 	mvn.w	r4, r4
   82d34:	3c1f      	subs	r4, #31
   82d36:	da1c      	bge.n	82d72 <__adddf3+0x1d2>
   82d38:	340c      	adds	r4, #12
   82d3a:	dc0e      	bgt.n	82d5a <__adddf3+0x1ba>
   82d3c:	f104 0414 	add.w	r4, r4, #20
   82d40:	f1c4 0220 	rsb	r2, r4, #32
   82d44:	fa20 f004 	lsr.w	r0, r0, r4
   82d48:	fa01 f302 	lsl.w	r3, r1, r2
   82d4c:	ea40 0003 	orr.w	r0, r0, r3
   82d50:	fa21 f304 	lsr.w	r3, r1, r4
   82d54:	ea45 0103 	orr.w	r1, r5, r3
   82d58:	bd30      	pop	{r4, r5, pc}
   82d5a:	f1c4 040c 	rsb	r4, r4, #12
   82d5e:	f1c4 0220 	rsb	r2, r4, #32
   82d62:	fa20 f002 	lsr.w	r0, r0, r2
   82d66:	fa01 f304 	lsl.w	r3, r1, r4
   82d6a:	ea40 0003 	orr.w	r0, r0, r3
   82d6e:	4629      	mov	r1, r5
   82d70:	bd30      	pop	{r4, r5, pc}
   82d72:	fa21 f004 	lsr.w	r0, r1, r4
   82d76:	4629      	mov	r1, r5
   82d78:	bd30      	pop	{r4, r5, pc}
   82d7a:	f094 0f00 	teq	r4, #0
   82d7e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   82d82:	bf06      	itte	eq
   82d84:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   82d88:	3401      	addeq	r4, #1
   82d8a:	3d01      	subne	r5, #1
   82d8c:	e74e      	b.n	82c2c <__adddf3+0x8c>
   82d8e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   82d92:	bf18      	it	ne
   82d94:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   82d98:	d029      	beq.n	82dee <__adddf3+0x24e>
   82d9a:	ea94 0f05 	teq	r4, r5
   82d9e:	bf08      	it	eq
   82da0:	ea90 0f02 	teqeq	r0, r2
   82da4:	d005      	beq.n	82db2 <__adddf3+0x212>
   82da6:	ea54 0c00 	orrs.w	ip, r4, r0
   82daa:	bf04      	itt	eq
   82dac:	4619      	moveq	r1, r3
   82dae:	4610      	moveq	r0, r2
   82db0:	bd30      	pop	{r4, r5, pc}
   82db2:	ea91 0f03 	teq	r1, r3
   82db6:	bf1e      	ittt	ne
   82db8:	2100      	movne	r1, #0
   82dba:	2000      	movne	r0, #0
   82dbc:	bd30      	popne	{r4, r5, pc}
   82dbe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   82dc2:	d105      	bne.n	82dd0 <__adddf3+0x230>
   82dc4:	0040      	lsls	r0, r0, #1
   82dc6:	4149      	adcs	r1, r1
   82dc8:	bf28      	it	cs
   82dca:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   82dce:	bd30      	pop	{r4, r5, pc}
   82dd0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   82dd4:	bf3c      	itt	cc
   82dd6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   82dda:	bd30      	popcc	{r4, r5, pc}
   82ddc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82de0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   82de4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   82de8:	f04f 0000 	mov.w	r0, #0
   82dec:	bd30      	pop	{r4, r5, pc}
   82dee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   82df2:	bf1a      	itte	ne
   82df4:	4619      	movne	r1, r3
   82df6:	4610      	movne	r0, r2
   82df8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   82dfc:	bf1c      	itt	ne
   82dfe:	460b      	movne	r3, r1
   82e00:	4602      	movne	r2, r0
   82e02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   82e06:	bf06      	itte	eq
   82e08:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   82e0c:	ea91 0f03 	teqeq	r1, r3
   82e10:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   82e14:	bd30      	pop	{r4, r5, pc}
   82e16:	bf00      	nop

00082e18 <__aeabi_ui2d>:
   82e18:	f090 0f00 	teq	r0, #0
   82e1c:	bf04      	itt	eq
   82e1e:	2100      	moveq	r1, #0
   82e20:	4770      	bxeq	lr
   82e22:	b530      	push	{r4, r5, lr}
   82e24:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82e28:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82e2c:	f04f 0500 	mov.w	r5, #0
   82e30:	f04f 0100 	mov.w	r1, #0
   82e34:	e750      	b.n	82cd8 <__adddf3+0x138>
   82e36:	bf00      	nop

00082e38 <__aeabi_i2d>:
   82e38:	f090 0f00 	teq	r0, #0
   82e3c:	bf04      	itt	eq
   82e3e:	2100      	moveq	r1, #0
   82e40:	4770      	bxeq	lr
   82e42:	b530      	push	{r4, r5, lr}
   82e44:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82e48:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82e4c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   82e50:	bf48      	it	mi
   82e52:	4240      	negmi	r0, r0
   82e54:	f04f 0100 	mov.w	r1, #0
   82e58:	e73e      	b.n	82cd8 <__adddf3+0x138>
   82e5a:	bf00      	nop

00082e5c <__aeabi_f2d>:
   82e5c:	0042      	lsls	r2, r0, #1
   82e5e:	ea4f 01e2 	mov.w	r1, r2, asr #3
   82e62:	ea4f 0131 	mov.w	r1, r1, rrx
   82e66:	ea4f 7002 	mov.w	r0, r2, lsl #28
   82e6a:	bf1f      	itttt	ne
   82e6c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   82e70:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   82e74:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   82e78:	4770      	bxne	lr
   82e7a:	f092 0f00 	teq	r2, #0
   82e7e:	bf14      	ite	ne
   82e80:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   82e84:	4770      	bxeq	lr
   82e86:	b530      	push	{r4, r5, lr}
   82e88:	f44f 7460 	mov.w	r4, #896	; 0x380
   82e8c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82e90:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   82e94:	e720      	b.n	82cd8 <__adddf3+0x138>
   82e96:	bf00      	nop

00082e98 <__aeabi_ul2d>:
   82e98:	ea50 0201 	orrs.w	r2, r0, r1
   82e9c:	bf08      	it	eq
   82e9e:	4770      	bxeq	lr
   82ea0:	b530      	push	{r4, r5, lr}
   82ea2:	f04f 0500 	mov.w	r5, #0
   82ea6:	e00a      	b.n	82ebe <__aeabi_l2d+0x16>

00082ea8 <__aeabi_l2d>:
   82ea8:	ea50 0201 	orrs.w	r2, r0, r1
   82eac:	bf08      	it	eq
   82eae:	4770      	bxeq	lr
   82eb0:	b530      	push	{r4, r5, lr}
   82eb2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   82eb6:	d502      	bpl.n	82ebe <__aeabi_l2d+0x16>
   82eb8:	4240      	negs	r0, r0
   82eba:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82ebe:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82ec2:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82ec6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   82eca:	f43f aedc 	beq.w	82c86 <__adddf3+0xe6>
   82ece:	f04f 0203 	mov.w	r2, #3
   82ed2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   82ed6:	bf18      	it	ne
   82ed8:	3203      	addne	r2, #3
   82eda:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   82ede:	bf18      	it	ne
   82ee0:	3203      	addne	r2, #3
   82ee2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   82ee6:	f1c2 0320 	rsb	r3, r2, #32
   82eea:	fa00 fc03 	lsl.w	ip, r0, r3
   82eee:	fa20 f002 	lsr.w	r0, r0, r2
   82ef2:	fa01 fe03 	lsl.w	lr, r1, r3
   82ef6:	ea40 000e 	orr.w	r0, r0, lr
   82efa:	fa21 f102 	lsr.w	r1, r1, r2
   82efe:	4414      	add	r4, r2
   82f00:	e6c1      	b.n	82c86 <__adddf3+0xe6>
   82f02:	bf00      	nop

00082f04 <__aeabi_dmul>:
   82f04:	b570      	push	{r4, r5, r6, lr}
   82f06:	f04f 0cff 	mov.w	ip, #255	; 0xff
   82f0a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   82f0e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   82f12:	bf1d      	ittte	ne
   82f14:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   82f18:	ea94 0f0c 	teqne	r4, ip
   82f1c:	ea95 0f0c 	teqne	r5, ip
   82f20:	f000 f8de 	bleq	830e0 <__aeabi_dmul+0x1dc>
   82f24:	442c      	add	r4, r5
   82f26:	ea81 0603 	eor.w	r6, r1, r3
   82f2a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   82f2e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   82f32:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   82f36:	bf18      	it	ne
   82f38:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   82f3c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82f40:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   82f44:	d038      	beq.n	82fb8 <__aeabi_dmul+0xb4>
   82f46:	fba0 ce02 	umull	ip, lr, r0, r2
   82f4a:	f04f 0500 	mov.w	r5, #0
   82f4e:	fbe1 e502 	umlal	lr, r5, r1, r2
   82f52:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   82f56:	fbe0 e503 	umlal	lr, r5, r0, r3
   82f5a:	f04f 0600 	mov.w	r6, #0
   82f5e:	fbe1 5603 	umlal	r5, r6, r1, r3
   82f62:	f09c 0f00 	teq	ip, #0
   82f66:	bf18      	it	ne
   82f68:	f04e 0e01 	orrne.w	lr, lr, #1
   82f6c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   82f70:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   82f74:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   82f78:	d204      	bcs.n	82f84 <__aeabi_dmul+0x80>
   82f7a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   82f7e:	416d      	adcs	r5, r5
   82f80:	eb46 0606 	adc.w	r6, r6, r6
   82f84:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   82f88:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   82f8c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   82f90:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   82f94:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   82f98:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   82f9c:	bf88      	it	hi
   82f9e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   82fa2:	d81e      	bhi.n	82fe2 <__aeabi_dmul+0xde>
   82fa4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   82fa8:	bf08      	it	eq
   82faa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   82fae:	f150 0000 	adcs.w	r0, r0, #0
   82fb2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82fb6:	bd70      	pop	{r4, r5, r6, pc}
   82fb8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   82fbc:	ea46 0101 	orr.w	r1, r6, r1
   82fc0:	ea40 0002 	orr.w	r0, r0, r2
   82fc4:	ea81 0103 	eor.w	r1, r1, r3
   82fc8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   82fcc:	bfc2      	ittt	gt
   82fce:	ebd4 050c 	rsbsgt	r5, r4, ip
   82fd2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   82fd6:	bd70      	popgt	{r4, r5, r6, pc}
   82fd8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82fdc:	f04f 0e00 	mov.w	lr, #0
   82fe0:	3c01      	subs	r4, #1
   82fe2:	f300 80ab 	bgt.w	8313c <__aeabi_dmul+0x238>
   82fe6:	f114 0f36 	cmn.w	r4, #54	; 0x36
   82fea:	bfde      	ittt	le
   82fec:	2000      	movle	r0, #0
   82fee:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   82ff2:	bd70      	pople	{r4, r5, r6, pc}
   82ff4:	f1c4 0400 	rsb	r4, r4, #0
   82ff8:	3c20      	subs	r4, #32
   82ffa:	da35      	bge.n	83068 <__aeabi_dmul+0x164>
   82ffc:	340c      	adds	r4, #12
   82ffe:	dc1b      	bgt.n	83038 <__aeabi_dmul+0x134>
   83000:	f104 0414 	add.w	r4, r4, #20
   83004:	f1c4 0520 	rsb	r5, r4, #32
   83008:	fa00 f305 	lsl.w	r3, r0, r5
   8300c:	fa20 f004 	lsr.w	r0, r0, r4
   83010:	fa01 f205 	lsl.w	r2, r1, r5
   83014:	ea40 0002 	orr.w	r0, r0, r2
   83018:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   8301c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   83020:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   83024:	fa21 f604 	lsr.w	r6, r1, r4
   83028:	eb42 0106 	adc.w	r1, r2, r6
   8302c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   83030:	bf08      	it	eq
   83032:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   83036:	bd70      	pop	{r4, r5, r6, pc}
   83038:	f1c4 040c 	rsb	r4, r4, #12
   8303c:	f1c4 0520 	rsb	r5, r4, #32
   83040:	fa00 f304 	lsl.w	r3, r0, r4
   83044:	fa20 f005 	lsr.w	r0, r0, r5
   83048:	fa01 f204 	lsl.w	r2, r1, r4
   8304c:	ea40 0002 	orr.w	r0, r0, r2
   83050:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83054:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   83058:	f141 0100 	adc.w	r1, r1, #0
   8305c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   83060:	bf08      	it	eq
   83062:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   83066:	bd70      	pop	{r4, r5, r6, pc}
   83068:	f1c4 0520 	rsb	r5, r4, #32
   8306c:	fa00 f205 	lsl.w	r2, r0, r5
   83070:	ea4e 0e02 	orr.w	lr, lr, r2
   83074:	fa20 f304 	lsr.w	r3, r0, r4
   83078:	fa01 f205 	lsl.w	r2, r1, r5
   8307c:	ea43 0302 	orr.w	r3, r3, r2
   83080:	fa21 f004 	lsr.w	r0, r1, r4
   83084:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83088:	fa21 f204 	lsr.w	r2, r1, r4
   8308c:	ea20 0002 	bic.w	r0, r0, r2
   83090:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   83094:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   83098:	bf08      	it	eq
   8309a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8309e:	bd70      	pop	{r4, r5, r6, pc}
   830a0:	f094 0f00 	teq	r4, #0
   830a4:	d10f      	bne.n	830c6 <__aeabi_dmul+0x1c2>
   830a6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   830aa:	0040      	lsls	r0, r0, #1
   830ac:	eb41 0101 	adc.w	r1, r1, r1
   830b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   830b4:	bf08      	it	eq
   830b6:	3c01      	subeq	r4, #1
   830b8:	d0f7      	beq.n	830aa <__aeabi_dmul+0x1a6>
   830ba:	ea41 0106 	orr.w	r1, r1, r6
   830be:	f095 0f00 	teq	r5, #0
   830c2:	bf18      	it	ne
   830c4:	4770      	bxne	lr
   830c6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   830ca:	0052      	lsls	r2, r2, #1
   830cc:	eb43 0303 	adc.w	r3, r3, r3
   830d0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   830d4:	bf08      	it	eq
   830d6:	3d01      	subeq	r5, #1
   830d8:	d0f7      	beq.n	830ca <__aeabi_dmul+0x1c6>
   830da:	ea43 0306 	orr.w	r3, r3, r6
   830de:	4770      	bx	lr
   830e0:	ea94 0f0c 	teq	r4, ip
   830e4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   830e8:	bf18      	it	ne
   830ea:	ea95 0f0c 	teqne	r5, ip
   830ee:	d00c      	beq.n	8310a <__aeabi_dmul+0x206>
   830f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   830f4:	bf18      	it	ne
   830f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   830fa:	d1d1      	bne.n	830a0 <__aeabi_dmul+0x19c>
   830fc:	ea81 0103 	eor.w	r1, r1, r3
   83100:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83104:	f04f 0000 	mov.w	r0, #0
   83108:	bd70      	pop	{r4, r5, r6, pc}
   8310a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8310e:	bf06      	itte	eq
   83110:	4610      	moveq	r0, r2
   83112:	4619      	moveq	r1, r3
   83114:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   83118:	d019      	beq.n	8314e <__aeabi_dmul+0x24a>
   8311a:	ea94 0f0c 	teq	r4, ip
   8311e:	d102      	bne.n	83126 <__aeabi_dmul+0x222>
   83120:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   83124:	d113      	bne.n	8314e <__aeabi_dmul+0x24a>
   83126:	ea95 0f0c 	teq	r5, ip
   8312a:	d105      	bne.n	83138 <__aeabi_dmul+0x234>
   8312c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   83130:	bf1c      	itt	ne
   83132:	4610      	movne	r0, r2
   83134:	4619      	movne	r1, r3
   83136:	d10a      	bne.n	8314e <__aeabi_dmul+0x24a>
   83138:	ea81 0103 	eor.w	r1, r1, r3
   8313c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83140:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   83144:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   83148:	f04f 0000 	mov.w	r0, #0
   8314c:	bd70      	pop	{r4, r5, r6, pc}
   8314e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   83152:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   83156:	bd70      	pop	{r4, r5, r6, pc}

00083158 <__aeabi_ddiv>:
   83158:	b570      	push	{r4, r5, r6, lr}
   8315a:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8315e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   83162:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   83166:	bf1d      	ittte	ne
   83168:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   8316c:	ea94 0f0c 	teqne	r4, ip
   83170:	ea95 0f0c 	teqne	r5, ip
   83174:	f000 f8a7 	bleq	832c6 <__aeabi_ddiv+0x16e>
   83178:	eba4 0405 	sub.w	r4, r4, r5
   8317c:	ea81 0e03 	eor.w	lr, r1, r3
   83180:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   83184:	ea4f 3101 	mov.w	r1, r1, lsl #12
   83188:	f000 8088 	beq.w	8329c <__aeabi_ddiv+0x144>
   8318c:	ea4f 3303 	mov.w	r3, r3, lsl #12
   83190:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   83194:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   83198:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   8319c:	ea4f 2202 	mov.w	r2, r2, lsl #8
   831a0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   831a4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   831a8:	ea4f 2600 	mov.w	r6, r0, lsl #8
   831ac:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   831b0:	429d      	cmp	r5, r3
   831b2:	bf08      	it	eq
   831b4:	4296      	cmpeq	r6, r2
   831b6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   831ba:	f504 7440 	add.w	r4, r4, #768	; 0x300
   831be:	d202      	bcs.n	831c6 <__aeabi_ddiv+0x6e>
   831c0:	085b      	lsrs	r3, r3, #1
   831c2:	ea4f 0232 	mov.w	r2, r2, rrx
   831c6:	1ab6      	subs	r6, r6, r2
   831c8:	eb65 0503 	sbc.w	r5, r5, r3
   831cc:	085b      	lsrs	r3, r3, #1
   831ce:	ea4f 0232 	mov.w	r2, r2, rrx
   831d2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   831d6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   831da:	ebb6 0e02 	subs.w	lr, r6, r2
   831de:	eb75 0e03 	sbcs.w	lr, r5, r3
   831e2:	bf22      	ittt	cs
   831e4:	1ab6      	subcs	r6, r6, r2
   831e6:	4675      	movcs	r5, lr
   831e8:	ea40 000c 	orrcs.w	r0, r0, ip
   831ec:	085b      	lsrs	r3, r3, #1
   831ee:	ea4f 0232 	mov.w	r2, r2, rrx
   831f2:	ebb6 0e02 	subs.w	lr, r6, r2
   831f6:	eb75 0e03 	sbcs.w	lr, r5, r3
   831fa:	bf22      	ittt	cs
   831fc:	1ab6      	subcs	r6, r6, r2
   831fe:	4675      	movcs	r5, lr
   83200:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   83204:	085b      	lsrs	r3, r3, #1
   83206:	ea4f 0232 	mov.w	r2, r2, rrx
   8320a:	ebb6 0e02 	subs.w	lr, r6, r2
   8320e:	eb75 0e03 	sbcs.w	lr, r5, r3
   83212:	bf22      	ittt	cs
   83214:	1ab6      	subcs	r6, r6, r2
   83216:	4675      	movcs	r5, lr
   83218:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   8321c:	085b      	lsrs	r3, r3, #1
   8321e:	ea4f 0232 	mov.w	r2, r2, rrx
   83222:	ebb6 0e02 	subs.w	lr, r6, r2
   83226:	eb75 0e03 	sbcs.w	lr, r5, r3
   8322a:	bf22      	ittt	cs
   8322c:	1ab6      	subcs	r6, r6, r2
   8322e:	4675      	movcs	r5, lr
   83230:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   83234:	ea55 0e06 	orrs.w	lr, r5, r6
   83238:	d018      	beq.n	8326c <__aeabi_ddiv+0x114>
   8323a:	ea4f 1505 	mov.w	r5, r5, lsl #4
   8323e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   83242:	ea4f 1606 	mov.w	r6, r6, lsl #4
   83246:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   8324a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   8324e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   83252:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   83256:	d1c0      	bne.n	831da <__aeabi_ddiv+0x82>
   83258:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8325c:	d10b      	bne.n	83276 <__aeabi_ddiv+0x11e>
   8325e:	ea41 0100 	orr.w	r1, r1, r0
   83262:	f04f 0000 	mov.w	r0, #0
   83266:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   8326a:	e7b6      	b.n	831da <__aeabi_ddiv+0x82>
   8326c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   83270:	bf04      	itt	eq
   83272:	4301      	orreq	r1, r0
   83274:	2000      	moveq	r0, #0
   83276:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   8327a:	bf88      	it	hi
   8327c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   83280:	f63f aeaf 	bhi.w	82fe2 <__aeabi_dmul+0xde>
   83284:	ebb5 0c03 	subs.w	ip, r5, r3
   83288:	bf04      	itt	eq
   8328a:	ebb6 0c02 	subseq.w	ip, r6, r2
   8328e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   83292:	f150 0000 	adcs.w	r0, r0, #0
   83296:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8329a:	bd70      	pop	{r4, r5, r6, pc}
   8329c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   832a0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   832a4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   832a8:	bfc2      	ittt	gt
   832aa:	ebd4 050c 	rsbsgt	r5, r4, ip
   832ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   832b2:	bd70      	popgt	{r4, r5, r6, pc}
   832b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   832b8:	f04f 0e00 	mov.w	lr, #0
   832bc:	3c01      	subs	r4, #1
   832be:	e690      	b.n	82fe2 <__aeabi_dmul+0xde>
   832c0:	ea45 0e06 	orr.w	lr, r5, r6
   832c4:	e68d      	b.n	82fe2 <__aeabi_dmul+0xde>
   832c6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   832ca:	ea94 0f0c 	teq	r4, ip
   832ce:	bf08      	it	eq
   832d0:	ea95 0f0c 	teqeq	r5, ip
   832d4:	f43f af3b 	beq.w	8314e <__aeabi_dmul+0x24a>
   832d8:	ea94 0f0c 	teq	r4, ip
   832dc:	d10a      	bne.n	832f4 <__aeabi_ddiv+0x19c>
   832de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   832e2:	f47f af34 	bne.w	8314e <__aeabi_dmul+0x24a>
   832e6:	ea95 0f0c 	teq	r5, ip
   832ea:	f47f af25 	bne.w	83138 <__aeabi_dmul+0x234>
   832ee:	4610      	mov	r0, r2
   832f0:	4619      	mov	r1, r3
   832f2:	e72c      	b.n	8314e <__aeabi_dmul+0x24a>
   832f4:	ea95 0f0c 	teq	r5, ip
   832f8:	d106      	bne.n	83308 <__aeabi_ddiv+0x1b0>
   832fa:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   832fe:	f43f aefd 	beq.w	830fc <__aeabi_dmul+0x1f8>
   83302:	4610      	mov	r0, r2
   83304:	4619      	mov	r1, r3
   83306:	e722      	b.n	8314e <__aeabi_dmul+0x24a>
   83308:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8330c:	bf18      	it	ne
   8330e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   83312:	f47f aec5 	bne.w	830a0 <__aeabi_dmul+0x19c>
   83316:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   8331a:	f47f af0d 	bne.w	83138 <__aeabi_dmul+0x234>
   8331e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   83322:	f47f aeeb 	bne.w	830fc <__aeabi_dmul+0x1f8>
   83326:	e712      	b.n	8314e <__aeabi_dmul+0x24a>

00083328 <__gedf2>:
   83328:	f04f 3cff 	mov.w	ip, #4294967295
   8332c:	e006      	b.n	8333c <__cmpdf2+0x4>
   8332e:	bf00      	nop

00083330 <__ledf2>:
   83330:	f04f 0c01 	mov.w	ip, #1
   83334:	e002      	b.n	8333c <__cmpdf2+0x4>
   83336:	bf00      	nop

00083338 <__cmpdf2>:
   83338:	f04f 0c01 	mov.w	ip, #1
   8333c:	f84d cd04 	str.w	ip, [sp, #-4]!
   83340:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   83344:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   83348:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   8334c:	bf18      	it	ne
   8334e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   83352:	d01b      	beq.n	8338c <__cmpdf2+0x54>
   83354:	b001      	add	sp, #4
   83356:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   8335a:	bf0c      	ite	eq
   8335c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   83360:	ea91 0f03 	teqne	r1, r3
   83364:	bf02      	ittt	eq
   83366:	ea90 0f02 	teqeq	r0, r2
   8336a:	2000      	moveq	r0, #0
   8336c:	4770      	bxeq	lr
   8336e:	f110 0f00 	cmn.w	r0, #0
   83372:	ea91 0f03 	teq	r1, r3
   83376:	bf58      	it	pl
   83378:	4299      	cmppl	r1, r3
   8337a:	bf08      	it	eq
   8337c:	4290      	cmpeq	r0, r2
   8337e:	bf2c      	ite	cs
   83380:	17d8      	asrcs	r0, r3, #31
   83382:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   83386:	f040 0001 	orr.w	r0, r0, #1
   8338a:	4770      	bx	lr
   8338c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   83390:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   83394:	d102      	bne.n	8339c <__cmpdf2+0x64>
   83396:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   8339a:	d107      	bne.n	833ac <__cmpdf2+0x74>
   8339c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   833a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   833a4:	d1d6      	bne.n	83354 <__cmpdf2+0x1c>
   833a6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   833aa:	d0d3      	beq.n	83354 <__cmpdf2+0x1c>
   833ac:	f85d 0b04 	ldr.w	r0, [sp], #4
   833b0:	4770      	bx	lr
   833b2:	bf00      	nop

000833b4 <__aeabi_cdrcmple>:
   833b4:	4684      	mov	ip, r0
   833b6:	4610      	mov	r0, r2
   833b8:	4662      	mov	r2, ip
   833ba:	468c      	mov	ip, r1
   833bc:	4619      	mov	r1, r3
   833be:	4663      	mov	r3, ip
   833c0:	e000      	b.n	833c4 <__aeabi_cdcmpeq>
   833c2:	bf00      	nop

000833c4 <__aeabi_cdcmpeq>:
   833c4:	b501      	push	{r0, lr}
   833c6:	f7ff ffb7 	bl	83338 <__cmpdf2>
   833ca:	2800      	cmp	r0, #0
   833cc:	bf48      	it	mi
   833ce:	f110 0f00 	cmnmi.w	r0, #0
   833d2:	bd01      	pop	{r0, pc}

000833d4 <__aeabi_dcmpeq>:
   833d4:	f84d ed08 	str.w	lr, [sp, #-8]!
   833d8:	f7ff fff4 	bl	833c4 <__aeabi_cdcmpeq>
   833dc:	bf0c      	ite	eq
   833de:	2001      	moveq	r0, #1
   833e0:	2000      	movne	r0, #0
   833e2:	f85d fb08 	ldr.w	pc, [sp], #8
   833e6:	bf00      	nop

000833e8 <__aeabi_dcmplt>:
   833e8:	f84d ed08 	str.w	lr, [sp, #-8]!
   833ec:	f7ff ffea 	bl	833c4 <__aeabi_cdcmpeq>
   833f0:	bf34      	ite	cc
   833f2:	2001      	movcc	r0, #1
   833f4:	2000      	movcs	r0, #0
   833f6:	f85d fb08 	ldr.w	pc, [sp], #8
   833fa:	bf00      	nop

000833fc <__aeabi_dcmple>:
   833fc:	f84d ed08 	str.w	lr, [sp, #-8]!
   83400:	f7ff ffe0 	bl	833c4 <__aeabi_cdcmpeq>
   83404:	bf94      	ite	ls
   83406:	2001      	movls	r0, #1
   83408:	2000      	movhi	r0, #0
   8340a:	f85d fb08 	ldr.w	pc, [sp], #8
   8340e:	bf00      	nop

00083410 <__aeabi_dcmpge>:
   83410:	f84d ed08 	str.w	lr, [sp, #-8]!
   83414:	f7ff ffce 	bl	833b4 <__aeabi_cdrcmple>
   83418:	bf94      	ite	ls
   8341a:	2001      	movls	r0, #1
   8341c:	2000      	movhi	r0, #0
   8341e:	f85d fb08 	ldr.w	pc, [sp], #8
   83422:	bf00      	nop

00083424 <__aeabi_dcmpgt>:
   83424:	f84d ed08 	str.w	lr, [sp, #-8]!
   83428:	f7ff ffc4 	bl	833b4 <__aeabi_cdrcmple>
   8342c:	bf34      	ite	cc
   8342e:	2001      	movcc	r0, #1
   83430:	2000      	movcs	r0, #0
   83432:	f85d fb08 	ldr.w	pc, [sp], #8
   83436:	bf00      	nop

00083438 <__aeabi_d2iz>:
   83438:	ea4f 0241 	mov.w	r2, r1, lsl #1
   8343c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   83440:	d215      	bcs.n	8346e <__aeabi_d2iz+0x36>
   83442:	d511      	bpl.n	83468 <__aeabi_d2iz+0x30>
   83444:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   83448:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   8344c:	d912      	bls.n	83474 <__aeabi_d2iz+0x3c>
   8344e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   83452:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   83456:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   8345a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8345e:	fa23 f002 	lsr.w	r0, r3, r2
   83462:	bf18      	it	ne
   83464:	4240      	negne	r0, r0
   83466:	4770      	bx	lr
   83468:	f04f 0000 	mov.w	r0, #0
   8346c:	4770      	bx	lr
   8346e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   83472:	d105      	bne.n	83480 <__aeabi_d2iz+0x48>
   83474:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   83478:	bf08      	it	eq
   8347a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   8347e:	4770      	bx	lr
   83480:	f04f 0000 	mov.w	r0, #0
   83484:	4770      	bx	lr
   83486:	bf00      	nop

00083488 <__aeabi_d2uiz>:
   83488:	004a      	lsls	r2, r1, #1
   8348a:	d211      	bcs.n	834b0 <__aeabi_d2uiz+0x28>
   8348c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   83490:	d211      	bcs.n	834b6 <__aeabi_d2uiz+0x2e>
   83492:	d50d      	bpl.n	834b0 <__aeabi_d2uiz+0x28>
   83494:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   83498:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   8349c:	d40e      	bmi.n	834bc <__aeabi_d2uiz+0x34>
   8349e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   834a2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   834a6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   834aa:	fa23 f002 	lsr.w	r0, r3, r2
   834ae:	4770      	bx	lr
   834b0:	f04f 0000 	mov.w	r0, #0
   834b4:	4770      	bx	lr
   834b6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   834ba:	d102      	bne.n	834c2 <__aeabi_d2uiz+0x3a>
   834bc:	f04f 30ff 	mov.w	r0, #4294967295
   834c0:	4770      	bx	lr
   834c2:	f04f 0000 	mov.w	r0, #0
   834c6:	4770      	bx	lr

000834c8 <__aeabi_uldivmod>:
   834c8:	b94b      	cbnz	r3, 834de <__aeabi_uldivmod+0x16>
   834ca:	b942      	cbnz	r2, 834de <__aeabi_uldivmod+0x16>
   834cc:	2900      	cmp	r1, #0
   834ce:	bf08      	it	eq
   834d0:	2800      	cmpeq	r0, #0
   834d2:	d002      	beq.n	834da <__aeabi_uldivmod+0x12>
   834d4:	f04f 31ff 	mov.w	r1, #4294967295
   834d8:	4608      	mov	r0, r1
   834da:	f000 b83b 	b.w	83554 <__aeabi_idiv0>
   834de:	b082      	sub	sp, #8
   834e0:	46ec      	mov	ip, sp
   834e2:	e92d 5000 	stmdb	sp!, {ip, lr}
   834e6:	f000 f81d 	bl	83524 <__gnu_uldivmod_helper>
   834ea:	f8dd e004 	ldr.w	lr, [sp, #4]
   834ee:	b002      	add	sp, #8
   834f0:	bc0c      	pop	{r2, r3}
   834f2:	4770      	bx	lr

000834f4 <__gnu_ldivmod_helper>:
   834f4:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   834f8:	9e08      	ldr	r6, [sp, #32]
   834fa:	4614      	mov	r4, r2
   834fc:	461d      	mov	r5, r3
   834fe:	4680      	mov	r8, r0
   83500:	4689      	mov	r9, r1
   83502:	f000 f829 	bl	83558 <__divdi3>
   83506:	fb04 f301 	mul.w	r3, r4, r1
   8350a:	fba4 ab00 	umull	sl, fp, r4, r0
   8350e:	fb00 3205 	mla	r2, r0, r5, r3
   83512:	4493      	add	fp, r2
   83514:	ebb8 080a 	subs.w	r8, r8, sl
   83518:	eb69 090b 	sbc.w	r9, r9, fp
   8351c:	e9c6 8900 	strd	r8, r9, [r6]
   83520:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00083524 <__gnu_uldivmod_helper>:
   83524:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   83528:	9e08      	ldr	r6, [sp, #32]
   8352a:	4614      	mov	r4, r2
   8352c:	461d      	mov	r5, r3
   8352e:	4680      	mov	r8, r0
   83530:	4689      	mov	r9, r1
   83532:	f000 f961 	bl	837f8 <__udivdi3>
   83536:	fb00 f505 	mul.w	r5, r0, r5
   8353a:	fba0 ab04 	umull	sl, fp, r0, r4
   8353e:	fb04 5401 	mla	r4, r4, r1, r5
   83542:	44a3      	add	fp, r4
   83544:	ebb8 080a 	subs.w	r8, r8, sl
   83548:	eb69 090b 	sbc.w	r9, r9, fp
   8354c:	e9c6 8900 	strd	r8, r9, [r6]
   83550:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00083554 <__aeabi_idiv0>:
   83554:	4770      	bx	lr
   83556:	bf00      	nop

00083558 <__divdi3>:
   83558:	2900      	cmp	r1, #0
   8355a:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8355e:	f2c0 80a1 	blt.w	836a4 <__divdi3+0x14c>
   83562:	2400      	movs	r4, #0
   83564:	2b00      	cmp	r3, #0
   83566:	f2c0 8098 	blt.w	8369a <__divdi3+0x142>
   8356a:	4615      	mov	r5, r2
   8356c:	4606      	mov	r6, r0
   8356e:	460f      	mov	r7, r1
   83570:	2b00      	cmp	r3, #0
   83572:	d13f      	bne.n	835f4 <__divdi3+0x9c>
   83574:	428a      	cmp	r2, r1
   83576:	d958      	bls.n	8362a <__divdi3+0xd2>
   83578:	fab2 f382 	clz	r3, r2
   8357c:	b14b      	cbz	r3, 83592 <__divdi3+0x3a>
   8357e:	f1c3 0220 	rsb	r2, r3, #32
   83582:	fa01 f703 	lsl.w	r7, r1, r3
   83586:	fa20 f202 	lsr.w	r2, r0, r2
   8358a:	409d      	lsls	r5, r3
   8358c:	fa00 f603 	lsl.w	r6, r0, r3
   83590:	4317      	orrs	r7, r2
   83592:	0c29      	lsrs	r1, r5, #16
   83594:	fbb7 f2f1 	udiv	r2, r7, r1
   83598:	fb01 7712 	mls	r7, r1, r2, r7
   8359c:	b2a8      	uxth	r0, r5
   8359e:	fb00 f302 	mul.w	r3, r0, r2
   835a2:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   835a6:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   835aa:	42bb      	cmp	r3, r7
   835ac:	d909      	bls.n	835c2 <__divdi3+0x6a>
   835ae:	197f      	adds	r7, r7, r5
   835b0:	f102 3cff 	add.w	ip, r2, #4294967295
   835b4:	f080 8105 	bcs.w	837c2 <__divdi3+0x26a>
   835b8:	42bb      	cmp	r3, r7
   835ba:	f240 8102 	bls.w	837c2 <__divdi3+0x26a>
   835be:	3a02      	subs	r2, #2
   835c0:	442f      	add	r7, r5
   835c2:	1aff      	subs	r7, r7, r3
   835c4:	fbb7 f3f1 	udiv	r3, r7, r1
   835c8:	fb01 7113 	mls	r1, r1, r3, r7
   835cc:	fb00 f003 	mul.w	r0, r0, r3
   835d0:	b2b6      	uxth	r6, r6
   835d2:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   835d6:	4288      	cmp	r0, r1
   835d8:	d908      	bls.n	835ec <__divdi3+0x94>
   835da:	1949      	adds	r1, r1, r5
   835dc:	f103 37ff 	add.w	r7, r3, #4294967295
   835e0:	f080 80f1 	bcs.w	837c6 <__divdi3+0x26e>
   835e4:	4288      	cmp	r0, r1
   835e6:	f240 80ee 	bls.w	837c6 <__divdi3+0x26e>
   835ea:	3b02      	subs	r3, #2
   835ec:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   835f0:	2300      	movs	r3, #0
   835f2:	e003      	b.n	835fc <__divdi3+0xa4>
   835f4:	428b      	cmp	r3, r1
   835f6:	d90a      	bls.n	8360e <__divdi3+0xb6>
   835f8:	2300      	movs	r3, #0
   835fa:	461a      	mov	r2, r3
   835fc:	4610      	mov	r0, r2
   835fe:	4619      	mov	r1, r3
   83600:	b114      	cbz	r4, 83608 <__divdi3+0xb0>
   83602:	4240      	negs	r0, r0
   83604:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   83608:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8360c:	4770      	bx	lr
   8360e:	fab3 f883 	clz	r8, r3
   83612:	f1b8 0f00 	cmp.w	r8, #0
   83616:	f040 8088 	bne.w	8372a <__divdi3+0x1d2>
   8361a:	428b      	cmp	r3, r1
   8361c:	d302      	bcc.n	83624 <__divdi3+0xcc>
   8361e:	4282      	cmp	r2, r0
   83620:	f200 80e2 	bhi.w	837e8 <__divdi3+0x290>
   83624:	2300      	movs	r3, #0
   83626:	2201      	movs	r2, #1
   83628:	e7e8      	b.n	835fc <__divdi3+0xa4>
   8362a:	b912      	cbnz	r2, 83632 <__divdi3+0xda>
   8362c:	2301      	movs	r3, #1
   8362e:	fbb3 f5f2 	udiv	r5, r3, r2
   83632:	fab5 f285 	clz	r2, r5
   83636:	2a00      	cmp	r2, #0
   83638:	d13a      	bne.n	836b0 <__divdi3+0x158>
   8363a:	1b7f      	subs	r7, r7, r5
   8363c:	0c28      	lsrs	r0, r5, #16
   8363e:	fa1f fc85 	uxth.w	ip, r5
   83642:	2301      	movs	r3, #1
   83644:	fbb7 f1f0 	udiv	r1, r7, r0
   83648:	fb00 7711 	mls	r7, r0, r1, r7
   8364c:	fb0c f201 	mul.w	r2, ip, r1
   83650:	ea4f 4816 	mov.w	r8, r6, lsr #16
   83654:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   83658:	42ba      	cmp	r2, r7
   8365a:	d907      	bls.n	8366c <__divdi3+0x114>
   8365c:	197f      	adds	r7, r7, r5
   8365e:	f101 38ff 	add.w	r8, r1, #4294967295
   83662:	d202      	bcs.n	8366a <__divdi3+0x112>
   83664:	42ba      	cmp	r2, r7
   83666:	f200 80c4 	bhi.w	837f2 <__divdi3+0x29a>
   8366a:	4641      	mov	r1, r8
   8366c:	1abf      	subs	r7, r7, r2
   8366e:	fbb7 f2f0 	udiv	r2, r7, r0
   83672:	fb00 7012 	mls	r0, r0, r2, r7
   83676:	fb0c fc02 	mul.w	ip, ip, r2
   8367a:	b2b6      	uxth	r6, r6
   8367c:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   83680:	4584      	cmp	ip, r0
   83682:	d907      	bls.n	83694 <__divdi3+0x13c>
   83684:	1940      	adds	r0, r0, r5
   83686:	f102 37ff 	add.w	r7, r2, #4294967295
   8368a:	d202      	bcs.n	83692 <__divdi3+0x13a>
   8368c:	4584      	cmp	ip, r0
   8368e:	f200 80ae 	bhi.w	837ee <__divdi3+0x296>
   83692:	463a      	mov	r2, r7
   83694:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   83698:	e7b0      	b.n	835fc <__divdi3+0xa4>
   8369a:	43e4      	mvns	r4, r4
   8369c:	4252      	negs	r2, r2
   8369e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   836a2:	e762      	b.n	8356a <__divdi3+0x12>
   836a4:	4240      	negs	r0, r0
   836a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   836aa:	f04f 34ff 	mov.w	r4, #4294967295
   836ae:	e759      	b.n	83564 <__divdi3+0xc>
   836b0:	4095      	lsls	r5, r2
   836b2:	f1c2 0920 	rsb	r9, r2, #32
   836b6:	fa27 f109 	lsr.w	r1, r7, r9
   836ba:	fa26 f909 	lsr.w	r9, r6, r9
   836be:	4097      	lsls	r7, r2
   836c0:	0c28      	lsrs	r0, r5, #16
   836c2:	fbb1 f8f0 	udiv	r8, r1, r0
   836c6:	fb00 1118 	mls	r1, r0, r8, r1
   836ca:	fa1f fc85 	uxth.w	ip, r5
   836ce:	fb0c f308 	mul.w	r3, ip, r8
   836d2:	ea49 0907 	orr.w	r9, r9, r7
   836d6:	ea4f 4719 	mov.w	r7, r9, lsr #16
   836da:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   836de:	428b      	cmp	r3, r1
   836e0:	fa06 f602 	lsl.w	r6, r6, r2
   836e4:	d908      	bls.n	836f8 <__divdi3+0x1a0>
   836e6:	1949      	adds	r1, r1, r5
   836e8:	f108 32ff 	add.w	r2, r8, #4294967295
   836ec:	d27a      	bcs.n	837e4 <__divdi3+0x28c>
   836ee:	428b      	cmp	r3, r1
   836f0:	d978      	bls.n	837e4 <__divdi3+0x28c>
   836f2:	f1a8 0802 	sub.w	r8, r8, #2
   836f6:	4429      	add	r1, r5
   836f8:	1ac9      	subs	r1, r1, r3
   836fa:	fbb1 f3f0 	udiv	r3, r1, r0
   836fe:	fb00 1713 	mls	r7, r0, r3, r1
   83702:	fb0c f203 	mul.w	r2, ip, r3
   83706:	fa1f f989 	uxth.w	r9, r9
   8370a:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   8370e:	42ba      	cmp	r2, r7
   83710:	d907      	bls.n	83722 <__divdi3+0x1ca>
   83712:	197f      	adds	r7, r7, r5
   83714:	f103 31ff 	add.w	r1, r3, #4294967295
   83718:	d260      	bcs.n	837dc <__divdi3+0x284>
   8371a:	42ba      	cmp	r2, r7
   8371c:	d95e      	bls.n	837dc <__divdi3+0x284>
   8371e:	3b02      	subs	r3, #2
   83720:	442f      	add	r7, r5
   83722:	1abf      	subs	r7, r7, r2
   83724:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   83728:	e78c      	b.n	83644 <__divdi3+0xec>
   8372a:	f1c8 0220 	rsb	r2, r8, #32
   8372e:	fa25 f102 	lsr.w	r1, r5, r2
   83732:	fa03 fc08 	lsl.w	ip, r3, r8
   83736:	fa27 f302 	lsr.w	r3, r7, r2
   8373a:	fa20 f202 	lsr.w	r2, r0, r2
   8373e:	fa07 f708 	lsl.w	r7, r7, r8
   83742:	ea41 0c0c 	orr.w	ip, r1, ip
   83746:	ea4f 491c 	mov.w	r9, ip, lsr #16
   8374a:	fbb3 f1f9 	udiv	r1, r3, r9
   8374e:	fb09 3311 	mls	r3, r9, r1, r3
   83752:	fa1f fa8c 	uxth.w	sl, ip
   83756:	fb0a fb01 	mul.w	fp, sl, r1
   8375a:	4317      	orrs	r7, r2
   8375c:	0c3a      	lsrs	r2, r7, #16
   8375e:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   83762:	459b      	cmp	fp, r3
   83764:	fa05 f008 	lsl.w	r0, r5, r8
   83768:	d908      	bls.n	8377c <__divdi3+0x224>
   8376a:	eb13 030c 	adds.w	r3, r3, ip
   8376e:	f101 32ff 	add.w	r2, r1, #4294967295
   83772:	d235      	bcs.n	837e0 <__divdi3+0x288>
   83774:	459b      	cmp	fp, r3
   83776:	d933      	bls.n	837e0 <__divdi3+0x288>
   83778:	3902      	subs	r1, #2
   8377a:	4463      	add	r3, ip
   8377c:	ebcb 0303 	rsb	r3, fp, r3
   83780:	fbb3 f2f9 	udiv	r2, r3, r9
   83784:	fb09 3312 	mls	r3, r9, r2, r3
   83788:	fb0a fa02 	mul.w	sl, sl, r2
   8378c:	b2bf      	uxth	r7, r7
   8378e:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   83792:	45ba      	cmp	sl, r7
   83794:	d908      	bls.n	837a8 <__divdi3+0x250>
   83796:	eb17 070c 	adds.w	r7, r7, ip
   8379a:	f102 33ff 	add.w	r3, r2, #4294967295
   8379e:	d21b      	bcs.n	837d8 <__divdi3+0x280>
   837a0:	45ba      	cmp	sl, r7
   837a2:	d919      	bls.n	837d8 <__divdi3+0x280>
   837a4:	3a02      	subs	r2, #2
   837a6:	4467      	add	r7, ip
   837a8:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   837ac:	fba5 0100 	umull	r0, r1, r5, r0
   837b0:	ebca 0707 	rsb	r7, sl, r7
   837b4:	428f      	cmp	r7, r1
   837b6:	f04f 0300 	mov.w	r3, #0
   837ba:	d30a      	bcc.n	837d2 <__divdi3+0x27a>
   837bc:	d005      	beq.n	837ca <__divdi3+0x272>
   837be:	462a      	mov	r2, r5
   837c0:	e71c      	b.n	835fc <__divdi3+0xa4>
   837c2:	4662      	mov	r2, ip
   837c4:	e6fd      	b.n	835c2 <__divdi3+0x6a>
   837c6:	463b      	mov	r3, r7
   837c8:	e710      	b.n	835ec <__divdi3+0x94>
   837ca:	fa06 f608 	lsl.w	r6, r6, r8
   837ce:	4286      	cmp	r6, r0
   837d0:	d2f5      	bcs.n	837be <__divdi3+0x266>
   837d2:	1e6a      	subs	r2, r5, #1
   837d4:	2300      	movs	r3, #0
   837d6:	e711      	b.n	835fc <__divdi3+0xa4>
   837d8:	461a      	mov	r2, r3
   837da:	e7e5      	b.n	837a8 <__divdi3+0x250>
   837dc:	460b      	mov	r3, r1
   837de:	e7a0      	b.n	83722 <__divdi3+0x1ca>
   837e0:	4611      	mov	r1, r2
   837e2:	e7cb      	b.n	8377c <__divdi3+0x224>
   837e4:	4690      	mov	r8, r2
   837e6:	e787      	b.n	836f8 <__divdi3+0x1a0>
   837e8:	4643      	mov	r3, r8
   837ea:	4642      	mov	r2, r8
   837ec:	e706      	b.n	835fc <__divdi3+0xa4>
   837ee:	3a02      	subs	r2, #2
   837f0:	e750      	b.n	83694 <__divdi3+0x13c>
   837f2:	3902      	subs	r1, #2
   837f4:	442f      	add	r7, r5
   837f6:	e739      	b.n	8366c <__divdi3+0x114>

000837f8 <__udivdi3>:
   837f8:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   837fc:	4614      	mov	r4, r2
   837fe:	4605      	mov	r5, r0
   83800:	460e      	mov	r6, r1
   83802:	2b00      	cmp	r3, #0
   83804:	d143      	bne.n	8388e <__udivdi3+0x96>
   83806:	428a      	cmp	r2, r1
   83808:	d953      	bls.n	838b2 <__udivdi3+0xba>
   8380a:	fab2 f782 	clz	r7, r2
   8380e:	b157      	cbz	r7, 83826 <__udivdi3+0x2e>
   83810:	f1c7 0620 	rsb	r6, r7, #32
   83814:	fa20 f606 	lsr.w	r6, r0, r6
   83818:	fa01 f307 	lsl.w	r3, r1, r7
   8381c:	fa02 f407 	lsl.w	r4, r2, r7
   83820:	fa00 f507 	lsl.w	r5, r0, r7
   83824:	431e      	orrs	r6, r3
   83826:	0c21      	lsrs	r1, r4, #16
   83828:	fbb6 f2f1 	udiv	r2, r6, r1
   8382c:	fb01 6612 	mls	r6, r1, r2, r6
   83830:	b2a0      	uxth	r0, r4
   83832:	fb00 f302 	mul.w	r3, r0, r2
   83836:	0c2f      	lsrs	r7, r5, #16
   83838:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   8383c:	42b3      	cmp	r3, r6
   8383e:	d909      	bls.n	83854 <__udivdi3+0x5c>
   83840:	1936      	adds	r6, r6, r4
   83842:	f102 37ff 	add.w	r7, r2, #4294967295
   83846:	f080 80fd 	bcs.w	83a44 <__udivdi3+0x24c>
   8384a:	42b3      	cmp	r3, r6
   8384c:	f240 80fa 	bls.w	83a44 <__udivdi3+0x24c>
   83850:	3a02      	subs	r2, #2
   83852:	4426      	add	r6, r4
   83854:	1af6      	subs	r6, r6, r3
   83856:	fbb6 f3f1 	udiv	r3, r6, r1
   8385a:	fb01 6113 	mls	r1, r1, r3, r6
   8385e:	fb00 f003 	mul.w	r0, r0, r3
   83862:	b2ad      	uxth	r5, r5
   83864:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   83868:	4288      	cmp	r0, r1
   8386a:	d908      	bls.n	8387e <__udivdi3+0x86>
   8386c:	1909      	adds	r1, r1, r4
   8386e:	f103 36ff 	add.w	r6, r3, #4294967295
   83872:	f080 80e9 	bcs.w	83a48 <__udivdi3+0x250>
   83876:	4288      	cmp	r0, r1
   83878:	f240 80e6 	bls.w	83a48 <__udivdi3+0x250>
   8387c:	3b02      	subs	r3, #2
   8387e:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   83882:	2300      	movs	r3, #0
   83884:	4610      	mov	r0, r2
   83886:	4619      	mov	r1, r3
   83888:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8388c:	4770      	bx	lr
   8388e:	428b      	cmp	r3, r1
   83890:	d84c      	bhi.n	8392c <__udivdi3+0x134>
   83892:	fab3 f683 	clz	r6, r3
   83896:	2e00      	cmp	r6, #0
   83898:	d14f      	bne.n	8393a <__udivdi3+0x142>
   8389a:	428b      	cmp	r3, r1
   8389c:	d302      	bcc.n	838a4 <__udivdi3+0xac>
   8389e:	4282      	cmp	r2, r0
   838a0:	f200 80dd 	bhi.w	83a5e <__udivdi3+0x266>
   838a4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   838a8:	2300      	movs	r3, #0
   838aa:	2201      	movs	r2, #1
   838ac:	4610      	mov	r0, r2
   838ae:	4619      	mov	r1, r3
   838b0:	4770      	bx	lr
   838b2:	b912      	cbnz	r2, 838ba <__udivdi3+0xc2>
   838b4:	2401      	movs	r4, #1
   838b6:	fbb4 f4f2 	udiv	r4, r4, r2
   838ba:	fab4 f284 	clz	r2, r4
   838be:	2a00      	cmp	r2, #0
   838c0:	f040 8082 	bne.w	839c8 <__udivdi3+0x1d0>
   838c4:	1b09      	subs	r1, r1, r4
   838c6:	0c26      	lsrs	r6, r4, #16
   838c8:	b2a7      	uxth	r7, r4
   838ca:	2301      	movs	r3, #1
   838cc:	fbb1 f0f6 	udiv	r0, r1, r6
   838d0:	fb06 1110 	mls	r1, r6, r0, r1
   838d4:	fb07 f200 	mul.w	r2, r7, r0
   838d8:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   838dc:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   838e0:	428a      	cmp	r2, r1
   838e2:	d907      	bls.n	838f4 <__udivdi3+0xfc>
   838e4:	1909      	adds	r1, r1, r4
   838e6:	f100 3cff 	add.w	ip, r0, #4294967295
   838ea:	d202      	bcs.n	838f2 <__udivdi3+0xfa>
   838ec:	428a      	cmp	r2, r1
   838ee:	f200 80c8 	bhi.w	83a82 <__udivdi3+0x28a>
   838f2:	4660      	mov	r0, ip
   838f4:	1a89      	subs	r1, r1, r2
   838f6:	fbb1 f2f6 	udiv	r2, r1, r6
   838fa:	fb06 1112 	mls	r1, r6, r2, r1
   838fe:	fb07 f702 	mul.w	r7, r7, r2
   83902:	b2ad      	uxth	r5, r5
   83904:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   83908:	42af      	cmp	r7, r5
   8390a:	d908      	bls.n	8391e <__udivdi3+0x126>
   8390c:	192c      	adds	r4, r5, r4
   8390e:	f102 31ff 	add.w	r1, r2, #4294967295
   83912:	f080 809b 	bcs.w	83a4c <__udivdi3+0x254>
   83916:	42a7      	cmp	r7, r4
   83918:	f240 8098 	bls.w	83a4c <__udivdi3+0x254>
   8391c:	3a02      	subs	r2, #2
   8391e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   83922:	4610      	mov	r0, r2
   83924:	4619      	mov	r1, r3
   83926:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8392a:	4770      	bx	lr
   8392c:	2300      	movs	r3, #0
   8392e:	461a      	mov	r2, r3
   83930:	4610      	mov	r0, r2
   83932:	4619      	mov	r1, r3
   83934:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83938:	4770      	bx	lr
   8393a:	f1c6 0520 	rsb	r5, r6, #32
   8393e:	fa22 f705 	lsr.w	r7, r2, r5
   83942:	fa03 f406 	lsl.w	r4, r3, r6
   83946:	fa21 f305 	lsr.w	r3, r1, r5
   8394a:	fa01 fb06 	lsl.w	fp, r1, r6
   8394e:	fa20 f505 	lsr.w	r5, r0, r5
   83952:	433c      	orrs	r4, r7
   83954:	ea4f 4814 	mov.w	r8, r4, lsr #16
   83958:	fbb3 fcf8 	udiv	ip, r3, r8
   8395c:	fb08 331c 	mls	r3, r8, ip, r3
   83960:	fa1f f984 	uxth.w	r9, r4
   83964:	fb09 fa0c 	mul.w	sl, r9, ip
   83968:	ea45 0b0b 	orr.w	fp, r5, fp
   8396c:	ea4f 451b 	mov.w	r5, fp, lsr #16
   83970:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   83974:	459a      	cmp	sl, r3
   83976:	fa02 f206 	lsl.w	r2, r2, r6
   8397a:	d904      	bls.n	83986 <__udivdi3+0x18e>
   8397c:	191b      	adds	r3, r3, r4
   8397e:	f10c 35ff 	add.w	r5, ip, #4294967295
   83982:	d36f      	bcc.n	83a64 <__udivdi3+0x26c>
   83984:	46ac      	mov	ip, r5
   83986:	ebca 0303 	rsb	r3, sl, r3
   8398a:	fbb3 f5f8 	udiv	r5, r3, r8
   8398e:	fb08 3315 	mls	r3, r8, r5, r3
   83992:	fb09 f905 	mul.w	r9, r9, r5
   83996:	fa1f fb8b 	uxth.w	fp, fp
   8399a:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   8399e:	45b9      	cmp	r9, r7
   839a0:	d904      	bls.n	839ac <__udivdi3+0x1b4>
   839a2:	193f      	adds	r7, r7, r4
   839a4:	f105 33ff 	add.w	r3, r5, #4294967295
   839a8:	d362      	bcc.n	83a70 <__udivdi3+0x278>
   839aa:	461d      	mov	r5, r3
   839ac:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   839b0:	fbac 2302 	umull	r2, r3, ip, r2
   839b4:	ebc9 0707 	rsb	r7, r9, r7
   839b8:	429f      	cmp	r7, r3
   839ba:	f04f 0500 	mov.w	r5, #0
   839be:	d34a      	bcc.n	83a56 <__udivdi3+0x25e>
   839c0:	d046      	beq.n	83a50 <__udivdi3+0x258>
   839c2:	4662      	mov	r2, ip
   839c4:	462b      	mov	r3, r5
   839c6:	e75d      	b.n	83884 <__udivdi3+0x8c>
   839c8:	4094      	lsls	r4, r2
   839ca:	f1c2 0920 	rsb	r9, r2, #32
   839ce:	fa21 fc09 	lsr.w	ip, r1, r9
   839d2:	4091      	lsls	r1, r2
   839d4:	fa20 f909 	lsr.w	r9, r0, r9
   839d8:	0c26      	lsrs	r6, r4, #16
   839da:	fbbc f8f6 	udiv	r8, ip, r6
   839de:	fb06 cc18 	mls	ip, r6, r8, ip
   839e2:	b2a7      	uxth	r7, r4
   839e4:	fb07 f308 	mul.w	r3, r7, r8
   839e8:	ea49 0901 	orr.w	r9, r9, r1
   839ec:	ea4f 4119 	mov.w	r1, r9, lsr #16
   839f0:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   839f4:	4563      	cmp	r3, ip
   839f6:	fa00 f502 	lsl.w	r5, r0, r2
   839fa:	d909      	bls.n	83a10 <__udivdi3+0x218>
   839fc:	eb1c 0c04 	adds.w	ip, ip, r4
   83a00:	f108 32ff 	add.w	r2, r8, #4294967295
   83a04:	d23b      	bcs.n	83a7e <__udivdi3+0x286>
   83a06:	4563      	cmp	r3, ip
   83a08:	d939      	bls.n	83a7e <__udivdi3+0x286>
   83a0a:	f1a8 0802 	sub.w	r8, r8, #2
   83a0e:	44a4      	add	ip, r4
   83a10:	ebc3 0c0c 	rsb	ip, r3, ip
   83a14:	fbbc f3f6 	udiv	r3, ip, r6
   83a18:	fb06 c113 	mls	r1, r6, r3, ip
   83a1c:	fb07 f203 	mul.w	r2, r7, r3
   83a20:	fa1f f989 	uxth.w	r9, r9
   83a24:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   83a28:	428a      	cmp	r2, r1
   83a2a:	d907      	bls.n	83a3c <__udivdi3+0x244>
   83a2c:	1909      	adds	r1, r1, r4
   83a2e:	f103 30ff 	add.w	r0, r3, #4294967295
   83a32:	d222      	bcs.n	83a7a <__udivdi3+0x282>
   83a34:	428a      	cmp	r2, r1
   83a36:	d920      	bls.n	83a7a <__udivdi3+0x282>
   83a38:	3b02      	subs	r3, #2
   83a3a:	4421      	add	r1, r4
   83a3c:	1a89      	subs	r1, r1, r2
   83a3e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   83a42:	e743      	b.n	838cc <__udivdi3+0xd4>
   83a44:	463a      	mov	r2, r7
   83a46:	e705      	b.n	83854 <__udivdi3+0x5c>
   83a48:	4633      	mov	r3, r6
   83a4a:	e718      	b.n	8387e <__udivdi3+0x86>
   83a4c:	460a      	mov	r2, r1
   83a4e:	e766      	b.n	8391e <__udivdi3+0x126>
   83a50:	40b0      	lsls	r0, r6
   83a52:	4290      	cmp	r0, r2
   83a54:	d2b5      	bcs.n	839c2 <__udivdi3+0x1ca>
   83a56:	f10c 32ff 	add.w	r2, ip, #4294967295
   83a5a:	2300      	movs	r3, #0
   83a5c:	e712      	b.n	83884 <__udivdi3+0x8c>
   83a5e:	4633      	mov	r3, r6
   83a60:	4632      	mov	r2, r6
   83a62:	e70f      	b.n	83884 <__udivdi3+0x8c>
   83a64:	459a      	cmp	sl, r3
   83a66:	d98d      	bls.n	83984 <__udivdi3+0x18c>
   83a68:	f1ac 0c02 	sub.w	ip, ip, #2
   83a6c:	4423      	add	r3, r4
   83a6e:	e78a      	b.n	83986 <__udivdi3+0x18e>
   83a70:	45b9      	cmp	r9, r7
   83a72:	d99a      	bls.n	839aa <__udivdi3+0x1b2>
   83a74:	3d02      	subs	r5, #2
   83a76:	4427      	add	r7, r4
   83a78:	e798      	b.n	839ac <__udivdi3+0x1b4>
   83a7a:	4603      	mov	r3, r0
   83a7c:	e7de      	b.n	83a3c <__udivdi3+0x244>
   83a7e:	4690      	mov	r8, r2
   83a80:	e7c6      	b.n	83a10 <__udivdi3+0x218>
   83a82:	3802      	subs	r0, #2
   83a84:	4421      	add	r1, r4
   83a86:	e735      	b.n	838f4 <__udivdi3+0xfc>

00083a88 <__errno>:
   83a88:	4b01      	ldr	r3, [pc, #4]	; (83a90 <__errno+0x8>)
   83a8a:	6818      	ldr	r0, [r3, #0]
   83a8c:	4770      	bx	lr
   83a8e:	bf00      	nop
   83a90:	200705a8 	.word	0x200705a8

00083a94 <__libc_init_array>:
   83a94:	b570      	push	{r4, r5, r6, lr}
   83a96:	4e0f      	ldr	r6, [pc, #60]	; (83ad4 <__libc_init_array+0x40>)
   83a98:	4d0f      	ldr	r5, [pc, #60]	; (83ad8 <__libc_init_array+0x44>)
   83a9a:	1b76      	subs	r6, r6, r5
   83a9c:	10b6      	asrs	r6, r6, #2
   83a9e:	d007      	beq.n	83ab0 <__libc_init_array+0x1c>
   83aa0:	3d04      	subs	r5, #4
   83aa2:	2400      	movs	r4, #0
   83aa4:	3401      	adds	r4, #1
   83aa6:	f855 3f04 	ldr.w	r3, [r5, #4]!
   83aaa:	4798      	blx	r3
   83aac:	42a6      	cmp	r6, r4
   83aae:	d1f9      	bne.n	83aa4 <__libc_init_array+0x10>
   83ab0:	4e0a      	ldr	r6, [pc, #40]	; (83adc <__libc_init_array+0x48>)
   83ab2:	4d0b      	ldr	r5, [pc, #44]	; (83ae0 <__libc_init_array+0x4c>)
   83ab4:	f000 f9b8 	bl	83e28 <_init>
   83ab8:	1b76      	subs	r6, r6, r5
   83aba:	10b6      	asrs	r6, r6, #2
   83abc:	d008      	beq.n	83ad0 <__libc_init_array+0x3c>
   83abe:	3d04      	subs	r5, #4
   83ac0:	2400      	movs	r4, #0
   83ac2:	3401      	adds	r4, #1
   83ac4:	f855 3f04 	ldr.w	r3, [r5, #4]!
   83ac8:	4798      	blx	r3
   83aca:	42a6      	cmp	r6, r4
   83acc:	d1f9      	bne.n	83ac2 <__libc_init_array+0x2e>
   83ace:	bd70      	pop	{r4, r5, r6, pc}
   83ad0:	bd70      	pop	{r4, r5, r6, pc}
   83ad2:	bf00      	nop
   83ad4:	00083e34 	.word	0x00083e34
   83ad8:	00083e34 	.word	0x00083e34
   83adc:	00083e3c 	.word	0x00083e3c
   83ae0:	00083e34 	.word	0x00083e34

00083ae4 <register_fini>:
   83ae4:	4b02      	ldr	r3, [pc, #8]	; (83af0 <register_fini+0xc>)
   83ae6:	b113      	cbz	r3, 83aee <register_fini+0xa>
   83ae8:	4802      	ldr	r0, [pc, #8]	; (83af4 <register_fini+0x10>)
   83aea:	f000 b805 	b.w	83af8 <atexit>
   83aee:	4770      	bx	lr
   83af0:	00000000 	.word	0x00000000
   83af4:	00083b05 	.word	0x00083b05

00083af8 <atexit>:
   83af8:	4601      	mov	r1, r0
   83afa:	2000      	movs	r0, #0
   83afc:	4602      	mov	r2, r0
   83afe:	4603      	mov	r3, r0
   83b00:	f000 b818 	b.w	83b34 <__register_exitproc>

00083b04 <__libc_fini_array>:
   83b04:	b538      	push	{r3, r4, r5, lr}
   83b06:	4d09      	ldr	r5, [pc, #36]	; (83b2c <__libc_fini_array+0x28>)
   83b08:	4c09      	ldr	r4, [pc, #36]	; (83b30 <__libc_fini_array+0x2c>)
   83b0a:	1b64      	subs	r4, r4, r5
   83b0c:	10a4      	asrs	r4, r4, #2
   83b0e:	bf18      	it	ne
   83b10:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   83b14:	d005      	beq.n	83b22 <__libc_fini_array+0x1e>
   83b16:	3c01      	subs	r4, #1
   83b18:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   83b1c:	4798      	blx	r3
   83b1e:	2c00      	cmp	r4, #0
   83b20:	d1f9      	bne.n	83b16 <__libc_fini_array+0x12>
   83b22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   83b26:	f000 b989 	b.w	83e3c <_fini>
   83b2a:	bf00      	nop
   83b2c:	00083e48 	.word	0x00083e48
   83b30:	00083e4c 	.word	0x00083e4c

00083b34 <__register_exitproc>:
   83b34:	b5f0      	push	{r4, r5, r6, r7, lr}
   83b36:	4c27      	ldr	r4, [pc, #156]	; (83bd4 <__register_exitproc+0xa0>)
   83b38:	b085      	sub	sp, #20
   83b3a:	6826      	ldr	r6, [r4, #0]
   83b3c:	4607      	mov	r7, r0
   83b3e:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   83b42:	2c00      	cmp	r4, #0
   83b44:	d040      	beq.n	83bc8 <__register_exitproc+0x94>
   83b46:	6865      	ldr	r5, [r4, #4]
   83b48:	2d1f      	cmp	r5, #31
   83b4a:	dd1e      	ble.n	83b8a <__register_exitproc+0x56>
   83b4c:	4822      	ldr	r0, [pc, #136]	; (83bd8 <__register_exitproc+0xa4>)
   83b4e:	b918      	cbnz	r0, 83b58 <__register_exitproc+0x24>
   83b50:	f04f 30ff 	mov.w	r0, #4294967295
   83b54:	b005      	add	sp, #20
   83b56:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83b58:	f44f 70c8 	mov.w	r0, #400	; 0x190
   83b5c:	9103      	str	r1, [sp, #12]
   83b5e:	9202      	str	r2, [sp, #8]
   83b60:	9301      	str	r3, [sp, #4]
   83b62:	f3af 8000 	nop.w
   83b66:	9903      	ldr	r1, [sp, #12]
   83b68:	4604      	mov	r4, r0
   83b6a:	9a02      	ldr	r2, [sp, #8]
   83b6c:	9b01      	ldr	r3, [sp, #4]
   83b6e:	2800      	cmp	r0, #0
   83b70:	d0ee      	beq.n	83b50 <__register_exitproc+0x1c>
   83b72:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   83b76:	2000      	movs	r0, #0
   83b78:	6025      	str	r5, [r4, #0]
   83b7a:	6060      	str	r0, [r4, #4]
   83b7c:	4605      	mov	r5, r0
   83b7e:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   83b82:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   83b86:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   83b8a:	b93f      	cbnz	r7, 83b9c <__register_exitproc+0x68>
   83b8c:	1c6b      	adds	r3, r5, #1
   83b8e:	2000      	movs	r0, #0
   83b90:	3502      	adds	r5, #2
   83b92:	6063      	str	r3, [r4, #4]
   83b94:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   83b98:	b005      	add	sp, #20
   83b9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83b9c:	2601      	movs	r6, #1
   83b9e:	40ae      	lsls	r6, r5
   83ba0:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   83ba4:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   83ba8:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   83bac:	2f02      	cmp	r7, #2
   83bae:	ea42 0206 	orr.w	r2, r2, r6
   83bb2:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   83bb6:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   83bba:	d1e7      	bne.n	83b8c <__register_exitproc+0x58>
   83bbc:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   83bc0:	431e      	orrs	r6, r3
   83bc2:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   83bc6:	e7e1      	b.n	83b8c <__register_exitproc+0x58>
   83bc8:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   83bcc:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   83bd0:	e7b9      	b.n	83b46 <__register_exitproc+0x12>
   83bd2:	bf00      	nop
   83bd4:	00083e24 	.word	0x00083e24
   83bd8:	00000000 	.word	0x00000000
   83bdc:	6b636f53 	.word	0x6b636f53
   83be0:	00000000 	.word	0x00000000
   83be4:	73616c47 	.word	0x73616c47
   83be8:	00000073 	.word	0x00000073
   83bec:	65627543 	.word	0x65627543
   83bf0:	00000000 	.word	0x00000000
   83bf4:	706f7244 	.word	0x706f7244
   83bf8:	66666f20 	.word	0x66666f20
   83bfc:	00000000 	.word	0x00000000
   83c00:	74727173 	.word	0x74727173
   83c04:	00000000 	.word	0x00000000

00083c08 <npio2_hw>:
   83c08:	3ff921fb 400921fb 4012d97c 401921fb     .!.?.!.@|..@.!.@
   83c18:	401f6a7a 4022d97c 4025fdbb 402921fb     zj.@|."@..%@.!)@
   83c28:	402c463a 402f6a7a 4031475c 4032d97c     :F,@zj/@\G1@|.2@
   83c38:	40346b9c 4035fdbb 40378fdb 403921fb     .k4@..5@..7@.!9@
   83c48:	403ab41b 403c463a 403dd85a 403f6a7a     ..:@:F<@Z.=@zj?@
   83c58:	40407e4c 4041475c 4042106c 4042d97c     L~@@\GA@l.B@|.B@
   83c68:	4043a28c 40446b9c 404534ac 4045fdbb     ..C@.kD@.4E@..E@
   83c78:	4046c6cb 40478fdb 404858eb 404921fb     ..F@..G@.XH@.!I@

00083c88 <two_over_pi>:
   83c88:	00a2f983 006e4e44 001529fc 002757d1     ....DNn..)...W'.
   83c98:	00f534dd 00c0db62 0095993c 00439041     .4..b...<...A.C.
   83ca8:	00fe5163 00abdebb 00c561b7 00246e3a     cQ.......a..:n$.
   83cb8:	00424dd2 00e00649 002eea09 00d1921c     .MB.I...........
   83cc8:	00fe1deb 001cb129 00a73ee8 008235f5     ....)....>...5..
   83cd8:	002ebb44 0084e99c 007026b4 005f7e41     D........&p.A~_.
   83ce8:	003991d6 00398353 0039f49c 00845f8b     ..9.S.9...9.._..
   83cf8:	00bdf928 003b1ff8 0097ffde 0005980f     (.....;.........
   83d08:	00ef2f11 008b5a0a 006d1f6d 00367ecf     ./...Z..m.m..~6.
   83d18:	0027cb09 00b74f46 003f669e 005fea2d     ..'.FO...f?.-._.
   83d28:	007527ba 00c7ebe5 00f17b3d 000739f7     .'u.....={...9..
   83d38:	008a5292 00ea6bfb 005fb11f 008d5d08     .R...k...._..]..
   83d48:	00560330 0046fc7b 006babf0 00cfbc20     0.V.{.F...k. ...
   83d58:	009af436 001da9e3 0091615e 00e61b08     6.......^a......
   83d68:	00659985 005f14a0 0068408d 00ffd880     ..e..._..@h.....
   83d78:	004d7327 00310606 001556ca 0073a8c9     'sM...1..V....s.
   83d88:	0060e27b 00c08c6b                       {.`.k...

00083d90 <init_jk>:
   83d90:	00000002 00000003 00000004 00000006     ................

00083da0 <PIo2>:
   83da0:	40000000 3ff921fb 00000000 3e74442d     ...@.!.?....-Dt>
   83db0:	80000000 3cf84698 60000000 3b78cc51     .....F.<...`Q.x;
   83dc0:	80000000 39f01b83 40000000 387a2520     .......9...@ %z8
   83dd0:	80000000 36e38222 00000000 3569f31d     ...."..6......i5

00083de0 <atanlo>:
   83de0:	222f65e2 3c7a2b7f 33145c07 3c81a626     .e/".+z<.\.3&..<
   83df0:	7af0cbbd 3c700788 33145c07 3c91a626     ...z..p<.\.3&..<

00083e00 <atanhi>:
   83e00:	0561bb4f 3fddac67 54442d18 3fe921fb     O.a.g..?.-DT.!.?
   83e10:	d281f69b 3fef730b 54442d18 3ff921fb     .....s.?.-DT.!.?
   83e20:	00000043                                C...

00083e24 <_global_impure_ptr>:
   83e24:	20070180                                ... 

00083e28 <_init>:
   83e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83e2a:	bf00      	nop
   83e2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   83e2e:	bc08      	pop	{r3}
   83e30:	469e      	mov	lr, r3
   83e32:	4770      	bx	lr

00083e34 <__init_array_start>:
   83e34:	00083ae5 	.word	0x00083ae5

00083e38 <__frame_dummy_init_array_entry>:
   83e38:	00080119                                ....

00083e3c <_fini>:
   83e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83e3e:	bf00      	nop
   83e40:	bcf8      	pop	{r3, r4, r5, r6, r7}
   83e42:	bc08      	pop	{r3}
   83e44:	469e      	mov	lr, r3
   83e46:	4770      	bx	lr

00083e48 <__fini_array_start>:
   83e48:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
2007000a:	bf00      	nop

2007000c <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4b14      	ldr	r3, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20070048:	f022 0203 	bic.w	r2, r2, #3
2007004c:	f042 0201 	orr.w	r2, r2, #1
20070050:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	461a      	mov	r2, r3
20070054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070056:	f013 0f08 	tst.w	r3, #8
2007005a:	d0fb      	beq.n	20070054 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005c:	4a11      	ldr	r2, [pc, #68]	; (200700a4 <SystemInit+0x98>)
2007005e:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
20070060:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070062:	461a      	mov	r2, r3
20070064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070066:	f013 0f02 	tst.w	r3, #2
2007006a:	d0fb      	beq.n	20070064 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006c:	2211      	movs	r2, #17
2007006e:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
20070070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070072:	461a      	mov	r2, r3
20070074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070076:	f013 0f08 	tst.w	r3, #8
2007007a:	d0fb      	beq.n	20070074 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007c:	2212      	movs	r2, #18
2007007e:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
20070080:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070082:	461a      	mov	r2, r3
20070084:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070086:	f013 0f08 	tst.w	r3, #8
2007008a:	d0fb      	beq.n	20070084 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008c:	4a06      	ldr	r2, [pc, #24]	; (200700a8 <SystemInit+0x9c>)
2007008e:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
20070090:	601a      	str	r2, [r3, #0]
20070092:	4770      	bx	lr
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	20070174 	.word	0x20070174

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d806      	bhi.n	200700c4 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700b6:	2300      	movs	r3, #0
200700b8:	4a1a      	ldr	r2, [pc, #104]	; (20070124 <system_init_flash+0x74>)
200700ba:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700bc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700c0:	6013      	str	r3, [r2, #0]
200700c2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700c4:	4b18      	ldr	r3, [pc, #96]	; (20070128 <system_init_flash+0x78>)
200700c6:	4298      	cmp	r0, r3
200700c8:	d807      	bhi.n	200700da <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700ca:	f44f 7380 	mov.w	r3, #256	; 0x100
200700ce:	4a15      	ldr	r2, [pc, #84]	; (20070124 <system_init_flash+0x74>)
200700d0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d6:	6013      	str	r3, [r2, #0]
200700d8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700da:	4b14      	ldr	r3, [pc, #80]	; (2007012c <system_init_flash+0x7c>)
200700dc:	4298      	cmp	r0, r3
200700de:	d807      	bhi.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700e0:	f44f 7300 	mov.w	r3, #512	; 0x200
200700e4:	4a0f      	ldr	r2, [pc, #60]	; (20070124 <system_init_flash+0x74>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700f0:	4b0f      	ldr	r3, [pc, #60]	; (20070130 <system_init_flash+0x80>)
200700f2:	4298      	cmp	r0, r3
200700f4:	d807      	bhi.n	20070106 <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700f6:	f44f 7340 	mov.w	r3, #768	; 0x300
200700fa:	4a0a      	ldr	r2, [pc, #40]	; (20070124 <system_init_flash+0x74>)
200700fc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070102:	6013      	str	r3, [r2, #0]
20070104:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
20070106:	4b0b      	ldr	r3, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070108:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007010a:	bf94      	ite	ls
2007010c:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070110:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070114:	4a03      	ldr	r2, [pc, #12]	; (20070124 <system_init_flash+0x74>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	400e0a00 	.word	0x400e0a00
20070128:	02faf07f 	.word	0x02faf07f
2007012c:	03d08fff 	.word	0x03d08fff
20070130:	04c4b3ff 	.word	0x04c4b3ff
20070134:	055d4a7f 	.word	0x055d4a7f

20070138 <bSL>:
20070138:	0000067c 00000000                       |.......

20070140 <kP>:
20070140:	00000000 3ff00000                       .......?

20070148 <bS>:
20070148:	003206a4                                         ..

2007014a <x1_pos>:
2007014a:	00320032                                         2.

2007014c <y1_pos>:
2007014c:	00000032                                2...

20070150 <currentAngle>:
20070150:	0000005a                                Z...

20070154 <objects>:
20070154:	0032012c 00083bdc 015e012c 00083be4     ,.2..;..,.^..;..
20070164:	00c800c8 00083bec 012c0064 00083bf4     .....;..d.,..;..

20070174 <SystemCoreClock>:
20070174:	003d0900                                ..=.

20070178 <__fdlib_version>:
20070178:	00000001 00000000                       ........

20070180 <impure_data>:
20070180:	00000000 2007046c 200704d4 2007053c     ....l.. ... <.. 
	...
200701b4:	00083e20 00000000 00000000 00000000      >..............
	...
20070228:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070238:	0005deec 0000000b 00000000 00000000     ................
	...

200705a8 <_impure_ptr>:
200705a8:	20070180                                ... 
