{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-224,-47",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_mgt -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD -left
preplace port PCIE_REFCLK -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_PCIE_PERST_L -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace inst smartconnect -pg 1 -lvl 2 -x 460 -y 60 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 40R -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 40L
preplace inst axil_slave -pg 1 -lvl 3 -x 700 -y 100 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 60L -pinDir resetn left -pinY resetn 80L
preplace inst pcie_bridge_1 -pg 1 -lvl 1 -x 160 -y 60 -swap {5 1 2 3 4 0 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46} -defaultsOSRD -pinDir pcie_mgt left -pinY pcie_mgt 20L -pinDir PCIE_REFCLK left -pinY PCIE_REFCLK 0L -pinDir M_AXI_B right -pinY M_AXI_B 0R -pinDir PCIE_PERST_LS_65 left -pinY PCIE_PERST_LS_65 40L -pinDir axi_aclk right -pinY axi_aclk 20R -pinDir axi_aresetn right -pinY axi_aresetn 40R
preplace netloc pcie_bridge_0_axi_aclk 1 1 2 320 160 N
preplace netloc pcie_bridge_0_axi_aresetn 1 1 2 300 180 N
preplace netloc sys_rst_n_0_1 1 0 1 NJ 100
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 60
preplace netloc pcie_bridge_0_M_AXI_B 1 1 1 N 60
preplace netloc smartconnect_M00_AXI 1 2 1 N 100
preplace netloc xdma_0_pcie_mgt 1 0 1 N 80
levelinfo -pg 1 0 160 460 700 800
pagesize -pg 1 -db -bbox -sgen -150 0 800 240
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-303,-69",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_mgt -pg 1 -lvl 4 -x 790 -y 170 -defaultsOSRD
preplace port PCIE_REFCLK -pg 1 -lvl 0 -x 0 -y 190 -defaultsOSRD
preplace port port-id_PCIE_PERST_LS_65 -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD
preplace inst smartconnect -pg 1 -lvl 2 -x 450 -y 70 -defaultsOSRD
preplace inst axil_slave -pg 1 -lvl 3 -x 680 -y 90 -defaultsOSRD
preplace inst pcie_bridge_0 -pg 1 -lvl 1 -x 160 -y 200 -defaultsOSRD
preplace netloc pcie_bridge_0_axi_aclk 1 1 2 310 180 580
preplace netloc pcie_bridge_0_axi_aresetn 1 1 2 320 190 590
preplace netloc sys_rst_n_0_1 1 0 1 NJ 210
preplace netloc pcie_bridge_0_M_AXI_B 1 1 1 300 50n
preplace netloc smartconnect_M00_AXI 1 2 1 N 70
preplace netloc xdma_0_pcie_mgt 1 1 3 NJ 170 NJ 170 NJ
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 190
levelinfo -pg 1 0 160 450 680 790
pagesize -pg 1 -db -bbox -sgen -170 0 900 280
"
}
0
