<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_LSFR_Random_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TDATA_NUM_BYTES">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.CLK_DOMAIN">/clk_wiz_1_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TDATA_NUM_BYTES">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.CLK_DOMAIN">/clk_wiz_1_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.CLK_DOMAIN">/clk_wiz_1_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.CLK_DOMAIN">/clk_wiz_1_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>LSFR_Random_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jun 16 12:08:12 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:649d5cd9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:649d5cd9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_LSFR_Random_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jun 16 12:08:12 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:649d5cd9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>LSFR_Random_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jun 16 12:08:12 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:c9dbe396</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_LSFR_Random_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jun 16 12:08:13 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:c9dbe396</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="5" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/3425/src/LFSR_Random.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3425/hdl/LSFR_Random_v1_0_M00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3425/hdl/LSFR_Random_v1_0_S00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3425/hdl/LSFR_Random_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_LSFR_Random_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/3425/src/LFSR_Random.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3425/hdl/LSFR_Random_v1_0_M00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3425/hdl/LSFR_Random_v1_0_S00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3425/hdl/LSFR_Random_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_LSFR_Random_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new LSFR_Random</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="5">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_LSFR_Random_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>LSFR_Random_v1.0</xilinx:displayName>
      <xilinx:coreRevision>17</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b5a5570_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c2a4bd0_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22df6cfb_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b00c77f_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bad0009_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d4304a4_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3967429d_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bb1736b_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e01df9b_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@341629cd_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43318d8f_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1017f529_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a3b4a37_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77bdd55_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10221f2e_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d5079b6_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@688f5b90_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5adf803c_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3534f93f_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e183aea_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@429cfd73_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@518a4252_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e549cd5_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@365599e9_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d32b0bb_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c98168_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2788a2cc_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c23729b_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1054b124_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31fcdc3b_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d1ee803_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a0f10fe_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@284525f_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47794411_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b0d3b48_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cdb4649_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c6e4ef5_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c49d5db_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78d498bd_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57e170f4_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e27d15f_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@310963bb_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@787ebed9_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3113f8fc_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17049528_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cea1620_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4673ed66_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8ebee43_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a62e0a_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d9439c8_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef883ec_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75ee5737_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c219b9f_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a4dbbf3_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@553496a_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24a0d6e8_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e42477f_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77e05c3e_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b914d4_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c1efd03_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0ca161_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c158c2c_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@756a574e_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@684d64dd_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@495d6444_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51cf8bf6_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d3336e3_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cdf6033_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7585d055_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57a151e3_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@365f359e_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f9ba8d7_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c0a0a66_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8bc0e3c_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5686a275_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30b580c5_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4053e0ba_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e0f290b_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@157e2cc4_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b1b0628_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d50507a_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d6a88b8_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34402fb4_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@508cdac1_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41672413_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c40d395_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bb72e90_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f95a6e8_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18a0cc4f_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@665bf7_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cf3325d_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b918452_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@692a74d2_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13440644_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6652a40f_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41fb7a44_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30aa20c5_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@495b670e_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@561180d4_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@793af223_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7551b618_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e9c5db_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73c2c79b_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b2daf38_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61661a2b_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a62af56_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@451cb96d_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17ccc652_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@736c73a3_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@651a73e7_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b199ba0_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc89e5e_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6015cefe_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6113b72e_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@665dba5c_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc72137_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e6eff98_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff306c0_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9911b36_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ea9bbe9_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c1b8dcd_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25cf5a7f_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a385cd4_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a408508_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c456ad_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@797cc287_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c6060ad_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@677d065e_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b50356_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@234399ea_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29ed955_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54ea091b_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f6124f6_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a4d4c7_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ed9d10_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc5ce43_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d770661_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@701a5fb6_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dba9fa5_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50706044_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b65dfbb_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a58b952_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f25e37_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c72fd9a_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e90a42_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e5edac1_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@626ccae9_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@685d7338_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c0e4936_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@277db3f7_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f1442a8_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e8a7e98_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@127180ea_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@691f5642_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9697076_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dbeb3e2_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ae8e45f_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b400d9_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b4eb98_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@519ea6fd_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53a6756e_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b7ed142_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a69edd7_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bd8ccff_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb87797_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bc154e_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d586f7e_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@240a69f6_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c22fa63_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a3369d5_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fe3c53a_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f3e9652_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d55b15d_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3747c6eb_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e926e68_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@377695e4_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f863444_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@581a194a_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49adefe7_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69155764_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5974dc67_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76f8de56_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30bd53b4_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d740709_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@674b7f11_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4262f692_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fbf6928_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@644a1744_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23958421_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d5eea82_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed87fad_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d338078_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25805dd_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@223689c3_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c4e2cee_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dba6327_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cb9cbd9_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2665ae45_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379c8c31_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab3fffa_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@521831b9_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65628b12_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de77b4c_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62c84f8a_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa7aa25_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@81708eb_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ee22b55_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fc85cf7_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb0320c_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f951b79_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7da0ee92_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fabc74d_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f83d6f9_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ffab8b8_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7324d86c_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79d3be45_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38805c63_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d64160_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41aaff5f_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b52b427_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55de7473_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e15d59_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aa15062_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c39d75_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce08449_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ad99e6f_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2346ba3a_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28dd38a5_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dd49d0a_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d27a8e3_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b421170_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a6e1fcf_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5499947e_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d392a61_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b89a5ba_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40cf0cbd_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6daba5bc_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5080822_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c6c2a1a_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e2960bb_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e29a221_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e527b13_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac6d759_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b2b338_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@349d5880_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f8247bc_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a80f71c_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c08e2fe_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d4d5363_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5877e8c7_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fa08b78_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20adf9ec_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eccc370_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a18fe78_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75bfbb77_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d95351e_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a29d8d8_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d1329d8_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fae1e86_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e5df42b_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@295db2c7_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@539618e9_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@764f4114_ARCHIVE_LOCATION">d:/CR/Projeto/ip_repo/LSFR_Random_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TSTRB" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.LAYERED_METADATA" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_CLK.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_CLK.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TSTRB" xilinx:valueSource="propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.LAYERED_METADATA" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TDATA_NUM_BYTES" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_CLK.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_CLK.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="6357f13e"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="0b420fa7"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="dae3f1db"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="140b9c35"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="290601f1"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
