SCLK .set 3
MOSI .set 2
MISO .set 5

; TODO: v2-branch has improved but untested code  (hw-loops, simultanious mosi / clk setting)
; TODO: code of DAC is 1:1 replacement, ADC is more difficult

.macro NOP ; TODO: this assembler understands a simple NOP, without macro
   MOV r23, r23
.endm

    .global adc_readwrite
adc_readwrite:
    MOV r24, r14 ; Save input arg (CS pin)
    LDI r20, 16 ; Load Counter for outloop
    LDI r21, 18; Load Counter for inloop
    LDI r14, 0 ; Clear return reg
    SET r30, r30, SCLK ; Set SCLK high
    CLR r30, r30, r24 ; Set CS low

adc_outloop_head:
    SUB r20, r20, 1 ; decrement shiftloop counter
    QBBC adc_mosi_clear, r15, r20
adc_mosi_set:
    SET r30, r30, SCLK ; Set SCLK high
    SET r30, r30, MOSI ; Set MOSI high
    JMP adc_outloop_tail
adc_mosi_clear:
    SET r30, r30, SCLK ; Set SCLK high
    CLR r30, r30, MOSI ; Set MOSI low
    NOP
adc_outloop_tail:
    NOP
    NOP
    NOP
    CLR r30, r30, SCLK ; Set SCLK low
    NOP
    NOP
    QBLT adc_outloop_head, r20, 0
    NOP
    CLR r30, r30, MOSI ; clear MOSI
adc_inloop_head:
    SET r30, r30, SCLK ; Set SCLK high
    SUB r21, r21, 1 ; decrement shiftloop counter
    NOP
    NOP
    NOP
    NOP
    CLR r30, r30, SCLK ; Set SCLK low
    QBBC adc_miso_clear, r31, MISO
adc_miso_set:
    SET r14, r14, r21
    JMP adc_inloop_tail
adc_miso_clear:
    NOP
    NOP
adc_inloop_tail:
    NOP
    QBLT adc_inloop_head, r21, 0
adc_end:
    SET r30, r30, r24 ; set CS high
    JMP r3.w2


; DAC8562
; -> MSB begins with falling CS
; -> begin with high CLK
; -> Reads on falling CLK-Edge
; -> transfer frame must contain 24 capture edges for writing

    .global dac_write  ; code performs with 25 MHz, ~ 980 ns CS low
dac_write:
    LDI r20, 24 ; Load Counter for outloop
    SET r30, r30, SCLK ; Set SCLK high
    CLR r30, r30, r14 ; Set CS low

dac_loop_head:
    SUB r20, r20, 1 ; Decrement counter
    QBBS dac_mosi_set, r15, r20 ; If bit number [r20] is set in value [r15]
dac_mosi_clear:
    SET r30, r30, SCLK ; Set SCLK high
    CLR r30, r30, MOSI ; Set MOSI low
    JMP dac_loop_tail
dac_mosi_set:
    SET r30, r30, SCLK ; Set SCLK high
    SET r30, r30, MOSI ; Set MOSI high
    NOP
dac_loop_tail:
    NOP
    CLR r30, r30, SCLK ; Set SCLK low
    QBLT dac_loop_head, r20, 0

dac_end:
    NOP
    CLR r30, r30, MOSI ; clear MOSI
    SET r30, r30, r14 ; set CS high
    JMP r3.w2
