// Seed: 2535990191
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_17, id_18, id_19, id_20, id_21;
  wire id_22;
  wire id_23;
  always id_11 = id_14;
  wire id_24, id_25;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  reg id_5, id_6;
  always_ff id_6 <= id_5;
  wire id_7;
  assign id_1 = "";
  always assign id_5 = 1;
  module_0(
      id_7, id_2, id_7, id_3, id_7, id_4, id_2, id_2, id_3, id_3, id_3, id_3, id_7, id_7, id_2, id_7
  );
  assign id_3 = 1;
  assign id_4 = 1'b0 - 1;
endmodule
