# FPGA_Lab_6
Project Description
This project focuses on designing and simulating fundamental **sequential logic circuits** using **Verilog HDL**.  
The lab demonstrates the step-by-step construction of basic memory and timing elements that form the foundation of digital systems.

## ⚙️ Instructions 
1. Open vivado to create a new project.  
2. Add all Verilog source files and corresponding testbenches  
4. Run **Behavioral Simulation**.  
5. Observe output waveforms for correct behavior 
6. Then syntheszie, implement and analyze area utilization
