Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Thu Apr 28 16:08:27 2022
| Host              : cmts1.cmts running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu200-fsgd2104
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (134)
6. checking no_output_delay (817)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (134)
--------------------------------
 There are 134 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (817)
---------------------------------
 There are 817 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.324        0.000                      0                22020        0.031        0.000                      0                22020        0.965        0.000                       0                  8973  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.665}        3.330           300.300         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.324        0.000                      0                22020        0.031        0.000                      0                22020        0.965        0.000                       0                  8973  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.965ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][441]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (ap_clk rise@3.330ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.252ns (8.684%)  route 2.650ns (91.316%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 3.351 - 3.330 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.029     0.029    bd_0_i/hls_inst/inst/st_merge_U/ap_clk
    SLICE_X41Y69         FDRE                                         r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/Q
                         net (fo=10, routed)          0.112     0.220    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/st_merge_empty_n
    SLICE_X42Y69         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     0.365 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=13, routed)          1.160     1.525    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/shiftReg_ce_bufg_place
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.553 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.378     2.931    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/shiftReg_ce
    SLICE_X30Y47         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][441]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.330     3.330 r  
                                                      0.000     3.330 r  ap_clk (IN)
                         net (fo=8977, unset)         0.021     3.351    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/ap_clk
    SLICE_X30Y47         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][441]/C
                         clock pessimism              0.000     3.351    
                         clock uncertainty           -0.035     3.316    
    SLICE_X30Y47         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     3.255    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][441]
  -------------------------------------------------------------------
                         required time                          3.255    
                         arrival time                          -2.931    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][441]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (ap_clk rise@3.330ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.252ns (8.684%)  route 2.650ns (91.316%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 3.351 - 3.330 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.029     0.029    bd_0_i/hls_inst/inst/st_merge_U/ap_clk
    SLICE_X41Y69         FDRE                                         r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/Q
                         net (fo=10, routed)          0.112     0.220    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/st_merge_empty_n
    SLICE_X42Y69         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     0.365 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=13, routed)          1.160     1.525    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/shiftReg_ce_bufg_place
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.553 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.378     2.931    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/shiftReg_ce
    SLICE_X30Y47         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][441]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.330     3.330 r  
                                                      0.000     3.330 r  ap_clk (IN)
                         net (fo=8977, unset)         0.021     3.351    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/ap_clk
    SLICE_X30Y47         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][441]/C
                         clock pessimism              0.000     3.351    
                         clock uncertainty           -0.035     3.316    
    SLICE_X30Y47         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     3.255    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][441]
  -------------------------------------------------------------------
                         required time                          3.255    
                         arrival time                          -2.931    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][358]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (ap_clk rise@3.330ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.252ns (8.687%)  route 2.649ns (91.313%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 3.351 - 3.330 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.029     0.029    bd_0_i/hls_inst/inst/st_merge_U/ap_clk
    SLICE_X41Y69         FDRE                                         r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/Q
                         net (fo=10, routed)          0.112     0.220    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/st_merge_empty_n
    SLICE_X42Y69         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     0.365 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=13, routed)          1.160     1.525    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/shiftReg_ce_bufg_place
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.553 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.377     2.930    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/shiftReg_ce
    SLICE_X30Y46         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][358]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.330     3.330 r  
                                                      0.000     3.330 r  ap_clk (IN)
                         net (fo=8977, unset)         0.021     3.351    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/ap_clk
    SLICE_X30Y46         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][358]/C
                         clock pessimism              0.000     3.351    
                         clock uncertainty           -0.035     3.316    
    SLICE_X30Y46         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     3.255    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][358]
  -------------------------------------------------------------------
                         required time                          3.255    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][409]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (ap_clk rise@3.330ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.252ns (8.684%)  route 2.650ns (91.316%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 3.351 - 3.330 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.029     0.029    bd_0_i/hls_inst/inst/st_merge_U/ap_clk
    SLICE_X41Y69         FDRE                                         r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/Q
                         net (fo=10, routed)          0.112     0.220    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/st_merge_empty_n
    SLICE_X42Y69         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     0.365 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=13, routed)          1.160     1.525    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/shiftReg_ce_bufg_place
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.553 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.378     2.931    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/shiftReg_ce
    SLICE_X30Y47         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][409]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.330     3.330 r  
                                                      0.000     3.330 r  ap_clk (IN)
                         net (fo=8977, unset)         0.021     3.351    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/ap_clk
    SLICE_X30Y47         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][409]/C
                         clock pessimism              0.000     3.351    
                         clock uncertainty           -0.035     3.316    
    SLICE_X30Y47         FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060     3.256    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][409]
  -------------------------------------------------------------------
                         required time                          3.256    
                         arrival time                          -2.931    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][409]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (ap_clk rise@3.330ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.252ns (8.684%)  route 2.650ns (91.316%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 3.351 - 3.330 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.029     0.029    bd_0_i/hls_inst/inst/st_merge_U/ap_clk
    SLICE_X41Y69         FDRE                                         r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/Q
                         net (fo=10, routed)          0.112     0.220    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/st_merge_empty_n
    SLICE_X42Y69         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     0.365 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=13, routed)          1.160     1.525    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/shiftReg_ce_bufg_place
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.553 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.378     2.931    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/shiftReg_ce
    SLICE_X30Y47         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][409]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.330     3.330 r  
                                                      0.000     3.330 r  ap_clk (IN)
                         net (fo=8977, unset)         0.021     3.351    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/ap_clk
    SLICE_X30Y47         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][409]/C
                         clock pessimism              0.000     3.351    
                         clock uncertainty           -0.035     3.316    
    SLICE_X30Y47         FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     3.256    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][409]
  -------------------------------------------------------------------
                         required time                          3.256    
                         arrival time                          -2.931    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][422]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (ap_clk rise@3.330ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.252ns (8.687%)  route 2.649ns (91.313%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 3.351 - 3.330 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.029     0.029    bd_0_i/hls_inst/inst/st_merge_U/ap_clk
    SLICE_X41Y69         FDRE                                         r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/Q
                         net (fo=10, routed)          0.112     0.220    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/st_merge_empty_n
    SLICE_X42Y69         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     0.365 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=13, routed)          1.160     1.525    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/shiftReg_ce_bufg_place
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.553 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.377     2.930    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/shiftReg_ce
    SLICE_X30Y46         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][422]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.330     3.330 r  
                                                      0.000     3.330 r  ap_clk (IN)
                         net (fo=8977, unset)         0.021     3.351    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/ap_clk
    SLICE_X30Y46         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][422]/C
                         clock pessimism              0.000     3.351    
                         clock uncertainty           -0.035     3.316    
    SLICE_X30Y46         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     3.255    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][422]
  -------------------------------------------------------------------
                         required time                          3.255    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][422]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (ap_clk rise@3.330ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.252ns (8.687%)  route 2.649ns (91.313%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 3.351 - 3.330 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.029     0.029    bd_0_i/hls_inst/inst/st_merge_U/ap_clk
    SLICE_X41Y69         FDRE                                         r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/Q
                         net (fo=10, routed)          0.112     0.220    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/st_merge_empty_n
    SLICE_X42Y69         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     0.365 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=13, routed)          1.160     1.525    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/shiftReg_ce_bufg_place
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.553 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.377     2.930    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/shiftReg_ce
    SLICE_X30Y46         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][422]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.330     3.330 r  
                                                      0.000     3.330 r  ap_clk (IN)
                         net (fo=8977, unset)         0.021     3.351    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/ap_clk
    SLICE_X30Y46         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][422]/C
                         clock pessimism              0.000     3.351    
                         clock uncertainty           -0.035     3.316    
    SLICE_X30Y46         FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060     3.256    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][422]
  -------------------------------------------------------------------
                         required time                          3.256    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][358]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (ap_clk rise@3.330ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.252ns (8.687%)  route 2.649ns (91.313%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 3.351 - 3.330 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.029     0.029    bd_0_i/hls_inst/inst/st_merge_U/ap_clk
    SLICE_X41Y69         FDRE                                         r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/Q
                         net (fo=10, routed)          0.112     0.220    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/st_merge_empty_n
    SLICE_X42Y69         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     0.365 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=13, routed)          1.160     1.525    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/shiftReg_ce_bufg_place
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.553 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.377     2.930    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/shiftReg_ce
    SLICE_X30Y46         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][358]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.330     3.330 r  
                                                      0.000     3.330 r  ap_clk (IN)
                         net (fo=8977, unset)         0.021     3.351    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/ap_clk
    SLICE_X30Y46         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][358]/C
                         clock pessimism              0.000     3.351    
                         clock uncertainty           -0.035     3.316    
    SLICE_X30Y46         FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     3.256    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[1][358]
  -------------------------------------------------------------------
                         required time                          3.256    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][288]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (ap_clk rise@3.330ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.252ns (8.720%)  route 2.638ns (91.280%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.350 - 3.330 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.029     0.029    bd_0_i/hls_inst/inst/st_merge_U/ap_clk
    SLICE_X41Y69         FDRE                                         r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/Q
                         net (fo=10, routed)          0.112     0.220    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/st_merge_empty_n
    SLICE_X42Y69         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     0.365 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=13, routed)          1.160     1.525    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/shiftReg_ce_bufg_place
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.553 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.366     2.919    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/shiftReg_ce
    SLICE_X29Y36         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][288]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.330     3.330 r  
                                                      0.000     3.330 r  ap_clk (IN)
                         net (fo=8977, unset)         0.020     3.350    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/ap_clk
    SLICE_X29Y36         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][288]/C
                         clock pessimism              0.000     3.350    
                         clock uncertainty           -0.035     3.315    
    SLICE_X29Y36         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     3.256    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][288]
  -------------------------------------------------------------------
                         required time                          3.256    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][352]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (ap_clk rise@3.330ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.252ns (8.723%)  route 2.637ns (91.277%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.350 - 3.330 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.029     0.029    bd_0_i/hls_inst/inst/st_merge_U/ap_clk
    SLICE_X41Y69         FDRE                                         r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/st_merge_U/internal_empty_n_reg/Q
                         net (fo=10, routed)          0.112     0.220    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/st_merge_empty_n
    SLICE_X42Y69         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     0.365 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=13, routed)          1.160     1.525    bd_0_i/hls_inst/inst/serialize_2_16_128_U0/shiftReg_ce_bufg_place
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.553 r  bd_0_i/hls_inst/inst/serialize_2_16_128_U0/SRL_SIG[0][511]_i_1_bufg_place/O
                         net (fo=1024, routed)        1.365     2.918    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/shiftReg_ce
    SLICE_X29Y36         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][352]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.330     3.330 r  
                                                      0.000     3.330 r  ap_clk (IN)
                         net (fo=8977, unset)         0.020     3.350    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/ap_clk
    SLICE_X29Y36         FDRE                                         r  bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][352]/C
                         clock pessimism              0.000     3.350    
                         clock uncertainty           -0.035     3.315    
    SLICE_X29Y36         FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     3.255    bd_0_i/hls_inst/inst/st_serialize_U/U_top_fifo_w512_d2_S_ram/SRL_SIG_reg[0][352]
  -------------------------------------------------------------------
                         required time                          3.255    
                         arrival time                          -2.918    
  -------------------------------------------------------------------
                         slack                                  0.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_y_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/y_c_U/U_top_fifo_w64_d8_S_ram/SRL_SIG_reg[7][63]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.013     0.013    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X45Y160        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_y_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y160        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_y_reg[63]/Q
                         net (fo=3, routed)           0.063     0.115    bd_0_i/hls_inst/inst/y_c_U/U_top_fifo_w64_d8_S_ram/in[57]
    SLICE_X45Y159        SRL16E                                       r  bd_0_i/hls_inst/inst/y_c_U/U_top_fifo_w64_d8_S_ram/SRL_SIG_reg[7][63]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.039     0.039    bd_0_i/hls_inst/inst/y_c_U/U_top_fifo_w64_d8_S_ram/ap_clk
    SLICE_X45Y159        SRL16E                                       r  bd_0_i/hls_inst/inst/y_c_U/U_top_fifo_w64_d8_S_ram/SRL_SIG_reg[7][63]_srl8/CLK
                         clock pessimism              0.000     0.039    
    SLICE_X45Y159        SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.045     0.084    bd_0_i/hls_inst/inst/y_c_U/U_top_fifo_w64_d8_S_ram/SRL_SIG_reg[7][63]_srl8
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/start_for_write_8_U0_U/mOutPtr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/start_for_write_8_U0_U/mOutPtr_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.060ns (65.217%)  route 0.032ns (34.783%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.012     0.012    bd_0_i/hls_inst/inst/start_for_write_8_U0_U/ap_clk
    SLICE_X44Y127        FDSE                                         r  bd_0_i/hls_inst/inst/start_for_write_8_U0_U/mOutPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y127        FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/start_for_write_8_U0_U/mOutPtr_reg[2]/Q
                         net (fo=4, routed)           0.025     0.076    bd_0_i/hls_inst/inst/start_for_write_8_U0_U/mOutPtr_reg[2]
    SLICE_X44Y127        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.021     0.097 r  bd_0_i/hls_inst/inst/start_for_write_8_U0_U/mOutPtr[3]_i_2__0/O
                         net (fo=1, routed)           0.007     0.104    bd_0_i/hls_inst/inst/start_for_write_8_U0_U/mOutPtr[3]_i_2__0_n_3
    SLICE_X44Y127        FDSE                                         r  bd_0_i/hls_inst/inst/start_for_write_8_U0_U/mOutPtr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.018     0.018    bd_0_i/hls_inst/inst/start_for_write_8_U0_U/ap_clk
    SLICE_X44Y127        FDSE                                         r  bd_0_i/hls_inst/inst/start_for_write_8_U0_U/mOutPtr_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y127        FDSE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/start_for_write_8_U0_U/mOutPtr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/dout_buf_reg[172]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[172]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.040ns (43.011%)  route 0.053ns (56.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.013     0.013    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X45Y36         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/dout_buf_reg[172]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.053 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/dout_buf_reg[172]/Q
                         net (fo=1, routed)           0.053     0.106    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata_n_412
    SLICE_X46Y36         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[172]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.018     0.018    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/ap_clk
    SLICE_X46Y36         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[172]/C
                         clock pessimism              0.000     0.018    
    SLICE_X46Y36         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[172]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/dout_buf_reg[481]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[481]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.038ns (40.860%)  route 0.055ns (59.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.013     0.013    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X36Y35         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/dout_buf_reg[481]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/dout_buf_reg[481]/Q
                         net (fo=1, routed)           0.055     0.106    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata_n_103
    SLICE_X37Y35         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[481]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.018     0.018    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/ap_clk
    SLICE_X37Y35         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[481]/C
                         clock pessimism              0.000     0.018    
    SLICE_X37Y35         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[481]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/y_c_U/mOutPtr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/y_c_U/mOutPtr_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.060ns (63.830%)  route 0.034ns (36.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.012     0.012    bd_0_i/hls_inst/inst/y_c_U/ap_clk
    SLICE_X41Y153        FDSE                                         r  bd_0_i/hls_inst/inst/y_c_U/mOutPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/y_c_U/mOutPtr_reg[2]/Q
                         net (fo=5, routed)           0.027     0.078    bd_0_i/hls_inst/inst/y_c_U/mOutPtr_reg[2]
    SLICE_X41Y153        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.021     0.099 r  bd_0_i/hls_inst/inst/y_c_U/mOutPtr[3]_i_2/O
                         net (fo=1, routed)           0.007     0.106    bd_0_i/hls_inst/inst/y_c_U/mOutPtr[3]_i_2_n_3
    SLICE_X41Y153        FDSE                                         r  bd_0_i/hls_inst/inst/y_c_U/mOutPtr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.018     0.018    bd_0_i/hls_inst/inst/y_c_U/ap_clk
    SLICE_X41Y153        FDSE                                         r  bd_0_i/hls_inst/inst/y_c_U/mOutPtr_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y153        FDSE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/y_c_U/mOutPtr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/start_addr_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.013     0.013    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X52Y152        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y152        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[54]/Q
                         net (fo=1, routed)           0.055     0.107    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq_n_85
    SLICE_X52Y151        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/start_addr_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.019     0.019    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X52Y151        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/start_addr_reg[54]/C
                         clock pessimism              0.000     0.019    
    SLICE_X52Y151        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/start_addr_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/dout_buf_reg[253]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[253]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.038ns (40.426%)  route 0.056ns (59.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.013     0.013    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X43Y48         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/dout_buf_reg[253]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/dout_buf_reg[253]/Q
                         net (fo=1, routed)           0.056     0.107    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata_n_331
    SLICE_X44Y48         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.018     0.018    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/ap_clk
    SLICE_X44Y48         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[253]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y48         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[253]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/dout_buf_reg[229]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[229]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.013     0.013    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X43Y48         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/dout_buf_reg[229]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/dout_buf_reg[229]/Q
                         net (fo=1, routed)           0.055     0.107    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata_n_355
    SLICE_X44Y48         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[229]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.018     0.018    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/ap_clk
    SLICE_X44Y48         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[229]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y48         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[229]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/dout_buf_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[242]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.013     0.013    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X43Y46         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/dout_buf_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/dout_buf_reg[242]/Q
                         net (fo=1, routed)           0.055     0.107    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata_n_342
    SLICE_X44Y46         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[242]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.018     0.018    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/ap_clk
    SLICE_X44Y46         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[242]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y46         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[242]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/dout_buf_reg[310]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[310]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.013     0.013    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X36Y35         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/dout_buf_reg[310]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/dout_buf_reg[310]/Q
                         net (fo=1, routed)           0.055     0.107    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata_n_274
    SLICE_X37Y35         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[310]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8977, unset)         0.018     0.018    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/ap_clk
    SLICE_X37Y35         FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[310]/C
                         clock pessimism              0.000     0.018    
    SLICE_X37Y35         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[310]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.665 }
Period(ns):         3.330
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK         n/a            2.000         3.330       1.330      URAM288_X0Y20  bd_0_i/hls_inst/inst/add_2_16_9_128_U0/buff_U/top_add_2_16_9_128_s_buff_ram_U/ram_reg_uram_0/CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.330       1.761      RAMB36_X3Y7    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.330       1.761      RAMB36_X3Y7    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.330       1.761      RAMB36_X3Y8    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.330       1.761      RAMB36_X3Y8    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.330       1.761      RAMB36_X3Y6    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.330       1.761      RAMB36_X3Y6    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.330       1.761      RAMB36_X3Y9    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.330       1.761      RAMB36_X3Y9    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.330       1.761      RAMB36_X2Y7    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_4/CLKARDCLK
Low Pulse Width   Slow    URAM288/CLK         n/a            0.700         1.665       0.965      URAM288_X0Y20  bd_0_i/hls_inst/inst/add_2_16_9_128_U0/buff_U/top_add_2_16_9_128_s_buff_ram_U/ram_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288/CLK         n/a            0.700         1.665       0.965      URAM288_X0Y20  bd_0_i/hls_inst/inst/add_2_16_9_128_U0/buff_U/top_add_2_16_9_128_s_buff_ram_U/ram_reg_uram_0/CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.665       1.123      RAMB36_X3Y7    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.665       1.123      RAMB36_X3Y7    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.665       1.123      RAMB36_X3Y8    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.665       1.123      RAMB36_X3Y8    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.665       1.123      RAMB36_X3Y6    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_2/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.665       1.123      RAMB36_X3Y6    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.665       1.123      RAMB36_X3Y9    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_3/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.665       1.123      RAMB36_X3Y9    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_3/CLKARDCLK
High Pulse Width  Slow    URAM288/CLK         n/a            0.700         1.665       0.965      URAM288_X0Y20  bd_0_i/hls_inst/inst/add_2_16_9_128_U0/buff_U/top_add_2_16_9_128_s_buff_ram_U/ram_reg_uram_0/CLK
High Pulse Width  Fast    URAM288/CLK         n/a            0.700         1.665       0.965      URAM288_X0Y20  bd_0_i/hls_inst/inst/add_2_16_9_128_U0/buff_U/top_add_2_16_9_128_s_buff_ram_U/ram_reg_uram_0/CLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.665       1.123      RAMB36_X3Y7    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.665       1.123      RAMB36_X3Y7    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.665       1.123      RAMB36_X3Y7    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.665       1.123      RAMB36_X3Y7    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.665       1.123      RAMB36_X3Y8    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.665       1.123      RAMB36_X3Y8    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.665       1.123      RAMB36_X3Y8    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.665       1.123      RAMB36_X3Y8    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_1/CLKBWRCLK



