// Seed: 3017031370
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  inout wor id_1;
  assign id_1 = id_1 < -1'b0;
  wire id_8 = id_8;
  assign id_3[-1] = id_1;
  logic [1 : (  -1  )] id_9;
  ;
endmodule
module module_1 #(
    parameter id_13 = 32'd33
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  inout logic [7:0] id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire _id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  module_0 modCall_1 (
      id_21,
      id_11,
      id_20,
      id_4,
      id_9,
      id_12,
      id_4
  );
  inout tri0 id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  assign id_3 = -1;
  parameter id_24 = (1);
  assign id_2[-1'h0 :-1] = {-1 * id_3{1}};
endmodule
