-- Copyright (C) 2019  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=32;
DEPTH=32;

ADDRESS_RADIX=UNS;
DATA_RADIX=BIN;

CONTENT BEGIN
   0  :   00000000000000000000000000000001;
   1  :   00000000000000000000000000010001;
   2  :   00000000000000000000000000100001;
   3  :   00000000000000000000000000110001;
   4  :   00000000000000000000000001000001;
   5  :   00000000000000000000000001010001;
   6  :   00000000000000000000000001100001;
   7  :   00000000000100000000000001110001;
   8  :   00000000000000100000100010000010;
   9  :   00000000000000000000000000000000;
  10  :   00000000000000000000001001100011;
  11  :   00000000000000011011111100000100;
  12  :   00000000000000000000000000000000;
  13  :   00000000000000000000101101110101;
  14  :   00000000000000000000100111010101;
  15  :   00000000000000000010000110110110;
  16  :   00000000000000001000001001000110;
  17  :   00000000000000010000000000000111;
  18  :   00000000000000000000000000000000;
  19  :   00000000000000000001010100000101;
  20  :   00000010001000000000000000000111;
  21  :   00000000000000000000000000000000;
	22  :   0;
	23  :   0;
	24  :   0;
	25  :   0;
	26  :   0;
	27  :   0;
	28  :   0;
	29  :   0;
	30  :   0;
	31  :   0;
END;
