module Mux_4 #(N=16) (
				input logic  [N-1:0] A,B,C,D
				input logic  [3:0] Select_signal
				output logic [N-1:0] Bus_out
			
				);
				
always_comb
	begin 
				if (Select_signal[0]==1)
					begin
						assign Bus_out = A;
					end	
					
				else if(Select_signal[1]==1)
					begin
						assign Bus_out = B;
					end	
				
					
				else if(Select_signal[2]==1)
					begin
						assign Bus_out = C;
					end	
				
				else if(Select_signal[3]==1)
					begin
						assign Bus_out = D;
					end	
				
					
	end
	
endmodule