```verilog
module top_module( 
    input [3:0] in,
    output out_and,
    output out_or,
    output out_xor
);

    assign out_and = &in;  // 4-input AND gate
    assign out_or = |in;   // 4-input OR gate
    assign out_xor = ^in;  // 4-input XOR gate

endmodule
```