<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4589" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4589{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_4589{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4589{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4589{left:70px;bottom:333px;letter-spacing:0.15px;}
#t5_4589{left:151px;bottom:333px;letter-spacing:0.19px;word-spacing:-0.03px;}
#t6_4589{left:416px;bottom:333px;letter-spacing:0.2px;word-spacing:0.02px;}
#t7_4589{left:70px;bottom:308px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t8_4589{left:70px;bottom:291px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t9_4589{left:70px;bottom:274px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#ta_4589{left:70px;bottom:250px;letter-spacing:-0.18px;word-spacing:-0.97px;}
#tb_4589{left:70px;bottom:233px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_4589{left:70px;bottom:216px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#td_4589{left:76px;bottom:998px;letter-spacing:-0.16px;}
#te_4589{left:75px;bottom:981px;letter-spacing:-0.15px;}
#tf_4589{left:190px;bottom:998px;letter-spacing:-0.14px;}
#tg_4589{left:425px;bottom:998px;letter-spacing:-0.12px;}
#th_4589{left:425px;bottom:981px;letter-spacing:-0.13px;}
#ti_4589{left:425px;bottom:959px;letter-spacing:-0.11px;word-spacing:-0.23px;}
#tj_4589{left:425px;bottom:943px;letter-spacing:-0.11px;}
#tk_4589{left:690px;bottom:998px;letter-spacing:-0.03px;}
#tl_4589{left:690px;bottom:981px;letter-spacing:-0.12px;}
#tm_4589{left:690px;bottom:964px;letter-spacing:-0.06px;word-spacing:-0.07px;}
#tn_4589{left:76px;bottom:918px;letter-spacing:-0.16px;}
#to_4589{left:75px;bottom:901px;letter-spacing:-0.15px;}
#tp_4589{left:190px;bottom:918px;letter-spacing:-0.15px;}
#tq_4589{left:425px;bottom:918px;letter-spacing:-0.12px;}
#tr_4589{left:690px;bottom:918px;letter-spacing:-0.05px;}
#ts_4589{left:690px;bottom:901px;letter-spacing:-0.12px;}
#tt_4589{left:690px;bottom:885px;letter-spacing:-0.06px;word-spacing:-0.07px;}
#tu_4589{left:76px;bottom:860px;letter-spacing:-0.16px;}
#tv_4589{left:75px;bottom:843px;letter-spacing:-0.15px;}
#tw_4589{left:190px;bottom:860px;letter-spacing:-0.15px;}
#tx_4589{left:425px;bottom:860px;letter-spacing:-0.12px;}
#ty_4589{left:690px;bottom:860px;letter-spacing:-0.05px;}
#tz_4589{left:690px;bottom:843px;letter-spacing:-0.12px;}
#t10_4589{left:690px;bottom:826px;letter-spacing:-0.06px;word-spacing:-0.07px;}
#t11_4589{left:76px;bottom:802px;letter-spacing:-0.16px;}
#t12_4589{left:75px;bottom:785px;letter-spacing:-0.15px;}
#t13_4589{left:190px;bottom:802px;letter-spacing:-0.15px;}
#t14_4589{left:425px;bottom:802px;letter-spacing:-0.12px;}
#t15_4589{left:690px;bottom:802px;letter-spacing:-0.05px;}
#t16_4589{left:690px;bottom:785px;letter-spacing:-0.12px;}
#t17_4589{left:690px;bottom:768px;letter-spacing:-0.06px;word-spacing:-0.07px;}
#t18_4589{left:76px;bottom:744px;letter-spacing:-0.16px;}
#t19_4589{left:75px;bottom:727px;letter-spacing:-0.15px;}
#t1a_4589{left:190px;bottom:744px;letter-spacing:-0.14px;}
#t1b_4589{left:425px;bottom:744px;letter-spacing:-0.12px;}
#t1c_4589{left:690px;bottom:744px;letter-spacing:-0.04px;}
#t1d_4589{left:690px;bottom:727px;letter-spacing:-0.12px;}
#t1e_4589{left:690px;bottom:710px;letter-spacing:-0.06px;word-spacing:-0.07px;}
#t1f_4589{left:76px;bottom:686px;letter-spacing:-0.16px;}
#t1g_4589{left:75px;bottom:669px;letter-spacing:-0.15px;}
#t1h_4589{left:190px;bottom:686px;letter-spacing:-0.13px;}
#t1i_4589{left:425px;bottom:686px;letter-spacing:-0.11px;}
#t1j_4589{left:690px;bottom:686px;letter-spacing:-0.12px;}
#t1k_4589{left:690px;bottom:669px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t1l_4589{left:690px;bottom:652px;letter-spacing:-0.13px;}
#t1m_4589{left:690px;bottom:635px;letter-spacing:-0.11px;}
#t1n_4589{left:190px;bottom:611px;letter-spacing:-0.14px;}
#t1o_4589{left:425px;bottom:611px;letter-spacing:-0.11px;}
#t1p_4589{left:190px;bottom:587px;letter-spacing:-0.14px;}
#t1q_4589{left:425px;bottom:587px;letter-spacing:-0.14px;}
#t1r_4589{left:69px;bottom:559px;letter-spacing:-0.14px;}
#t1s_4589{left:68px;bottom:540px;letter-spacing:-0.12px;}
#t1t_4589{left:68px;bottom:520px;letter-spacing:-0.12px;}
#t1u_4589{left:83px;bottom:503px;letter-spacing:-0.12px;}
#t1v_4589{left:68px;bottom:484px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1w_4589{left:594px;bottom:484px;}
#t1x_4589{left:597px;bottom:484px;letter-spacing:-0.12px;}
#t1y_4589{left:83px;bottom:467px;letter-spacing:-0.11px;}
#t1z_4589{left:68px;bottom:447px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t20_4589{left:68px;bottom:427px;letter-spacing:-0.11px;}
#t21_4589{left:90px;bottom:406px;letter-spacing:-0.12px;}
#t22_4589{left:677px;bottom:406px;}
#t23_4589{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t24_4589{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t25_4589{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t26_4589{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t27_4589{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t28_4589{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t29_4589{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2a_4589{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t2b_4589{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t2c_4589{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4589{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4589{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4589{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4589{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4589{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_4589{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4589{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
.s8_4589{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_4589{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4589" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4589Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4589" style="-webkit-user-select: none;"><object width="935" height="1210" data="4589/4589.svg" type="image/svg+xml" id="pdf4589" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4589" class="t s1_4589">Vol. 4 </span><span id="t2_4589" class="t s1_4589">2-67 </span>
<span id="t3_4589" class="t s2_4589">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4589" class="t s3_4589">2.2 </span><span id="t5_4589" class="t s3_4589">MSRS IN THE INTEL® CORE™ </span><span id="t6_4589" class="t s3_4589">2 PROCESSOR FAMILY </span>
<span id="t7_4589" class="t s4_4589">Table 2-3 lists model-specific registers (MSRs) for the Intel Core 2 processor family and for Intel Xeon processors </span>
<span id="t8_4589" class="t s4_4589">based on Intel Core microarchitecture, architectural MSR addresses are also included in Table 2-3. These proces- </span>
<span id="t9_4589" class="t s4_4589">sors have a CPUID Signature DisplayFamily_DisplayModel value of 06_0FH, see Table 2-1. </span>
<span id="ta_4589" class="t s4_4589">MSRs listed in Table 2-2 and Table 2-3 are also supported by processors based on the Enhanced Intel Core microar- </span>
<span id="tb_4589" class="t s4_4589">chitecture. Processors based on the Enhanced Intel Core microarchitecture have a CPUID Signature DisplayFami- </span>
<span id="tc_4589" class="t s4_4589">ly_DisplayModel value of 06_17H. </span>
<span id="td_4589" class="t s5_4589">C000_ </span>
<span id="te_4589" class="t s5_4589">0083H </span>
<span id="tf_4589" class="t s5_4589">IA32_CSTAR </span><span id="tg_4589" class="t s5_4589">IA-32e Mode System Call Target Address </span>
<span id="th_4589" class="t s5_4589">(R/W) </span>
<span id="ti_4589" class="t s5_4589">Not used, as the SYSCALL instruction is not </span>
<span id="tj_4589" class="t s5_4589">recognized in compatibility mode. </span>
<span id="tk_4589" class="t s5_4589">If </span>
<span id="tl_4589" class="t s5_4589">CPUID.80000001:EDX.[29] </span>
<span id="tm_4589" class="t s5_4589">= 1 </span>
<span id="tn_4589" class="t s5_4589">C000_ </span>
<span id="to_4589" class="t s5_4589">0084H </span>
<span id="tp_4589" class="t s5_4589">IA32_FMASK </span><span id="tq_4589" class="t s5_4589">System Call Flag Mask (R/W) </span><span id="tr_4589" class="t s5_4589">If </span>
<span id="ts_4589" class="t s5_4589">CPUID.80000001:EDX.[29] </span>
<span id="tt_4589" class="t s5_4589">= 1 </span>
<span id="tu_4589" class="t s5_4589">C000_ </span>
<span id="tv_4589" class="t s5_4589">0100H </span>
<span id="tw_4589" class="t s5_4589">IA32_FS_BASE </span><span id="tx_4589" class="t s5_4589">Map of BASE Address of FS (R/W) </span><span id="ty_4589" class="t s5_4589">If </span>
<span id="tz_4589" class="t s5_4589">CPUID.80000001:EDX.[29] </span>
<span id="t10_4589" class="t s5_4589">= 1 </span>
<span id="t11_4589" class="t s5_4589">C000_ </span>
<span id="t12_4589" class="t s5_4589">0101H </span>
<span id="t13_4589" class="t s5_4589">IA32_GS_BASE </span><span id="t14_4589" class="t s5_4589">Map of BASE Address of GS (R/W) </span><span id="t15_4589" class="t s5_4589">If </span>
<span id="t16_4589" class="t s5_4589">CPUID.80000001:EDX.[29] </span>
<span id="t17_4589" class="t s5_4589">= 1 </span>
<span id="t18_4589" class="t s5_4589">C000_ </span>
<span id="t19_4589" class="t s5_4589">0102H </span>
<span id="t1a_4589" class="t s5_4589">IA32_KERNEL_GS_BASE </span><span id="t1b_4589" class="t s5_4589">Swap Target of BASE Address of GS (R/W) </span><span id="t1c_4589" class="t s5_4589">If </span>
<span id="t1d_4589" class="t s5_4589">CPUID.80000001:EDX.[29] </span>
<span id="t1e_4589" class="t s5_4589">= 1 </span>
<span id="t1f_4589" class="t s5_4589">C000_ </span>
<span id="t1g_4589" class="t s5_4589">0103H </span>
<span id="t1h_4589" class="t s5_4589">IA32_TSC_AUX </span><span id="t1i_4589" class="t s5_4589">Auxiliary TSC (R/W) </span><span id="t1j_4589" class="t s5_4589">If CPUID.80000001H: </span>
<span id="t1k_4589" class="t s5_4589">EDX[27] = 1 or </span>
<span id="t1l_4589" class="t s5_4589">CPUID.(EAX=7,ECX=0):ECX[ </span>
<span id="t1m_4589" class="t s5_4589">bit 22] = 1 </span>
<span id="t1n_4589" class="t s5_4589">31:0 </span><span id="t1o_4589" class="t s5_4589">AUX: Auxiliary signature of TSC. </span>
<span id="t1p_4589" class="t s5_4589">63:32 </span><span id="t1q_4589" class="t s5_4589">Reserved </span>
<span id="t1r_4589" class="t s6_4589">NOTES: </span>
<span id="t1s_4589" class="t s5_4589">1. Some older processors may have supported this MSR as model-specific and do not enumerate it with CPUID. </span>
<span id="t1t_4589" class="t s5_4589">2. In processors based on Intel NetBurst® microarchitecture, MSR addresses 180H-197H are supported, software must treat them as </span>
<span id="t1u_4589" class="t s5_4589">model-specific. Starting with Intel Core Duo processors, MSR addresses 180H-185H, 188H-197H are reserved. </span>
<span id="t1v_4589" class="t s5_4589">3. The *_ADDR MSRs may or may not be present; this depends on flag settings in IA32_MC</span><span id="t1w_4589" class="t s7_4589">i</span><span id="t1x_4589" class="t s5_4589">_STATUS. See Section 16.3.2.3 and Section </span>
<span id="t1y_4589" class="t s5_4589">16.3.2.4 for more information. </span>
<span id="t1z_4589" class="t s5_4589">4. MAXPHYADDR is reported by CPUID.80000008H:EAX[7:0]. </span>
<span id="t20_4589" class="t s5_4589">5. Further details on Key Locker and usage of this MSR can be found here: </span>
<span id="t21_4589" class="t s2_4589">https://software.intel.com/content/www/us/en/develop/download/intel-key-locker-specification.html </span><span id="t22_4589" class="t s5_4589">. </span>
<span id="t23_4589" class="t s8_4589">Table 2-2. </span><span id="t24_4589" class="t s8_4589">IA-32 Architectural MSRs (Contd.) </span>
<span id="t25_4589" class="t s9_4589">Register </span>
<span id="t26_4589" class="t s9_4589">Address </span>
<span id="t27_4589" class="t s9_4589">Architectural MSR Name / Bit Fields </span>
<span id="t28_4589" class="t s9_4589">(Former MSR Name) </span><span id="t29_4589" class="t s9_4589">MSR/Bit Description </span><span id="t2a_4589" class="t s9_4589">Comment </span>
<span id="t2b_4589" class="t s9_4589">Hex </span><span id="t2c_4589" class="t s9_4589">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
