-------------------------------------------------------------------------------
--
-- (c) Copyright 2010-2011 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
--
-------------------------------------------------------------------------------
-- Project    : Series-7 Integrated Block for PCI Express
-- File       : EP_MEM.vhd
-- Version    : 3.1
--
-- Description: Endpoint Memory: 8KB organized as 4 x (512 DW) BlockRAM banks.
--              Block RAM Port A: Read Port
--              Block RAM Port B: Write Port
--
--------------------------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;

library unisim;
use unisim.vcomponents.all;

entity EP_MEM is port (

  clk : in std_logic ;

  a_rd_a_i_0 : in std_logic_vector(8 downto 0);
  a_rd_d_o_0 : out std_logic_vector(31 downto 0);
  a_rd_en_i_0 : in std_logic ;

  b_wr_a_i_0 : in std_logic_vector(8 downto 0);
  b_wr_d_i_0 : in std_logic_vector(31 downto 0);
  b_wr_en_i_0 : in std_logic ;
  b_rd_d_o_0 : out std_logic_vector(31 downto 0);
  b_rd_en_i_0 : in std_logic ;

  a_rd_a_i_1 : in std_logic_vector(8 downto 0);
  a_rd_d_o_1 : out std_logic_vector(31 downto 0);
  a_rd_en_i_1 : in std_logic ;

  b_wr_a_i_1 : in std_logic_vector(8 downto 0);
  b_wr_d_i_1 : in std_logic_vector(31 downto 0);
  b_wr_en_i_1 : in std_logic ;
  b_rd_d_o_1 : out std_logic_vector(31 downto 0);
  b_rd_en_i_1 : in std_logic ;

  a_rd_a_i_2 : in std_logic_vector(8 downto 0);
  a_rd_d_o_2 : out std_logic_vector(31 downto 0);
  a_rd_en_i_2 : in std_logic ;

  b_wr_a_i_2 : in std_logic_vector(8 downto 0);
  b_wr_d_i_2 : in std_logic_vector(31 downto 0);
  b_wr_en_i_2 : in std_logic ;
  b_rd_d_o_2 : out std_logic_vector(31 downto 0);
  b_rd_en_i_2 : in std_logic ;

  a_rd_a_i_3 : in std_logic_vector(8 downto 0);
  a_rd_d_o_3 : out std_logic_vector(31 downto 0);
  a_rd_en_i_3 : in std_logic ;

  b_wr_a_i_3 : in std_logic_vector(8 downto 0);
  b_wr_d_i_3 : in std_logic_vector(31 downto 0);
  b_wr_en_i_3 : in std_logic ;
  b_rd_d_o_3 : out std_logic_vector(31 downto 0);
  b_rd_en_i_3 : in std_logic

);

end EP_MEM;

architecture rtl of EP_MEM is
   attribute DowngradeIPIdentifiedWarnings: string;
   attribute DowngradeIPIdentifiedWarnings of rtl : architecture is "yes";

signal  addrardaddr_0   : std_logic_vector(15 downto 0) := (others => '0');
signal  addrbwraddr_0   : std_logic_vector(15 downto 0) := (others => '0');
signal  wr_en_0         : std_logic_vector( 7 downto 0) := (others => '0');
signal  addrardaddr_1   : std_logic_vector(15 downto 0) := (others => '0');
signal  addrbwraddr_1   : std_logic_vector(15 downto 0) := (others => '0');
signal  wr_en_1         : std_logic_vector( 7 downto 0) := (others => '0');
signal  addrardaddr_2   : std_logic_vector(15 downto 0) := (others => '0');
signal  addrbwraddr_2   : std_logic_vector(15 downto 0) := (others => '0');
signal  wr_en_2         : std_logic_vector( 7 downto 0) := (others => '0');
signal  addrardaddr_3   : std_logic_vector(15 downto 0) := (others => '0');
signal  addrbwraddr_3   : std_logic_vector(15 downto 0) := (others => '0');
signal  wr_en_3         : std_logic_vector( 7 downto 0) := (others => '0');

begin

  addrardaddr_0 <= ('0' & a_rd_a_i_0 & "000000");
  addrbwraddr_0 <= ('0' & b_wr_a_i_0 & "000000");
  wr_en_0       <= ("0000" & b_wr_en_i_0 & b_wr_en_i_0 & b_wr_en_i_0 & b_wr_en_i_0);

  addrardaddr_1 <= ('0' & a_rd_a_i_1 & "000000");
  addrbwraddr_1 <= ('0' & b_wr_a_i_1 & "000000");
  wr_en_1       <= ("0000" & b_wr_en_i_1 & b_wr_en_i_1 & b_wr_en_i_1 & b_wr_en_i_1);

  addrardaddr_2 <= ('0' & a_rd_a_i_2 & "000000");
  addrbwraddr_2 <= ('0' & b_wr_a_i_2 & "000000");
  wr_en_2       <= ("0000" & b_wr_en_i_2 & b_wr_en_i_2 & b_wr_en_i_2 & b_wr_en_i_2);

  addrardaddr_3 <= ('0' & a_rd_a_i_3 & "000000");
  addrbwraddr_3 <= ('0' & b_wr_a_i_3 & "000000");
  wr_en_3       <= ("0000" & b_wr_en_i_3 & b_wr_en_i_3 & b_wr_en_i_3 & b_wr_en_i_3);
------------------------------------------------------------------
--
--  4 x 512 DWs Buffer Banks (512 x 32 bits + 512 x 4 bits)
--
------------------------------------------------------------------
ep_io_mem_inst : RAMB36E1
generic map (
  SIM_DEVICE                => "7SERIES",
  RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
  DOA_REG                   => 1,             -- Optional output registers on A port (0 or 1 
  DOB_REG                   => 1,             -- Optional output registers on B port (0 or 1 
  INIT_A                    => X"000000000",  -- Initial values on A output port
  INIT_B                    => X"000000000",  -- Initial values on B output port
  EN_ECC_READ               => FALSE,
  EN_ECC_WRITE              => FALSE,
  RAM_EXTENSION_A           => "NONE",        -- "UPPER", "LOWER" or "NONE" when cascaded
  RAM_EXTENSION_B           => "NONE",        -- "UPPER", "LOWER" or "NONE" when cascaded
  RAM_MODE                  => "TDP",
  READ_WIDTH_A              => 36,            -- Valid values are 1, 2, 4, 9, 18, or 36
  READ_WIDTH_B              => 36,            -- Valid values are 1, 2, 4, 9, 18, or 36
  RSTREG_PRIORITY_A         => "REGCE",
  RSTREG_PRIORITY_B         => "REGCE",
  SIM_COLLISION_CHECK       => "ALL",         -- Collision check enable "ALL", "WARNING_ONLY",
                                              --   "GENERATE_X_ONLY" or "NONE
  SRVAL_A                   => X"000000000",  -- Set/Reset value for A port output
  SRVAL_B                   => X"000000000",  -- Set/Reset value for B port output
  WRITE_MODE_A              => "WRITE_FIRST", -- "WRITE_FIRST", "READ_FIRST", or "NO_CHANGE
  WRITE_MODE_B              => "WRITE_FIRST", -- "WRITE_FIRST", "READ_FIRST", or "NO_CHANGE
  WRITE_WIDTH_A             => 36,            -- Valid values are 1, 2, 4, 9, 18, or 36
  WRITE_WIDTH_B             => 36,            -- Valid values are 1, 2, 4, 9, 18, or 36

  --The following INIT_xx declarations specify the initial contents of the RAM
  INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",

  -- The next set of INITP_xx are for the parity bits
  INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000") 
 
port map (

      DOADO              => a_rd_d_o_0,      -- 32-bit A port data output
      DOBDO              => b_rd_d_o_0,      -- 32-bit B port data output
      DOPADOP            =>  open,           -- 4-bit A port parity data output
      DOPBDOP            =>  open,           -- 4-bit B port parity data output
      ADDRARDADDR        => addrardaddr_0,   -- 16-bit A port address input
      ADDRBWRADDR        => addrbwraddr_0,   -- 16-bit B port address input
      CLKARDCLK          => clk,           -- 1-bit A port clock input
      CLKBWRCLK          => clk,           -- 1-bit B port clock input
      DIADI              => X"00000000",     -- 32-bit A port data input
      DIBDI              => b_wr_d_i_0,      -- 32-bit B port data input
      DIPADIP            => X"0",            -- 4-bit A port parity data input
      DIPBDIP            => X"0",            -- 4-bit B port parity data input
      ENARDEN            => a_rd_en_i_0,     -- 1-bit A port enable input
      ENBWREN            => b_rd_en_i_0,     -- 1-bit B port enable input
      REGCEAREGCE        => '1',             -- 1-bit A port register enable input
      REGCEB             => '1',             -- 1-bit B port register enable input
      WEA                => X"0",            -- 4-bit A port write enable input
      WEBWE              => wr_en_0,
      DBITERR            =>  open,
      INJECTDBITERR      => '0',
      INJECTSBITERR      => '0',
      RSTRAMARSTRAM      => '0',
      RSTRAMB            => '0',
      RSTREGARSTREG      => '0',
      RSTREGB            => '0',
      SBITERR            => open,
      ECCPARITY          => open,
      RDADDRECC          => open,
      CASCADEINA         => '1',
      CASCADEINB         => '1',
      CASCADEOUTA        => open,
      CASCADEOUTB        => open)
  ;

------------------------------------------------------------------
ep_mem32_inst : RAMB36E1
generic map (
  SIM_DEVICE                => "7SERIES",
  RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
  DOA_REG                   => 1,             -- Optional output registers on A port (0 or 1 
  DOB_REG                   => 1,             -- Optional output registers on B port (0 or 1 
  INIT_A                    => X"000000000",  -- Initial values on A output port
  INIT_B                    => X"000000000",  -- Initial values on B output port
  EN_ECC_READ               => FALSE,
  EN_ECC_WRITE              => FALSE,
  RAM_EXTENSION_A           => "NONE",        -- "UPPER", "LOWER" or "NONE" when cascaded
  RAM_EXTENSION_B           => "NONE",        -- "UPPER", "LOWER" or "NONE" when cascaded
  RAM_MODE                  => "TDP",
  READ_WIDTH_A              => 36,            -- Valid values are 1, 2, 4, 9, 18, or 36
  READ_WIDTH_B              => 36,            -- Valid values are 1, 2, 4, 9, 18, or 36
  RSTREG_PRIORITY_A         => "REGCE",
  RSTREG_PRIORITY_B         => "REGCE",
  SIM_COLLISION_CHECK       => "ALL",         -- Collision check enable "ALL", "WARNING_ONLY",
                                              --   "GENERATE_X_ONLY" or "NONE
  SRVAL_A                   => X"000000000",  -- Set/Reset value for A port output
  SRVAL_B                   => X"000000000",  -- Set/Reset value for B port output
  WRITE_MODE_A              => "WRITE_FIRST", -- "WRITE_FIRST", "READ_FIRST", or "NO_CHANGE
  WRITE_MODE_B              => "WRITE_FIRST", -- "WRITE_FIRST", "READ_FIRST", or "NO_CHANGE
  WRITE_WIDTH_A             => 36,            -- Valid values are 1, 2, 4, 9, 18, or 36
  WRITE_WIDTH_B             => 36,            -- Valid values are 1, 2, 4, 9, 18, or 36

  --The following INIT_xx declarations specify the initial contents of the RAM
  INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",

  -- The next set of INITP_xx are for the parity bits
  INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000") 
 
port map (

      DOADO              => a_rd_d_o_1,      -- 32-bit A port data output
      DOBDO              => b_rd_d_o_1,      -- 32-bit B port data output
      DOPADOP            =>  open,           -- 4-bit A port parity data output
      DOPBDOP            =>  open,           -- 4-bit B port parity data output
      ADDRARDADDR        => addrardaddr_1,   -- 16-bit A port address input
      ADDRBWRADDR        => addrbwraddr_1,   -- 16-bit B port address input
      CLKARDCLK          => clk,           -- 1-bit A port clock input
      CLKBWRCLK          => clk,           -- 1-bit B port clock input
      DIADI              => X"00000000",     -- 32-bit A port data input
      DIBDI              => b_wr_d_i_1,      -- 32-bit B port data input
      DIPADIP            => X"0",            -- 4-bit A port parity data input
      DIPBDIP            => X"0",            -- 4-bit B port parity data input
      ENARDEN            => a_rd_en_i_1,     -- 1-bit A port enable input
      ENBWREN            => b_rd_en_i_1,     -- 1-bit B port enable input
      REGCEAREGCE        => '1',             -- 1-bit A port register enable input
      REGCEB             => '1',             -- 1-bit B port register enable input
      WEA                => X"0",            -- 4-bit A port write enable input
      WEBWE              => wr_en_1,
      DBITERR            =>  open,
      INJECTDBITERR      => '0',
      INJECTSBITERR      => '0',
      RSTRAMARSTRAM      => '0',
      RSTRAMB            => '0',
      RSTREGARSTREG      => '0',
      RSTREGB            => '0',
      SBITERR            => open,
      ECCPARITY          => open,
      RDADDRECC          => open,
      CASCADEINA         => '1',
      CASCADEINB         => '1',
      CASCADEOUTA        => open,
      CASCADEOUTB        => open)
  ;


------------------------------------------------------------------
ep_mem64_inst : RAMB36E1
generic map (
  SIM_DEVICE                => "7SERIES",
  RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
  DOA_REG                   => 1,             -- Optional output registers on A port (0 or 1 
  DOB_REG                   => 1,             -- Optional output registers on B port (0 or 1 
  INIT_A                    => X"000000000",  -- Initial values on A output port
  INIT_B                    => X"000000000",  -- Initial values on B output port
  EN_ECC_READ               => FALSE,
  EN_ECC_WRITE              => FALSE,
  RAM_EXTENSION_A           => "NONE",        -- "UPPER", "LOWER" or "NONE" when cascaded
  RAM_EXTENSION_B           => "NONE",        -- "UPPER", "LOWER" or "NONE" when cascaded
  RAM_MODE                  => "TDP",
  READ_WIDTH_A              => 36,            -- Valid values are 1, 2, 4, 9, 18, or 36
  READ_WIDTH_B              => 36,            -- Valid values are 1, 2, 4, 9, 18, or 36
  RSTREG_PRIORITY_A         => "REGCE",
  RSTREG_PRIORITY_B         => "REGCE",
  SIM_COLLISION_CHECK       => "ALL",         -- Collision check enable "ALL", "WARNING_ONLY",
                                              --   "GENERATE_X_ONLY" or "NONE
  SRVAL_A                   => X"000000000",  -- Set/Reset value for A port output
  SRVAL_B                   => X"000000000",  -- Set/Reset value for B port output
  WRITE_MODE_A              => "WRITE_FIRST", -- "WRITE_FIRST", "READ_FIRST", or "NO_CHANGE
  WRITE_MODE_B              => "WRITE_FIRST", -- "WRITE_FIRST", "READ_FIRST", or "NO_CHANGE
  WRITE_WIDTH_A             => 36,            -- Valid values are 1, 2, 4, 9, 18, or 36
  WRITE_WIDTH_B             => 36,            -- Valid values are 1, 2, 4, 9, 18, or 36

  --The following INIT_xx declarations specify the initial contents of the RAM
  INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",

  -- The next set of INITP_xx are for the parity bits
  INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000") 
 
port map (

      DOADO              => a_rd_d_o_2,      -- 32-bit A port data output
      DOBDO              => b_rd_d_o_2,      -- 32-bit B port data output
      DOPADOP            =>  open,           -- 4-bit A port parity data output
      DOPBDOP            =>  open,           -- 4-bit B port parity data output
      ADDRARDADDR        => addrardaddr_2,   -- 16-bit A port address input
      ADDRBWRADDR        => addrbwraddr_2,   -- 16-bit B port address input
      CLKARDCLK          => clk,           -- 1-bit A port clock input
      CLKBWRCLK          => clk,           -- 1-bit B port clock input
      DIADI              => X"00000000",     -- 32-bit A port data input
      DIBDI              => b_wr_d_i_2,      -- 32-bit B port data input
      DIPADIP            => X"0",            -- 4-bit A port parity data input
      DIPBDIP            => X"0",            -- 4-bit B port parity data input
      ENARDEN            => a_rd_en_i_2,     -- 1-bit A port enable input
      ENBWREN            => b_rd_en_i_2,     -- 1-bit B port enable input
      REGCEAREGCE        => '1',             -- 1-bit A port register enable input
      REGCEB             => '1',             -- 1-bit B port register enable input
      WEA                => X"0",            -- 4-bit A port write enable input
      WEBWE              => wr_en_2,
      DBITERR            =>  open,
      INJECTDBITERR      => '0',
      INJECTSBITERR      => '0',
      RSTRAMARSTRAM      => '0',
      RSTRAMB            => '0',
      RSTREGARSTREG      => '0',
      RSTREGB            => '0',
      SBITERR            => open,
      ECCPARITY          => open,
      RDADDRECC          => open,
      CASCADEINA         => '1',
      CASCADEINB         => '1',
      CASCADEOUTA        => open,
      CASCADEOUTB        => open)
  ;

------------------------------------------------------------------
ep_mem_erom_inst : RAMB36E1
generic map (
  SIM_DEVICE                => "7SERIES",
  RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
  DOA_REG                   => 1,             -- Optional output registers on A port (0 or 1 
  DOB_REG                   => 1,             -- Optional output registers on B port (0 or 1 
  INIT_A                    => X"000000000",  -- Initial values on A output port
  INIT_B                    => X"000000000",  -- Initial values on B output port
  EN_ECC_READ               => FALSE,
  EN_ECC_WRITE              => FALSE,
  RAM_EXTENSION_A           => "NONE",        -- "UPPER", "LOWER" or "NONE" when cascaded
  RAM_EXTENSION_B           => "NONE",        -- "UPPER", "LOWER" or "NONE" when cascaded
  RAM_MODE                  => "TDP",
  READ_WIDTH_A              => 36,            -- Valid values are 1, 2, 4, 9, 18, or 36
  READ_WIDTH_B              => 36,            -- Valid values are 1, 2, 4, 9, 18, or 36
  RSTREG_PRIORITY_A         => "REGCE",
  RSTREG_PRIORITY_B         => "REGCE",
  SIM_COLLISION_CHECK       => "ALL",         -- Collision check enable "ALL", "WARNING_ONLY",
                                              --   "GENERATE_X_ONLY" or "NONE
  SRVAL_A                   => X"000000000",  -- Set/Reset value for A port output
  SRVAL_B                   => X"000000000",  -- Set/Reset value for B port output
  WRITE_MODE_A              => "WRITE_FIRST", -- "WRITE_FIRST", "READ_FIRST", or "NO_CHANGE
  WRITE_MODE_B              => "WRITE_FIRST", -- "WRITE_FIRST", "READ_FIRST", or "NO_CHANGE
  WRITE_WIDTH_A             => 36,            -- Valid values are 1, 2, 4, 9, 18, or 36
  WRITE_WIDTH_B             => 36,            -- Valid values are 1, 2, 4, 9, 18, or 36

  --The following INIT_xx declarations specify the initial contents of the RAM
  INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",

  -- The next set of INITP_xx are for the parity bits
  INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
  INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000") 
 
port map (

      DOADO              => a_rd_d_o_3,      -- 32-bit A port data output
      DOBDO              => b_rd_d_o_3,      -- 32-bit B port data output
      DOPADOP            =>  open,           -- 4-bit A port parity data output
      DOPBDOP            =>  open,           -- 4-bit B port parity data output
      ADDRARDADDR        => addrardaddr_3,   -- 16-bit A port address input
      ADDRBWRADDR        => addrbwraddr_3,   -- 16-bit B port address input
      CLKARDCLK          => clk,           -- 1-bit A port clock input
      CLKBWRCLK          => clk,           -- 1-bit B port clock input
      DIADI              => X"00000000",     -- 32-bit A port data input
      DIBDI              => b_wr_d_i_3,      -- 32-bit B port data input
      DIPADIP            => X"0",            -- 4-bit A port parity data input
      DIPBDIP            => X"0",            -- 4-bit B port parity data input
      ENARDEN            => a_rd_en_i_3,     -- 1-bit A port enable input
      ENBWREN            => b_rd_en_i_3,     -- 1-bit B port enable input
      REGCEAREGCE        => '1',             -- 1-bit A port register enable input
      REGCEB             => '1',             -- 1-bit B port register enable input
      WEA                => X"0",            -- 4-bit A port write enable input
      WEBWE              => wr_en_3,
      DBITERR            =>  open,
      INJECTDBITERR      => '0',
      INJECTSBITERR      => '0',
      RSTRAMARSTRAM      => '0',
      RSTRAMB            => '0',
      RSTREGARSTREG      => '0',
      RSTREGB            => '0',
      SBITERR            => open,
      ECCPARITY          => open,
      RDADDRECC          => open,
      CASCADEINA         => '1',
      CASCADEINB         => '1',
      CASCADEOUTA        => open,
      CASCADEOUTB        => open)
  ;

end; -- EP_MEM

