read -sv run_verilog_mid/adder_32b_9_94_9daee562e711f194fc7e6331724a0924.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_94_9daee562e711f194fc7e6331724a0924_yosys.v
