0.4
2016.2
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ip/div_32/sim/div_32.vhd,1471794398,vhdl,,,,,,,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ip/fifo_fpga_to_host_16x1024/sim/fifo_fpga_to_host_16x1024.v,1526198856,verilog,,,,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ip/fifo_host_to_fpga_16x1024/sim/fifo_host_to_fpga_16x1024.v,1526198832,verilog,,,,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ip/fifo_host_to_fpga_8x512/sim/fifo_host_to_fpga_8x512.v,1503298318,verilog,,,,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/imports/new/global_controller.v,1560922570,verilog,,,/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/common.h,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/attention_memory.v,1560922560,verilog,,,/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/common.h,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/common.h,1560922560,verilog,,,,,,,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/counter.v,1560922560,verilog,,,/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/common.h,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/cross_entropy.v,1560922560,verilog,,,/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/common.h,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/decoder.v,1560922560,verilog,,,/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/common.h,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/emb_bwd_grad.v,1560922560,verilog,,,/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/common.h,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/exp_fixed.v,1560922560,verilog,,,/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/common.h,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/fifo_io_controller.v,1560922560,verilog,,,/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/common.h,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/fixed_adder.v,1560922560,verilog,,,/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/common.h,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/fixed_mult.v,1560922560,verilog,,,/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/common.h,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/fully_connected.v,1560922560,verilog,,,/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/common.h,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/fully_connected_w_soft_max.v,1560922560,verilog,,,/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/common.h,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/io_top.v,1560922560,verilog,,,/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/common.h,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network.v,1560922560,verilog,,,/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/common.h,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_bwd_path_controller.v,1560922560,verilog,,,/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/common.h,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_controller.v,1560922560,verilog,,,/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/common.h,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_emb.v,1560922560,verilog,,,/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/common.h,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_fwd_path_controller.v,1560922560,verilog,,,/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/common.h,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_top.v,1560922560,verilog,,,/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/common.h,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/mult_accumulator_fixed.v,1560922560,verilog,,,/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/common.h,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/ram_sync.v,1560922560,verilog,,,/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/common.h,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/w_init.v,1560922560,verilog,,,/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/common.h,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/w_init_controller.v,1560922560,verilog,,,/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/common.h,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/weighted_sum_memory.v,1560922560,verilog,,,/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/common.h,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v,1560922570,verilog,,,/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/common.h,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,1465086321,verilog,,,,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv,1465086321,verilog,,,,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv,1465086322,verilog,,,,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv,1465086322,verilog,,,,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv,1465086322,verilog,,,,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv,1465086322,verilog,,,,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv,1465086322,verilog,,,,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv,1465086322,verilog,,,,,,../../../MemN2N.ip_user_files/ip/ila/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x16x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ila_v6_1_1/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/ltlib_v1_0_0/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbm_v1_1_3/hdl/verilog;../../../MemN2N.ip_user_files/ip/ila_1x4x2048/xsdbs_v1_0_2/hdl/verilog;../../../MemN2N.ip_user_files/ipstatic/clk_wiz_v5_3_1;../../../MemN2N.srcs/sources_1/new,,,,,
