// Seed: 424750796
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  output id_6;
  inout id_5;
  inout id_4;
  input id_3;
  output id_2;
  input id_1;
  initial begin
    #1;
    id_7 <= 1 >= 1;
    SystemTFIdentifier((1 ? 1 : 1), 1'h0 - 1);
    id_2 <= 1;
  end
endmodule
