library ieee;
use ieee.std_logic_1164.all;

entity DUT is
   port(input_vector: in std_logic_vector(64 downto 0);
        output_vector: out std_logic_vector(32 downto 0));
end entity;

architecture DutWrap of DUT is

  component adder is
        port (
            a,b: in std_logic_vector(31 downto 0);
         c : in std_logic;
       sum : out std_logic_vector(31 downto 0);
			 cout : out std_logic );
      end component adder;
    
begin

   add_instance: adder port map (a => input_vector(64 downto 33),
        b => input_vector(32 downto 1),
        c => input_vector(0),
        sum => output_vector(31 downto 0),
        cout => output_vector(32));
end DutWrap;
