INFO: [VRFC 10-163] Analyzing VHDL file "/home/saptarshi/Documents/AEP/project_fulladder/project_fulladder.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saptarshi/Documents/AEP/project_fulladder/project_fulladder.srcs/sim_1/new/FullAddrer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_Adder_tb
