Source Block: hdl/library/util_adc_pack/util_adc_pack.v@122:132@HdlIdDef
  output          dsync;

  wire            chan_valid;
  wire [3:0]      enable_cnt;
  wire [2:0]      enable_cnt_0;
  wire [2:0]      enable_cnt_1;

  reg  [127:0]    packed_data = 0;
  reg  [63:0]     temp_data_0 = 0;
  reg  [63:0]     temp_data_1 = 0;
  reg  [7:0]      path_enabled = 0;

Diff Content:
- 127   wire [2:0]      enable_cnt_1;
+ 127   reg  [3:0]      enable_cnt;
+ 127   reg  [2:0]      enable_cnt_0;
+ 127   reg  [2:0]      enable_cnt_1;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_adc_pack/util_adc_pack.v@125:135
  wire [3:0]      enable_cnt;
  wire [2:0]      enable_cnt_0;
  wire [2:0]      enable_cnt_1;

  reg  [127:0]    packed_data = 0;
  reg  [63:0]     temp_data_0 = 0;
  reg  [63:0]     temp_data_1 = 0;
  reg  [7:0]      path_enabled = 0;
  reg  [7:0]      path_enabled_d1 = 0;
  reg  [6:0]      counter_0 = 0;
  reg  [7:0]      en1 = 0;

Clone Blocks 2:
hdl/library/util_adc_pack/util_adc_pack.v@120:130
  output  [127:0] ddata;
  output          dvalid;
  output          dsync;

  wire            chan_valid;
  wire [3:0]      enable_cnt;
  wire [2:0]      enable_cnt_0;
  wire [2:0]      enable_cnt_1;

  reg  [127:0]    packed_data = 0;
  reg  [63:0]     temp_data_0 = 0;

Clone Blocks 3:
hdl/library/util_adc_pack/util_adc_pack.v@126:136
  wire [2:0]      enable_cnt_0;
  wire [2:0]      enable_cnt_1;

  reg  [127:0]    packed_data = 0;
  reg  [63:0]     temp_data_0 = 0;
  reg  [63:0]     temp_data_1 = 0;
  reg  [7:0]      path_enabled = 0;
  reg  [7:0]      path_enabled_d1 = 0;
  reg  [6:0]      counter_0 = 0;
  reg  [7:0]      en1 = 0;
  reg  [7:0]      en2 = 0;

Clone Blocks 4:
hdl/library/util_adc_pack/util_adc_pack.v@124:134
  wire            chan_valid;
  wire [3:0]      enable_cnt;
  wire [2:0]      enable_cnt_0;
  wire [2:0]      enable_cnt_1;

  reg  [127:0]    packed_data = 0;
  reg  [63:0]     temp_data_0 = 0;
  reg  [63:0]     temp_data_1 = 0;
  reg  [7:0]      path_enabled = 0;
  reg  [7:0]      path_enabled_d1 = 0;
  reg  [6:0]      counter_0 = 0;

Clone Blocks 5:
hdl/library/util_adc_pack/util_adc_pack.v@121:131
  output          dvalid;
  output          dsync;

  wire            chan_valid;
  wire [3:0]      enable_cnt;
  wire [2:0]      enable_cnt_0;
  wire [2:0]      enable_cnt_1;

  reg  [127:0]    packed_data = 0;
  reg  [63:0]     temp_data_0 = 0;
  reg  [63:0]     temp_data_1 = 0;

