// Seed: 1253438162
module module_0 (
    input tri id_0,
    output wor id_1,
    input tri id_2,
    output supply0 id_3,
    output uwire id_4
);
  wand id_6 = id_0;
  always @(posedge 1'b0 or posedge id_2)
    if ("") begin
      release id_1;
    end
  logic [7:0] id_7, id_8;
  wire id_9;
  assign id_8[1+:'b0] = id_7;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input supply0 id_2
    , id_6,
    input tri0 id_3
    , id_7,
    output supply0 id_4
);
  wire id_8;
  module_0(
      id_2, id_4, id_3, id_4, id_4
  );
endmodule
