

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Wed Jun 14 08:04:42 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cordic_optimized_prj
* Solution:       pipelined
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.745 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34| 0.340 us | 0.340 us |   34|   34|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- for_loop  |       32|       32|         2|          1|          1|    32|    yes   |
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     232|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|      10|      10|    -|
|Multiplexer      |        -|      -|       -|      81|    -|
|Register         |        -|      -|      54|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      64|     323|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |cordic_phase_V_U  |cordic_cordic_phabkb  |        0|  10|  10|    0|    64|   10|     1|          640|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        0|  10|  10|    0|    64|   10|     1|          640|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln703_fu_212_p2        |     +    |      0|  0|  19|          12|          12|
    |current_cos_V_1_fu_200_p2  |     +    |      0|  0|  19|          12|          12|
    |current_sin_V_fu_184_p2    |     +    |      0|  0|  19|          12|          12|
    |j_fu_143_p2                |     +    |      0|  0|  15|           6|           1|
    |current_cos_V_fu_178_p2    |     -    |      0|  0|  19|          12|          12|
    |current_sin_V_1_fu_206_p2  |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_fu_194_p2        |     -    |      0|  0|  19|          12|          12|
    |r_V_1_fu_164_p2            |   ashr   |      0|  0|  26|          12|          12|
    |r_V_fu_158_p2              |   ashr   |      0|  0|  26|          12|          12|
    |icmp_ln17_fu_137_p2        |   icmp   |      0|  0|  11|           6|           7|
    |current_cos_V_2_fu_226_p3  |  select  |      0|  0|  12|           1|          12|
    |current_sin_V_2_fu_218_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_fu_234_p3    |  select  |      0|  0|  12|           1|          12|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 232|         114|         143|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_ush_phi_fu_129_p4  |   9|          2|    6|         12|
    |p_Val2_2_reg_99               |   9|          2|   12|         24|
    |p_Val2_4_reg_89               |   9|          2|   12|         24|
    |p_Val2_s_reg_112              |   9|          2|   12|         24|
    |ush_reg_125                   |   9|          2|    6|         12|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  81|         17|   50|        103|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln17_reg_247        |   1|   0|    1|          0|
    |j_reg_251                |   6|   0|    6|          0|
    |p_Val2_2_reg_99          |  12|   0|   12|          0|
    |p_Val2_4_reg_89          |  12|   0|   12|          0|
    |p_Val2_s_reg_112         |  12|   0|   12|          0|
    |ush_reg_125              |   6|   0|    6|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  54|   0|   54|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_done     | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    cordic    | return value |
|theta_V     |  in |   12|   ap_none  |    theta_V   |    scalar    |
|s_V         | out |   12|   ap_vld   |      s_V     |    pointer   |
|s_V_ap_vld  | out |    1|   ap_vld   |      s_V     |    pointer   |
|c_V         | out |   12|   ap_vld   |      c_V     |    pointer   |
|c_V_ap_vld  | out |    1|   ap_vld   |      c_V     |    pointer   |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12 %theta_V), !map !80"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %s_V), !map !86"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %c_V), !map !90"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @cordic_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%theta_V_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %theta_V)" [cordic_fixed.cpp:8]   --->   Operation 9 'read' 'theta_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.75ns)   --->   "br label %0" [cordic_fixed.cpp:17]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_4 = phi i12 [ %theta_V_read, %ap_fixed_base.exit ], [ %select_ln1496, %for_loop ]" [cordic_fixed.cpp:8]   --->   Operation 11 'phi' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i12 [ 0, %ap_fixed_base.exit ], [ %current_sin_V_2, %for_loop ]"   --->   Operation 12 'phi' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i12 [ 621, %ap_fixed_base.exit ], [ %current_cos_V_2, %for_loop ]"   --->   Operation 13 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%ush = phi i6 [ 0, %ap_fixed_base.exit ], [ %j, %for_loop ]"   --->   Operation 14 'phi' 'ush' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.87ns)   --->   "%icmp_ln17 = icmp eq i6 %ush, -32" [cordic_fixed.cpp:17]   --->   Operation 15 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.88ns)   --->   "%j = add i6 %ush, 1" [cordic_fixed.cpp:17]   --->   Operation 17 'add' 'j' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %1, label %for_loop" [cordic_fixed.cpp:17]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i6 %ush to i64" [cordic_fixed.cpp:30]   --->   Operation 19 'zext' 'zext_ln30' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%cordic_phase_V_addr = getelementptr [64 x i10]* @cordic_phase_V, i64 0, i64 %zext_ln30" [cordic_fixed.cpp:30]   --->   Operation 20 'getelementptr' 'cordic_phase_V_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (1.35ns)   --->   "%p_Val2_5 = load i10* %cordic_phase_V_addr, align 2" [cordic_fixed.cpp:30]   --->   Operation 21 'load' 'p_Val2_5' <Predicate = (!icmp_ln17)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 2.74>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i6 %ush to i12" [cordic_fixed.cpp:17]   --->   Operation 22 'zext' 'zext_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [cordic_fixed.cpp:17]   --->   Operation 23 'specloopname' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str)" [cordic_fixed.cpp:17]   --->   Operation 24 'specregionbegin' 'tmp' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [cordic_fixed.cpp:18]   --->   Operation 25 'specpipeline' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.14ns)   --->   "%r_V = ashr i12 %p_Val2_s, %zext_ln17" [cordic_fixed.cpp:20]   --->   Operation 26 'ashr' 'r_V' <Predicate = (!icmp_ln17)> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.14ns)   --->   "%r_V_1 = ashr i12 %p_Val2_2, %zext_ln17" [cordic_fixed.cpp:21]   --->   Operation 27 'ashr' 'r_V_1' <Predicate = (!icmp_ln17)> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_4, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 28 'bitselect' 'tmp_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.96ns)   --->   "%current_cos_V = sub i12 %p_Val2_s, %r_V_1" [cordic_fixed.cpp:26]   --->   Operation 29 'sub' 'current_cos_V' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.96ns)   --->   "%current_sin_V = add i12 %r_V, %p_Val2_2" [cordic_fixed.cpp:27]   --->   Operation 30 'add' 'current_sin_V' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/2] (1.35ns)   --->   "%p_Val2_5 = load i10* %cordic_phase_V_addr, align 2" [cordic_fixed.cpp:30]   --->   Operation 31 'load' 'p_Val2_5' <Predicate = (!icmp_ln17)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i10 %p_Val2_5 to i12" [cordic_fixed.cpp:30]   --->   Operation 32 'zext' 'zext_ln1265' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.96ns)   --->   "%sub_ln703 = sub i12 %p_Val2_4, %zext_ln1265" [cordic_fixed.cpp:30]   --->   Operation 33 'sub' 'sub_ln703' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.96ns)   --->   "%current_cos_V_1 = add i12 %r_V_1, %p_Val2_s" [cordic_fixed.cpp:33]   --->   Operation 34 'add' 'current_cos_V_1' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.96ns)   --->   "%current_sin_V_1 = sub i12 %p_Val2_2, %r_V" [cordic_fixed.cpp:34]   --->   Operation 35 'sub' 'current_sin_V_1' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.96ns)   --->   "%add_ln703 = add i12 %zext_ln1265, %p_Val2_4" [cordic_fixed.cpp:37]   --->   Operation 36 'add' 'add_ln703' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.43ns)   --->   "%current_sin_V_2 = select i1 %tmp_1, i12 %current_sin_V_1, i12 %current_sin_V" [cordic_fixed.cpp:24]   --->   Operation 37 'select' 'current_sin_V_2' <Predicate = (!icmp_ln17)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.43ns)   --->   "%current_cos_V_2 = select i1 %tmp_1, i12 %current_cos_V_1, i12 %current_cos_V" [cordic_fixed.cpp:24]   --->   Operation 38 'select' 'current_cos_V_2' <Predicate = (!icmp_ln17)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.43ns)   --->   "%select_ln1496 = select i1 %tmp_1, i12 %add_ln703, i12 %sub_ln703" [cordic_fixed.cpp:24]   --->   Operation 39 'select' 'select_ln1496' <Predicate = (!icmp_ln17)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp)" [cordic_fixed.cpp:39]   --->   Operation 40 'specregionend' 'empty_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %0" [cordic_fixed.cpp:17]   --->   Operation 41 'br' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i12P(i12* %s_V, i12 %p_Val2_2)" [cordic_fixed.cpp:42]   --->   Operation 42 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i12P(i12* %c_V, i12 %p_Val2_s)" [cordic_fixed.cpp:42]   --->   Operation 43 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "ret void" [cordic_fixed.cpp:43]   --->   Operation 44 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ theta_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ cordic_phase_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 00000]
specbitsmap_ln0     (specbitsmap      ) [ 00000]
specbitsmap_ln0     (specbitsmap      ) [ 00000]
spectopmodule_ln0   (spectopmodule    ) [ 00000]
theta_V_read        (read             ) [ 01110]
br_ln17             (br               ) [ 01110]
p_Val2_4            (phi              ) [ 00110]
p_Val2_2            (phi              ) [ 00111]
p_Val2_s            (phi              ) [ 00111]
ush                 (phi              ) [ 00110]
icmp_ln17           (icmp             ) [ 00110]
empty               (speclooptripcount) [ 00000]
j                   (add              ) [ 01110]
br_ln17             (br               ) [ 00000]
zext_ln30           (zext             ) [ 00000]
cordic_phase_V_addr (getelementptr    ) [ 00110]
zext_ln17           (zext             ) [ 00000]
specloopname_ln17   (specloopname     ) [ 00000]
tmp                 (specregionbegin  ) [ 00000]
specpipeline_ln18   (specpipeline     ) [ 00000]
r_V                 (ashr             ) [ 00000]
r_V_1               (ashr             ) [ 00000]
tmp_1               (bitselect        ) [ 00000]
current_cos_V       (sub              ) [ 00000]
current_sin_V       (add              ) [ 00000]
p_Val2_5            (load             ) [ 00000]
zext_ln1265         (zext             ) [ 00000]
sub_ln703           (sub              ) [ 00000]
current_cos_V_1     (add              ) [ 00000]
current_sin_V_1     (sub              ) [ 00000]
add_ln703           (add              ) [ 00000]
current_sin_V_2     (select           ) [ 01110]
current_cos_V_2     (select           ) [ 01110]
select_ln1496       (select           ) [ 01110]
empty_2             (specregionend    ) [ 00000]
br_ln17             (br               ) [ 01110]
write_ln42          (write            ) [ 00000]
write_ln42          (write            ) [ 00000]
ret_ln43            (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="theta_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cordic_phase_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_phase_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i12P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="theta_V_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="12" slack="0"/>
<pin id="58" dir="0" index="1" bw="12" slack="0"/>
<pin id="59" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="theta_V_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln42_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="12" slack="0"/>
<pin id="65" dir="0" index="2" bw="12" slack="1"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln42/4 "/>
</bind>
</comp>

<comp id="69" class="1004" name="write_ln42_write_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="0" slack="0"/>
<pin id="71" dir="0" index="1" bw="12" slack="0"/>
<pin id="72" dir="0" index="2" bw="12" slack="1"/>
<pin id="73" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln42/4 "/>
</bind>
</comp>

<comp id="76" class="1004" name="cordic_phase_V_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="10" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="6" slack="0"/>
<pin id="80" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cordic_phase_V_addr/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="6" slack="0"/>
<pin id="85" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_5/2 "/>
</bind>
</comp>

<comp id="89" class="1005" name="p_Val2_4_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="12" slack="1"/>
<pin id="91" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_Val2_4_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="12" slack="1"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_4/2 "/>
</bind>
</comp>

<comp id="99" class="1005" name="p_Val2_2_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="12" slack="1"/>
<pin id="101" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_Val2_2_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="12" slack="1"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_2/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="p_Val2_s_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="12" slack="1"/>
<pin id="114" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="p_Val2_s_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="11" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="12" slack="1"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="125" class="1005" name="ush_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="1"/>
<pin id="127" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ush (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="ush_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="6" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ush/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="icmp_ln17_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="0"/>
<pin id="139" dir="0" index="1" bw="6" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="j_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="zext_ln30_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="6" slack="0"/>
<pin id="151" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln17_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="1"/>
<pin id="156" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="r_V_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="12" slack="1"/>
<pin id="160" dir="0" index="1" bw="6" slack="0"/>
<pin id="161" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="r_V_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="12" slack="1"/>
<pin id="166" dir="0" index="1" bw="6" slack="0"/>
<pin id="167" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_1/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="12" slack="1"/>
<pin id="173" dir="0" index="2" bw="5" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="current_cos_V_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="12" slack="1"/>
<pin id="180" dir="0" index="1" bw="12" slack="0"/>
<pin id="181" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="current_cos_V/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="current_sin_V_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="12" slack="0"/>
<pin id="186" dir="0" index="1" bw="12" slack="1"/>
<pin id="187" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_sin_V/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln1265_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sub_ln703_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="12" slack="1"/>
<pin id="196" dir="0" index="1" bw="10" slack="0"/>
<pin id="197" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="current_cos_V_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="12" slack="0"/>
<pin id="202" dir="0" index="1" bw="12" slack="1"/>
<pin id="203" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_cos_V_1/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="current_sin_V_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="12" slack="1"/>
<pin id="208" dir="0" index="1" bw="12" slack="0"/>
<pin id="209" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="current_sin_V_1/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln703_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="0" index="1" bw="12" slack="1"/>
<pin id="215" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="current_sin_V_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="12" slack="0"/>
<pin id="221" dir="0" index="2" bw="12" slack="0"/>
<pin id="222" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_sin_V_2/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="current_cos_V_2_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="12" slack="0"/>
<pin id="229" dir="0" index="2" bw="12" slack="0"/>
<pin id="230" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_cos_V_2/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="select_ln1496_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="12" slack="0"/>
<pin id="237" dir="0" index="2" bw="12" slack="0"/>
<pin id="238" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496/3 "/>
</bind>
</comp>

<comp id="242" class="1005" name="theta_V_read_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="12" slack="1"/>
<pin id="244" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="theta_V_read "/>
</bind>
</comp>

<comp id="247" class="1005" name="icmp_ln17_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="251" class="1005" name="j_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="6" slack="0"/>
<pin id="253" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="256" class="1005" name="cordic_phase_V_addr_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="6" slack="1"/>
<pin id="258" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="cordic_phase_V_addr "/>
</bind>
</comp>

<comp id="261" class="1005" name="current_sin_V_2_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="12" slack="1"/>
<pin id="263" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="current_sin_V_2 "/>
</bind>
</comp>

<comp id="266" class="1005" name="current_cos_V_2_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="12" slack="1"/>
<pin id="268" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="current_cos_V_2 "/>
</bind>
</comp>

<comp id="271" class="1005" name="select_ln1496_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="12" slack="1"/>
<pin id="273" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1496 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="54" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="54" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="30" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="98"><net_src comp="92" pin="4"/><net_sink comp="89" pin=0"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="110"><net_src comp="99" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="104" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="123"><net_src comp="112" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="117" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="129" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="141"><net_src comp="129" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="129" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="129" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="157"><net_src comp="125" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="112" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="154" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="99" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="154" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="89" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="50" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="112" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="164" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="158" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="99" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="83" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="89" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="190" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="164" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="112" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="99" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="158" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="190" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="89" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="170" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="206" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="184" pin="2"/><net_sink comp="218" pin=2"/></net>

<net id="231"><net_src comp="170" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="200" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="178" pin="2"/><net_sink comp="226" pin=2"/></net>

<net id="239"><net_src comp="170" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="212" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="194" pin="2"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="56" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="250"><net_src comp="137" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="143" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="259"><net_src comp="76" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="264"><net_src comp="218" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="269"><net_src comp="226" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="274"><net_src comp="234" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="92" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_V | {4 }
	Port: c_V | {4 }
 - Input state : 
	Port: cordic : theta_V | {1 }
	Port: cordic : cordic_phase_V | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln17 : 1
		j : 1
		br_ln17 : 2
		zext_ln30 : 1
		cordic_phase_V_addr : 2
		p_Val2_5 : 3
	State 3
		r_V : 1
		r_V_1 : 1
		current_cos_V : 2
		current_sin_V : 2
		zext_ln1265 : 1
		sub_ln703 : 2
		current_cos_V_1 : 2
		current_sin_V_1 : 2
		add_ln703 : 2
		current_sin_V_2 : 3
		current_cos_V_2 : 3
		select_ln1496 : 3
		empty_2 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |         j_fu_143        |    0    |    15   |
|    add   |   current_sin_V_fu_184  |    0    |    19   |
|          |  current_cos_V_1_fu_200 |    0    |    19   |
|          |     add_ln703_fu_212    |    0    |    19   |
|----------|-------------------------|---------|---------|
|          |   current_cos_V_fu_178  |    0    |    19   |
|    sub   |     sub_ln703_fu_194    |    0    |    19   |
|          |  current_sin_V_1_fu_206 |    0    |    19   |
|----------|-------------------------|---------|---------|
|   ashr   |        r_V_fu_158       |    0    |    26   |
|          |       r_V_1_fu_164      |    0    |    26   |
|----------|-------------------------|---------|---------|
|          |  current_sin_V_2_fu_218 |    0    |    12   |
|  select  |  current_cos_V_2_fu_226 |    0    |    12   |
|          |   select_ln1496_fu_234  |    0    |    12   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln17_fu_137    |    0    |    11   |
|----------|-------------------------|---------|---------|
|   read   | theta_V_read_read_fu_56 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |  write_ln42_write_fu_62 |    0    |    0    |
|          |  write_ln42_write_fu_69 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     zext_ln30_fu_149    |    0    |    0    |
|   zext   |     zext_ln17_fu_154    |    0    |    0    |
|          |    zext_ln1265_fu_190   |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|       tmp_1_fu_170      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   228   |
|----------|-------------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|cordic_phase_V|    0   |   10   |   10   |
+--------------+--------+--------+--------+
|     Total    |    0   |   10   |   10   |
+--------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|cordic_phase_V_addr_reg_256|    6   |
|  current_cos_V_2_reg_266  |   12   |
|  current_sin_V_2_reg_261  |   12   |
|     icmp_ln17_reg_247     |    1   |
|         j_reg_251         |    6   |
|      p_Val2_2_reg_99      |   12   |
|      p_Val2_4_reg_89      |   12   |
|      p_Val2_s_reg_112     |   12   |
|   select_ln1496_reg_271   |   12   |
|    theta_V_read_reg_242   |   12   |
|        ush_reg_125        |    6   |
+---------------------------+--------+
|           Total           |   103  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_83 |  p0  |   2  |   6  |   12   ||    9    |
|  p_Val2_2_reg_99 |  p0  |   2  |  12  |   24   ||    9    |
| p_Val2_s_reg_112 |  p0  |   2  |  12  |   24   ||    9    |
|    ush_reg_125   |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   72   ||   3.02  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   228  |
|   Memory  |    0   |    -   |   10   |   10   |
|Multiplexer|    -   |    3   |    -   |   36   |
|  Register |    -   |    -   |   103  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   113  |   274  |
+-----------+--------+--------+--------+--------+
