
Node_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001c6  00800200  00001db2  00001e46  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001db2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000023  008003c6  008003c6  0000200c  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000200c  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000003a0  00000000  00000000  00002068  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002a02  00000000  00000000  00002408  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000151f  00000000  00000000  00004e0a  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001f9d  00000000  00000000  00006329  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000009a4  00000000  00000000  000082c8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000008aa  00000000  00000000  00008c6c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000017a2  00000000  00000000  00009516  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000002c8  00000000  00000000  0000acb8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dd c0       	rjmp	.+442    	; 0x1c8 <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	df c0       	rjmp	.+446    	; 0x1e0 <__vector_8>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	0b c3       	rjmp	.+1558   	; 0x654 <__vector_15>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	05 c2       	rjmp	.+1034   	; 0x480 <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	b3 c1       	rjmp	.+870    	; 0x3f8 <__vector_36>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	76 c6       	rjmp	.+3308   	; 0xd8a <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	0f c6       	rjmp	.+3102   	; 0xcc8 <__vector_42>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	e0 06       	cpc	r14, r16
      e6:	32 07       	cpc	r19, r18
      e8:	32 07       	cpc	r19, r18
      ea:	32 07       	cpc	r19, r18
      ec:	32 07       	cpc	r19, r18
      ee:	32 07       	cpc	r19, r18
      f0:	32 07       	cpc	r19, r18
      f2:	32 07       	cpc	r19, r18
      f4:	e0 06       	cpc	r14, r16
      f6:	32 07       	cpc	r19, r18
      f8:	32 07       	cpc	r19, r18
      fa:	32 07       	cpc	r19, r18
      fc:	32 07       	cpc	r19, r18
      fe:	32 07       	cpc	r19, r18
     100:	32 07       	cpc	r19, r18
     102:	32 07       	cpc	r19, r18
     104:	e2 06       	cpc	r14, r18
     106:	32 07       	cpc	r19, r18
     108:	32 07       	cpc	r19, r18
     10a:	32 07       	cpc	r19, r18
     10c:	32 07       	cpc	r19, r18
     10e:	32 07       	cpc	r19, r18
     110:	32 07       	cpc	r19, r18
     112:	32 07       	cpc	r19, r18
     114:	32 07       	cpc	r19, r18
     116:	32 07       	cpc	r19, r18
     118:	32 07       	cpc	r19, r18
     11a:	32 07       	cpc	r19, r18
     11c:	32 07       	cpc	r19, r18
     11e:	32 07       	cpc	r19, r18
     120:	32 07       	cpc	r19, r18
     122:	32 07       	cpc	r19, r18
     124:	e2 06       	cpc	r14, r18
     126:	32 07       	cpc	r19, r18
     128:	32 07       	cpc	r19, r18
     12a:	32 07       	cpc	r19, r18
     12c:	32 07       	cpc	r19, r18
     12e:	32 07       	cpc	r19, r18
     130:	32 07       	cpc	r19, r18
     132:	32 07       	cpc	r19, r18
     134:	32 07       	cpc	r19, r18
     136:	32 07       	cpc	r19, r18
     138:	32 07       	cpc	r19, r18
     13a:	32 07       	cpc	r19, r18
     13c:	32 07       	cpc	r19, r18
     13e:	32 07       	cpc	r19, r18
     140:	32 07       	cpc	r19, r18
     142:	32 07       	cpc	r19, r18
     144:	2e 07       	cpc	r18, r30
     146:	32 07       	cpc	r19, r18
     148:	32 07       	cpc	r19, r18
     14a:	32 07       	cpc	r19, r18
     14c:	32 07       	cpc	r19, r18
     14e:	32 07       	cpc	r19, r18
     150:	32 07       	cpc	r19, r18
     152:	32 07       	cpc	r19, r18
     154:	0b 07       	cpc	r16, r27
     156:	32 07       	cpc	r19, r18
     158:	32 07       	cpc	r19, r18
     15a:	32 07       	cpc	r19, r18
     15c:	32 07       	cpc	r19, r18
     15e:	32 07       	cpc	r19, r18
     160:	32 07       	cpc	r19, r18
     162:	32 07       	cpc	r19, r18
     164:	32 07       	cpc	r19, r18
     166:	32 07       	cpc	r19, r18
     168:	32 07       	cpc	r19, r18
     16a:	32 07       	cpc	r19, r18
     16c:	32 07       	cpc	r19, r18
     16e:	32 07       	cpc	r19, r18
     170:	32 07       	cpc	r19, r18
     172:	32 07       	cpc	r19, r18
     174:	ff 06       	cpc	r15, r31
     176:	32 07       	cpc	r19, r18
     178:	32 07       	cpc	r19, r18
     17a:	32 07       	cpc	r19, r18
     17c:	32 07       	cpc	r19, r18
     17e:	32 07       	cpc	r19, r18
     180:	32 07       	cpc	r19, r18
     182:	32 07       	cpc	r19, r18
     184:	1d 07       	cpc	r17, r29

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e2 eb       	ldi	r30, 0xB2	; 178
     19e:	fd e1       	ldi	r31, 0x1D	; 29
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a6 3c       	cpi	r26, 0xC6	; 198
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	a6 ec       	ldi	r26, 0xC6	; 198
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a9 3e       	cpi	r26, 0xE9	; 233
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	bb d6       	rcall	.+3446   	; 0xf38 <main>
     1c2:	0c 94 d7 0e 	jmp	0x1dae	; 0x1dae <_exit>

000001c6 <__bad_interrupt>:
     1c6:	8f c6       	rjmp	.+3358   	; 0xee6 <__vector_default>

000001c8 <__vector_3>:
}




ISR(INT2_vect){
     1c8:	1f 92       	push	r1
     1ca:	0f 92       	push	r0
     1cc:	0f b6       	in	r0, 0x3f	; 63
     1ce:	0f 92       	push	r0
     1d0:	11 24       	eor	r1, r1
	interrupt_flag = 0;
     1d2:	10 92 de 03 	sts	0x03DE, r1
     1d6:	0f 90       	pop	r0
     1d8:	0f be       	out	0x3f, r0	; 63
     1da:	0f 90       	pop	r0
     1dc:	1f 90       	pop	r1
     1de:	18 95       	reti

000001e0 <__vector_8>:
	
	
	
	
}
void CAN_transmit_complete(){
     1e0:	1f 92       	push	r1
     1e2:	0f 92       	push	r0
     1e4:	0f b6       	in	r0, 0x3f	; 63
     1e6:	0f 92       	push	r0
     1e8:	11 24       	eor	r1, r1
     1ea:	0b b6       	in	r0, 0x3b	; 59
     1ec:	0f 92       	push	r0
     1ee:	2f 93       	push	r18
     1f0:	3f 93       	push	r19
     1f2:	4f 93       	push	r20
     1f4:	5f 93       	push	r21
     1f6:	6f 93       	push	r22
     1f8:	7f 93       	push	r23
     1fa:	8f 93       	push	r24
     1fc:	9f 93       	push	r25
     1fe:	af 93       	push	r26
     200:	bf 93       	push	r27
     202:	ef 93       	push	r30
     204:	ff 93       	push	r31
     206:	83 e1       	ldi	r24, 0x13	; 19
     208:	92 e0       	ldi	r25, 0x02	; 2
     20a:	9f 93       	push	r25
     20c:	8f 93       	push	r24
     20e:	0e 94 e4 0b 	call	0x17c8	; 0x17c8 <printf>
     212:	0f 90       	pop	r0
     214:	0f 90       	pop	r0
     216:	ff 91       	pop	r31
     218:	ef 91       	pop	r30
     21a:	bf 91       	pop	r27
     21c:	af 91       	pop	r26
     21e:	9f 91       	pop	r25
     220:	8f 91       	pop	r24
     222:	7f 91       	pop	r23
     224:	6f 91       	pop	r22
     226:	5f 91       	pop	r21
     228:	4f 91       	pop	r20
     22a:	3f 91       	pop	r19
     22c:	2f 91       	pop	r18
     22e:	0f 90       	pop	r0
     230:	0b be       	out	0x3b, r0	; 59
     232:	0f 90       	pop	r0
     234:	0f be       	out	0x3f, r0	; 63
     236:	0f 90       	pop	r0
     238:	1f 90       	pop	r1
     23a:	18 95       	reti

0000023c <CAN_init>:
     23c:	56 d1       	rcall	.+684    	; 0x4ea <MCP2515_init>
     23e:	40 e6       	ldi	r20, 0x60	; 96
     240:	64 e6       	ldi	r22, 0x64	; 100
     242:	80 e6       	ldi	r24, 0x60	; 96
     244:	39 d1       	rcall	.+626    	; 0x4b8 <MCP2515_bit_modify>
     246:	40 e0       	ldi	r20, 0x00	; 0
     248:	60 ee       	ldi	r22, 0xE0	; 224
     24a:	8f e0       	ldi	r24, 0x0F	; 15
     24c:	35 d1       	rcall	.+618    	; 0x4b8 <MCP2515_bit_modify>
     24e:	4f ef       	ldi	r20, 0xFF	; 255
     250:	61 e0       	ldi	r22, 0x01	; 1
     252:	8b e2       	ldi	r24, 0x2B	; 43
     254:	31 d1       	rcall	.+610    	; 0x4b8 <MCP2515_bit_modify>
     256:	4f ef       	ldi	r20, 0xFF	; 255
     258:	60 e6       	ldi	r22, 0x60	; 96
     25a:	80 e6       	ldi	r24, 0x60	; 96
     25c:	2d c1       	rjmp	.+602    	; 0x4b8 <MCP2515_bit_modify>
     25e:	08 95       	ret

00000260 <CAN_recieve_data>:
	
	
	
	
}
void CAN_recieve_data(can_message_t *message){
     260:	1f 93       	push	r17
     262:	cf 93       	push	r28
     264:	df 93       	push	r29
     266:	ec 01       	movw	r28, r24
	//memset(&message, 0, sizeof(can_message_t));
	
	
	if(MCP2515_read(MCP_CANINTF) & 1) {
     268:	8c e2       	ldi	r24, 0x2C	; 44
     26a:	19 d1       	rcall	.+562    	; 0x49e <MCP2515_read>
     26c:	80 ff       	sbrs	r24, 0
     26e:	34 c0       	rjmp	.+104    	; 0x2d8 <CAN_recieve_data+0x78>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     270:	2f ef       	ldi	r18, 0xFF	; 255
     272:	80 e7       	ldi	r24, 0x70	; 112
     274:	92 e0       	ldi	r25, 0x02	; 2
     276:	21 50       	subi	r18, 0x01	; 1
     278:	80 40       	sbci	r24, 0x00	; 0
     27a:	90 40       	sbci	r25, 0x00	; 0
     27c:	e1 f7       	brne	.-8      	; 0x276 <CAN_recieve_data+0x16>
     27e:	00 c0       	rjmp	.+0      	; 0x280 <CAN_recieve_data+0x20>
     280:	00 00       	nop
		//printf("Jeg er i datarecieve__");
		_delay_ms(50);
		message->id = 0x7ff & (MCP2515_read(MCP_RXB0SIDH)<<3 | MCP2515_read(MCP_RXB0SIDL)>>5);
     282:	81 e6       	ldi	r24, 0x61	; 97
     284:	0c d1       	rcall	.+536    	; 0x49e <MCP2515_read>
     286:	18 2f       	mov	r17, r24
     288:	82 e6       	ldi	r24, 0x62	; 98
     28a:	09 d1       	rcall	.+530    	; 0x49e <MCP2515_read>
     28c:	48 2f       	mov	r20, r24
     28e:	42 95       	swap	r20
     290:	46 95       	lsr	r20
     292:	47 70       	andi	r20, 0x07	; 7
     294:	21 2f       	mov	r18, r17
     296:	30 e0       	ldi	r19, 0x00	; 0
     298:	c9 01       	movw	r24, r18
     29a:	88 0f       	add	r24, r24
     29c:	99 1f       	adc	r25, r25
     29e:	88 0f       	add	r24, r24
     2a0:	99 1f       	adc	r25, r25
     2a2:	88 0f       	add	r24, r24
     2a4:	99 1f       	adc	r25, r25
     2a6:	84 2b       	or	r24, r20
     2a8:	99 83       	std	Y+1, r25	; 0x01
     2aa:	88 83       	st	Y, r24
		message->length = MCP2515_read(MCP_RXB0DLC) & 0b00001111;						//DLC3:0 in TXB0DLC-register
     2ac:	85 e6       	ldi	r24, 0x65	; 101
     2ae:	f7 d0       	rcall	.+494    	; 0x49e <MCP2515_read>
     2b0:	8f 70       	andi	r24, 0x0F	; 15
     2b2:	8a 83       	std	Y+2, r24	; 0x02
		
		for (uint8_t i = 0; i < message->length; i++) {
     2b4:	88 23       	and	r24, r24
     2b6:	61 f0       	breq	.+24     	; 0x2d0 <CAN_recieve_data+0x70>
     2b8:	10 e0       	ldi	r17, 0x00	; 0
			message->data[i] = MCP2515_read(MCP_RXB0D0+i);
     2ba:	86 e6       	ldi	r24, 0x66	; 102
     2bc:	81 0f       	add	r24, r17
     2be:	ef d0       	rcall	.+478    	; 0x49e <MCP2515_read>
     2c0:	fe 01       	movw	r30, r28
     2c2:	e1 0f       	add	r30, r17
     2c4:	f1 1d       	adc	r31, r1
     2c6:	83 83       	std	Z+3, r24	; 0x03
		//printf("Jeg er i datarecieve__");
		_delay_ms(50);
		message->id = 0x7ff & (MCP2515_read(MCP_RXB0SIDH)<<3 | MCP2515_read(MCP_RXB0SIDL)>>5);
		message->length = MCP2515_read(MCP_RXB0DLC) & 0b00001111;						//DLC3:0 in TXB0DLC-register
		
		for (uint8_t i = 0; i < message->length; i++) {
     2c8:	1f 5f       	subi	r17, 0xFF	; 255
     2ca:	8a 81       	ldd	r24, Y+2	; 0x02
     2cc:	18 17       	cp	r17, r24
     2ce:	a8 f3       	brcs	.-22     	; 0x2ba <CAN_recieve_data+0x5a>
			//printf("Msg i = %d = %d\n", i, message->data[i]);
		}
		
		//CAN_print_message(*message);
		//printf("\tbefore modify %2x\n",MCP2515_read(MCP_CANINTF));
		MCP2515_bit_modify(MCP_CANINTF, 0b00000001, 0b00000000);
     2d0:	40 e0       	ldi	r20, 0x00	; 0
     2d2:	61 e0       	ldi	r22, 0x01	; 1
     2d4:	8c e2       	ldi	r24, 0x2C	; 44
     2d6:	f0 d0       	rcall	.+480    	; 0x4b8 <MCP2515_bit_modify>
	//MCP_CANINTF &= (~(0b00000001));
	
	//can_receive_flag = 0;
	
	
}
     2d8:	df 91       	pop	r29
     2da:	cf 91       	pop	r28
     2dc:	1f 91       	pop	r17
     2de:	08 95       	ret

000002e0 <CAN_print_message>:

void CAN_int_vect();



void CAN_print_message(can_message_t message) {
     2e0:	cf 92       	push	r12
     2e2:	df 92       	push	r13
     2e4:	ef 92       	push	r14
     2e6:	ff 92       	push	r15
     2e8:	0f 93       	push	r16
     2ea:	1f 93       	push	r17
     2ec:	cf 93       	push	r28
     2ee:	df 93       	push	r29
     2f0:	cd b7       	in	r28, 0x3d	; 61
     2f2:	de b7       	in	r29, 0x3e	; 62
     2f4:	2b 97       	sbiw	r28, 0x0b	; 11
     2f6:	0f b6       	in	r0, 0x3f	; 63
     2f8:	f8 94       	cli
     2fa:	de bf       	out	0x3e, r29	; 62
     2fc:	0f be       	out	0x3f, r0	; 63
     2fe:	cd bf       	out	0x3d, r28	; 61
     300:	e9 82       	std	Y+1, r14	; 0x01
     302:	fa 82       	std	Y+2, r15	; 0x02
     304:	c0 2e       	mov	r12, r16
     306:	0b 83       	std	Y+3, r16	; 0x03
     308:	1c 83       	std	Y+4, r17	; 0x04
     30a:	2d 83       	std	Y+5, r18	; 0x05
     30c:	3e 83       	std	Y+6, r19	; 0x06
     30e:	4f 83       	std	Y+7, r20	; 0x07
     310:	58 87       	std	Y+8, r21	; 0x08
     312:	69 87       	std	Y+9, r22	; 0x09
     314:	7a 87       	std	Y+10, r23	; 0x0a
     316:	8b 87       	std	Y+11, r24	; 0x0b
	
	printf("MESSAGE: \nID: %d\nLength: %d\nData: ", message.id, message.length);
     318:	1f 92       	push	r1
     31a:	0f 93       	push	r16
     31c:	8a 81       	ldd	r24, Y+2	; 0x02
     31e:	8f 93       	push	r24
     320:	89 81       	ldd	r24, Y+1	; 0x01
     322:	8f 93       	push	r24
     324:	8e e1       	ldi	r24, 0x1E	; 30
     326:	92 e0       	ldi	r25, 0x02	; 2
     328:	9f 93       	push	r25
     32a:	8f 93       	push	r24
     32c:	0e 94 e4 0b 	call	0x17c8	; 0x17c8 <printf>
	
	for (uint8_t i = 0; i < message.length; i++) {
     330:	0f 90       	pop	r0
     332:	0f 90       	pop	r0
     334:	0f 90       	pop	r0
     336:	0f 90       	pop	r0
     338:	0f 90       	pop	r0
     33a:	0f 90       	pop	r0
     33c:	00 23       	and	r16, r16
     33e:	b9 f0       	breq	.+46     	; 0x36e <CAN_print_message+0x8e>
     340:	7e 01       	movw	r14, r28
     342:	84 e0       	ldi	r24, 0x04	; 4
     344:	e8 0e       	add	r14, r24
     346:	f1 1c       	adc	r15, r1
     348:	d1 2c       	mov	r13, r1
		
		printf("%d ", message.data[i]);
     34a:	01 e4       	ldi	r16, 0x41	; 65
     34c:	12 e0       	ldi	r17, 0x02	; 2
     34e:	f7 01       	movw	r30, r14
     350:	81 91       	ld	r24, Z+
     352:	7f 01       	movw	r14, r30
     354:	1f 92       	push	r1
     356:	8f 93       	push	r24
     358:	1f 93       	push	r17
     35a:	0f 93       	push	r16
     35c:	0e 94 e4 0b 	call	0x17c8	; 0x17c8 <printf>

void CAN_print_message(can_message_t message) {
	
	printf("MESSAGE: \nID: %d\nLength: %d\nData: ", message.id, message.length);
	
	for (uint8_t i = 0; i < message.length; i++) {
     360:	d3 94       	inc	r13
     362:	0f 90       	pop	r0
     364:	0f 90       	pop	r0
     366:	0f 90       	pop	r0
     368:	0f 90       	pop	r0
     36a:	dc 10       	cpse	r13, r12
     36c:	f0 cf       	rjmp	.-32     	; 0x34e <CAN_print_message+0x6e>
		
		printf("%d ", message.data[i]);
	}
	
	printf("\n\n\n");
     36e:	88 e8       	ldi	r24, 0x88	; 136
     370:	93 e0       	ldi	r25, 0x03	; 3
     372:	0e 94 f5 0b 	call	0x17ea	; 0x17ea <puts>
}
     376:	2b 96       	adiw	r28, 0x0b	; 11
     378:	0f b6       	in	r0, 0x3f	; 63
     37a:	f8 94       	cli
     37c:	de bf       	out	0x3e, r29	; 62
     37e:	0f be       	out	0x3f, r0	; 63
     380:	cd bf       	out	0x3d, r28	; 61
     382:	df 91       	pop	r29
     384:	cf 91       	pop	r28
     386:	1f 91       	pop	r17
     388:	0f 91       	pop	r16
     38a:	ff 90       	pop	r15
     38c:	ef 90       	pop	r14
     38e:	df 90       	pop	r13
     390:	cf 90       	pop	r12
     392:	08 95       	ret

00000394 <DAC_init>:
#include "DAC.h"
#include "../TWI/TWI_Master.h"
#define MAX520_ADDR 0b01011110

void DAC_init(void){
	sei();
     394:	78 94       	sei
	TWI_Master_Initialise();
     396:	cd c4       	rjmp	.+2458   	; 0xd32 <TWI_Master_Initialise>
     398:	08 95       	ret

0000039a <DAC_write>:
}

void DAC_write(uint8_t data){
     39a:	cf 93       	push	r28
     39c:	df 93       	push	r29
     39e:	00 d0       	rcall	.+0      	; 0x3a0 <DAC_write+0x6>
     3a0:	cd b7       	in	r28, 0x3d	; 61
     3a2:	de b7       	in	r29, 0x3e	; 62
	uint8_t msg[3] ={MAX520_ADDR,0,data};
     3a4:	9e e5       	ldi	r25, 0x5E	; 94
     3a6:	99 83       	std	Y+1, r25	; 0x01
     3a8:	1a 82       	std	Y+2, r1	; 0x02
     3aa:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg,3);
     3ac:	63 e0       	ldi	r22, 0x03	; 3
     3ae:	ce 01       	movw	r24, r28
     3b0:	01 96       	adiw	r24, 0x01	; 1
     3b2:	c9 d4       	rcall	.+2450   	; 0xd46 <TWI_Start_Transceiver_With_Data>
     3b4:	0f 90       	pop	r0
     3b6:	0f 90       	pop	r0
     3b8:	0f 90       	pop	r0
     3ba:	df 91       	pop	r29
     3bc:	cf 91       	pop	r28
     3be:	08 95       	ret

000003c0 <HC05_init>:
}

double HC05_convert_to_servo_dc(uint8_t data) {
	printf("SERVO INPUT: %d\n\n",(((data*10)-5)/250)*(31-16) + 15);
	return (double)(((data*10)-5)/250)*(31-16) + 15;
}
     3c0:	cf 93       	push	r28
     3c2:	df 93       	push	r29
     3c4:	cc ec       	ldi	r28, 0xCC	; 204
     3c6:	d0 e0       	ldi	r29, 0x00	; 0
     3c8:	19 82       	std	Y+1, r1	; 0x01
     3ca:	18 82       	st	Y, r1
     3cc:	53 9a       	sbi	0x0a, 3	; 10
     3ce:	5b 98       	cbi	0x0b, 3	; 11
     3d0:	aa ec       	ldi	r26, 0xCA	; 202
     3d2:	b0 e0       	ldi	r27, 0x00	; 0
     3d4:	20 ec       	ldi	r18, 0xC0	; 192
     3d6:	2c 93       	st	X, r18
     3d8:	e9 ec       	ldi	r30, 0xC9	; 201
     3da:	f0 e0       	ldi	r31, 0x00	; 0
     3dc:	28 e1       	ldi	r18, 0x18	; 24
     3de:	20 83       	st	Z, r18
     3e0:	90 93 cd 00 	sts	0x00CD, r25
     3e4:	88 83       	st	Y, r24
     3e6:	8e e0       	ldi	r24, 0x0E	; 14
     3e8:	8c 93       	st	X, r24
     3ea:	80 81       	ld	r24, Z
     3ec:	80 68       	ori	r24, 0x80	; 128
     3ee:	80 83       	st	Z, r24
     3f0:	78 94       	sei
     3f2:	df 91       	pop	r29
     3f4:	cf 91       	pop	r28
     3f6:	08 95       	ret

000003f8 <__vector_36>:



ISR(USART1_RX_vect) {
     3f8:	1f 92       	push	r1
     3fa:	0f 92       	push	r0
     3fc:	0f b6       	in	r0, 0x3f	; 63
     3fe:	0f 92       	push	r0
     400:	11 24       	eor	r1, r1
     402:	0b b6       	in	r0, 0x3b	; 59
     404:	0f 92       	push	r0
     406:	8f 93       	push	r24
     408:	ef 93       	push	r30
     40a:	ff 93       	push	r31
	
	//Set interrupt flag
	HC05_flag = 0;
     40c:	10 92 c7 03 	sts	0x03C7, r1
	
	//Get data from app controller
	app_data = UDR1;
     410:	80 91 ce 00 	lds	r24, 0x00CE
     414:	80 93 c6 03 	sts	0x03C6, r24
	
	//Clear interrupt
	UCSR1A &= ~(1 << RXCIE1);
     418:	e8 ec       	ldi	r30, 0xC8	; 200
     41a:	f0 e0       	ldi	r31, 0x00	; 0
     41c:	80 81       	ld	r24, Z
     41e:	8f 77       	andi	r24, 0x7F	; 127
     420:	80 83       	st	Z, r24
	
}
     422:	ff 91       	pop	r31
     424:	ef 91       	pop	r30
     426:	8f 91       	pop	r24
     428:	0f 90       	pop	r0
     42a:	0b be       	out	0x3b, r0	; 59
     42c:	0f 90       	pop	r0
     42e:	0f be       	out	0x3f, r0	; 63
     430:	0f 90       	pop	r0
     432:	1f 90       	pop	r1
     434:	18 95       	reti

00000436 <IR_init>:
		return ADC;
	};
		*/
		

	}
     436:	ea e7       	ldi	r30, 0x7A	; 122
     438:	f0 e0       	ldi	r31, 0x00	; 0
     43a:	80 81       	ld	r24, Z
     43c:	87 68       	ori	r24, 0x87	; 135
     43e:	80 83       	st	Z, r24
     440:	80 98       	cbi	0x10, 0	; 16
     442:	ec e7       	ldi	r30, 0x7C	; 124
     444:	f0 e0       	ldi	r31, 0x00	; 0
     446:	80 81       	ld	r24, Z
     448:	80 64       	ori	r24, 0x40	; 64
     44a:	80 83       	st	Z, r24
     44c:	80 81       	ld	r24, Z
     44e:	8f 77       	andi	r24, 0x7F	; 127
     450:	80 83       	st	Z, r24
     452:	80 81       	ld	r24, Z
     454:	80 7e       	andi	r24, 0xE0	; 224
     456:	80 83       	st	Z, r24
     458:	eb e7       	ldi	r30, 0x7B	; 123
     45a:	f0 e0       	ldi	r31, 0x00	; 0
     45c:	80 81       	ld	r24, Z
     45e:	87 7f       	andi	r24, 0xF7	; 247
     460:	80 83       	st	Z, r24
     462:	78 94       	sei
     464:	ea e7       	ldi	r30, 0x7A	; 122
     466:	f0 e0       	ldi	r31, 0x00	; 0
     468:	80 81       	ld	r24, Z
     46a:	88 60       	ori	r24, 0x08	; 8
     46c:	80 83       	st	Z, r24
     46e:	80 81       	ld	r24, Z
     470:	8f 7e       	andi	r24, 0xEF	; 239
     472:	80 83       	st	Z, r24
     474:	ec e7       	ldi	r30, 0x7C	; 124
     476:	f0 e0       	ldi	r31, 0x00	; 0
     478:	80 81       	ld	r24, Z
     47a:	80 62       	ori	r24, 0x20	; 32
     47c:	80 83       	st	Z, r24
     47e:	08 95       	ret

00000480 <__vector_29>:
	
ISR(ADC_vect){
     480:	1f 92       	push	r1
     482:	0f 92       	push	r0
     484:	0f b6       	in	r0, 0x3f	; 63
     486:	0f 92       	push	r0
     488:	11 24       	eor	r1, r1
     48a:	8f 93       	push	r24
	IR_intflag = true;
     48c:	81 e0       	ldi	r24, 0x01	; 1
     48e:	80 93 c8 03 	sts	0x03C8, r24
     492:	8f 91       	pop	r24
     494:	0f 90       	pop	r0
     496:	0f be       	out	0x3f, r0	; 63
     498:	0f 90       	pop	r0
     49a:	1f 90       	pop	r1
     49c:	18 95       	reti

0000049e <MCP2515_read>:
	
	SPI_disable_chipselect();
	
	return val;
	
}
     49e:	cf 93       	push	r28
     4a0:	c8 2f       	mov	r28, r24
     4a2:	0e d4       	rcall	.+2076   	; 0xcc0 <SPI_enable_chipselect>
     4a4:	83 e0       	ldi	r24, 0x03	; 3
     4a6:	03 d4       	rcall	.+2054   	; 0xcae <SPI_send>
     4a8:	8c 2f       	mov	r24, r28
     4aa:	01 d4       	rcall	.+2050   	; 0xcae <SPI_send>
     4ac:	05 d4       	rcall	.+2058   	; 0xcb8 <SPI_read>
     4ae:	c8 2f       	mov	r28, r24
     4b0:	09 d4       	rcall	.+2066   	; 0xcc4 <SPI_disable_chipselect>
     4b2:	8c 2f       	mov	r24, r28
     4b4:	cf 91       	pop	r28
     4b6:	08 95       	ret

000004b8 <MCP2515_bit_modify>:

void MCP2515_bit_modify(uint8_t addr, uint8_t maskbyte, uint8_t databyte){
     4b8:	1f 93       	push	r17
     4ba:	cf 93       	push	r28
     4bc:	df 93       	push	r29
     4be:	18 2f       	mov	r17, r24
     4c0:	d6 2f       	mov	r29, r22
     4c2:	c4 2f       	mov	r28, r20
	
	SPI_enable_chipselect();
     4c4:	fd d3       	rcall	.+2042   	; 0xcc0 <SPI_enable_chipselect>
	
	SPI_send(MCP_BITMOD);
     4c6:	85 e0       	ldi	r24, 0x05	; 5
     4c8:	f2 d3       	rcall	.+2020   	; 0xcae <SPI_send>
	SPI_send(addr);
     4ca:	81 2f       	mov	r24, r17
     4cc:	f0 d3       	rcall	.+2016   	; 0xcae <SPI_send>
	SPI_send(maskbyte);
     4ce:	8d 2f       	mov	r24, r29
     4d0:	ee d3       	rcall	.+2012   	; 0xcae <SPI_send>
	SPI_send(databyte);
     4d2:	8c 2f       	mov	r24, r28
     4d4:	ec d3       	rcall	.+2008   	; 0xcae <SPI_send>
	
	SPI_disable_chipselect();
     4d6:	f6 d3       	rcall	.+2028   	; 0xcc4 <SPI_disable_chipselect>
	
}
     4d8:	df 91       	pop	r29
     4da:	cf 91       	pop	r28
     4dc:	1f 91       	pop	r17
     4de:	08 95       	ret

000004e0 <MCP2515_reset>:


void MCP2515_reset(){
	
	SPI_enable_chipselect();		//Pulling CS to low
     4e0:	ef d3       	rcall	.+2014   	; 0xcc0 <SPI_enable_chipselect>
	SPI_send(MCP_RESET);
     4e2:	80 ec       	ldi	r24, 0xC0	; 192
     4e4:	e4 d3       	rcall	.+1992   	; 0xcae <SPI_send>
	SPI_disable_chipselect();		//Pulling CS to high
     4e6:	ee c3       	rjmp	.+2012   	; 0xcc4 <SPI_disable_chipselect>
     4e8:	08 95       	ret

000004ea <MCP2515_init>:
#include <stdio.h>
#include "MCP2515.h"
#include <stdint.h>
#include <util/delay.h>

uint8_t MCP2515_init() {
     4ea:	cf 93       	push	r28
	
	uint8_t val;
	
	SPI_init();
     4ec:	d7 d3       	rcall	.+1966   	; 0xc9c <SPI_init>
	
	MCP2515_reset();
     4ee:	f8 df       	rcall	.-16     	; 0x4e0 <MCP2515_reset>
     4f0:	8f e9       	ldi	r24, 0x9F	; 159
     4f2:	9f e0       	ldi	r25, 0x0F	; 15
     4f4:	01 97       	sbiw	r24, 0x01	; 1
     4f6:	f1 f7       	brne	.-4      	; 0x4f4 <MCP2515_init+0xa>
     4f8:	00 c0       	rjmp	.+0      	; 0x4fa <MCP2515_init+0x10>
     4fa:	00 00       	nop
	_delay_ms(1);
	
	MCP2515_bit_modify(MCP_CANINTE, 0b00000001, 0b00000001);
     4fc:	41 e0       	ldi	r20, 0x01	; 1
     4fe:	61 e0       	ldi	r22, 0x01	; 1
     500:	8b e2       	ldi	r24, 0x2B	; 43
     502:	da df       	rcall	.-76     	; 0x4b8 <MCP2515_bit_modify>

	//test
	val = MCP2515_read(MCP_CANSTAT);
     504:	8e e0       	ldi	r24, 0x0E	; 14
     506:	cb df       	rcall	.-106    	; 0x49e <MCP2515_read>
     508:	c8 2f       	mov	r28, r24
	printf("val = %d\n",val);
     50a:	1f 92       	push	r1
     50c:	8f 93       	push	r24
     50e:	25 e4       	ldi	r18, 0x45	; 69
     510:	32 e0       	ldi	r19, 0x02	; 2
     512:	3f 93       	push	r19
     514:	2f 93       	push	r18
     516:	0e 94 e4 0b 	call	0x17c8	; 0x17c8 <printf>
	if((val & MODE_MASK) != MODE_CONFIG) {
     51a:	c0 7e       	andi	r28, 0xE0	; 224
     51c:	0f 90       	pop	r0
     51e:	0f 90       	pop	r0
     520:	0f 90       	pop	r0
     522:	0f 90       	pop	r0
     524:	c0 38       	cpi	r28, 0x80	; 128
     526:	31 f0       	breq	.+12     	; 0x534 <MCP2515_init+0x4a>
		printf("MCP2515 in NOT in configuration mode after reset!\n");
     528:	8f e4       	ldi	r24, 0x4F	; 79
     52a:	92 e0       	ldi	r25, 0x02	; 2
     52c:	0e 94 f5 0b 	call	0x17ea	; 0x17ea <puts>
		return 1;
     530:	81 e0       	ldi	r24, 0x01	; 1
     532:	01 c0       	rjmp	.+2      	; 0x536 <MCP2515_init+0x4c>
	}
	
	
	
	return 0;
     534:	80 e0       	ldi	r24, 0x00	; 0
}
     536:	cf 91       	pop	r28
     538:	08 95       	ret

0000053a <MOTOR_init>:
	
	uint8_t lsb = PINK;
	PORTH &= ~(1<<_RST);
	_delay_ms(20);
	PORTH |=  (1<<_RST);
	PORTH |= (1<<_OE);
     53a:	e1 e0       	ldi	r30, 0x01	; 1
     53c:	f1 e0       	ldi	r31, 0x01	; 1
     53e:	80 81       	ld	r24, Z
     540:	8a 67       	ori	r24, 0x7A	; 122
     542:	80 83       	st	Z, r24
     544:	f6 d3       	rcall	.+2028   	; 0xd32 <TWI_Master_Initialise>
     546:	e2 e0       	ldi	r30, 0x02	; 2
     548:	f1 e0       	ldi	r31, 0x01	; 1
     54a:	80 81       	ld	r24, Z
     54c:	82 61       	ori	r24, 0x12	; 18
     54e:	80 83       	st	Z, r24
     550:	80 81       	ld	r24, Z
     552:	8f 7b       	andi	r24, 0xBF	; 191
     554:	80 83       	st	Z, r24
     556:	80 81       	ld	r24, Z
     558:	80 64       	ori	r24, 0x40	; 64
     55a:	80 83       	st	Z, r24
     55c:	80 81       	ld	r24, Z
     55e:	8f 7d       	andi	r24, 0xDF	; 223
     560:	80 83       	st	Z, r24
     562:	80 81       	ld	r24, Z
     564:	87 7f       	andi	r24, 0xF7	; 247
     566:	80 83       	st	Z, r24
     568:	08 95       	ret

0000056a <MOTOR_read>:
 }


uint16_t MOTOR_read(void) {
	
	PORTH &= ~(1<<_OE);		//Allowing the counter to appear on MJ2
     56a:	e2 e0       	ldi	r30, 0x02	; 2
     56c:	f1 e0       	ldi	r31, 0x01	; 1
     56e:	80 81       	ld	r24, Z
     570:	8f 7d       	andi	r24, 0xDF	; 223
     572:	80 83       	st	Z, r24
	PORTH &= ~(1<<SEL);		//Selecting high byte (MSB)
     574:	80 81       	ld	r24, Z
     576:	87 7f       	andi	r24, 0xF7	; 247
     578:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     57a:	85 e8       	ldi	r24, 0x85	; 133
     57c:	8a 95       	dec	r24
     57e:	f1 f7       	brne	.-4      	; 0x57c <MOTOR_read+0x12>
     580:	00 00       	nop
	
	
	_delay_us(25);
	
	uint8_t msb = PINK;
     582:	20 91 06 01 	lds	r18, 0x0106
	PORTH |= (1<<SEL);		//Selecting low byte (LSB)
     586:	80 81       	ld	r24, Z
     588:	88 60       	ori	r24, 0x08	; 8
     58a:	80 83       	st	Z, r24
     58c:	85 e8       	ldi	r24, 0x85	; 133
     58e:	8a 95       	dec	r24
     590:	f1 f7       	brne	.-4      	; 0x58e <MOTOR_read+0x24>
     592:	00 00       	nop
	
	_delay_us(25);
	
	uint8_t lsb = PINK;
     594:	80 91 06 01 	lds	r24, 0x0106
	//PORTH &= ~(1<<_RST);
	//PORTH |=  (1<<_RST);
	PORTH |= (1<<_OE);
     598:	90 81       	ld	r25, Z
     59a:	90 62       	ori	r25, 0x20	; 32
     59c:	90 83       	st	Z, r25
	
	return (msb << 8) | lsb;
     59e:	90 e0       	ldi	r25, 0x00	; 0
	
}
     5a0:	92 2b       	or	r25, r18
     5a2:	08 95       	ret

000005a4 <MOTOR_write_speed>:


void MOTOR_write_speed(uint8_t speed, uint8_t direction) {
	
	if (direction == RIGHT) {
     5a4:	61 30       	cpi	r22, 0x01	; 1
     5a6:	31 f4       	brne	.+12     	; 0x5b4 <MOTOR_write_speed+0x10>
		PORTH |= (1<<PH1);
     5a8:	e2 e0       	ldi	r30, 0x02	; 2
     5aa:	f1 e0       	ldi	r31, 0x01	; 1
     5ac:	90 81       	ld	r25, Z
     5ae:	92 60       	ori	r25, 0x02	; 2
     5b0:	90 83       	st	Z, r25
     5b2:	05 c0       	rjmp	.+10     	; 0x5be <MOTOR_write_speed+0x1a>
	}
	else {
		PORTH &= ~(1<<PH1);
     5b4:	e2 e0       	ldi	r30, 0x02	; 2
     5b6:	f1 e0       	ldi	r31, 0x01	; 1
     5b8:	90 81       	ld	r25, Z
     5ba:	9d 7f       	andi	r25, 0xFD	; 253
     5bc:	90 83       	st	Z, r25
	}
	DAC_write(speed);
     5be:	ed ce       	rjmp	.-550    	; 0x39a <DAC_write>
     5c0:	08 95       	ret

000005c2 <MOTOR_write_pos>:
}



void MOTOR_write_pos(uint16_t target_pos) {
     5c2:	ff 92       	push	r15
     5c4:	0f 93       	push	r16
     5c6:	1f 93       	push	r17
     5c8:	cf 93       	push	r28
     5ca:	df 93       	push	r29
     5cc:	ec 01       	movw	r28, r24
	
	uint16_t current_pos = PID_scale(MOTOR_read());
     5ce:	cd df       	rcall	.-102    	; 0x56a <MOTOR_read>
     5d0:	07 d2       	rcall	.+1038   	; 0x9e0 <PID_scale>
     5d2:	f8 2e       	mov	r15, r24
     5d4:	08 2f       	mov	r16, r24
     5d6:	10 e0       	ldi	r17, 0x00	; 0
	printf("target pos = %d\n current pos = %d\n motor read = %d\n rotmax%d\n rotmin%d\n" ,target_pos,current_pos,MOTOR_read(),rot_max,rot_min);
     5d8:	c8 df       	rcall	.-112    	; 0x56a <MOTOR_read>
     5da:	1f 92       	push	r1
     5dc:	1f 92       	push	r1
     5de:	1f 92       	push	r1
     5e0:	1f 92       	push	r1
     5e2:	9f 93       	push	r25
     5e4:	8f 93       	push	r24
     5e6:	1f 92       	push	r1
     5e8:	ff 92       	push	r15
     5ea:	df 93       	push	r29
     5ec:	cf 93       	push	r28
     5ee:	81 e8       	ldi	r24, 0x81	; 129
     5f0:	92 e0       	ldi	r25, 0x02	; 2
     5f2:	9f 93       	push	r25
     5f4:	8f 93       	push	r24
     5f6:	0e 94 e4 0b 	call	0x17c8	; 0x17c8 <printf>
	if (target_pos > current_pos) {
     5fa:	8d b7       	in	r24, 0x3d	; 61
     5fc:	9e b7       	in	r25, 0x3e	; 62
     5fe:	0c 96       	adiw	r24, 0x0c	; 12
     600:	0f b6       	in	r0, 0x3f	; 63
     602:	f8 94       	cli
     604:	9e bf       	out	0x3e, r25	; 62
     606:	0f be       	out	0x3f, r0	; 63
     608:	8d bf       	out	0x3d, r24	; 61
     60a:	0c 17       	cp	r16, r28
     60c:	1d 07       	cpc	r17, r29
     60e:	68 f4       	brcc	.+26     	; 0x62a <MOTOR_write_pos+0x68>
		PORTH |= (1<<PH1);
     610:	e2 e0       	ldi	r30, 0x02	; 2
     612:	f1 e0       	ldi	r31, 0x01	; 1
     614:	80 81       	ld	r24, Z
     616:	82 60       	ori	r24, 0x02	; 2
     618:	80 83       	st	Z, r24
		while (target_pos > MOTOR_read()) {
     61a:	02 c0       	rjmp	.+4      	; 0x620 <MOTOR_write_pos+0x5e>
			DAC_write(127);
     61c:	8f e7       	ldi	r24, 0x7F	; 127
     61e:	bd de       	rcall	.-646    	; 0x39a <DAC_write>
	
	uint16_t current_pos = PID_scale(MOTOR_read());
	printf("target pos = %d\n current pos = %d\n motor read = %d\n rotmax%d\n rotmin%d\n" ,target_pos,current_pos,MOTOR_read(),rot_max,rot_min);
	if (target_pos > current_pos) {
		PORTH |= (1<<PH1);
		while (target_pos > MOTOR_read()) {
     620:	a4 df       	rcall	.-184    	; 0x56a <MOTOR_read>
     622:	8c 17       	cp	r24, r28
     624:	9d 07       	cpc	r25, r29
     626:	d0 f3       	brcs	.-12     	; 0x61c <MOTOR_write_pos+0x5a>
     628:	0f c0       	rjmp	.+30     	; 0x648 <MOTOR_write_pos+0x86>
			DAC_write(127);
		}
	}
	else if (target_pos < current_pos){
     62a:	c0 17       	cp	r28, r16
     62c:	d1 07       	cpc	r29, r17
     62e:	60 f4       	brcc	.+24     	; 0x648 <MOTOR_write_pos+0x86>
		PORTH &= ~(1<<PH1);
     630:	e2 e0       	ldi	r30, 0x02	; 2
     632:	f1 e0       	ldi	r31, 0x01	; 1
     634:	80 81       	ld	r24, Z
     636:	8d 7f       	andi	r24, 0xFD	; 253
     638:	80 83       	st	Z, r24
		while (target_pos < MOTOR_read()) {
     63a:	02 c0       	rjmp	.+4      	; 0x640 <MOTOR_write_pos+0x7e>
			DAC_write(127);
     63c:	8f e7       	ldi	r24, 0x7F	; 127
     63e:	ad de       	rcall	.-678    	; 0x39a <DAC_write>
			DAC_write(127);
		}
	}
	else if (target_pos < current_pos){
		PORTH &= ~(1<<PH1);
		while (target_pos < MOTOR_read()) {
     640:	94 df       	rcall	.-216    	; 0x56a <MOTOR_read>
     642:	c8 17       	cp	r28, r24
     644:	d9 07       	cpc	r29, r25
     646:	d0 f3       	brcs	.-12     	; 0x63c <MOTOR_write_pos+0x7a>
			DAC_write(127);
		}
	}
	
}
     648:	df 91       	pop	r29
     64a:	cf 91       	pop	r28
     64c:	1f 91       	pop	r17
     64e:	0f 91       	pop	r16
     650:	ff 90       	pop	r15
     652:	08 95       	ret

00000654 <__vector_15>:


uint16_t Slider_to_position_scale(int8_t encoder_val) {
	double val = (encoder_val)*(abs(rot_max)/255);
	return val;
}
     654:	1f 92       	push	r1
     656:	0f 92       	push	r0
     658:	0f b6       	in	r0, 0x3f	; 63
     65a:	0f 92       	push	r0
     65c:	11 24       	eor	r1, r1
     65e:	0b b6       	in	r0, 0x3b	; 59
     660:	0f 92       	push	r0
     662:	8f 92       	push	r8
     664:	9f 92       	push	r9
     666:	af 92       	push	r10
     668:	bf 92       	push	r11
     66a:	cf 92       	push	r12
     66c:	df 92       	push	r13
     66e:	ef 92       	push	r14
     670:	ff 92       	push	r15
     672:	1f 93       	push	r17
     674:	2f 93       	push	r18
     676:	3f 93       	push	r19
     678:	4f 93       	push	r20
     67a:	5f 93       	push	r21
     67c:	6f 93       	push	r22
     67e:	7f 93       	push	r23
     680:	8f 93       	push	r24
     682:	9f 93       	push	r25
     684:	af 93       	push	r26
     686:	bf 93       	push	r27
     688:	cf 93       	push	r28
     68a:	df 93       	push	r29
     68c:	ef 93       	push	r30
     68e:	ff 93       	push	r31
     690:	89 ec       	ldi	r24, 0xC9	; 201
     692:	92 e0       	ldi	r25, 0x02	; 2
     694:	9f 93       	push	r25
     696:	8f 93       	push	r24
     698:	0e 94 e4 0b 	call	0x17c8	; 0x17c8 <printf>
     69c:	c0 91 c9 03 	lds	r28, 0x03C9
     6a0:	d0 91 ca 03 	lds	r29, 0x03CA
     6a4:	62 df       	rcall	.-316    	; 0x56a <MOTOR_read>
     6a6:	48 2f       	mov	r20, r24
     6a8:	60 91 d3 03 	lds	r22, 0x03D3
     6ac:	70 91 d4 03 	lds	r23, 0x03D4
     6b0:	8f ef       	ldi	r24, 0xFF	; 255
     6b2:	90 e0       	ldi	r25, 0x00	; 0
     6b4:	eb d6       	rcall	.+3542   	; 0x148c <__divmodhi4>
     6b6:	46 03       	mulsu	r20, r22
     6b8:	90 01       	movw	r18, r0
     6ba:	47 9f       	mul	r20, r23
     6bc:	30 0d       	add	r19, r0
     6be:	11 24       	eor	r1, r1
     6c0:	c2 1b       	sub	r28, r18
     6c2:	d1 09       	sbc	r29, r1
     6c4:	be 01       	movw	r22, r28
     6c6:	88 27       	eor	r24, r24
     6c8:	77 fd       	sbrc	r23, 7
     6ca:	80 95       	com	r24
     6cc:	98 2f       	mov	r25, r24
     6ce:	c7 d5       	rcall	.+2958   	; 0x125e <__floatsisf>
     6d0:	6b 01       	movw	r12, r22
     6d2:	7c 01       	movw	r14, r24
     6d4:	20 91 06 02 	lds	r18, 0x0206
     6d8:	30 91 07 02 	lds	r19, 0x0207
     6dc:	40 91 08 02 	lds	r20, 0x0208
     6e0:	50 91 09 02 	lds	r21, 0x0209
     6e4:	10 91 d0 03 	lds	r17, 0x03D0
     6e8:	0f 90       	pop	r0
     6ea:	0f 90       	pop	r0
     6ec:	1c 16       	cp	r1, r28
     6ee:	1d 06       	cpc	r1, r29
     6f0:	9c f4       	brge	.+38     	; 0x718 <__vector_15+0xc4>
     6f2:	69 d6       	rcall	.+3282   	; 0x13c6 <__mulsf3>
     6f4:	4b 01       	movw	r8, r22
     6f6:	5c 01       	movw	r10, r24
     6f8:	61 2f       	mov	r22, r17
     6fa:	77 27       	eor	r23, r23
     6fc:	67 fd       	sbrc	r22, 7
     6fe:	70 95       	com	r23
     700:	87 2f       	mov	r24, r23
     702:	97 2f       	mov	r25, r23
     704:	ac d5       	rcall	.+2904   	; 0x125e <__floatsisf>
     706:	9b 01       	movw	r18, r22
     708:	ac 01       	movw	r20, r24
     70a:	c5 01       	movw	r24, r10
     70c:	b4 01       	movw	r22, r8
     70e:	a4 d4       	rcall	.+2376   	; 0x1058 <__addsf3>
     710:	73 d5       	rcall	.+2790   	; 0x11f8 <__fixsfsi>
     712:	60 93 d0 03 	sts	0x03D0, r22
     716:	02 c0       	rjmp	.+4      	; 0x71c <__vector_15+0xc8>
     718:	10 92 d0 03 	sts	0x03D0, r1
     71c:	20 91 0e 02 	lds	r18, 0x020E
     720:	30 91 0f 02 	lds	r19, 0x020F
     724:	40 91 10 02 	lds	r20, 0x0210
     728:	50 91 11 02 	lds	r21, 0x0211
     72c:	c7 01       	movw	r24, r14
     72e:	b6 01       	movw	r22, r12
     730:	4a d6       	rcall	.+3220   	; 0x13c6 <__mulsf3>
     732:	6b 01       	movw	r12, r22
     734:	7c 01       	movw	r14, r24
     736:	60 91 d0 03 	lds	r22, 0x03D0
     73a:	77 27       	eor	r23, r23
     73c:	67 fd       	sbrc	r22, 7
     73e:	70 95       	com	r23
     740:	87 2f       	mov	r24, r23
     742:	97 2f       	mov	r25, r23
     744:	8c d5       	rcall	.+2840   	; 0x125e <__floatsisf>
     746:	20 91 0a 02 	lds	r18, 0x020A
     74a:	30 91 0b 02 	lds	r19, 0x020B
     74e:	40 91 0c 02 	lds	r20, 0x020C
     752:	50 91 0d 02 	lds	r21, 0x020D
     756:	37 d6       	rcall	.+3182   	; 0x13c6 <__mulsf3>
     758:	9b 01       	movw	r18, r22
     75a:	ac 01       	movw	r20, r24
     75c:	c7 01       	movw	r24, r14
     75e:	b6 01       	movw	r22, r12
     760:	7b d4       	rcall	.+2294   	; 0x1058 <__addsf3>
     762:	4a d5       	rcall	.+2708   	; 0x11f8 <__fixsfsi>
     764:	6b 01       	movw	r12, r22
     766:	7c 01       	movw	r14, r24
     768:	cb 01       	movw	r24, r22
     76a:	d0 93 cf 03 	sts	0x03CF, r29
     76e:	c0 93 ce 03 	sts	0x03CE, r28
     772:	99 23       	and	r25, r25
     774:	6c f4       	brge	.+26     	; 0x790 <__vector_15+0x13c>
     776:	10 92 cd 03 	sts	0x03CD, r1
     77a:	10 92 cc 03 	sts	0x03CC, r1
     77e:	6b 36       	cpi	r22, 0x6B	; 107
     780:	2f ef       	ldi	r18, 0xFF	; 255
     782:	72 07       	cpc	r23, r18
     784:	8c f0       	brlt	.+34     	; 0x7a8 <__vector_15+0x154>
     786:	88 27       	eor	r24, r24
     788:	99 27       	eor	r25, r25
     78a:	8c 19       	sub	r24, r12
     78c:	9d 09       	sbc	r25, r13
     78e:	10 c0       	rjmp	.+32     	; 0x7b0 <__vector_15+0x15c>
     790:	21 e0       	ldi	r18, 0x01	; 1
     792:	30 e0       	ldi	r19, 0x00	; 0
     794:	30 93 cd 03 	sts	0x03CD, r19
     798:	20 93 cc 03 	sts	0x03CC, r18
     79c:	66 39       	cpi	r22, 0x96	; 150
     79e:	71 05       	cpc	r23, r1
     7a0:	34 f0       	brlt	.+12     	; 0x7ae <__vector_15+0x15a>
     7a2:	86 e9       	ldi	r24, 0x96	; 150
     7a4:	90 e0       	ldi	r25, 0x00	; 0
     7a6:	04 c0       	rjmp	.+8      	; 0x7b0 <__vector_15+0x15c>
     7a8:	86 e9       	ldi	r24, 0x96	; 150
     7aa:	90 e0       	ldi	r25, 0x00	; 0
     7ac:	01 c0       	rjmp	.+2      	; 0x7b0 <__vector_15+0x15c>
     7ae:	c6 01       	movw	r24, r12
     7b0:	60 91 cc 03 	lds	r22, 0x03CC
     7b4:	70 91 cd 03 	lds	r23, 0x03CD
     7b8:	f5 de       	rcall	.-534    	; 0x5a4 <MOTOR_write_speed>
     7ba:	20 91 d0 03 	lds	r18, 0x03D0
     7be:	82 2f       	mov	r24, r18
     7c0:	99 27       	eor	r25, r25
     7c2:	87 fd       	sbrc	r24, 7
     7c4:	90 95       	com	r25
     7c6:	9f 93       	push	r25
     7c8:	2f 93       	push	r18
     7ca:	df 92       	push	r13
     7cc:	cf 92       	push	r12
     7ce:	df 93       	push	r29
     7d0:	cf 93       	push	r28
     7d2:	8e ec       	ldi	r24, 0xCE	; 206
     7d4:	92 e0       	ldi	r25, 0x02	; 2
     7d6:	9f 93       	push	r25
     7d8:	8f 93       	push	r24
     7da:	f6 d7       	rcall	.+4076   	; 0x17c8 <printf>
     7dc:	c6 01       	movw	r24, r12
     7de:	f1 de       	rcall	.-542    	; 0x5c2 <MOTOR_write_pos>
     7e0:	8d b7       	in	r24, 0x3d	; 61
     7e2:	9e b7       	in	r25, 0x3e	; 62
     7e4:	08 96       	adiw	r24, 0x08	; 8
     7e6:	0f b6       	in	r0, 0x3f	; 63
     7e8:	f8 94       	cli
     7ea:	9e bf       	out	0x3e, r25	; 62
     7ec:	0f be       	out	0x3f, r0	; 63
     7ee:	8d bf       	out	0x3d, r24	; 61
     7f0:	ff 91       	pop	r31
     7f2:	ef 91       	pop	r30
     7f4:	df 91       	pop	r29
     7f6:	cf 91       	pop	r28
     7f8:	bf 91       	pop	r27
     7fa:	af 91       	pop	r26
     7fc:	9f 91       	pop	r25
     7fe:	8f 91       	pop	r24
     800:	7f 91       	pop	r23
     802:	6f 91       	pop	r22
     804:	5f 91       	pop	r21
     806:	4f 91       	pop	r20
     808:	3f 91       	pop	r19
     80a:	2f 91       	pop	r18
     80c:	1f 91       	pop	r17
     80e:	ff 90       	pop	r15
     810:	ef 90       	pop	r14
     812:	df 90       	pop	r13
     814:	cf 90       	pop	r12
     816:	bf 90       	pop	r11
     818:	af 90       	pop	r10
     81a:	9f 90       	pop	r9
     81c:	8f 90       	pop	r8
     81e:	0f 90       	pop	r0
     820:	0b be       	out	0x3b, r0	; 59
     822:	0f 90       	pop	r0
     824:	0f be       	out	0x3f, r0	; 63
     826:	0f 90       	pop	r0
     828:	1f 90       	pop	r1
     82a:	18 95       	reti

0000082c <PID_init>:
     82c:	cf 93       	push	r28
     82e:	df 93       	push	r29
     830:	f8 94       	cli
     832:	b0 dd       	rcall	.-1184   	; 0x394 <DAC_init>
     834:	8d e0       	ldi	r24, 0x0D	; 13
     836:	93 e0       	ldi	r25, 0x03	; 3
     838:	9f 93       	push	r25
     83a:	8f 93       	push	r24
     83c:	c5 d7       	rcall	.+3978   	; 0x17c8 <printf>
     83e:	61 e0       	ldi	r22, 0x01	; 1
     840:	8f e7       	ldi	r24, 0x7F	; 127
     842:	b0 de       	rcall	.-672    	; 0x5a4 <MOTOR_write_speed>
     844:	2f ef       	ldi	r18, 0xFF	; 255
     846:	8b e4       	ldi	r24, 0x4B	; 75
     848:	9d e1       	ldi	r25, 0x1D	; 29
     84a:	21 50       	subi	r18, 0x01	; 1
     84c:	80 40       	sbci	r24, 0x00	; 0
     84e:	90 40       	sbci	r25, 0x00	; 0
     850:	e1 f7       	brne	.-8      	; 0x84a <PID_init+0x1e>
     852:	00 c0       	rjmp	.+0      	; 0x854 <PID_init+0x28>
     854:	00 00       	nop
     856:	61 e0       	ldi	r22, 0x01	; 1
     858:	80 e0       	ldi	r24, 0x00	; 0
     85a:	a4 de       	rcall	.-696    	; 0x5a4 <MOTOR_write_speed>
     85c:	86 de       	rcall	.-756    	; 0x56a <MOTOR_read>
     85e:	9f 93       	push	r25
     860:	8f 93       	push	r24
     862:	88 e1       	ldi	r24, 0x18	; 24
     864:	93 e0       	ldi	r25, 0x03	; 3
     866:	9f 93       	push	r25
     868:	8f 93       	push	r24
     86a:	ae d7       	rcall	.+3932   	; 0x17c8 <printf>
     86c:	2f ef       	ldi	r18, 0xFF	; 255
     86e:	89 ef       	ldi	r24, 0xF9	; 249
     870:	90 e0       	ldi	r25, 0x00	; 0
     872:	21 50       	subi	r18, 0x01	; 1
     874:	80 40       	sbci	r24, 0x00	; 0
     876:	90 40       	sbci	r25, 0x00	; 0
     878:	e1 f7       	brne	.-8      	; 0x872 <PID_init+0x46>
     87a:	00 c0       	rjmp	.+0      	; 0x87c <PID_init+0x50>
     87c:	00 00       	nop
     87e:	8d e2       	ldi	r24, 0x2D	; 45
     880:	93 e0       	ldi	r25, 0x03	; 3
     882:	9f 93       	push	r25
     884:	8f 93       	push	r24
     886:	a0 d7       	rcall	.+3904   	; 0x17c8 <printf>
     888:	e2 e0       	ldi	r30, 0x02	; 2
     88a:	f1 e0       	ldi	r31, 0x01	; 1
     88c:	80 81       	ld	r24, Z
     88e:	8f 7b       	andi	r24, 0xBF	; 191
     890:	80 83       	st	Z, r24
     892:	2f ef       	ldi	r18, 0xFF	; 255
     894:	89 ef       	ldi	r24, 0xF9	; 249
     896:	90 e0       	ldi	r25, 0x00	; 0
     898:	21 50       	subi	r18, 0x01	; 1
     89a:	80 40       	sbci	r24, 0x00	; 0
     89c:	90 40       	sbci	r25, 0x00	; 0
     89e:	e1 f7       	brne	.-8      	; 0x898 <PID_init+0x6c>
     8a0:	00 c0       	rjmp	.+0      	; 0x8a2 <PID_init+0x76>
     8a2:	00 00       	nop
     8a4:	80 81       	ld	r24, Z
     8a6:	80 64       	ori	r24, 0x40	; 64
     8a8:	80 83       	st	Z, r24
     8aa:	5f de       	rcall	.-834    	; 0x56a <MOTOR_read>
     8ac:	90 93 d2 03 	sts	0x03D2, r25
     8b0:	80 93 d1 03 	sts	0x03D1, r24
     8b4:	5a de       	rcall	.-844    	; 0x56a <MOTOR_read>
     8b6:	9f 93       	push	r25
     8b8:	8f 93       	push	r24
     8ba:	89 e3       	ldi	r24, 0x39	; 57
     8bc:	93 e0       	ldi	r25, 0x03	; 3
     8be:	9f 93       	push	r25
     8c0:	8f 93       	push	r24
     8c2:	82 d7       	rcall	.+3844   	; 0x17c8 <printf>
     8c4:	2f ef       	ldi	r18, 0xFF	; 255
     8c6:	83 ed       	ldi	r24, 0xD3	; 211
     8c8:	90 e3       	ldi	r25, 0x30	; 48
     8ca:	21 50       	subi	r18, 0x01	; 1
     8cc:	80 40       	sbci	r24, 0x00	; 0
     8ce:	90 40       	sbci	r25, 0x00	; 0
     8d0:	e1 f7       	brne	.-8      	; 0x8ca <PID_init+0x9e>
     8d2:	00 c0       	rjmp	.+0      	; 0x8d4 <PID_init+0xa8>
     8d4:	00 00       	nop
     8d6:	60 e0       	ldi	r22, 0x00	; 0
     8d8:	8f e7       	ldi	r24, 0x7F	; 127
     8da:	64 de       	rcall	.-824    	; 0x5a4 <MOTOR_write_speed>
     8dc:	2f ef       	ldi	r18, 0xFF	; 255
     8de:	8b e4       	ldi	r24, 0x4B	; 75
     8e0:	9d e1       	ldi	r25, 0x1D	; 29
     8e2:	21 50       	subi	r18, 0x01	; 1
     8e4:	80 40       	sbci	r24, 0x00	; 0
     8e6:	90 40       	sbci	r25, 0x00	; 0
     8e8:	e1 f7       	brne	.-8      	; 0x8e2 <PID_init+0xb6>
     8ea:	00 c0       	rjmp	.+0      	; 0x8ec <PID_init+0xc0>
     8ec:	00 00       	nop
     8ee:	60 e0       	ldi	r22, 0x00	; 0
     8f0:	80 e0       	ldi	r24, 0x00	; 0
     8f2:	58 de       	rcall	.-848    	; 0x5a4 <MOTOR_write_speed>
     8f4:	3a de       	rcall	.-908    	; 0x56a <MOTOR_read>
     8f6:	9f 93       	push	r25
     8f8:	8f 93       	push	r24
     8fa:	89 e4       	ldi	r24, 0x49	; 73
     8fc:	93 e0       	ldi	r25, 0x03	; 3
     8fe:	9f 93       	push	r25
     900:	8f 93       	push	r24
     902:	62 d7       	rcall	.+3780   	; 0x17c8 <printf>
     904:	32 de       	rcall	.-924    	; 0x56a <MOTOR_read>
     906:	90 93 d4 03 	sts	0x03D4, r25
     90a:	80 93 d3 03 	sts	0x03D3, r24
     90e:	2f ef       	ldi	r18, 0xFF	; 255
     910:	87 ea       	ldi	r24, 0xA7	; 167
     912:	91 e6       	ldi	r25, 0x61	; 97
     914:	21 50       	subi	r18, 0x01	; 1
     916:	80 40       	sbci	r24, 0x00	; 0
     918:	90 40       	sbci	r25, 0x00	; 0
     91a:	e1 f7       	brne	.-8      	; 0x914 <PID_init+0xe8>
     91c:	00 c0       	rjmp	.+0      	; 0x91e <PID_init+0xf2>
     91e:	00 00       	nop
     920:	20 91 d1 03 	lds	r18, 0x03D1
     924:	cf ef       	ldi	r28, 0xFF	; 255
     926:	d0 e0       	ldi	r29, 0x00	; 0
     928:	60 91 d3 03 	lds	r22, 0x03D3
     92c:	70 91 d4 03 	lds	r23, 0x03D4
     930:	ce 01       	movw	r24, r28
     932:	ac d5       	rcall	.+2904   	; 0x148c <__divmodhi4>
     934:	26 03       	mulsu	r18, r22
     936:	c0 01       	movw	r24, r0
     938:	27 9f       	mul	r18, r23
     93a:	90 0d       	add	r25, r0
     93c:	11 24       	eor	r1, r1
     93e:	99 27       	eor	r25, r25
     940:	9f 93       	push	r25
     942:	8f 93       	push	r24
     944:	87 e5       	ldi	r24, 0x57	; 87
     946:	93 e0       	ldi	r25, 0x03	; 3
     948:	9f 93       	push	r25
     94a:	8f 93       	push	r24
     94c:	3d d7       	rcall	.+3706   	; 0x17c8 <printf>
     94e:	20 91 d3 03 	lds	r18, 0x03D3
     952:	70 91 d4 03 	lds	r23, 0x03D4
     956:	ce 01       	movw	r24, r28
     958:	62 2f       	mov	r22, r18
     95a:	98 d5       	rcall	.+2864   	; 0x148c <__divmodhi4>
     95c:	26 03       	mulsu	r18, r22
     95e:	c0 01       	movw	r24, r0
     960:	27 9f       	mul	r18, r23
     962:	90 0d       	add	r25, r0
     964:	11 24       	eor	r1, r1
     966:	99 27       	eor	r25, r25
     968:	9f 93       	push	r25
     96a:	8f 93       	push	r24
     96c:	80 e7       	ldi	r24, 0x70	; 112
     96e:	93 e0       	ldi	r25, 0x03	; 3
     970:	9f 93       	push	r25
     972:	8f 93       	push	r24
     974:	29 d7       	rcall	.+3666   	; 0x17c8 <printf>
     976:	20 91 d3 03 	lds	r18, 0x03D3
     97a:	30 91 d4 03 	lds	r19, 0x03D4
     97e:	33 23       	and	r19, r19
     980:	1c f4       	brge	.+6      	; 0x988 <PID_init+0x15c>
     982:	31 95       	neg	r19
     984:	21 95       	neg	r18
     986:	31 09       	sbc	r19, r1
     988:	80 91 d1 03 	lds	r24, 0x03D1
     98c:	90 91 d2 03 	lds	r25, 0x03D2
     990:	99 23       	and	r25, r25
     992:	1c f4       	brge	.+6      	; 0x99a <PID_init+0x16e>
     994:	91 95       	neg	r25
     996:	81 95       	neg	r24
     998:	91 09       	sbc	r25, r1
     99a:	82 0f       	add	r24, r18
     99c:	93 1f       	adc	r25, r19
     99e:	6f ef       	ldi	r22, 0xFF	; 255
     9a0:	70 e0       	ldi	r23, 0x00	; 0
     9a2:	74 d5       	rcall	.+2792   	; 0x148c <__divmodhi4>
     9a4:	60 93 cb 03 	sts	0x03CB, r22
     9a8:	81 e0       	ldi	r24, 0x01	; 1
     9aa:	80 93 70 00 	sts	0x0070, r24
     9ae:	87 e0       	ldi	r24, 0x07	; 7
     9b0:	80 93 b1 00 	sts	0x00B1, r24
     9b4:	8b e8       	ldi	r24, 0x8B	; 139
     9b6:	93 e0       	ldi	r25, 0x03	; 3
     9b8:	9f 93       	push	r25
     9ba:	8f 93       	push	r24
     9bc:	05 d7       	rcall	.+3594   	; 0x17c8 <printf>
     9be:	78 94       	sei
     9c0:	8d b7       	in	r24, 0x3d	; 61
     9c2:	9e b7       	in	r25, 0x3e	; 62
     9c4:	4a 96       	adiw	r24, 0x1a	; 26
     9c6:	0f b6       	in	r0, 0x3f	; 63
     9c8:	f8 94       	cli
     9ca:	9e bf       	out	0x3e, r25	; 62
     9cc:	0f be       	out	0x3f, r0	; 63
     9ce:	8d bf       	out	0x3d, r24	; 61
     9d0:	df 91       	pop	r29
     9d2:	cf 91       	pop	r28
     9d4:	08 95       	ret

000009d6 <PID_update_ref>:

void PID_update_ref(int16_t pos){
	ref_position = pos;
     9d6:	90 93 ca 03 	sts	0x03CA, r25
     9da:	80 93 c9 03 	sts	0x03C9, r24
     9de:	08 95       	ret

000009e0 <PID_scale>:
}

uint8_t PID_scale(int8_t encoder_val) {
     9e0:	28 2f       	mov	r18, r24
	double val = (encoder_val *(255/rot_max));
     9e2:	60 91 d3 03 	lds	r22, 0x03D3
     9e6:	70 91 d4 03 	lds	r23, 0x03D4
     9ea:	8f ef       	ldi	r24, 0xFF	; 255
     9ec:	90 e0       	ldi	r25, 0x00	; 0
     9ee:	4e d5       	rcall	.+2716   	; 0x148c <__divmodhi4>
	return val;
}
     9f0:	26 9f       	mul	r18, r22
     9f2:	80 2d       	mov	r24, r0
     9f4:	11 24       	eor	r1, r1
     9f6:	08 95       	ret

000009f8 <PID_control>:


int16_t PID_control(can_message_t msg) {
     9f8:	8f 92       	push	r8
     9fa:	9f 92       	push	r9
     9fc:	af 92       	push	r10
     9fe:	bf 92       	push	r11
     a00:	cf 92       	push	r12
     a02:	df 92       	push	r13
     a04:	ef 92       	push	r14
     a06:	ff 92       	push	r15
     a08:	0f 93       	push	r16
     a0a:	1f 93       	push	r17
     a0c:	cf 93       	push	r28
     a0e:	df 93       	push	r29
     a10:	cd b7       	in	r28, 0x3d	; 61
     a12:	de b7       	in	r29, 0x3e	; 62
     a14:	2b 97       	sbiw	r28, 0x0b	; 11
     a16:	0f b6       	in	r0, 0x3f	; 63
     a18:	f8 94       	cli
     a1a:	de bf       	out	0x3e, r29	; 62
     a1c:	0f be       	out	0x3f, r0	; 63
     a1e:	cd bf       	out	0x3d, r28	; 61
     a20:	3e 83       	std	Y+6, r19	; 0x06
	 dt = TIMER_get_time(); //OBS m vre en annen timer enn highscore
     a22:	82 d1       	rcall	.+772    	; 0xd28 <TIMER_get_time>
     a24:	bc 01       	movw	r22, r24
     a26:	88 27       	eor	r24, r24
     a28:	77 fd       	sbrc	r23, 7
     a2a:	80 95       	com	r24
     a2c:	98 2f       	mov	r25, r24
     a2e:	17 d4       	rcall	.+2094   	; 0x125e <__floatsisf>
     a30:	60 93 06 02 	sts	0x0206, r22
     a34:	70 93 07 02 	sts	0x0207, r23
     a38:	80 93 08 02 	sts	0x0208, r24
     a3c:	90 93 09 02 	sts	0x0209, r25
	int16_t setpoint = (msg.data[2]);
     a40:	0e 81       	ldd	r16, Y+6	; 0x06
     a42:	10 e0       	ldi	r17, 0x00	; 0
	//int8_t encoder_val = PID_scale(MOTOR_read());
	int16_t encoder_val = PID_scale(MOTOR_read()); //value betweern 0 - 255
     a44:	92 dd       	rcall	.-1244   	; 0x56a <MOTOR_read>
     a46:	48 2f       	mov	r20, r24
void PID_update_ref(int16_t pos){
	ref_position = pos;
}

uint8_t PID_scale(int8_t encoder_val) {
	double val = (encoder_val *(255/rot_max));
     a48:	60 91 d3 03 	lds	r22, 0x03D3
     a4c:	70 91 d4 03 	lds	r23, 0x03D4
     a50:	8f ef       	ldi	r24, 0xFF	; 255
     a52:	90 e0       	ldi	r25, 0x00	; 0
     a54:	1b d5       	rcall	.+2614   	; 0x148c <__divmodhi4>
     a56:	46 03       	mulsu	r20, r22
     a58:	90 01       	movw	r18, r0
     a5a:	47 9f       	mul	r20, r23
     a5c:	30 0d       	add	r19, r0
     a5e:	11 24       	eor	r1, r1
	 dt = TIMER_get_time(); //OBS m vre en annen timer enn highscore
	int16_t setpoint = (msg.data[2]);
	//int8_t encoder_val = PID_scale(MOTOR_read());
	int16_t encoder_val = PID_scale(MOTOR_read()); //value betweern 0 - 255
	
	int16_t current_error = setpoint - encoder_val;
     a60:	02 1b       	sub	r16, r18
     a62:	11 09       	sbc	r17, r1
	
	error_integrated = current_error*dt + error_integrated;
     a64:	b8 01       	movw	r22, r16
     a66:	88 27       	eor	r24, r24
     a68:	77 fd       	sbrc	r23, 7
     a6a:	80 95       	com	r24
     a6c:	98 2f       	mov	r25, r24
     a6e:	f7 d3       	rcall	.+2030   	; 0x125e <__floatsisf>
     a70:	6b 01       	movw	r12, r22
     a72:	7c 01       	movw	r14, r24
     a74:	20 91 06 02 	lds	r18, 0x0206
     a78:	30 91 07 02 	lds	r19, 0x0207
     a7c:	40 91 08 02 	lds	r20, 0x0208
     a80:	50 91 09 02 	lds	r21, 0x0209
     a84:	a0 d4       	rcall	.+2368   	; 0x13c6 <__mulsf3>
     a86:	4b 01       	movw	r8, r22
     a88:	5c 01       	movw	r10, r24
     a8a:	60 91 d0 03 	lds	r22, 0x03D0
     a8e:	77 27       	eor	r23, r23
     a90:	67 fd       	sbrc	r22, 7
     a92:	70 95       	com	r23
     a94:	87 2f       	mov	r24, r23
     a96:	97 2f       	mov	r25, r23
     a98:	e2 d3       	rcall	.+1988   	; 0x125e <__floatsisf>
     a9a:	9b 01       	movw	r18, r22
     a9c:	ac 01       	movw	r20, r24
     a9e:	c5 01       	movw	r24, r10
     aa0:	b4 01       	movw	r22, r8
     aa2:	da d2       	rcall	.+1460   	; 0x1058 <__addsf3>
     aa4:	a9 d3       	rcall	.+1874   	; 0x11f8 <__fixsfsi>
     aa6:	b6 2e       	mov	r11, r22
     aa8:	60 93 d0 03 	sts	0x03D0, r22
	
	int16_t control_output = Kp*current_error + Ki*error_integrated;
     aac:	20 91 0e 02 	lds	r18, 0x020E
     ab0:	30 91 0f 02 	lds	r19, 0x020F
     ab4:	40 91 10 02 	lds	r20, 0x0210
     ab8:	50 91 11 02 	lds	r21, 0x0211
     abc:	c7 01       	movw	r24, r14
     abe:	b6 01       	movw	r22, r12
     ac0:	82 d4       	rcall	.+2308   	; 0x13c6 <__mulsf3>
     ac2:	6b 01       	movw	r12, r22
     ac4:	7c 01       	movw	r14, r24
     ac6:	6b 2d       	mov	r22, r11
     ac8:	77 27       	eor	r23, r23
     aca:	67 fd       	sbrc	r22, 7
     acc:	70 95       	com	r23
     ace:	87 2f       	mov	r24, r23
     ad0:	97 2f       	mov	r25, r23
     ad2:	c5 d3       	rcall	.+1930   	; 0x125e <__floatsisf>
     ad4:	20 91 0a 02 	lds	r18, 0x020A
     ad8:	30 91 0b 02 	lds	r19, 0x020B
     adc:	40 91 0c 02 	lds	r20, 0x020C
     ae0:	50 91 0d 02 	lds	r21, 0x020D
     ae4:	70 d4       	rcall	.+2272   	; 0x13c6 <__mulsf3>
     ae6:	9b 01       	movw	r18, r22
     ae8:	ac 01       	movw	r20, r24
     aea:	c7 01       	movw	r24, r14
     aec:	b6 01       	movw	r22, r12
     aee:	b4 d2       	rcall	.+1384   	; 0x1058 <__addsf3>
     af0:	83 d3       	rcall	.+1798   	; 0x11f8 <__fixsfsi>
	
	prev_error= current_error;
     af2:	10 93 cf 03 	sts	0x03CF, r17
     af6:	00 93 ce 03 	sts	0x03CE, r16
     afa:	77 23       	and	r23, r23
     afc:	14 f4       	brge	.+4      	; 0xb02 <PID_control+0x10a>
     afe:	60 e0       	ldi	r22, 0x00	; 0
     b00:	70 e0       	ldi	r23, 0x00	; 0
     b02:	7b 01       	movw	r14, r22
     b04:	6f 3f       	cpi	r22, 0xFF	; 255
     b06:	71 05       	cpc	r23, r1
     b08:	21 f0       	breq	.+8      	; 0xb12 <PID_control+0x11a>
     b0a:	1c f0       	brlt	.+6      	; 0xb12 <PID_control+0x11a>
     b0c:	ee 24       	eor	r14, r14
     b0e:	ea 94       	dec	r14
     b10:	f1 2c       	mov	r15, r1
		control_output = 255;
	}
	else if (control_output < 0) {
		control_output = 0;
	} 
	printf("current_error = %d\n control output = %d\n error intgrated = %d\n",current_error,control_output,error_integrated);
     b12:	8b 2d       	mov	r24, r11
     b14:	99 27       	eor	r25, r25
     b16:	87 fd       	sbrc	r24, 7
     b18:	90 95       	com	r25
     b1a:	9f 93       	push	r25
     b1c:	bf 92       	push	r11
     b1e:	ff 92       	push	r15
     b20:	ef 92       	push	r14
     b22:	1f 93       	push	r17
     b24:	0f 93       	push	r16
     b26:	8e ec       	ldi	r24, 0xCE	; 206
     b28:	92 e0       	ldi	r25, 0x02	; 2
     b2a:	9f 93       	push	r25
     b2c:	8f 93       	push	r24
     b2e:	4c d6       	rcall	.+3224   	; 0x17c8 <printf>
	return control_output;
     b30:	0f b6       	in	r0, 0x3f	; 63
     b32:	f8 94       	cli
     b34:	de bf       	out	0x3e, r29	; 62
     b36:	0f be       	out	0x3f, r0	; 63
     b38:	cd bf       	out	0x3d, r28	; 61
	TIMER_start();
}
     b3a:	c7 01       	movw	r24, r14
     b3c:	2b 96       	adiw	r28, 0x0b	; 11
     b3e:	0f b6       	in	r0, 0x3f	; 63
     b40:	f8 94       	cli
     b42:	de bf       	out	0x3e, r29	; 62
     b44:	0f be       	out	0x3f, r0	; 63
     b46:	cd bf       	out	0x3d, r28	; 61
     b48:	df 91       	pop	r29
     b4a:	cf 91       	pop	r28
     b4c:	1f 91       	pop	r17
     b4e:	0f 91       	pop	r16
     b50:	ff 90       	pop	r15
     b52:	ef 90       	pop	r14
     b54:	df 90       	pop	r13
     b56:	cf 90       	pop	r12
     b58:	bf 90       	pop	r11
     b5a:	af 90       	pop	r10
     b5c:	9f 90       	pop	r9
     b5e:	8f 90       	pop	r8
     b60:	08 95       	ret

00000b62 <PWM_init>:

void PWM_init(void) { 
	
	
	//Enable fast mode
	TCCR1A &= ~(1<<WGM10);	
     b62:	a0 e8       	ldi	r26, 0x80	; 128
     b64:	b0 e0       	ldi	r27, 0x00	; 0
     b66:	8c 91       	ld	r24, X
     b68:	8e 7f       	andi	r24, 0xFE	; 254
     b6a:	8c 93       	st	X, r24
	TCCR1A |= (1<<WGM11);
     b6c:	8c 91       	ld	r24, X
     b6e:	82 60       	ori	r24, 0x02	; 2
     b70:	8c 93       	st	X, r24
	TCCR1B |= (1<<WGM12);
     b72:	e1 e8       	ldi	r30, 0x81	; 129
     b74:	f0 e0       	ldi	r31, 0x00	; 0
     b76:	80 81       	ld	r24, Z
     b78:	88 60       	ori	r24, 0x08	; 8
     b7a:	80 83       	st	Z, r24
	TCCR1B |= (1<<WGM13);		
     b7c:	80 81       	ld	r24, Z
     b7e:	80 61       	ori	r24, 0x10	; 16
     b80:	80 83       	st	Z, r24
	
	//Compare Output Mode: Non-inverting
	TCCR1A |= (1<<COM1A1);			
     b82:	8c 91       	ld	r24, X
     b84:	80 68       	ori	r24, 0x80	; 128
     b86:	8c 93       	st	X, r24
	
	
	//Prescaler: clk/1024
	TCCR1B |= (1<<CS12);
     b88:	80 81       	ld	r24, Z
     b8a:	84 60       	ori	r24, 0x04	; 4
     b8c:	80 83       	st	Z, r24
	TCCR1B &= ~(1<<CS11);
     b8e:	80 81       	ld	r24, Z
     b90:	8d 7f       	andi	r24, 0xFD	; 253
     b92:	80 83       	st	Z, r24
	TCCR1B |= (1<<CS10);
     b94:	80 81       	ld	r24, Z
     b96:	81 60       	ori	r24, 0x01	; 1
     b98:	80 83       	st	Z, r24

	//Top value = F_CPU/(N*(1/min_period)) , N=1024
	ICR1 = 312;											// 312 implies 20 ms = T
     b9a:	88 e3       	ldi	r24, 0x38	; 56
     b9c:	91 e0       	ldi	r25, 0x01	; 1
     b9e:	90 93 87 00 	sts	0x0087, r25
     ba2:	80 93 86 00 	sts	0x0086, r24
	OCR1A = PWM_mid;									// The duty cycle is set here (15.6-32.1 implies 1ms-2ms)
     ba6:	85 e1       	ldi	r24, 0x15	; 21
     ba8:	90 e0       	ldi	r25, 0x00	; 0
     baa:	90 93 89 00 	sts	0x0089, r25
     bae:	80 93 88 00 	sts	0x0088, r24
	
	
	//Setting pin 11 (PB5) to output
	DDRB |= (1<<PB5);
     bb2:	25 9a       	sbi	0x04, 5	; 4
     bb4:	08 95       	ret

00000bb6 <PWM_get_duty_cycle>:
	
}



float PWM_get_duty_cycle(can_message_t msg) {
     bb6:	ef 92       	push	r14
     bb8:	ff 92       	push	r15
     bba:	0f 93       	push	r16
     bbc:	1f 93       	push	r17
     bbe:	cf 93       	push	r28
     bc0:	df 93       	push	r29
     bc2:	cd b7       	in	r28, 0x3d	; 61
     bc4:	de b7       	in	r29, 0x3e	; 62
     bc6:	2b 97       	sbiw	r28, 0x0b	; 11
     bc8:	0f b6       	in	r0, 0x3f	; 63
     bca:	f8 94       	cli
     bcc:	de bf       	out	0x3e, r29	; 62
     bce:	0f be       	out	0x3f, r0	; 63
     bd0:	cd bf       	out	0x3d, r28	; 61
     bd2:	1c 83       	std	Y+4, r17	; 0x04
	
	
	//printf("MCP2515_read(MCP_CANINTF) & 1 = %d\n\n", MCP2515_read(MCP_CANINTF) & 1);
	//if(MCP2515_read(MCP_CANINTF) & 1){		printf("IN GET DC:\n");
		//CAN_print_message(msg);
		printf("\n\n\n");
     bd4:	88 e8       	ldi	r24, 0x88	; 136
     bd6:	93 e0       	ldi	r25, 0x03	; 3
     bd8:	08 d6       	rcall	.+3088   	; 0x17ea <puts>
		MCP2515_bit_modify(MCP_CANINTF,0x1,0x1);	
     bda:	41 e0       	ldi	r20, 0x01	; 1
     bdc:	61 e0       	ldi	r22, 0x01	; 1
     bde:	8c e2       	ldi	r24, 0x2C	; 44
     be0:	6b dc       	rcall	.-1834   	; 0x4b8 <MCP2515_bit_modify>
	//}
	double x_pos = msg.data[0];
     be2:	6c 81       	ldd	r22, Y+4	; 0x04
     be4:	70 e0       	ldi	r23, 0x00	; 0
     be6:	80 e0       	ldi	r24, 0x00	; 0
     be8:	90 e0       	ldi	r25, 0x00	; 0
     bea:	37 d3       	rcall	.+1646   	; 0x125a <__floatunsisf>
	
	return (x_pos/255)*(PWM_max-PWM_min) + PWM_min;
     bec:	20 e0       	ldi	r18, 0x00	; 0
     bee:	30 e0       	ldi	r19, 0x00	; 0
     bf0:	4f e7       	ldi	r20, 0x7F	; 127
     bf2:	53 e4       	ldi	r21, 0x43	; 67
     bf4:	99 d2       	rcall	.+1330   	; 0x1128 <__divsf3>
     bf6:	23 e3       	ldi	r18, 0x33	; 51
     bf8:	33 e3       	ldi	r19, 0x33	; 51
     bfa:	43 e4       	ldi	r20, 0x43	; 67
     bfc:	51 e4       	ldi	r21, 0x41	; 65
     bfe:	e3 d3       	rcall	.+1990   	; 0x13c6 <__mulsf3>
     c00:	2a e9       	ldi	r18, 0x9A	; 154
     c02:	39 e9       	ldi	r19, 0x99	; 153
     c04:	49 e7       	ldi	r20, 0x79	; 121
     c06:	51 e4       	ldi	r21, 0x41	; 65
     c08:	27 d2       	rcall	.+1102   	; 0x1058 <__addsf3>
     c0a:	2a e9       	ldi	r18, 0x9A	; 154
     c0c:	39 e9       	ldi	r19, 0x99	; 153
     c0e:	49 ed       	ldi	r20, 0xD9	; 217
     c10:	5f e3       	ldi	r21, 0x3F	; 63
     c12:	21 d2       	rcall	.+1090   	; 0x1056 <__subsf3>
	
}
     c14:	2b 96       	adiw	r28, 0x0b	; 11
     c16:	0f b6       	in	r0, 0x3f	; 63
     c18:	f8 94       	cli
     c1a:	de bf       	out	0x3e, r29	; 62
     c1c:	0f be       	out	0x3f, r0	; 63
     c1e:	cd bf       	out	0x3d, r28	; 61
     c20:	df 91       	pop	r29
     c22:	cf 91       	pop	r28
     c24:	1f 91       	pop	r17
     c26:	0f 91       	pop	r16
     c28:	ff 90       	pop	r15
     c2a:	ef 90       	pop	r14
     c2c:	08 95       	ret

00000c2e <PWM_set_duty_cycle>:


void PWM_set_duty_cycle(float val) {
     c2e:	cf 92       	push	r12
     c30:	df 92       	push	r13
     c32:	ef 92       	push	r14
     c34:	ff 92       	push	r15
     c36:	6b 01       	movw	r12, r22
     c38:	7c 01       	movw	r14, r24

	if (val >= PWM_max) {
     c3a:	20 e0       	ldi	r18, 0x00	; 0
     c3c:	30 e0       	ldi	r19, 0x00	; 0
     c3e:	4c ee       	ldi	r20, 0xEC	; 236
     c40:	51 e4       	ldi	r21, 0x41	; 65
     c42:	bd d3       	rcall	.+1914   	; 0x13be <__gesf2>
     c44:	88 23       	and	r24, r24
     c46:	3c f0       	brlt	.+14     	; 0xc56 <PWM_set_duty_cycle+0x28>
		OCR1A = PWM_max;
     c48:	8d e1       	ldi	r24, 0x1D	; 29
     c4a:	90 e0       	ldi	r25, 0x00	; 0
     c4c:	90 93 89 00 	sts	0x0089, r25
     c50:	80 93 88 00 	sts	0x0088, r24
     c54:	18 c0       	rjmp	.+48     	; 0xc86 <PWM_set_duty_cycle+0x58>
	}
	else if (val <= PWM_min) {
     c56:	27 e6       	ldi	r18, 0x67	; 103
     c58:	36 e6       	ldi	r19, 0x66	; 102
     c5a:	4e e5       	ldi	r20, 0x5E	; 94
     c5c:	51 e4       	ldi	r21, 0x41	; 65
     c5e:	c7 01       	movw	r24, r14
     c60:	b6 01       	movw	r22, r12
     c62:	5e d2       	rcall	.+1212   	; 0x1120 <__cmpsf2>
     c64:	18 16       	cp	r1, r24
     c66:	3c f0       	brlt	.+14     	; 0xc76 <PWM_set_duty_cycle+0x48>
		OCR1A = PWM_min;
     c68:	8d e0       	ldi	r24, 0x0D	; 13
     c6a:	90 e0       	ldi	r25, 0x00	; 0
     c6c:	90 93 89 00 	sts	0x0089, r25
     c70:	80 93 88 00 	sts	0x0088, r24
     c74:	08 c0       	rjmp	.+16     	; 0xc86 <PWM_set_duty_cycle+0x58>
	}
	else {
		OCR1A = (uint8_t) val;	
     c76:	c7 01       	movw	r24, r14
     c78:	b6 01       	movw	r22, r12
     c7a:	c3 d2       	rcall	.+1414   	; 0x1202 <__fixunssfsi>
     c7c:	70 e0       	ldi	r23, 0x00	; 0
     c7e:	70 93 89 00 	sts	0x0089, r23
     c82:	60 93 88 00 	sts	0x0088, r22
	}
	
}
     c86:	ff 90       	pop	r15
     c88:	ef 90       	pop	r14
     c8a:	df 90       	pop	r13
     c8c:	cf 90       	pop	r12
     c8e:	08 95       	ret

00000c90 <SOLENOID_init>:
				
#include <avr/io.h>
#include "SOLENOID.h"
void SOLENOID_init(void){
	
	DDRB |= (1<<DDB4);	
     c90:	24 9a       	sbi	0x04, 4	; 4
     c92:	08 95       	ret

00000c94 <SOLENOID_disable>:
}


void SOLENOID_disable(){
	
		PORTB |= (1 << PB4);
     c94:	2c 9a       	sbi	0x05, 4	; 5
     c96:	08 95       	ret

00000c98 <SOLENOID_enable>:
		
}

void SOLENOID_enable(){
	
	PORTB &= ~(1 << PB4);
     c98:	2c 98       	cbi	0x05, 4	; 5
     c9a:	08 95       	ret

00000c9c <SPI_init>:

void SPI_init() {
	
	

	DDRB |= (1<<DDB1);						//SCK
     c9c:	21 9a       	sbi	0x04, 1	; 4
	DDRB |= (1<<DDB2);						//MOSI
     c9e:	22 9a       	sbi	0x04, 2	; 4
	DDRB |= (1<<DDB7);
     ca0:	27 9a       	sbi	0x04, 7	; 4
	DDRB |= (1<<DDB0);						//SS
     ca2:	20 9a       	sbi	0x04, 0	; 4
	DDRB &= ~(1<<DDB3);						//MISO
     ca4:	23 98       	cbi	0x04, 3	; 4
	
	SPCR |= (1<<SPE)|(1<<MSTR)|(1<<SPR0);					//Master mode enable;						//SPI Enable
     ca6:	8c b5       	in	r24, 0x2c	; 44
     ca8:	81 65       	ori	r24, 0x51	; 81
     caa:	8c bd       	out	0x2c, r24	; 44
     cac:	08 95       	ret

00000cae <SPI_send>:



void SPI_send(uint8_t message) {
	
	SPDR = message;							//Start transmission
     cae:	8e bd       	out	0x2e, r24	; 46
	//printf("SPI_send \n");
	
	while (!(SPSR & (1<<SPIF))){
     cb0:	0d b4       	in	r0, 0x2d	; 45
     cb2:	07 fe       	sbrs	r0, 7
     cb4:	fd cf       	rjmp	.-6      	; 0xcb0 <SPI_send+0x2>
		//printf("stuck\n");
	}			//Wait until transmission is complete
}
     cb6:	08 95       	ret

00000cb8 <SPI_read>:



uint8_t SPI_read() {
	
	SPI_send(0x01);							//Transmisson of dummy byte, to be able to read from slave
     cb8:	81 e0       	ldi	r24, 0x01	; 1
     cba:	f9 df       	rcall	.-14     	; 0xcae <SPI_send>
	
	//while (!(SPSR & (1<<SPIF))) {}			//Wait until transmission is complete
	
	return SPDR;							//All messages will end with the dummy byte????
     cbc:	8e b5       	in	r24, 0x2e	; 46
	
}
     cbe:	08 95       	ret

00000cc0 <SPI_enable_chipselect>:


void SPI_enable_chipselect(void) { // 1 --> enable
	PORTB &= ~(1<<PB7);
     cc0:	2f 98       	cbi	0x05, 7	; 5
     cc2:	08 95       	ret

00000cc4 <SPI_disable_chipselect>:
}



void SPI_disable_chipselect(void) { // 1 --> enable
	PORTB |= (1<<PB7);
     cc4:	2f 9a       	sbi	0x05, 7	; 5
     cc6:	08 95       	ret

00000cc8 <__vector_42>:
}

void TIMER_stop() {
	
	//Turning off clock source
	TCCR4B &= ~(1<<CS40) & ~(1 << CS41) & ~(1 << CS42);
     cc8:	1f 92       	push	r1
     cca:	0f 92       	push	r0
     ccc:	0f b6       	in	r0, 0x3f	; 63
     cce:	0f 92       	push	r0
     cd0:	11 24       	eor	r1, r1
     cd2:	8f 93       	push	r24
     cd4:	9f 93       	push	r25
     cd6:	80 91 d5 03 	lds	r24, 0x03D5
     cda:	90 91 d6 03 	lds	r25, 0x03D6
     cde:	01 96       	adiw	r24, 0x01	; 1
     ce0:	90 93 d6 03 	sts	0x03D6, r25
     ce4:	80 93 d5 03 	sts	0x03D5, r24
     ce8:	8f e9       	ldi	r24, 0x9F	; 159
     cea:	9f e0       	ldi	r25, 0x0F	; 15
     cec:	01 97       	sbiw	r24, 0x01	; 1
     cee:	f1 f7       	brne	.-4      	; 0xcec <__vector_42+0x24>
     cf0:	00 c0       	rjmp	.+0      	; 0xcf2 <__vector_42+0x2a>
     cf2:	00 00       	nop
     cf4:	9f 91       	pop	r25
     cf6:	8f 91       	pop	r24
     cf8:	0f 90       	pop	r0
     cfa:	0f be       	out	0x3f, r0	; 63
     cfc:	0f 90       	pop	r0
     cfe:	1f 90       	pop	r1
     d00:	18 95       	reti

00000d02 <TIMER_init>:
     d02:	e1 ea       	ldi	r30, 0xA1	; 161
     d04:	f0 e0       	ldi	r31, 0x00	; 0
     d06:	80 81       	ld	r24, Z
     d08:	88 60       	ori	r24, 0x08	; 8
     d0a:	80 83       	st	Z, r24
     d0c:	78 94       	sei
     d0e:	89 e0       	ldi	r24, 0x09	; 9
     d10:	9d e3       	ldi	r25, 0x3D	; 61
     d12:	90 93 a9 00 	sts	0x00A9, r25
     d16:	80 93 a8 00 	sts	0x00A8, r24
     d1a:	78 94       	sei
     d1c:	e2 e7       	ldi	r30, 0x72	; 114
     d1e:	f0 e0       	ldi	r31, 0x00	; 0
     d20:	80 81       	ld	r24, Z
     d22:	82 60       	ori	r24, 0x02	; 2
     d24:	80 83       	st	Z, r24
     d26:	08 95       	ret

00000d28 <TIMER_get_time>:
}



uint16_t TIMER_get_time() {
	return stopwatch;
     d28:	80 91 d5 03 	lds	r24, 0x03D5
     d2c:	90 91 d6 03 	lds	r25, 0x03D6
}
     d30:	08 95       	ret

00000d32 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     d32:	8c e0       	ldi	r24, 0x0C	; 12
     d34:	80 93 b8 00 	sts	0x00B8, r24
     d38:	8f ef       	ldi	r24, 0xFF	; 255
     d3a:	80 93 bb 00 	sts	0x00BB, r24
     d3e:	84 e0       	ldi	r24, 0x04	; 4
     d40:	80 93 bc 00 	sts	0x00BC, r24
     d44:	08 95       	ret

00000d46 <TWI_Start_Transceiver_With_Data>:
     d46:	ec eb       	ldi	r30, 0xBC	; 188
     d48:	f0 e0       	ldi	r31, 0x00	; 0
     d4a:	20 81       	ld	r18, Z
     d4c:	20 fd       	sbrc	r18, 0
     d4e:	fd cf       	rjmp	.-6      	; 0xd4a <TWI_Start_Transceiver_With_Data+0x4>
     d50:	60 93 d9 03 	sts	0x03D9, r22
     d54:	fc 01       	movw	r30, r24
     d56:	20 81       	ld	r18, Z
     d58:	20 93 da 03 	sts	0x03DA, r18
     d5c:	20 fd       	sbrc	r18, 0
     d5e:	0c c0       	rjmp	.+24     	; 0xd78 <TWI_Start_Transceiver_With_Data+0x32>
     d60:	62 30       	cpi	r22, 0x02	; 2
     d62:	50 f0       	brcs	.+20     	; 0xd78 <TWI_Start_Transceiver_With_Data+0x32>
     d64:	dc 01       	movw	r26, r24
     d66:	11 96       	adiw	r26, 0x01	; 1
     d68:	eb ed       	ldi	r30, 0xDB	; 219
     d6a:	f3 e0       	ldi	r31, 0x03	; 3
     d6c:	81 e0       	ldi	r24, 0x01	; 1
     d6e:	9d 91       	ld	r25, X+
     d70:	91 93       	st	Z+, r25
     d72:	8f 5f       	subi	r24, 0xFF	; 255
     d74:	86 13       	cpse	r24, r22
     d76:	fb cf       	rjmp	.-10     	; 0xd6e <TWI_Start_Transceiver_With_Data+0x28>
     d78:	10 92 d8 03 	sts	0x03D8, r1
     d7c:	88 ef       	ldi	r24, 0xF8	; 248
     d7e:	80 93 12 02 	sts	0x0212, r24
     d82:	85 ea       	ldi	r24, 0xA5	; 165
     d84:	80 93 bc 00 	sts	0x00BC, r24
     d88:	08 95       	ret

00000d8a <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     d8a:	1f 92       	push	r1
     d8c:	0f 92       	push	r0
     d8e:	0f b6       	in	r0, 0x3f	; 63
     d90:	0f 92       	push	r0
     d92:	11 24       	eor	r1, r1
     d94:	0b b6       	in	r0, 0x3b	; 59
     d96:	0f 92       	push	r0
     d98:	2f 93       	push	r18
     d9a:	3f 93       	push	r19
     d9c:	8f 93       	push	r24
     d9e:	9f 93       	push	r25
     da0:	af 93       	push	r26
     da2:	bf 93       	push	r27
     da4:	ef 93       	push	r30
     da6:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     da8:	80 91 b9 00 	lds	r24, 0x00B9
     dac:	90 e0       	ldi	r25, 0x00	; 0
     dae:	fc 01       	movw	r30, r24
     db0:	38 97       	sbiw	r30, 0x08	; 8
     db2:	e1 35       	cpi	r30, 0x51	; 81
     db4:	f1 05       	cpc	r31, r1
     db6:	08 f0       	brcs	.+2      	; 0xdba <__vector_39+0x30>
     db8:	55 c0       	rjmp	.+170    	; 0xe64 <__vector_39+0xda>
     dba:	ee 58       	subi	r30, 0x8E	; 142
     dbc:	ff 4f       	sbci	r31, 0xFF	; 255
     dbe:	79 c3       	rjmp	.+1778   	; 0x14b2 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     dc0:	10 92 d7 03 	sts	0x03D7, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     dc4:	e0 91 d7 03 	lds	r30, 0x03D7
     dc8:	80 91 d9 03 	lds	r24, 0x03D9
     dcc:	e8 17       	cp	r30, r24
     dce:	70 f4       	brcc	.+28     	; 0xdec <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     dd0:	81 e0       	ldi	r24, 0x01	; 1
     dd2:	8e 0f       	add	r24, r30
     dd4:	80 93 d7 03 	sts	0x03D7, r24
     dd8:	f0 e0       	ldi	r31, 0x00	; 0
     dda:	e6 52       	subi	r30, 0x26	; 38
     ddc:	fc 4f       	sbci	r31, 0xFC	; 252
     dde:	80 81       	ld	r24, Z
     de0:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     de4:	85 e8       	ldi	r24, 0x85	; 133
     de6:	80 93 bc 00 	sts	0x00BC, r24
     dea:	43 c0       	rjmp	.+134    	; 0xe72 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     dec:	80 91 d8 03 	lds	r24, 0x03D8
     df0:	81 60       	ori	r24, 0x01	; 1
     df2:	80 93 d8 03 	sts	0x03D8, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     df6:	84 e9       	ldi	r24, 0x94	; 148
     df8:	80 93 bc 00 	sts	0x00BC, r24
     dfc:	3a c0       	rjmp	.+116    	; 0xe72 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     dfe:	e0 91 d7 03 	lds	r30, 0x03D7
     e02:	81 e0       	ldi	r24, 0x01	; 1
     e04:	8e 0f       	add	r24, r30
     e06:	80 93 d7 03 	sts	0x03D7, r24
     e0a:	80 91 bb 00 	lds	r24, 0x00BB
     e0e:	f0 e0       	ldi	r31, 0x00	; 0
     e10:	e6 52       	subi	r30, 0x26	; 38
     e12:	fc 4f       	sbci	r31, 0xFC	; 252
     e14:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     e16:	20 91 d7 03 	lds	r18, 0x03D7
     e1a:	30 e0       	ldi	r19, 0x00	; 0
     e1c:	80 91 d9 03 	lds	r24, 0x03D9
     e20:	90 e0       	ldi	r25, 0x00	; 0
     e22:	01 97       	sbiw	r24, 0x01	; 1
     e24:	28 17       	cp	r18, r24
     e26:	39 07       	cpc	r19, r25
     e28:	24 f4       	brge	.+8      	; 0xe32 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e2a:	85 ec       	ldi	r24, 0xC5	; 197
     e2c:	80 93 bc 00 	sts	0x00BC, r24
     e30:	20 c0       	rjmp	.+64     	; 0xe72 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e32:	85 e8       	ldi	r24, 0x85	; 133
     e34:	80 93 bc 00 	sts	0x00BC, r24
     e38:	1c c0       	rjmp	.+56     	; 0xe72 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     e3a:	80 91 bb 00 	lds	r24, 0x00BB
     e3e:	e0 91 d7 03 	lds	r30, 0x03D7
     e42:	f0 e0       	ldi	r31, 0x00	; 0
     e44:	e6 52       	subi	r30, 0x26	; 38
     e46:	fc 4f       	sbci	r31, 0xFC	; 252
     e48:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     e4a:	80 91 d8 03 	lds	r24, 0x03D8
     e4e:	81 60       	ori	r24, 0x01	; 1
     e50:	80 93 d8 03 	sts	0x03D8, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e54:	84 e9       	ldi	r24, 0x94	; 148
     e56:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     e5a:	0b c0       	rjmp	.+22     	; 0xe72 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e5c:	85 ea       	ldi	r24, 0xA5	; 165
     e5e:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     e62:	07 c0       	rjmp	.+14     	; 0xe72 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     e64:	80 91 b9 00 	lds	r24, 0x00B9
     e68:	80 93 12 02 	sts	0x0212, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     e6c:	84 e0       	ldi	r24, 0x04	; 4
     e6e:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     e72:	ff 91       	pop	r31
     e74:	ef 91       	pop	r30
     e76:	bf 91       	pop	r27
     e78:	af 91       	pop	r26
     e7a:	9f 91       	pop	r25
     e7c:	8f 91       	pop	r24
     e7e:	3f 91       	pop	r19
     e80:	2f 91       	pop	r18
     e82:	0f 90       	pop	r0
     e84:	0b be       	out	0x3b, r0	; 59
     e86:	0f 90       	pop	r0
     e88:	0f be       	out	0x3f, r0	; 63
     e8a:	0f 90       	pop	r0
     e8c:	1f 90       	pop	r1
     e8e:	18 95       	reti

00000e90 <UART_Init>:



int UART_Init(unsigned int ubrr) {
	// Set baud rate
	UBRR0H = (unsigned char)(ubrr>>8);
     e90:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)ubrr;
     e94:	80 93 c4 00 	sts	0x00C4, r24
	// Enable receiver and transmitter
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     e98:	88 e1       	ldi	r24, 0x18	; 24
     e9a:	80 93 c1 00 	sts	0x00C1, r24
	// Set frame format: 8data, 2 stop bit
	
	#ifdef __AVR_ATmega162__
		UCSR0A &= ~(_BV(U2X0));
	#elif __AVR_ATmega2560__
		UCSR0C = (1<<USBS0)|(3<<UCSZ00);
     e9e:	8e e0       	ldi	r24, 0x0E	; 14
     ea0:	80 93 c2 00 	sts	0x00C2, r24
	#endif
	
	
	
	
	cli();
     ea4:	f8 94       	cli

	
	//RX Complete Interrupt Enable
	UCSR0B |= (1 << RXCIE0);
     ea6:	e1 ec       	ldi	r30, 0xC1	; 193
     ea8:	f0 e0       	ldi	r31, 0x00	; 0
     eaa:	80 81       	ld	r24, Z
     eac:	80 68       	ori	r24, 0x80	; 128
     eae:	80 83       	st	Z, r24
	
	//Receive Complete Flag Enable
	UCSR0A |= (1 << RXC0);
     eb0:	e0 ec       	ldi	r30, 0xC0	; 192
     eb2:	f0 e0       	ldi	r31, 0x00	; 0
     eb4:	80 81       	ld	r24, Z
     eb6:	80 68       	ori	r24, 0x80	; 128
     eb8:	80 83       	st	Z, r24
	
	//Global Interrupt Flag Enable
	sei();
     eba:	78 94       	sei


	return 1;
}
     ebc:	81 e0       	ldi	r24, 0x01	; 1
     ebe:	90 e0       	ldi	r25, 0x00	; 0
     ec0:	08 95       	ret

00000ec2 <UART_Transmit>:


int UART_Transmit(unsigned char data) {
	while (!(UCSR0A & (1<<UDRE0) )){}
     ec2:	e0 ec       	ldi	r30, 0xC0	; 192
     ec4:	f0 e0       	ldi	r31, 0x00	; 0
     ec6:	90 81       	ld	r25, Z
     ec8:	95 ff       	sbrs	r25, 5
     eca:	fd cf       	rjmp	.-6      	; 0xec6 <UART_Transmit+0x4>
	
	UDR0 = data;
     ecc:	80 93 c6 00 	sts	0x00C6, r24
	return 3;
};
     ed0:	83 e0       	ldi	r24, 0x03	; 3
     ed2:	90 e0       	ldi	r25, 0x00	; 0
     ed4:	08 95       	ret

00000ed6 <UART_Recieve>:


unsigned char UART_Recieve(void) {
	

	while ( !(UCSR0A & (1<<RXC0)));
     ed6:	e0 ec       	ldi	r30, 0xC0	; 192
     ed8:	f0 e0       	ldi	r31, 0x00	; 0
     eda:	80 81       	ld	r24, Z
     edc:	88 23       	and	r24, r24
     ede:	ec f7       	brge	.-6      	; 0xeda <UART_Recieve+0x4>
	
	return UDR0;
     ee0:	80 91 c6 00 	lds	r24, 0x00C6
	
     ee4:	08 95       	ret

00000ee6 <__vector_default>:
#include "../lib/HC05/HC05.h"
uint8_t RECEIVED = 0;


ISR(BADISR_vect)
{
     ee6:	1f 92       	push	r1
     ee8:	0f 92       	push	r0
     eea:	0f b6       	in	r0, 0x3f	; 63
     eec:	0f 92       	push	r0
     eee:	11 24       	eor	r1, r1
     ef0:	0b b6       	in	r0, 0x3b	; 59
     ef2:	0f 92       	push	r0
     ef4:	2f 93       	push	r18
     ef6:	3f 93       	push	r19
     ef8:	4f 93       	push	r20
     efa:	5f 93       	push	r21
     efc:	6f 93       	push	r22
     efe:	7f 93       	push	r23
     f00:	8f 93       	push	r24
     f02:	9f 93       	push	r25
     f04:	af 93       	push	r26
     f06:	bf 93       	push	r27
     f08:	ef 93       	push	r30
     f0a:	ff 93       	push	r31
	printf("Trist\n");
     f0c:	83 e9       	ldi	r24, 0x93	; 147
     f0e:	93 e0       	ldi	r25, 0x03	; 3
     f10:	6c d4       	rcall	.+2264   	; 0x17ea <puts>
}
     f12:	ff 91       	pop	r31
     f14:	ef 91       	pop	r30
     f16:	bf 91       	pop	r27
     f18:	af 91       	pop	r26
     f1a:	9f 91       	pop	r25
     f1c:	8f 91       	pop	r24
     f1e:	7f 91       	pop	r23
     f20:	6f 91       	pop	r22
     f22:	5f 91       	pop	r21
     f24:	4f 91       	pop	r20
     f26:	3f 91       	pop	r19
     f28:	2f 91       	pop	r18
     f2a:	0f 90       	pop	r0
     f2c:	0b be       	out	0x3b, r0	; 59
     f2e:	0f 90       	pop	r0
     f30:	0f be       	out	0x3f, r0	; 63
     f32:	0f 90       	pop	r0
     f34:	1f 90       	pop	r1
     f36:	18 95       	reti

00000f38 <main>:
	//unsigned char temp = UDR0;
	//UART_Transmit(temp); // for  teste at det funker
//}


int main(void) {
     f38:	cf 93       	push	r28
     f3a:	df 93       	push	r29
     f3c:	cd b7       	in	r28, 0x3d	; 61
     f3e:	de b7       	in	r29, 0x3e	; 62
     f40:	2b 97       	sbiw	r28, 0x0b	; 11
     f42:	0f b6       	in	r0, 0x3f	; 63
     f44:	f8 94       	cli
     f46:	de bf       	out	0x3e, r29	; 62
     f48:	0f be       	out	0x3f, r0	; 63
     f4a:	cd bf       	out	0x3d, r28	; 61
	
	
	
	cli();	//disable alle interrupts
     f4c:	f8 94       	cli
	
	DDRA = 0xFF;
     f4e:	8f ef       	ldi	r24, 0xFF	; 255
     f50:	81 b9       	out	0x01, r24	; 1
	UART_Init(UBRR);
     f52:	87 e6       	ldi	r24, 0x67	; 103
     f54:	90 e0       	ldi	r25, 0x00	; 0
     f56:	9c df       	rcall	.-200    	; 0xe90 <UART_Init>
	HC05_init(UBRR);
     f58:	87 e6       	ldi	r24, 0x67	; 103
     f5a:	90 e0       	ldi	r25, 0x00	; 0
     f5c:	31 da       	rcall	.-2974   	; 0x3c0 <HC05_init>
	fdevopen(&UART_Transmit, &UART_Recieve);
     f5e:	6b e6       	ldi	r22, 0x6B	; 107
     f60:	77 e0       	ldi	r23, 0x07	; 7
     f62:	81 e6       	ldi	r24, 0x61	; 97
     f64:	97 e0       	ldi	r25, 0x07	; 7
     f66:	e6 d3       	rcall	.+1996   	; 0x1734 <fdevopen>

	
	CAN_init();
     f68:	69 d9       	rcall	.-3374   	; 0x23c <CAN_init>
	PWM_init();
     f6a:	fb dd       	rcall	.-1034   	; 0xb62 <PWM_init>
	DAC_init();
     f6c:	13 da       	rcall	.-3034   	; 0x394 <DAC_init>
	
	//Enable global interrupt
	//sei();
	
	
	MOTOR_init();
     f6e:	e5 da       	rcall	.-2614   	; 0x53a <MOTOR_init>
	IR_init();
     f70:	62 da       	rcall	.-2876   	; 0x436 <IR_init>
	SOLENOID_init();
     f72:	8e de       	rcall	.-740    	; 0xc90 <SOLENOID_init>
	TIMER_init();
     f74:	c6 de       	rcall	.-628    	; 0xd02 <TIMER_init>
	PID_init();
     f76:	5a dc       	rcall	.-1868   	; 0x82c <PID_init>
	printf("etter inits");
     f78:	89 e9       	ldi	r24, 0x99	; 153
     f7a:	93 e0       	ldi	r25, 0x03	; 3
     f7c:	9f 93       	push	r25
     f7e:	8f 93       	push	r24
     f80:	23 d4       	rcall	.+2118   	; 0x17c8 <printf>
     f82:	0f 90       	pop	r0
     f84:	0f 90       	pop	r0
		while(1){
		//_delay_ms(100);
		
		//printf("ADC IR %d\n",IR_read());
	
		printf("Hello");
     f86:	0f 2e       	mov	r0, r31
     f88:	f5 ea       	ldi	r31, 0xA5	; 165
     f8a:	cf 2e       	mov	r12, r31
     f8c:	f3 e0       	ldi	r31, 0x03	; 3
     f8e:	df 2e       	mov	r13, r31
     f90:	f0 2d       	mov	r31, r0
		can_message_t msg; 
		msg.id = 0;
		msg.length = 1;
     f92:	99 24       	eor	r9, r9
     f94:	93 94       	inc	r9
				PID_update_ref(msg.data[2]);
			
			float dc = PWM_get_duty_cycle(msg);
			PWM_set_duty_cycle(dc);
		
			printf("In the if");
     f96:	0f 2e       	mov	r0, r31
     f98:	fb ea       	ldi	r31, 0xAB	; 171
     f9a:	af 2e       	mov	r10, r31
     f9c:	f3 e0       	ldi	r31, 0x03	; 3
     f9e:	bf 2e       	mov	r11, r31
     fa0:	f0 2d       	mov	r31, r0
		while(1){
		//_delay_ms(100);
		
		//printf("ADC IR %d\n",IR_read());
	
		printf("Hello");
     fa2:	df 92       	push	r13
     fa4:	cf 92       	push	r12
     fa6:	10 d4       	rcall	.+2080   	; 0x17c8 <printf>
		can_message_t msg; 
		msg.id = 0;
     fa8:	1a 82       	std	Y+2, r1	; 0x02
     faa:	19 82       	std	Y+1, r1	; 0x01
		msg.length = 1;
     fac:	9b 82       	std	Y+3, r9	; 0x03
		msg.data[0] = 0;
     fae:	1c 82       	std	Y+4, r1	; 0x04

		//msg.data[GAME_ENABLE] = 0;	//--> clearing bit in order to recognize new message
		
		CAN_recieve_data(&msg);
     fb0:	ce 01       	movw	r24, r28
     fb2:	01 96       	adiw	r24, 0x01	; 1
     fb4:	55 d9       	rcall	.-3414   	; 0x260 <CAN_recieve_data>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     fb6:	8f e3       	ldi	r24, 0x3F	; 63
     fb8:	9c e9       	ldi	r25, 0x9C	; 156
     fba:	01 97       	sbiw	r24, 0x01	; 1
     fbc:	f1 f7       	brne	.-4      	; 0xfba <main+0x82>
     fbe:	00 c0       	rjmp	.+0      	; 0xfc0 <main+0x88>
     fc0:	00 00       	nop
		_delay_ms(10);
		
		
		//printf("IN MAIN:\n");
		//if (msg.id == 100 && msg.length == 7){	
			CAN_print_message(msg);
     fc2:	e9 80       	ldd	r14, Y+1	; 0x01
     fc4:	fa 80       	ldd	r15, Y+2	; 0x02
     fc6:	0b 81       	ldd	r16, Y+3	; 0x03
     fc8:	1c 81       	ldd	r17, Y+4	; 0x04
     fca:	2d 81       	ldd	r18, Y+5	; 0x05
     fcc:	3e 81       	ldd	r19, Y+6	; 0x06
     fce:	4f 81       	ldd	r20, Y+7	; 0x07
     fd0:	58 85       	ldd	r21, Y+8	; 0x08
     fd2:	69 85       	ldd	r22, Y+9	; 0x09
     fd4:	7a 85       	ldd	r23, Y+10	; 0x0a
     fd6:	8b 85       	ldd	r24, Y+11	; 0x0b
     fd8:	83 d9       	rcall	.-3322   	; 0x2e0 <CAN_print_message>
		//}
		
		if (msg.id == GAME_ID /*&& msg.data[GAME_ENABLE]*/ && msg.length == 7) {
     fda:	0f 90       	pop	r0
     fdc:	0f 90       	pop	r0
     fde:	89 81       	ldd	r24, Y+1	; 0x01
     fe0:	9a 81       	ldd	r25, Y+2	; 0x02
     fe2:	84 36       	cpi	r24, 0x64	; 100
     fe4:	91 05       	cpc	r25, r1
     fe6:	e9 f6       	brne	.-70     	; 0xfa2 <main+0x6a>
     fe8:	8b 81       	ldd	r24, Y+3	; 0x03
     fea:	87 30       	cpi	r24, 0x07	; 7
     fec:	d1 f6       	brne	.-76     	; 0xfa2 <main+0x6a>
			
				//MOTOR_write_pos(PID_control(msg));
				PID_update_ref(msg.data[2]);
     fee:	8e 81       	ldd	r24, Y+6	; 0x06
     ff0:	90 e0       	ldi	r25, 0x00	; 0
     ff2:	f1 dc       	rcall	.-1566   	; 0x9d6 <PID_update_ref>
			
			float dc = PWM_get_duty_cycle(msg);
     ff4:	e9 80       	ldd	r14, Y+1	; 0x01
     ff6:	fa 80       	ldd	r15, Y+2	; 0x02
     ff8:	0b 81       	ldd	r16, Y+3	; 0x03
     ffa:	1c 81       	ldd	r17, Y+4	; 0x04
     ffc:	2d 81       	ldd	r18, Y+5	; 0x05
     ffe:	3e 81       	ldd	r19, Y+6	; 0x06
    1000:	4f 81       	ldd	r20, Y+7	; 0x07
    1002:	58 85       	ldd	r21, Y+8	; 0x08
    1004:	69 85       	ldd	r22, Y+9	; 0x09
    1006:	7a 85       	ldd	r23, Y+10	; 0x0a
    1008:	8b 85       	ldd	r24, Y+11	; 0x0b
    100a:	d5 dd       	rcall	.-1110   	; 0xbb6 <PWM_get_duty_cycle>
			PWM_set_duty_cycle(dc);
    100c:	10 de       	rcall	.-992    	; 0xc2e <PWM_set_duty_cycle>
		
			printf("In the if");
    100e:	bf 92       	push	r11
    1010:	af 92       	push	r10
    1012:	da d3       	rcall	.+1972   	; 0x17c8 <printf>
			
			
		
		
			
				if (/*msg.id == GAME_ID &&*/ msg.data[SOLENOID_ENABLE]) {
    1014:	0f 90       	pop	r0
    1016:	0f 90       	pop	r0
    1018:	8f 81       	ldd	r24, Y+7	; 0x07
    101a:	88 23       	and	r24, r24
    101c:	71 f0       	breq	.+28     	; 0x103a <main+0x102>
				
					SOLENOID_enable();
    101e:	3c de       	rcall	.-904    	; 0xc98 <SOLENOID_enable>
					printf("SOLENOID_enabled\n");
    1020:	85 eb       	ldi	r24, 0xB5	; 181
    1022:	93 e0       	ldi	r25, 0x03	; 3
    1024:	e2 d3       	rcall	.+1988   	; 0x17ea <puts>
    1026:	9f ef       	ldi	r25, 0xFF	; 255
    1028:	25 ea       	ldi	r18, 0xA5	; 165
    102a:	8e e0       	ldi	r24, 0x0E	; 14
    102c:	91 50       	subi	r25, 0x01	; 1
    102e:	20 40       	sbci	r18, 0x00	; 0
    1030:	80 40       	sbci	r24, 0x00	; 0
    1032:	e1 f7       	brne	.-8      	; 0x102c <main+0xf4>
    1034:	00 c0       	rjmp	.+0      	; 0x1036 <main+0xfe>
    1036:	00 00       	nop
					_delay_ms(300);
					SOLENOID_disable();
    1038:	2d de       	rcall	.-934    	; 0xc94 <SOLENOID_disable>

					//_delay_ms(1000);
				}
		
					//uint8_t target_pos = msg.data[MOTOR_REF];
					MOTOR_write_pos(PID_control(msg));
    103a:	e9 80       	ldd	r14, Y+1	; 0x01
    103c:	fa 80       	ldd	r15, Y+2	; 0x02
    103e:	0b 81       	ldd	r16, Y+3	; 0x03
    1040:	1c 81       	ldd	r17, Y+4	; 0x04
    1042:	2d 81       	ldd	r18, Y+5	; 0x05
    1044:	3e 81       	ldd	r19, Y+6	; 0x06
    1046:	4f 81       	ldd	r20, Y+7	; 0x07
    1048:	58 85       	ldd	r21, Y+8	; 0x08
    104a:	69 85       	ldd	r22, Y+9	; 0x09
    104c:	7a 85       	ldd	r23, Y+10	; 0x0a
    104e:	8b 85       	ldd	r24, Y+11	; 0x0b
    1050:	d3 dc       	rcall	.-1626   	; 0x9f8 <PID_control>
    1052:	b7 da       	rcall	.-2706   	; 0x5c2 <MOTOR_write_pos>
	
		
		
				//MCP_CANINTF = MCP_CANINTF | 0b00000001;
	}
	}
    1054:	a6 cf       	rjmp	.-180    	; 0xfa2 <main+0x6a>

00001056 <__subsf3>:
    1056:	50 58       	subi	r21, 0x80	; 128

00001058 <__addsf3>:
    1058:	bb 27       	eor	r27, r27
    105a:	aa 27       	eor	r26, r26
    105c:	0e d0       	rcall	.+28     	; 0x107a <__addsf3x>
    105e:	75 c1       	rjmp	.+746    	; 0x134a <__fp_round>
    1060:	66 d1       	rcall	.+716    	; 0x132e <__fp_pscA>
    1062:	30 f0       	brcs	.+12     	; 0x1070 <__addsf3+0x18>
    1064:	6b d1       	rcall	.+726    	; 0x133c <__fp_pscB>
    1066:	20 f0       	brcs	.+8      	; 0x1070 <__addsf3+0x18>
    1068:	31 f4       	brne	.+12     	; 0x1076 <__addsf3+0x1e>
    106a:	9f 3f       	cpi	r25, 0xFF	; 255
    106c:	11 f4       	brne	.+4      	; 0x1072 <__addsf3+0x1a>
    106e:	1e f4       	brtc	.+6      	; 0x1076 <__addsf3+0x1e>
    1070:	5b c1       	rjmp	.+694    	; 0x1328 <__fp_nan>
    1072:	0e f4       	brtc	.+2      	; 0x1076 <__addsf3+0x1e>
    1074:	e0 95       	com	r30
    1076:	e7 fb       	bst	r30, 7
    1078:	51 c1       	rjmp	.+674    	; 0x131c <__fp_inf>

0000107a <__addsf3x>:
    107a:	e9 2f       	mov	r30, r25
    107c:	77 d1       	rcall	.+750    	; 0x136c <__fp_split3>
    107e:	80 f3       	brcs	.-32     	; 0x1060 <__addsf3+0x8>
    1080:	ba 17       	cp	r27, r26
    1082:	62 07       	cpc	r22, r18
    1084:	73 07       	cpc	r23, r19
    1086:	84 07       	cpc	r24, r20
    1088:	95 07       	cpc	r25, r21
    108a:	18 f0       	brcs	.+6      	; 0x1092 <__addsf3x+0x18>
    108c:	71 f4       	brne	.+28     	; 0x10aa <__addsf3x+0x30>
    108e:	9e f5       	brtc	.+102    	; 0x10f6 <__addsf3x+0x7c>
    1090:	8f c1       	rjmp	.+798    	; 0x13b0 <__fp_zero>
    1092:	0e f4       	brtc	.+2      	; 0x1096 <__addsf3x+0x1c>
    1094:	e0 95       	com	r30
    1096:	0b 2e       	mov	r0, r27
    1098:	ba 2f       	mov	r27, r26
    109a:	a0 2d       	mov	r26, r0
    109c:	0b 01       	movw	r0, r22
    109e:	b9 01       	movw	r22, r18
    10a0:	90 01       	movw	r18, r0
    10a2:	0c 01       	movw	r0, r24
    10a4:	ca 01       	movw	r24, r20
    10a6:	a0 01       	movw	r20, r0
    10a8:	11 24       	eor	r1, r1
    10aa:	ff 27       	eor	r31, r31
    10ac:	59 1b       	sub	r21, r25
    10ae:	99 f0       	breq	.+38     	; 0x10d6 <__addsf3x+0x5c>
    10b0:	59 3f       	cpi	r21, 0xF9	; 249
    10b2:	50 f4       	brcc	.+20     	; 0x10c8 <__addsf3x+0x4e>
    10b4:	50 3e       	cpi	r21, 0xE0	; 224
    10b6:	68 f1       	brcs	.+90     	; 0x1112 <__addsf3x+0x98>
    10b8:	1a 16       	cp	r1, r26
    10ba:	f0 40       	sbci	r31, 0x00	; 0
    10bc:	a2 2f       	mov	r26, r18
    10be:	23 2f       	mov	r18, r19
    10c0:	34 2f       	mov	r19, r20
    10c2:	44 27       	eor	r20, r20
    10c4:	58 5f       	subi	r21, 0xF8	; 248
    10c6:	f3 cf       	rjmp	.-26     	; 0x10ae <__addsf3x+0x34>
    10c8:	46 95       	lsr	r20
    10ca:	37 95       	ror	r19
    10cc:	27 95       	ror	r18
    10ce:	a7 95       	ror	r26
    10d0:	f0 40       	sbci	r31, 0x00	; 0
    10d2:	53 95       	inc	r21
    10d4:	c9 f7       	brne	.-14     	; 0x10c8 <__addsf3x+0x4e>
    10d6:	7e f4       	brtc	.+30     	; 0x10f6 <__addsf3x+0x7c>
    10d8:	1f 16       	cp	r1, r31
    10da:	ba 0b       	sbc	r27, r26
    10dc:	62 0b       	sbc	r22, r18
    10de:	73 0b       	sbc	r23, r19
    10e0:	84 0b       	sbc	r24, r20
    10e2:	ba f0       	brmi	.+46     	; 0x1112 <__addsf3x+0x98>
    10e4:	91 50       	subi	r25, 0x01	; 1
    10e6:	a1 f0       	breq	.+40     	; 0x1110 <__addsf3x+0x96>
    10e8:	ff 0f       	add	r31, r31
    10ea:	bb 1f       	adc	r27, r27
    10ec:	66 1f       	adc	r22, r22
    10ee:	77 1f       	adc	r23, r23
    10f0:	88 1f       	adc	r24, r24
    10f2:	c2 f7       	brpl	.-16     	; 0x10e4 <__addsf3x+0x6a>
    10f4:	0e c0       	rjmp	.+28     	; 0x1112 <__addsf3x+0x98>
    10f6:	ba 0f       	add	r27, r26
    10f8:	62 1f       	adc	r22, r18
    10fa:	73 1f       	adc	r23, r19
    10fc:	84 1f       	adc	r24, r20
    10fe:	48 f4       	brcc	.+18     	; 0x1112 <__addsf3x+0x98>
    1100:	87 95       	ror	r24
    1102:	77 95       	ror	r23
    1104:	67 95       	ror	r22
    1106:	b7 95       	ror	r27
    1108:	f7 95       	ror	r31
    110a:	9e 3f       	cpi	r25, 0xFE	; 254
    110c:	08 f0       	brcs	.+2      	; 0x1110 <__addsf3x+0x96>
    110e:	b3 cf       	rjmp	.-154    	; 0x1076 <__addsf3+0x1e>
    1110:	93 95       	inc	r25
    1112:	88 0f       	add	r24, r24
    1114:	08 f0       	brcs	.+2      	; 0x1118 <__addsf3x+0x9e>
    1116:	99 27       	eor	r25, r25
    1118:	ee 0f       	add	r30, r30
    111a:	97 95       	ror	r25
    111c:	87 95       	ror	r24
    111e:	08 95       	ret

00001120 <__cmpsf2>:
    1120:	d9 d0       	rcall	.+434    	; 0x12d4 <__fp_cmp>
    1122:	08 f4       	brcc	.+2      	; 0x1126 <__cmpsf2+0x6>
    1124:	81 e0       	ldi	r24, 0x01	; 1
    1126:	08 95       	ret

00001128 <__divsf3>:
    1128:	0c d0       	rcall	.+24     	; 0x1142 <__divsf3x>
    112a:	0f c1       	rjmp	.+542    	; 0x134a <__fp_round>
    112c:	07 d1       	rcall	.+526    	; 0x133c <__fp_pscB>
    112e:	40 f0       	brcs	.+16     	; 0x1140 <__divsf3+0x18>
    1130:	fe d0       	rcall	.+508    	; 0x132e <__fp_pscA>
    1132:	30 f0       	brcs	.+12     	; 0x1140 <__divsf3+0x18>
    1134:	21 f4       	brne	.+8      	; 0x113e <__divsf3+0x16>
    1136:	5f 3f       	cpi	r21, 0xFF	; 255
    1138:	19 f0       	breq	.+6      	; 0x1140 <__divsf3+0x18>
    113a:	f0 c0       	rjmp	.+480    	; 0x131c <__fp_inf>
    113c:	51 11       	cpse	r21, r1
    113e:	39 c1       	rjmp	.+626    	; 0x13b2 <__fp_szero>
    1140:	f3 c0       	rjmp	.+486    	; 0x1328 <__fp_nan>

00001142 <__divsf3x>:
    1142:	14 d1       	rcall	.+552    	; 0x136c <__fp_split3>
    1144:	98 f3       	brcs	.-26     	; 0x112c <__divsf3+0x4>

00001146 <__divsf3_pse>:
    1146:	99 23       	and	r25, r25
    1148:	c9 f3       	breq	.-14     	; 0x113c <__divsf3+0x14>
    114a:	55 23       	and	r21, r21
    114c:	b1 f3       	breq	.-20     	; 0x113a <__divsf3+0x12>
    114e:	95 1b       	sub	r25, r21
    1150:	55 0b       	sbc	r21, r21
    1152:	bb 27       	eor	r27, r27
    1154:	aa 27       	eor	r26, r26
    1156:	62 17       	cp	r22, r18
    1158:	73 07       	cpc	r23, r19
    115a:	84 07       	cpc	r24, r20
    115c:	38 f0       	brcs	.+14     	; 0x116c <__divsf3_pse+0x26>
    115e:	9f 5f       	subi	r25, 0xFF	; 255
    1160:	5f 4f       	sbci	r21, 0xFF	; 255
    1162:	22 0f       	add	r18, r18
    1164:	33 1f       	adc	r19, r19
    1166:	44 1f       	adc	r20, r20
    1168:	aa 1f       	adc	r26, r26
    116a:	a9 f3       	breq	.-22     	; 0x1156 <__divsf3_pse+0x10>
    116c:	33 d0       	rcall	.+102    	; 0x11d4 <__divsf3_pse+0x8e>
    116e:	0e 2e       	mov	r0, r30
    1170:	3a f0       	brmi	.+14     	; 0x1180 <__divsf3_pse+0x3a>
    1172:	e0 e8       	ldi	r30, 0x80	; 128
    1174:	30 d0       	rcall	.+96     	; 0x11d6 <__divsf3_pse+0x90>
    1176:	91 50       	subi	r25, 0x01	; 1
    1178:	50 40       	sbci	r21, 0x00	; 0
    117a:	e6 95       	lsr	r30
    117c:	00 1c       	adc	r0, r0
    117e:	ca f7       	brpl	.-14     	; 0x1172 <__divsf3_pse+0x2c>
    1180:	29 d0       	rcall	.+82     	; 0x11d4 <__divsf3_pse+0x8e>
    1182:	fe 2f       	mov	r31, r30
    1184:	27 d0       	rcall	.+78     	; 0x11d4 <__divsf3_pse+0x8e>
    1186:	66 0f       	add	r22, r22
    1188:	77 1f       	adc	r23, r23
    118a:	88 1f       	adc	r24, r24
    118c:	bb 1f       	adc	r27, r27
    118e:	26 17       	cp	r18, r22
    1190:	37 07       	cpc	r19, r23
    1192:	48 07       	cpc	r20, r24
    1194:	ab 07       	cpc	r26, r27
    1196:	b0 e8       	ldi	r27, 0x80	; 128
    1198:	09 f0       	breq	.+2      	; 0x119c <__divsf3_pse+0x56>
    119a:	bb 0b       	sbc	r27, r27
    119c:	80 2d       	mov	r24, r0
    119e:	bf 01       	movw	r22, r30
    11a0:	ff 27       	eor	r31, r31
    11a2:	93 58       	subi	r25, 0x83	; 131
    11a4:	5f 4f       	sbci	r21, 0xFF	; 255
    11a6:	2a f0       	brmi	.+10     	; 0x11b2 <__divsf3_pse+0x6c>
    11a8:	9e 3f       	cpi	r25, 0xFE	; 254
    11aa:	51 05       	cpc	r21, r1
    11ac:	68 f0       	brcs	.+26     	; 0x11c8 <__divsf3_pse+0x82>
    11ae:	b6 c0       	rjmp	.+364    	; 0x131c <__fp_inf>
    11b0:	00 c1       	rjmp	.+512    	; 0x13b2 <__fp_szero>
    11b2:	5f 3f       	cpi	r21, 0xFF	; 255
    11b4:	ec f3       	brlt	.-6      	; 0x11b0 <__divsf3_pse+0x6a>
    11b6:	98 3e       	cpi	r25, 0xE8	; 232
    11b8:	dc f3       	brlt	.-10     	; 0x11b0 <__divsf3_pse+0x6a>
    11ba:	86 95       	lsr	r24
    11bc:	77 95       	ror	r23
    11be:	67 95       	ror	r22
    11c0:	b7 95       	ror	r27
    11c2:	f7 95       	ror	r31
    11c4:	9f 5f       	subi	r25, 0xFF	; 255
    11c6:	c9 f7       	brne	.-14     	; 0x11ba <__divsf3_pse+0x74>
    11c8:	88 0f       	add	r24, r24
    11ca:	91 1d       	adc	r25, r1
    11cc:	96 95       	lsr	r25
    11ce:	87 95       	ror	r24
    11d0:	97 f9       	bld	r25, 7
    11d2:	08 95       	ret
    11d4:	e1 e0       	ldi	r30, 0x01	; 1
    11d6:	66 0f       	add	r22, r22
    11d8:	77 1f       	adc	r23, r23
    11da:	88 1f       	adc	r24, r24
    11dc:	bb 1f       	adc	r27, r27
    11de:	62 17       	cp	r22, r18
    11e0:	73 07       	cpc	r23, r19
    11e2:	84 07       	cpc	r24, r20
    11e4:	ba 07       	cpc	r27, r26
    11e6:	20 f0       	brcs	.+8      	; 0x11f0 <__divsf3_pse+0xaa>
    11e8:	62 1b       	sub	r22, r18
    11ea:	73 0b       	sbc	r23, r19
    11ec:	84 0b       	sbc	r24, r20
    11ee:	ba 0b       	sbc	r27, r26
    11f0:	ee 1f       	adc	r30, r30
    11f2:	88 f7       	brcc	.-30     	; 0x11d6 <__divsf3_pse+0x90>
    11f4:	e0 95       	com	r30
    11f6:	08 95       	ret

000011f8 <__fixsfsi>:
    11f8:	04 d0       	rcall	.+8      	; 0x1202 <__fixunssfsi>
    11fa:	68 94       	set
    11fc:	b1 11       	cpse	r27, r1
    11fe:	d9 c0       	rjmp	.+434    	; 0x13b2 <__fp_szero>
    1200:	08 95       	ret

00001202 <__fixunssfsi>:
    1202:	bc d0       	rcall	.+376    	; 0x137c <__fp_splitA>
    1204:	88 f0       	brcs	.+34     	; 0x1228 <__fixunssfsi+0x26>
    1206:	9f 57       	subi	r25, 0x7F	; 127
    1208:	90 f0       	brcs	.+36     	; 0x122e <__fixunssfsi+0x2c>
    120a:	b9 2f       	mov	r27, r25
    120c:	99 27       	eor	r25, r25
    120e:	b7 51       	subi	r27, 0x17	; 23
    1210:	a0 f0       	brcs	.+40     	; 0x123a <__fixunssfsi+0x38>
    1212:	d1 f0       	breq	.+52     	; 0x1248 <__fixunssfsi+0x46>
    1214:	66 0f       	add	r22, r22
    1216:	77 1f       	adc	r23, r23
    1218:	88 1f       	adc	r24, r24
    121a:	99 1f       	adc	r25, r25
    121c:	1a f0       	brmi	.+6      	; 0x1224 <__fixunssfsi+0x22>
    121e:	ba 95       	dec	r27
    1220:	c9 f7       	brne	.-14     	; 0x1214 <__fixunssfsi+0x12>
    1222:	12 c0       	rjmp	.+36     	; 0x1248 <__fixunssfsi+0x46>
    1224:	b1 30       	cpi	r27, 0x01	; 1
    1226:	81 f0       	breq	.+32     	; 0x1248 <__fixunssfsi+0x46>
    1228:	c3 d0       	rcall	.+390    	; 0x13b0 <__fp_zero>
    122a:	b1 e0       	ldi	r27, 0x01	; 1
    122c:	08 95       	ret
    122e:	c0 c0       	rjmp	.+384    	; 0x13b0 <__fp_zero>
    1230:	67 2f       	mov	r22, r23
    1232:	78 2f       	mov	r23, r24
    1234:	88 27       	eor	r24, r24
    1236:	b8 5f       	subi	r27, 0xF8	; 248
    1238:	39 f0       	breq	.+14     	; 0x1248 <__fixunssfsi+0x46>
    123a:	b9 3f       	cpi	r27, 0xF9	; 249
    123c:	cc f3       	brlt	.-14     	; 0x1230 <__fixunssfsi+0x2e>
    123e:	86 95       	lsr	r24
    1240:	77 95       	ror	r23
    1242:	67 95       	ror	r22
    1244:	b3 95       	inc	r27
    1246:	d9 f7       	brne	.-10     	; 0x123e <__fixunssfsi+0x3c>
    1248:	3e f4       	brtc	.+14     	; 0x1258 <__fixunssfsi+0x56>
    124a:	90 95       	com	r25
    124c:	80 95       	com	r24
    124e:	70 95       	com	r23
    1250:	61 95       	neg	r22
    1252:	7f 4f       	sbci	r23, 0xFF	; 255
    1254:	8f 4f       	sbci	r24, 0xFF	; 255
    1256:	9f 4f       	sbci	r25, 0xFF	; 255
    1258:	08 95       	ret

0000125a <__floatunsisf>:
    125a:	e8 94       	clt
    125c:	09 c0       	rjmp	.+18     	; 0x1270 <__floatsisf+0x12>

0000125e <__floatsisf>:
    125e:	97 fb       	bst	r25, 7
    1260:	3e f4       	brtc	.+14     	; 0x1270 <__floatsisf+0x12>
    1262:	90 95       	com	r25
    1264:	80 95       	com	r24
    1266:	70 95       	com	r23
    1268:	61 95       	neg	r22
    126a:	7f 4f       	sbci	r23, 0xFF	; 255
    126c:	8f 4f       	sbci	r24, 0xFF	; 255
    126e:	9f 4f       	sbci	r25, 0xFF	; 255
    1270:	99 23       	and	r25, r25
    1272:	a9 f0       	breq	.+42     	; 0x129e <__floatsisf+0x40>
    1274:	f9 2f       	mov	r31, r25
    1276:	96 e9       	ldi	r25, 0x96	; 150
    1278:	bb 27       	eor	r27, r27
    127a:	93 95       	inc	r25
    127c:	f6 95       	lsr	r31
    127e:	87 95       	ror	r24
    1280:	77 95       	ror	r23
    1282:	67 95       	ror	r22
    1284:	b7 95       	ror	r27
    1286:	f1 11       	cpse	r31, r1
    1288:	f8 cf       	rjmp	.-16     	; 0x127a <__floatsisf+0x1c>
    128a:	fa f4       	brpl	.+62     	; 0x12ca <__floatsisf+0x6c>
    128c:	bb 0f       	add	r27, r27
    128e:	11 f4       	brne	.+4      	; 0x1294 <__floatsisf+0x36>
    1290:	60 ff       	sbrs	r22, 0
    1292:	1b c0       	rjmp	.+54     	; 0x12ca <__floatsisf+0x6c>
    1294:	6f 5f       	subi	r22, 0xFF	; 255
    1296:	7f 4f       	sbci	r23, 0xFF	; 255
    1298:	8f 4f       	sbci	r24, 0xFF	; 255
    129a:	9f 4f       	sbci	r25, 0xFF	; 255
    129c:	16 c0       	rjmp	.+44     	; 0x12ca <__floatsisf+0x6c>
    129e:	88 23       	and	r24, r24
    12a0:	11 f0       	breq	.+4      	; 0x12a6 <__floatsisf+0x48>
    12a2:	96 e9       	ldi	r25, 0x96	; 150
    12a4:	11 c0       	rjmp	.+34     	; 0x12c8 <__floatsisf+0x6a>
    12a6:	77 23       	and	r23, r23
    12a8:	21 f0       	breq	.+8      	; 0x12b2 <__floatsisf+0x54>
    12aa:	9e e8       	ldi	r25, 0x8E	; 142
    12ac:	87 2f       	mov	r24, r23
    12ae:	76 2f       	mov	r23, r22
    12b0:	05 c0       	rjmp	.+10     	; 0x12bc <__floatsisf+0x5e>
    12b2:	66 23       	and	r22, r22
    12b4:	71 f0       	breq	.+28     	; 0x12d2 <__floatsisf+0x74>
    12b6:	96 e8       	ldi	r25, 0x86	; 134
    12b8:	86 2f       	mov	r24, r22
    12ba:	70 e0       	ldi	r23, 0x00	; 0
    12bc:	60 e0       	ldi	r22, 0x00	; 0
    12be:	2a f0       	brmi	.+10     	; 0x12ca <__floatsisf+0x6c>
    12c0:	9a 95       	dec	r25
    12c2:	66 0f       	add	r22, r22
    12c4:	77 1f       	adc	r23, r23
    12c6:	88 1f       	adc	r24, r24
    12c8:	da f7       	brpl	.-10     	; 0x12c0 <__floatsisf+0x62>
    12ca:	88 0f       	add	r24, r24
    12cc:	96 95       	lsr	r25
    12ce:	87 95       	ror	r24
    12d0:	97 f9       	bld	r25, 7
    12d2:	08 95       	ret

000012d4 <__fp_cmp>:
    12d4:	99 0f       	add	r25, r25
    12d6:	00 08       	sbc	r0, r0
    12d8:	55 0f       	add	r21, r21
    12da:	aa 0b       	sbc	r26, r26
    12dc:	e0 e8       	ldi	r30, 0x80	; 128
    12de:	fe ef       	ldi	r31, 0xFE	; 254
    12e0:	16 16       	cp	r1, r22
    12e2:	17 06       	cpc	r1, r23
    12e4:	e8 07       	cpc	r30, r24
    12e6:	f9 07       	cpc	r31, r25
    12e8:	c0 f0       	brcs	.+48     	; 0x131a <__fp_cmp+0x46>
    12ea:	12 16       	cp	r1, r18
    12ec:	13 06       	cpc	r1, r19
    12ee:	e4 07       	cpc	r30, r20
    12f0:	f5 07       	cpc	r31, r21
    12f2:	98 f0       	brcs	.+38     	; 0x131a <__fp_cmp+0x46>
    12f4:	62 1b       	sub	r22, r18
    12f6:	73 0b       	sbc	r23, r19
    12f8:	84 0b       	sbc	r24, r20
    12fa:	95 0b       	sbc	r25, r21
    12fc:	39 f4       	brne	.+14     	; 0x130c <__fp_cmp+0x38>
    12fe:	0a 26       	eor	r0, r26
    1300:	61 f0       	breq	.+24     	; 0x131a <__fp_cmp+0x46>
    1302:	23 2b       	or	r18, r19
    1304:	24 2b       	or	r18, r20
    1306:	25 2b       	or	r18, r21
    1308:	21 f4       	brne	.+8      	; 0x1312 <__fp_cmp+0x3e>
    130a:	08 95       	ret
    130c:	0a 26       	eor	r0, r26
    130e:	09 f4       	brne	.+2      	; 0x1312 <__fp_cmp+0x3e>
    1310:	a1 40       	sbci	r26, 0x01	; 1
    1312:	a6 95       	lsr	r26
    1314:	8f ef       	ldi	r24, 0xFF	; 255
    1316:	81 1d       	adc	r24, r1
    1318:	81 1d       	adc	r24, r1
    131a:	08 95       	ret

0000131c <__fp_inf>:
    131c:	97 f9       	bld	r25, 7
    131e:	9f 67       	ori	r25, 0x7F	; 127
    1320:	80 e8       	ldi	r24, 0x80	; 128
    1322:	70 e0       	ldi	r23, 0x00	; 0
    1324:	60 e0       	ldi	r22, 0x00	; 0
    1326:	08 95       	ret

00001328 <__fp_nan>:
    1328:	9f ef       	ldi	r25, 0xFF	; 255
    132a:	80 ec       	ldi	r24, 0xC0	; 192
    132c:	08 95       	ret

0000132e <__fp_pscA>:
    132e:	00 24       	eor	r0, r0
    1330:	0a 94       	dec	r0
    1332:	16 16       	cp	r1, r22
    1334:	17 06       	cpc	r1, r23
    1336:	18 06       	cpc	r1, r24
    1338:	09 06       	cpc	r0, r25
    133a:	08 95       	ret

0000133c <__fp_pscB>:
    133c:	00 24       	eor	r0, r0
    133e:	0a 94       	dec	r0
    1340:	12 16       	cp	r1, r18
    1342:	13 06       	cpc	r1, r19
    1344:	14 06       	cpc	r1, r20
    1346:	05 06       	cpc	r0, r21
    1348:	08 95       	ret

0000134a <__fp_round>:
    134a:	09 2e       	mov	r0, r25
    134c:	03 94       	inc	r0
    134e:	00 0c       	add	r0, r0
    1350:	11 f4       	brne	.+4      	; 0x1356 <__fp_round+0xc>
    1352:	88 23       	and	r24, r24
    1354:	52 f0       	brmi	.+20     	; 0x136a <__fp_round+0x20>
    1356:	bb 0f       	add	r27, r27
    1358:	40 f4       	brcc	.+16     	; 0x136a <__fp_round+0x20>
    135a:	bf 2b       	or	r27, r31
    135c:	11 f4       	brne	.+4      	; 0x1362 <__fp_round+0x18>
    135e:	60 ff       	sbrs	r22, 0
    1360:	04 c0       	rjmp	.+8      	; 0x136a <__fp_round+0x20>
    1362:	6f 5f       	subi	r22, 0xFF	; 255
    1364:	7f 4f       	sbci	r23, 0xFF	; 255
    1366:	8f 4f       	sbci	r24, 0xFF	; 255
    1368:	9f 4f       	sbci	r25, 0xFF	; 255
    136a:	08 95       	ret

0000136c <__fp_split3>:
    136c:	57 fd       	sbrc	r21, 7
    136e:	90 58       	subi	r25, 0x80	; 128
    1370:	44 0f       	add	r20, r20
    1372:	55 1f       	adc	r21, r21
    1374:	59 f0       	breq	.+22     	; 0x138c <__fp_splitA+0x10>
    1376:	5f 3f       	cpi	r21, 0xFF	; 255
    1378:	71 f0       	breq	.+28     	; 0x1396 <__fp_splitA+0x1a>
    137a:	47 95       	ror	r20

0000137c <__fp_splitA>:
    137c:	88 0f       	add	r24, r24
    137e:	97 fb       	bst	r25, 7
    1380:	99 1f       	adc	r25, r25
    1382:	61 f0       	breq	.+24     	; 0x139c <__fp_splitA+0x20>
    1384:	9f 3f       	cpi	r25, 0xFF	; 255
    1386:	79 f0       	breq	.+30     	; 0x13a6 <__fp_splitA+0x2a>
    1388:	87 95       	ror	r24
    138a:	08 95       	ret
    138c:	12 16       	cp	r1, r18
    138e:	13 06       	cpc	r1, r19
    1390:	14 06       	cpc	r1, r20
    1392:	55 1f       	adc	r21, r21
    1394:	f2 cf       	rjmp	.-28     	; 0x137a <__fp_split3+0xe>
    1396:	46 95       	lsr	r20
    1398:	f1 df       	rcall	.-30     	; 0x137c <__fp_splitA>
    139a:	08 c0       	rjmp	.+16     	; 0x13ac <__fp_splitA+0x30>
    139c:	16 16       	cp	r1, r22
    139e:	17 06       	cpc	r1, r23
    13a0:	18 06       	cpc	r1, r24
    13a2:	99 1f       	adc	r25, r25
    13a4:	f1 cf       	rjmp	.-30     	; 0x1388 <__fp_splitA+0xc>
    13a6:	86 95       	lsr	r24
    13a8:	71 05       	cpc	r23, r1
    13aa:	61 05       	cpc	r22, r1
    13ac:	08 94       	sec
    13ae:	08 95       	ret

000013b0 <__fp_zero>:
    13b0:	e8 94       	clt

000013b2 <__fp_szero>:
    13b2:	bb 27       	eor	r27, r27
    13b4:	66 27       	eor	r22, r22
    13b6:	77 27       	eor	r23, r23
    13b8:	cb 01       	movw	r24, r22
    13ba:	97 f9       	bld	r25, 7
    13bc:	08 95       	ret

000013be <__gesf2>:
    13be:	8a df       	rcall	.-236    	; 0x12d4 <__fp_cmp>
    13c0:	08 f4       	brcc	.+2      	; 0x13c4 <__gesf2+0x6>
    13c2:	8f ef       	ldi	r24, 0xFF	; 255
    13c4:	08 95       	ret

000013c6 <__mulsf3>:
    13c6:	0b d0       	rcall	.+22     	; 0x13de <__mulsf3x>
    13c8:	c0 cf       	rjmp	.-128    	; 0x134a <__fp_round>
    13ca:	b1 df       	rcall	.-158    	; 0x132e <__fp_pscA>
    13cc:	28 f0       	brcs	.+10     	; 0x13d8 <__mulsf3+0x12>
    13ce:	b6 df       	rcall	.-148    	; 0x133c <__fp_pscB>
    13d0:	18 f0       	brcs	.+6      	; 0x13d8 <__mulsf3+0x12>
    13d2:	95 23       	and	r25, r21
    13d4:	09 f0       	breq	.+2      	; 0x13d8 <__mulsf3+0x12>
    13d6:	a2 cf       	rjmp	.-188    	; 0x131c <__fp_inf>
    13d8:	a7 cf       	rjmp	.-178    	; 0x1328 <__fp_nan>
    13da:	11 24       	eor	r1, r1
    13dc:	ea cf       	rjmp	.-44     	; 0x13b2 <__fp_szero>

000013de <__mulsf3x>:
    13de:	c6 df       	rcall	.-116    	; 0x136c <__fp_split3>
    13e0:	a0 f3       	brcs	.-24     	; 0x13ca <__mulsf3+0x4>

000013e2 <__mulsf3_pse>:
    13e2:	95 9f       	mul	r25, r21
    13e4:	d1 f3       	breq	.-12     	; 0x13da <__mulsf3+0x14>
    13e6:	95 0f       	add	r25, r21
    13e8:	50 e0       	ldi	r21, 0x00	; 0
    13ea:	55 1f       	adc	r21, r21
    13ec:	62 9f       	mul	r22, r18
    13ee:	f0 01       	movw	r30, r0
    13f0:	72 9f       	mul	r23, r18
    13f2:	bb 27       	eor	r27, r27
    13f4:	f0 0d       	add	r31, r0
    13f6:	b1 1d       	adc	r27, r1
    13f8:	63 9f       	mul	r22, r19
    13fa:	aa 27       	eor	r26, r26
    13fc:	f0 0d       	add	r31, r0
    13fe:	b1 1d       	adc	r27, r1
    1400:	aa 1f       	adc	r26, r26
    1402:	64 9f       	mul	r22, r20
    1404:	66 27       	eor	r22, r22
    1406:	b0 0d       	add	r27, r0
    1408:	a1 1d       	adc	r26, r1
    140a:	66 1f       	adc	r22, r22
    140c:	82 9f       	mul	r24, r18
    140e:	22 27       	eor	r18, r18
    1410:	b0 0d       	add	r27, r0
    1412:	a1 1d       	adc	r26, r1
    1414:	62 1f       	adc	r22, r18
    1416:	73 9f       	mul	r23, r19
    1418:	b0 0d       	add	r27, r0
    141a:	a1 1d       	adc	r26, r1
    141c:	62 1f       	adc	r22, r18
    141e:	83 9f       	mul	r24, r19
    1420:	a0 0d       	add	r26, r0
    1422:	61 1d       	adc	r22, r1
    1424:	22 1f       	adc	r18, r18
    1426:	74 9f       	mul	r23, r20
    1428:	33 27       	eor	r19, r19
    142a:	a0 0d       	add	r26, r0
    142c:	61 1d       	adc	r22, r1
    142e:	23 1f       	adc	r18, r19
    1430:	84 9f       	mul	r24, r20
    1432:	60 0d       	add	r22, r0
    1434:	21 1d       	adc	r18, r1
    1436:	82 2f       	mov	r24, r18
    1438:	76 2f       	mov	r23, r22
    143a:	6a 2f       	mov	r22, r26
    143c:	11 24       	eor	r1, r1
    143e:	9f 57       	subi	r25, 0x7F	; 127
    1440:	50 40       	sbci	r21, 0x00	; 0
    1442:	8a f0       	brmi	.+34     	; 0x1466 <__mulsf3_pse+0x84>
    1444:	e1 f0       	breq	.+56     	; 0x147e <__mulsf3_pse+0x9c>
    1446:	88 23       	and	r24, r24
    1448:	4a f0       	brmi	.+18     	; 0x145c <__mulsf3_pse+0x7a>
    144a:	ee 0f       	add	r30, r30
    144c:	ff 1f       	adc	r31, r31
    144e:	bb 1f       	adc	r27, r27
    1450:	66 1f       	adc	r22, r22
    1452:	77 1f       	adc	r23, r23
    1454:	88 1f       	adc	r24, r24
    1456:	91 50       	subi	r25, 0x01	; 1
    1458:	50 40       	sbci	r21, 0x00	; 0
    145a:	a9 f7       	brne	.-22     	; 0x1446 <__mulsf3_pse+0x64>
    145c:	9e 3f       	cpi	r25, 0xFE	; 254
    145e:	51 05       	cpc	r21, r1
    1460:	70 f0       	brcs	.+28     	; 0x147e <__mulsf3_pse+0x9c>
    1462:	5c cf       	rjmp	.-328    	; 0x131c <__fp_inf>
    1464:	a6 cf       	rjmp	.-180    	; 0x13b2 <__fp_szero>
    1466:	5f 3f       	cpi	r21, 0xFF	; 255
    1468:	ec f3       	brlt	.-6      	; 0x1464 <__mulsf3_pse+0x82>
    146a:	98 3e       	cpi	r25, 0xE8	; 232
    146c:	dc f3       	brlt	.-10     	; 0x1464 <__mulsf3_pse+0x82>
    146e:	86 95       	lsr	r24
    1470:	77 95       	ror	r23
    1472:	67 95       	ror	r22
    1474:	b7 95       	ror	r27
    1476:	f7 95       	ror	r31
    1478:	e7 95       	ror	r30
    147a:	9f 5f       	subi	r25, 0xFF	; 255
    147c:	c1 f7       	brne	.-16     	; 0x146e <__mulsf3_pse+0x8c>
    147e:	fe 2b       	or	r31, r30
    1480:	88 0f       	add	r24, r24
    1482:	91 1d       	adc	r25, r1
    1484:	96 95       	lsr	r25
    1486:	87 95       	ror	r24
    1488:	97 f9       	bld	r25, 7
    148a:	08 95       	ret

0000148c <__divmodhi4>:
    148c:	97 fb       	bst	r25, 7
    148e:	07 2e       	mov	r0, r23
    1490:	16 f4       	brtc	.+4      	; 0x1496 <__divmodhi4+0xa>
    1492:	00 94       	com	r0
    1494:	06 d0       	rcall	.+12     	; 0x14a2 <__divmodhi4_neg1>
    1496:	77 fd       	sbrc	r23, 7
    1498:	08 d0       	rcall	.+16     	; 0x14aa <__divmodhi4_neg2>
    149a:	11 d0       	rcall	.+34     	; 0x14be <__udivmodhi4>
    149c:	07 fc       	sbrc	r0, 7
    149e:	05 d0       	rcall	.+10     	; 0x14aa <__divmodhi4_neg2>
    14a0:	3e f4       	brtc	.+14     	; 0x14b0 <__divmodhi4_exit>

000014a2 <__divmodhi4_neg1>:
    14a2:	90 95       	com	r25
    14a4:	81 95       	neg	r24
    14a6:	9f 4f       	sbci	r25, 0xFF	; 255
    14a8:	08 95       	ret

000014aa <__divmodhi4_neg2>:
    14aa:	70 95       	com	r23
    14ac:	61 95       	neg	r22
    14ae:	7f 4f       	sbci	r23, 0xFF	; 255

000014b0 <__divmodhi4_exit>:
    14b0:	08 95       	ret

000014b2 <__tablejump2__>:
    14b2:	ee 0f       	add	r30, r30
    14b4:	ff 1f       	adc	r31, r31

000014b6 <__tablejump__>:
    14b6:	05 90       	lpm	r0, Z+
    14b8:	f4 91       	lpm	r31, Z
    14ba:	e0 2d       	mov	r30, r0
    14bc:	19 94       	eijmp

000014be <__udivmodhi4>:
    14be:	aa 1b       	sub	r26, r26
    14c0:	bb 1b       	sub	r27, r27
    14c2:	51 e1       	ldi	r21, 0x11	; 17
    14c4:	07 c0       	rjmp	.+14     	; 0x14d4 <__udivmodhi4_ep>

000014c6 <__udivmodhi4_loop>:
    14c6:	aa 1f       	adc	r26, r26
    14c8:	bb 1f       	adc	r27, r27
    14ca:	a6 17       	cp	r26, r22
    14cc:	b7 07       	cpc	r27, r23
    14ce:	10 f0       	brcs	.+4      	; 0x14d4 <__udivmodhi4_ep>
    14d0:	a6 1b       	sub	r26, r22
    14d2:	b7 0b       	sbc	r27, r23

000014d4 <__udivmodhi4_ep>:
    14d4:	88 1f       	adc	r24, r24
    14d6:	99 1f       	adc	r25, r25
    14d8:	5a 95       	dec	r21
    14da:	a9 f7       	brne	.-22     	; 0x14c6 <__udivmodhi4_loop>
    14dc:	80 95       	com	r24
    14de:	90 95       	com	r25
    14e0:	bc 01       	movw	r22, r24
    14e2:	cd 01       	movw	r24, r26
    14e4:	08 95       	ret

000014e6 <malloc>:
    14e6:	cf 93       	push	r28
    14e8:	df 93       	push	r29
    14ea:	82 30       	cpi	r24, 0x02	; 2
    14ec:	91 05       	cpc	r25, r1
    14ee:	10 f4       	brcc	.+4      	; 0x14f4 <malloc+0xe>
    14f0:	82 e0       	ldi	r24, 0x02	; 2
    14f2:	90 e0       	ldi	r25, 0x00	; 0
    14f4:	e0 91 e1 03 	lds	r30, 0x03E1
    14f8:	f0 91 e2 03 	lds	r31, 0x03E2
    14fc:	20 e0       	ldi	r18, 0x00	; 0
    14fe:	30 e0       	ldi	r19, 0x00	; 0
    1500:	a0 e0       	ldi	r26, 0x00	; 0
    1502:	b0 e0       	ldi	r27, 0x00	; 0
    1504:	30 97       	sbiw	r30, 0x00	; 0
    1506:	39 f1       	breq	.+78     	; 0x1556 <malloc+0x70>
    1508:	40 81       	ld	r20, Z
    150a:	51 81       	ldd	r21, Z+1	; 0x01
    150c:	48 17       	cp	r20, r24
    150e:	59 07       	cpc	r21, r25
    1510:	b8 f0       	brcs	.+46     	; 0x1540 <malloc+0x5a>
    1512:	48 17       	cp	r20, r24
    1514:	59 07       	cpc	r21, r25
    1516:	71 f4       	brne	.+28     	; 0x1534 <malloc+0x4e>
    1518:	82 81       	ldd	r24, Z+2	; 0x02
    151a:	93 81       	ldd	r25, Z+3	; 0x03
    151c:	10 97       	sbiw	r26, 0x00	; 0
    151e:	29 f0       	breq	.+10     	; 0x152a <malloc+0x44>
    1520:	13 96       	adiw	r26, 0x03	; 3
    1522:	9c 93       	st	X, r25
    1524:	8e 93       	st	-X, r24
    1526:	12 97       	sbiw	r26, 0x02	; 2
    1528:	2c c0       	rjmp	.+88     	; 0x1582 <malloc+0x9c>
    152a:	90 93 e2 03 	sts	0x03E2, r25
    152e:	80 93 e1 03 	sts	0x03E1, r24
    1532:	27 c0       	rjmp	.+78     	; 0x1582 <malloc+0x9c>
    1534:	21 15       	cp	r18, r1
    1536:	31 05       	cpc	r19, r1
    1538:	31 f0       	breq	.+12     	; 0x1546 <malloc+0x60>
    153a:	42 17       	cp	r20, r18
    153c:	53 07       	cpc	r21, r19
    153e:	18 f0       	brcs	.+6      	; 0x1546 <malloc+0x60>
    1540:	a9 01       	movw	r20, r18
    1542:	db 01       	movw	r26, r22
    1544:	01 c0       	rjmp	.+2      	; 0x1548 <malloc+0x62>
    1546:	ef 01       	movw	r28, r30
    1548:	9a 01       	movw	r18, r20
    154a:	bd 01       	movw	r22, r26
    154c:	df 01       	movw	r26, r30
    154e:	02 80       	ldd	r0, Z+2	; 0x02
    1550:	f3 81       	ldd	r31, Z+3	; 0x03
    1552:	e0 2d       	mov	r30, r0
    1554:	d7 cf       	rjmp	.-82     	; 0x1504 <malloc+0x1e>
    1556:	21 15       	cp	r18, r1
    1558:	31 05       	cpc	r19, r1
    155a:	f9 f0       	breq	.+62     	; 0x159a <malloc+0xb4>
    155c:	28 1b       	sub	r18, r24
    155e:	39 0b       	sbc	r19, r25
    1560:	24 30       	cpi	r18, 0x04	; 4
    1562:	31 05       	cpc	r19, r1
    1564:	80 f4       	brcc	.+32     	; 0x1586 <malloc+0xa0>
    1566:	8a 81       	ldd	r24, Y+2	; 0x02
    1568:	9b 81       	ldd	r25, Y+3	; 0x03
    156a:	61 15       	cp	r22, r1
    156c:	71 05       	cpc	r23, r1
    156e:	21 f0       	breq	.+8      	; 0x1578 <malloc+0x92>
    1570:	fb 01       	movw	r30, r22
    1572:	93 83       	std	Z+3, r25	; 0x03
    1574:	82 83       	std	Z+2, r24	; 0x02
    1576:	04 c0       	rjmp	.+8      	; 0x1580 <malloc+0x9a>
    1578:	90 93 e2 03 	sts	0x03E2, r25
    157c:	80 93 e1 03 	sts	0x03E1, r24
    1580:	fe 01       	movw	r30, r28
    1582:	32 96       	adiw	r30, 0x02	; 2
    1584:	44 c0       	rjmp	.+136    	; 0x160e <malloc+0x128>
    1586:	fe 01       	movw	r30, r28
    1588:	e2 0f       	add	r30, r18
    158a:	f3 1f       	adc	r31, r19
    158c:	81 93       	st	Z+, r24
    158e:	91 93       	st	Z+, r25
    1590:	22 50       	subi	r18, 0x02	; 2
    1592:	31 09       	sbc	r19, r1
    1594:	39 83       	std	Y+1, r19	; 0x01
    1596:	28 83       	st	Y, r18
    1598:	3a c0       	rjmp	.+116    	; 0x160e <malloc+0x128>
    159a:	20 91 df 03 	lds	r18, 0x03DF
    159e:	30 91 e0 03 	lds	r19, 0x03E0
    15a2:	23 2b       	or	r18, r19
    15a4:	41 f4       	brne	.+16     	; 0x15b6 <malloc+0xd0>
    15a6:	20 91 02 02 	lds	r18, 0x0202
    15aa:	30 91 03 02 	lds	r19, 0x0203
    15ae:	30 93 e0 03 	sts	0x03E0, r19
    15b2:	20 93 df 03 	sts	0x03DF, r18
    15b6:	20 91 00 02 	lds	r18, 0x0200
    15ba:	30 91 01 02 	lds	r19, 0x0201
    15be:	21 15       	cp	r18, r1
    15c0:	31 05       	cpc	r19, r1
    15c2:	41 f4       	brne	.+16     	; 0x15d4 <malloc+0xee>
    15c4:	2d b7       	in	r18, 0x3d	; 61
    15c6:	3e b7       	in	r19, 0x3e	; 62
    15c8:	40 91 04 02 	lds	r20, 0x0204
    15cc:	50 91 05 02 	lds	r21, 0x0205
    15d0:	24 1b       	sub	r18, r20
    15d2:	35 0b       	sbc	r19, r21
    15d4:	e0 91 df 03 	lds	r30, 0x03DF
    15d8:	f0 91 e0 03 	lds	r31, 0x03E0
    15dc:	e2 17       	cp	r30, r18
    15de:	f3 07       	cpc	r31, r19
    15e0:	a0 f4       	brcc	.+40     	; 0x160a <malloc+0x124>
    15e2:	2e 1b       	sub	r18, r30
    15e4:	3f 0b       	sbc	r19, r31
    15e6:	28 17       	cp	r18, r24
    15e8:	39 07       	cpc	r19, r25
    15ea:	78 f0       	brcs	.+30     	; 0x160a <malloc+0x124>
    15ec:	ac 01       	movw	r20, r24
    15ee:	4e 5f       	subi	r20, 0xFE	; 254
    15f0:	5f 4f       	sbci	r21, 0xFF	; 255
    15f2:	24 17       	cp	r18, r20
    15f4:	35 07       	cpc	r19, r21
    15f6:	48 f0       	brcs	.+18     	; 0x160a <malloc+0x124>
    15f8:	4e 0f       	add	r20, r30
    15fa:	5f 1f       	adc	r21, r31
    15fc:	50 93 e0 03 	sts	0x03E0, r21
    1600:	40 93 df 03 	sts	0x03DF, r20
    1604:	81 93       	st	Z+, r24
    1606:	91 93       	st	Z+, r25
    1608:	02 c0       	rjmp	.+4      	; 0x160e <malloc+0x128>
    160a:	e0 e0       	ldi	r30, 0x00	; 0
    160c:	f0 e0       	ldi	r31, 0x00	; 0
    160e:	cf 01       	movw	r24, r30
    1610:	df 91       	pop	r29
    1612:	cf 91       	pop	r28
    1614:	08 95       	ret

00001616 <free>:
    1616:	cf 93       	push	r28
    1618:	df 93       	push	r29
    161a:	00 97       	sbiw	r24, 0x00	; 0
    161c:	09 f4       	brne	.+2      	; 0x1620 <free+0xa>
    161e:	87 c0       	rjmp	.+270    	; 0x172e <free+0x118>
    1620:	fc 01       	movw	r30, r24
    1622:	32 97       	sbiw	r30, 0x02	; 2
    1624:	13 82       	std	Z+3, r1	; 0x03
    1626:	12 82       	std	Z+2, r1	; 0x02
    1628:	c0 91 e1 03 	lds	r28, 0x03E1
    162c:	d0 91 e2 03 	lds	r29, 0x03E2
    1630:	20 97       	sbiw	r28, 0x00	; 0
    1632:	81 f4       	brne	.+32     	; 0x1654 <free+0x3e>
    1634:	20 81       	ld	r18, Z
    1636:	31 81       	ldd	r19, Z+1	; 0x01
    1638:	28 0f       	add	r18, r24
    163a:	39 1f       	adc	r19, r25
    163c:	80 91 df 03 	lds	r24, 0x03DF
    1640:	90 91 e0 03 	lds	r25, 0x03E0
    1644:	82 17       	cp	r24, r18
    1646:	93 07       	cpc	r25, r19
    1648:	79 f5       	brne	.+94     	; 0x16a8 <free+0x92>
    164a:	f0 93 e0 03 	sts	0x03E0, r31
    164e:	e0 93 df 03 	sts	0x03DF, r30
    1652:	6d c0       	rjmp	.+218    	; 0x172e <free+0x118>
    1654:	de 01       	movw	r26, r28
    1656:	20 e0       	ldi	r18, 0x00	; 0
    1658:	30 e0       	ldi	r19, 0x00	; 0
    165a:	ae 17       	cp	r26, r30
    165c:	bf 07       	cpc	r27, r31
    165e:	50 f4       	brcc	.+20     	; 0x1674 <free+0x5e>
    1660:	12 96       	adiw	r26, 0x02	; 2
    1662:	4d 91       	ld	r20, X+
    1664:	5c 91       	ld	r21, X
    1666:	13 97       	sbiw	r26, 0x03	; 3
    1668:	9d 01       	movw	r18, r26
    166a:	41 15       	cp	r20, r1
    166c:	51 05       	cpc	r21, r1
    166e:	09 f1       	breq	.+66     	; 0x16b2 <free+0x9c>
    1670:	da 01       	movw	r26, r20
    1672:	f3 cf       	rjmp	.-26     	; 0x165a <free+0x44>
    1674:	b3 83       	std	Z+3, r27	; 0x03
    1676:	a2 83       	std	Z+2, r26	; 0x02
    1678:	40 81       	ld	r20, Z
    167a:	51 81       	ldd	r21, Z+1	; 0x01
    167c:	84 0f       	add	r24, r20
    167e:	95 1f       	adc	r25, r21
    1680:	8a 17       	cp	r24, r26
    1682:	9b 07       	cpc	r25, r27
    1684:	71 f4       	brne	.+28     	; 0x16a2 <free+0x8c>
    1686:	8d 91       	ld	r24, X+
    1688:	9c 91       	ld	r25, X
    168a:	11 97       	sbiw	r26, 0x01	; 1
    168c:	84 0f       	add	r24, r20
    168e:	95 1f       	adc	r25, r21
    1690:	02 96       	adiw	r24, 0x02	; 2
    1692:	91 83       	std	Z+1, r25	; 0x01
    1694:	80 83       	st	Z, r24
    1696:	12 96       	adiw	r26, 0x02	; 2
    1698:	8d 91       	ld	r24, X+
    169a:	9c 91       	ld	r25, X
    169c:	13 97       	sbiw	r26, 0x03	; 3
    169e:	93 83       	std	Z+3, r25	; 0x03
    16a0:	82 83       	std	Z+2, r24	; 0x02
    16a2:	21 15       	cp	r18, r1
    16a4:	31 05       	cpc	r19, r1
    16a6:	29 f4       	brne	.+10     	; 0x16b2 <free+0x9c>
    16a8:	f0 93 e2 03 	sts	0x03E2, r31
    16ac:	e0 93 e1 03 	sts	0x03E1, r30
    16b0:	3e c0       	rjmp	.+124    	; 0x172e <free+0x118>
    16b2:	d9 01       	movw	r26, r18
    16b4:	13 96       	adiw	r26, 0x03	; 3
    16b6:	fc 93       	st	X, r31
    16b8:	ee 93       	st	-X, r30
    16ba:	12 97       	sbiw	r26, 0x02	; 2
    16bc:	4d 91       	ld	r20, X+
    16be:	5d 91       	ld	r21, X+
    16c0:	a4 0f       	add	r26, r20
    16c2:	b5 1f       	adc	r27, r21
    16c4:	ea 17       	cp	r30, r26
    16c6:	fb 07       	cpc	r31, r27
    16c8:	79 f4       	brne	.+30     	; 0x16e8 <free+0xd2>
    16ca:	80 81       	ld	r24, Z
    16cc:	91 81       	ldd	r25, Z+1	; 0x01
    16ce:	84 0f       	add	r24, r20
    16d0:	95 1f       	adc	r25, r21
    16d2:	02 96       	adiw	r24, 0x02	; 2
    16d4:	d9 01       	movw	r26, r18
    16d6:	11 96       	adiw	r26, 0x01	; 1
    16d8:	9c 93       	st	X, r25
    16da:	8e 93       	st	-X, r24
    16dc:	82 81       	ldd	r24, Z+2	; 0x02
    16de:	93 81       	ldd	r25, Z+3	; 0x03
    16e0:	13 96       	adiw	r26, 0x03	; 3
    16e2:	9c 93       	st	X, r25
    16e4:	8e 93       	st	-X, r24
    16e6:	12 97       	sbiw	r26, 0x02	; 2
    16e8:	e0 e0       	ldi	r30, 0x00	; 0
    16ea:	f0 e0       	ldi	r31, 0x00	; 0
    16ec:	8a 81       	ldd	r24, Y+2	; 0x02
    16ee:	9b 81       	ldd	r25, Y+3	; 0x03
    16f0:	00 97       	sbiw	r24, 0x00	; 0
    16f2:	19 f0       	breq	.+6      	; 0x16fa <free+0xe4>
    16f4:	fe 01       	movw	r30, r28
    16f6:	ec 01       	movw	r28, r24
    16f8:	f9 cf       	rjmp	.-14     	; 0x16ec <free+0xd6>
    16fa:	ce 01       	movw	r24, r28
    16fc:	02 96       	adiw	r24, 0x02	; 2
    16fe:	28 81       	ld	r18, Y
    1700:	39 81       	ldd	r19, Y+1	; 0x01
    1702:	82 0f       	add	r24, r18
    1704:	93 1f       	adc	r25, r19
    1706:	20 91 df 03 	lds	r18, 0x03DF
    170a:	30 91 e0 03 	lds	r19, 0x03E0
    170e:	28 17       	cp	r18, r24
    1710:	39 07       	cpc	r19, r25
    1712:	69 f4       	brne	.+26     	; 0x172e <free+0x118>
    1714:	30 97       	sbiw	r30, 0x00	; 0
    1716:	29 f4       	brne	.+10     	; 0x1722 <free+0x10c>
    1718:	10 92 e2 03 	sts	0x03E2, r1
    171c:	10 92 e1 03 	sts	0x03E1, r1
    1720:	02 c0       	rjmp	.+4      	; 0x1726 <free+0x110>
    1722:	13 82       	std	Z+3, r1	; 0x03
    1724:	12 82       	std	Z+2, r1	; 0x02
    1726:	d0 93 e0 03 	sts	0x03E0, r29
    172a:	c0 93 df 03 	sts	0x03DF, r28
    172e:	df 91       	pop	r29
    1730:	cf 91       	pop	r28
    1732:	08 95       	ret

00001734 <fdevopen>:
    1734:	0f 93       	push	r16
    1736:	1f 93       	push	r17
    1738:	cf 93       	push	r28
    173a:	df 93       	push	r29
    173c:	ec 01       	movw	r28, r24
    173e:	8b 01       	movw	r16, r22
    1740:	00 97       	sbiw	r24, 0x00	; 0
    1742:	31 f4       	brne	.+12     	; 0x1750 <fdevopen+0x1c>
    1744:	61 15       	cp	r22, r1
    1746:	71 05       	cpc	r23, r1
    1748:	19 f4       	brne	.+6      	; 0x1750 <fdevopen+0x1c>
    174a:	80 e0       	ldi	r24, 0x00	; 0
    174c:	90 e0       	ldi	r25, 0x00	; 0
    174e:	37 c0       	rjmp	.+110    	; 0x17be <fdevopen+0x8a>
    1750:	6e e0       	ldi	r22, 0x0E	; 14
    1752:	70 e0       	ldi	r23, 0x00	; 0
    1754:	81 e0       	ldi	r24, 0x01	; 1
    1756:	90 e0       	ldi	r25, 0x00	; 0
    1758:	63 d2       	rcall	.+1222   	; 0x1c20 <calloc>
    175a:	fc 01       	movw	r30, r24
    175c:	00 97       	sbiw	r24, 0x00	; 0
    175e:	a9 f3       	breq	.-22     	; 0x174a <fdevopen+0x16>
    1760:	80 e8       	ldi	r24, 0x80	; 128
    1762:	83 83       	std	Z+3, r24	; 0x03
    1764:	01 15       	cp	r16, r1
    1766:	11 05       	cpc	r17, r1
    1768:	71 f0       	breq	.+28     	; 0x1786 <fdevopen+0x52>
    176a:	13 87       	std	Z+11, r17	; 0x0b
    176c:	02 87       	std	Z+10, r16	; 0x0a
    176e:	81 e8       	ldi	r24, 0x81	; 129
    1770:	83 83       	std	Z+3, r24	; 0x03
    1772:	80 91 e3 03 	lds	r24, 0x03E3
    1776:	90 91 e4 03 	lds	r25, 0x03E4
    177a:	89 2b       	or	r24, r25
    177c:	21 f4       	brne	.+8      	; 0x1786 <fdevopen+0x52>
    177e:	f0 93 e4 03 	sts	0x03E4, r31
    1782:	e0 93 e3 03 	sts	0x03E3, r30
    1786:	20 97       	sbiw	r28, 0x00	; 0
    1788:	c9 f0       	breq	.+50     	; 0x17bc <fdevopen+0x88>
    178a:	d1 87       	std	Z+9, r29	; 0x09
    178c:	c0 87       	std	Z+8, r28	; 0x08
    178e:	83 81       	ldd	r24, Z+3	; 0x03
    1790:	82 60       	ori	r24, 0x02	; 2
    1792:	83 83       	std	Z+3, r24	; 0x03
    1794:	80 91 e5 03 	lds	r24, 0x03E5
    1798:	90 91 e6 03 	lds	r25, 0x03E6
    179c:	89 2b       	or	r24, r25
    179e:	71 f4       	brne	.+28     	; 0x17bc <fdevopen+0x88>
    17a0:	f0 93 e6 03 	sts	0x03E6, r31
    17a4:	e0 93 e5 03 	sts	0x03E5, r30
    17a8:	80 91 e7 03 	lds	r24, 0x03E7
    17ac:	90 91 e8 03 	lds	r25, 0x03E8
    17b0:	89 2b       	or	r24, r25
    17b2:	21 f4       	brne	.+8      	; 0x17bc <fdevopen+0x88>
    17b4:	f0 93 e8 03 	sts	0x03E8, r31
    17b8:	e0 93 e7 03 	sts	0x03E7, r30
    17bc:	cf 01       	movw	r24, r30
    17be:	df 91       	pop	r29
    17c0:	cf 91       	pop	r28
    17c2:	1f 91       	pop	r17
    17c4:	0f 91       	pop	r16
    17c6:	08 95       	ret

000017c8 <printf>:
    17c8:	cf 93       	push	r28
    17ca:	df 93       	push	r29
    17cc:	cd b7       	in	r28, 0x3d	; 61
    17ce:	de b7       	in	r29, 0x3e	; 62
    17d0:	fe 01       	movw	r30, r28
    17d2:	36 96       	adiw	r30, 0x06	; 6
    17d4:	61 91       	ld	r22, Z+
    17d6:	71 91       	ld	r23, Z+
    17d8:	af 01       	movw	r20, r30
    17da:	80 91 e5 03 	lds	r24, 0x03E5
    17de:	90 91 e6 03 	lds	r25, 0x03E6
    17e2:	30 d0       	rcall	.+96     	; 0x1844 <vfprintf>
    17e4:	df 91       	pop	r29
    17e6:	cf 91       	pop	r28
    17e8:	08 95       	ret

000017ea <puts>:
    17ea:	0f 93       	push	r16
    17ec:	1f 93       	push	r17
    17ee:	cf 93       	push	r28
    17f0:	df 93       	push	r29
    17f2:	e0 91 e5 03 	lds	r30, 0x03E5
    17f6:	f0 91 e6 03 	lds	r31, 0x03E6
    17fa:	23 81       	ldd	r18, Z+3	; 0x03
    17fc:	21 ff       	sbrs	r18, 1
    17fe:	1b c0       	rjmp	.+54     	; 0x1836 <puts+0x4c>
    1800:	ec 01       	movw	r28, r24
    1802:	00 e0       	ldi	r16, 0x00	; 0
    1804:	10 e0       	ldi	r17, 0x00	; 0
    1806:	89 91       	ld	r24, Y+
    1808:	60 91 e5 03 	lds	r22, 0x03E5
    180c:	70 91 e6 03 	lds	r23, 0x03E6
    1810:	db 01       	movw	r26, r22
    1812:	18 96       	adiw	r26, 0x08	; 8
    1814:	ed 91       	ld	r30, X+
    1816:	fc 91       	ld	r31, X
    1818:	19 97       	sbiw	r26, 0x09	; 9
    181a:	88 23       	and	r24, r24
    181c:	31 f0       	breq	.+12     	; 0x182a <puts+0x40>
    181e:	19 95       	eicall
    1820:	89 2b       	or	r24, r25
    1822:	89 f3       	breq	.-30     	; 0x1806 <puts+0x1c>
    1824:	0f ef       	ldi	r16, 0xFF	; 255
    1826:	1f ef       	ldi	r17, 0xFF	; 255
    1828:	ee cf       	rjmp	.-36     	; 0x1806 <puts+0x1c>
    182a:	8a e0       	ldi	r24, 0x0A	; 10
    182c:	19 95       	eicall
    182e:	89 2b       	or	r24, r25
    1830:	11 f4       	brne	.+4      	; 0x1836 <puts+0x4c>
    1832:	c8 01       	movw	r24, r16
    1834:	02 c0       	rjmp	.+4      	; 0x183a <puts+0x50>
    1836:	8f ef       	ldi	r24, 0xFF	; 255
    1838:	9f ef       	ldi	r25, 0xFF	; 255
    183a:	df 91       	pop	r29
    183c:	cf 91       	pop	r28
    183e:	1f 91       	pop	r17
    1840:	0f 91       	pop	r16
    1842:	08 95       	ret

00001844 <vfprintf>:
    1844:	2f 92       	push	r2
    1846:	3f 92       	push	r3
    1848:	4f 92       	push	r4
    184a:	5f 92       	push	r5
    184c:	6f 92       	push	r6
    184e:	7f 92       	push	r7
    1850:	8f 92       	push	r8
    1852:	9f 92       	push	r9
    1854:	af 92       	push	r10
    1856:	bf 92       	push	r11
    1858:	cf 92       	push	r12
    185a:	df 92       	push	r13
    185c:	ef 92       	push	r14
    185e:	ff 92       	push	r15
    1860:	0f 93       	push	r16
    1862:	1f 93       	push	r17
    1864:	cf 93       	push	r28
    1866:	df 93       	push	r29
    1868:	cd b7       	in	r28, 0x3d	; 61
    186a:	de b7       	in	r29, 0x3e	; 62
    186c:	2c 97       	sbiw	r28, 0x0c	; 12
    186e:	0f b6       	in	r0, 0x3f	; 63
    1870:	f8 94       	cli
    1872:	de bf       	out	0x3e, r29	; 62
    1874:	0f be       	out	0x3f, r0	; 63
    1876:	cd bf       	out	0x3d, r28	; 61
    1878:	7c 01       	movw	r14, r24
    187a:	6b 01       	movw	r12, r22
    187c:	8a 01       	movw	r16, r20
    187e:	fc 01       	movw	r30, r24
    1880:	17 82       	std	Z+7, r1	; 0x07
    1882:	16 82       	std	Z+6, r1	; 0x06
    1884:	83 81       	ldd	r24, Z+3	; 0x03
    1886:	81 ff       	sbrs	r24, 1
    1888:	b0 c1       	rjmp	.+864    	; 0x1bea <vfprintf+0x3a6>
    188a:	ce 01       	movw	r24, r28
    188c:	01 96       	adiw	r24, 0x01	; 1
    188e:	4c 01       	movw	r8, r24
    1890:	f7 01       	movw	r30, r14
    1892:	93 81       	ldd	r25, Z+3	; 0x03
    1894:	f6 01       	movw	r30, r12
    1896:	93 fd       	sbrc	r25, 3
    1898:	85 91       	lpm	r24, Z+
    189a:	93 ff       	sbrs	r25, 3
    189c:	81 91       	ld	r24, Z+
    189e:	6f 01       	movw	r12, r30
    18a0:	88 23       	and	r24, r24
    18a2:	09 f4       	brne	.+2      	; 0x18a6 <vfprintf+0x62>
    18a4:	9e c1       	rjmp	.+828    	; 0x1be2 <vfprintf+0x39e>
    18a6:	85 32       	cpi	r24, 0x25	; 37
    18a8:	39 f4       	brne	.+14     	; 0x18b8 <vfprintf+0x74>
    18aa:	93 fd       	sbrc	r25, 3
    18ac:	85 91       	lpm	r24, Z+
    18ae:	93 ff       	sbrs	r25, 3
    18b0:	81 91       	ld	r24, Z+
    18b2:	6f 01       	movw	r12, r30
    18b4:	85 32       	cpi	r24, 0x25	; 37
    18b6:	21 f4       	brne	.+8      	; 0x18c0 <vfprintf+0x7c>
    18b8:	b7 01       	movw	r22, r14
    18ba:	90 e0       	ldi	r25, 0x00	; 0
    18bc:	e8 d1       	rcall	.+976    	; 0x1c8e <fputc>
    18be:	e8 cf       	rjmp	.-48     	; 0x1890 <vfprintf+0x4c>
    18c0:	51 2c       	mov	r5, r1
    18c2:	31 2c       	mov	r3, r1
    18c4:	20 e0       	ldi	r18, 0x00	; 0
    18c6:	20 32       	cpi	r18, 0x20	; 32
    18c8:	a0 f4       	brcc	.+40     	; 0x18f2 <vfprintf+0xae>
    18ca:	8b 32       	cpi	r24, 0x2B	; 43
    18cc:	69 f0       	breq	.+26     	; 0x18e8 <vfprintf+0xa4>
    18ce:	30 f4       	brcc	.+12     	; 0x18dc <vfprintf+0x98>
    18d0:	80 32       	cpi	r24, 0x20	; 32
    18d2:	59 f0       	breq	.+22     	; 0x18ea <vfprintf+0xa6>
    18d4:	83 32       	cpi	r24, 0x23	; 35
    18d6:	69 f4       	brne	.+26     	; 0x18f2 <vfprintf+0xae>
    18d8:	20 61       	ori	r18, 0x10	; 16
    18da:	2c c0       	rjmp	.+88     	; 0x1934 <vfprintf+0xf0>
    18dc:	8d 32       	cpi	r24, 0x2D	; 45
    18de:	39 f0       	breq	.+14     	; 0x18ee <vfprintf+0xaa>
    18e0:	80 33       	cpi	r24, 0x30	; 48
    18e2:	39 f4       	brne	.+14     	; 0x18f2 <vfprintf+0xae>
    18e4:	21 60       	ori	r18, 0x01	; 1
    18e6:	26 c0       	rjmp	.+76     	; 0x1934 <vfprintf+0xf0>
    18e8:	22 60       	ori	r18, 0x02	; 2
    18ea:	24 60       	ori	r18, 0x04	; 4
    18ec:	23 c0       	rjmp	.+70     	; 0x1934 <vfprintf+0xf0>
    18ee:	28 60       	ori	r18, 0x08	; 8
    18f0:	21 c0       	rjmp	.+66     	; 0x1934 <vfprintf+0xf0>
    18f2:	27 fd       	sbrc	r18, 7
    18f4:	27 c0       	rjmp	.+78     	; 0x1944 <vfprintf+0x100>
    18f6:	30 ed       	ldi	r19, 0xD0	; 208
    18f8:	38 0f       	add	r19, r24
    18fa:	3a 30       	cpi	r19, 0x0A	; 10
    18fc:	78 f4       	brcc	.+30     	; 0x191c <vfprintf+0xd8>
    18fe:	26 ff       	sbrs	r18, 6
    1900:	06 c0       	rjmp	.+12     	; 0x190e <vfprintf+0xca>
    1902:	fa e0       	ldi	r31, 0x0A	; 10
    1904:	5f 9e       	mul	r5, r31
    1906:	30 0d       	add	r19, r0
    1908:	11 24       	eor	r1, r1
    190a:	53 2e       	mov	r5, r19
    190c:	13 c0       	rjmp	.+38     	; 0x1934 <vfprintf+0xf0>
    190e:	8a e0       	ldi	r24, 0x0A	; 10
    1910:	38 9e       	mul	r3, r24
    1912:	30 0d       	add	r19, r0
    1914:	11 24       	eor	r1, r1
    1916:	33 2e       	mov	r3, r19
    1918:	20 62       	ori	r18, 0x20	; 32
    191a:	0c c0       	rjmp	.+24     	; 0x1934 <vfprintf+0xf0>
    191c:	8e 32       	cpi	r24, 0x2E	; 46
    191e:	21 f4       	brne	.+8      	; 0x1928 <vfprintf+0xe4>
    1920:	26 fd       	sbrc	r18, 6
    1922:	5f c1       	rjmp	.+702    	; 0x1be2 <vfprintf+0x39e>
    1924:	20 64       	ori	r18, 0x40	; 64
    1926:	06 c0       	rjmp	.+12     	; 0x1934 <vfprintf+0xf0>
    1928:	8c 36       	cpi	r24, 0x6C	; 108
    192a:	11 f4       	brne	.+4      	; 0x1930 <vfprintf+0xec>
    192c:	20 68       	ori	r18, 0x80	; 128
    192e:	02 c0       	rjmp	.+4      	; 0x1934 <vfprintf+0xf0>
    1930:	88 36       	cpi	r24, 0x68	; 104
    1932:	41 f4       	brne	.+16     	; 0x1944 <vfprintf+0x100>
    1934:	f6 01       	movw	r30, r12
    1936:	93 fd       	sbrc	r25, 3
    1938:	85 91       	lpm	r24, Z+
    193a:	93 ff       	sbrs	r25, 3
    193c:	81 91       	ld	r24, Z+
    193e:	6f 01       	movw	r12, r30
    1940:	81 11       	cpse	r24, r1
    1942:	c1 cf       	rjmp	.-126    	; 0x18c6 <vfprintf+0x82>
    1944:	98 2f       	mov	r25, r24
    1946:	9f 7d       	andi	r25, 0xDF	; 223
    1948:	95 54       	subi	r25, 0x45	; 69
    194a:	93 30       	cpi	r25, 0x03	; 3
    194c:	28 f4       	brcc	.+10     	; 0x1958 <vfprintf+0x114>
    194e:	0c 5f       	subi	r16, 0xFC	; 252
    1950:	1f 4f       	sbci	r17, 0xFF	; 255
    1952:	ff e3       	ldi	r31, 0x3F	; 63
    1954:	f9 83       	std	Y+1, r31	; 0x01
    1956:	0d c0       	rjmp	.+26     	; 0x1972 <vfprintf+0x12e>
    1958:	83 36       	cpi	r24, 0x63	; 99
    195a:	31 f0       	breq	.+12     	; 0x1968 <vfprintf+0x124>
    195c:	83 37       	cpi	r24, 0x73	; 115
    195e:	71 f0       	breq	.+28     	; 0x197c <vfprintf+0x138>
    1960:	83 35       	cpi	r24, 0x53	; 83
    1962:	09 f0       	breq	.+2      	; 0x1966 <vfprintf+0x122>
    1964:	57 c0       	rjmp	.+174    	; 0x1a14 <vfprintf+0x1d0>
    1966:	21 c0       	rjmp	.+66     	; 0x19aa <vfprintf+0x166>
    1968:	f8 01       	movw	r30, r16
    196a:	80 81       	ld	r24, Z
    196c:	89 83       	std	Y+1, r24	; 0x01
    196e:	0e 5f       	subi	r16, 0xFE	; 254
    1970:	1f 4f       	sbci	r17, 0xFF	; 255
    1972:	44 24       	eor	r4, r4
    1974:	43 94       	inc	r4
    1976:	51 2c       	mov	r5, r1
    1978:	54 01       	movw	r10, r8
    197a:	14 c0       	rjmp	.+40     	; 0x19a4 <vfprintf+0x160>
    197c:	38 01       	movw	r6, r16
    197e:	f2 e0       	ldi	r31, 0x02	; 2
    1980:	6f 0e       	add	r6, r31
    1982:	71 1c       	adc	r7, r1
    1984:	f8 01       	movw	r30, r16
    1986:	a0 80       	ld	r10, Z
    1988:	b1 80       	ldd	r11, Z+1	; 0x01
    198a:	26 ff       	sbrs	r18, 6
    198c:	03 c0       	rjmp	.+6      	; 0x1994 <vfprintf+0x150>
    198e:	65 2d       	mov	r22, r5
    1990:	70 e0       	ldi	r23, 0x00	; 0
    1992:	02 c0       	rjmp	.+4      	; 0x1998 <vfprintf+0x154>
    1994:	6f ef       	ldi	r22, 0xFF	; 255
    1996:	7f ef       	ldi	r23, 0xFF	; 255
    1998:	c5 01       	movw	r24, r10
    199a:	2c 87       	std	Y+12, r18	; 0x0c
    199c:	6d d1       	rcall	.+730    	; 0x1c78 <strnlen>
    199e:	2c 01       	movw	r4, r24
    19a0:	83 01       	movw	r16, r6
    19a2:	2c 85       	ldd	r18, Y+12	; 0x0c
    19a4:	2f 77       	andi	r18, 0x7F	; 127
    19a6:	22 2e       	mov	r2, r18
    19a8:	16 c0       	rjmp	.+44     	; 0x19d6 <vfprintf+0x192>
    19aa:	38 01       	movw	r6, r16
    19ac:	f2 e0       	ldi	r31, 0x02	; 2
    19ae:	6f 0e       	add	r6, r31
    19b0:	71 1c       	adc	r7, r1
    19b2:	f8 01       	movw	r30, r16
    19b4:	a0 80       	ld	r10, Z
    19b6:	b1 80       	ldd	r11, Z+1	; 0x01
    19b8:	26 ff       	sbrs	r18, 6
    19ba:	03 c0       	rjmp	.+6      	; 0x19c2 <vfprintf+0x17e>
    19bc:	65 2d       	mov	r22, r5
    19be:	70 e0       	ldi	r23, 0x00	; 0
    19c0:	02 c0       	rjmp	.+4      	; 0x19c6 <vfprintf+0x182>
    19c2:	6f ef       	ldi	r22, 0xFF	; 255
    19c4:	7f ef       	ldi	r23, 0xFF	; 255
    19c6:	c5 01       	movw	r24, r10
    19c8:	2c 87       	std	Y+12, r18	; 0x0c
    19ca:	44 d1       	rcall	.+648    	; 0x1c54 <strnlen_P>
    19cc:	2c 01       	movw	r4, r24
    19ce:	2c 85       	ldd	r18, Y+12	; 0x0c
    19d0:	20 68       	ori	r18, 0x80	; 128
    19d2:	22 2e       	mov	r2, r18
    19d4:	83 01       	movw	r16, r6
    19d6:	23 fc       	sbrc	r2, 3
    19d8:	19 c0       	rjmp	.+50     	; 0x1a0c <vfprintf+0x1c8>
    19da:	83 2d       	mov	r24, r3
    19dc:	90 e0       	ldi	r25, 0x00	; 0
    19de:	48 16       	cp	r4, r24
    19e0:	59 06       	cpc	r5, r25
    19e2:	a0 f4       	brcc	.+40     	; 0x1a0c <vfprintf+0x1c8>
    19e4:	b7 01       	movw	r22, r14
    19e6:	80 e2       	ldi	r24, 0x20	; 32
    19e8:	90 e0       	ldi	r25, 0x00	; 0
    19ea:	51 d1       	rcall	.+674    	; 0x1c8e <fputc>
    19ec:	3a 94       	dec	r3
    19ee:	f5 cf       	rjmp	.-22     	; 0x19da <vfprintf+0x196>
    19f0:	f5 01       	movw	r30, r10
    19f2:	27 fc       	sbrc	r2, 7
    19f4:	85 91       	lpm	r24, Z+
    19f6:	27 fe       	sbrs	r2, 7
    19f8:	81 91       	ld	r24, Z+
    19fa:	5f 01       	movw	r10, r30
    19fc:	b7 01       	movw	r22, r14
    19fe:	90 e0       	ldi	r25, 0x00	; 0
    1a00:	46 d1       	rcall	.+652    	; 0x1c8e <fputc>
    1a02:	31 10       	cpse	r3, r1
    1a04:	3a 94       	dec	r3
    1a06:	f1 e0       	ldi	r31, 0x01	; 1
    1a08:	4f 1a       	sub	r4, r31
    1a0a:	51 08       	sbc	r5, r1
    1a0c:	41 14       	cp	r4, r1
    1a0e:	51 04       	cpc	r5, r1
    1a10:	79 f7       	brne	.-34     	; 0x19f0 <vfprintf+0x1ac>
    1a12:	de c0       	rjmp	.+444    	; 0x1bd0 <vfprintf+0x38c>
    1a14:	84 36       	cpi	r24, 0x64	; 100
    1a16:	11 f0       	breq	.+4      	; 0x1a1c <vfprintf+0x1d8>
    1a18:	89 36       	cpi	r24, 0x69	; 105
    1a1a:	31 f5       	brne	.+76     	; 0x1a68 <vfprintf+0x224>
    1a1c:	f8 01       	movw	r30, r16
    1a1e:	27 ff       	sbrs	r18, 7
    1a20:	07 c0       	rjmp	.+14     	; 0x1a30 <vfprintf+0x1ec>
    1a22:	60 81       	ld	r22, Z
    1a24:	71 81       	ldd	r23, Z+1	; 0x01
    1a26:	82 81       	ldd	r24, Z+2	; 0x02
    1a28:	93 81       	ldd	r25, Z+3	; 0x03
    1a2a:	0c 5f       	subi	r16, 0xFC	; 252
    1a2c:	1f 4f       	sbci	r17, 0xFF	; 255
    1a2e:	08 c0       	rjmp	.+16     	; 0x1a40 <vfprintf+0x1fc>
    1a30:	60 81       	ld	r22, Z
    1a32:	71 81       	ldd	r23, Z+1	; 0x01
    1a34:	88 27       	eor	r24, r24
    1a36:	77 fd       	sbrc	r23, 7
    1a38:	80 95       	com	r24
    1a3a:	98 2f       	mov	r25, r24
    1a3c:	0e 5f       	subi	r16, 0xFE	; 254
    1a3e:	1f 4f       	sbci	r17, 0xFF	; 255
    1a40:	2f 76       	andi	r18, 0x6F	; 111
    1a42:	b2 2e       	mov	r11, r18
    1a44:	97 ff       	sbrs	r25, 7
    1a46:	09 c0       	rjmp	.+18     	; 0x1a5a <vfprintf+0x216>
    1a48:	90 95       	com	r25
    1a4a:	80 95       	com	r24
    1a4c:	70 95       	com	r23
    1a4e:	61 95       	neg	r22
    1a50:	7f 4f       	sbci	r23, 0xFF	; 255
    1a52:	8f 4f       	sbci	r24, 0xFF	; 255
    1a54:	9f 4f       	sbci	r25, 0xFF	; 255
    1a56:	20 68       	ori	r18, 0x80	; 128
    1a58:	b2 2e       	mov	r11, r18
    1a5a:	2a e0       	ldi	r18, 0x0A	; 10
    1a5c:	30 e0       	ldi	r19, 0x00	; 0
    1a5e:	a4 01       	movw	r20, r8
    1a60:	48 d1       	rcall	.+656    	; 0x1cf2 <__ultoa_invert>
    1a62:	a8 2e       	mov	r10, r24
    1a64:	a8 18       	sub	r10, r8
    1a66:	43 c0       	rjmp	.+134    	; 0x1aee <vfprintf+0x2aa>
    1a68:	85 37       	cpi	r24, 0x75	; 117
    1a6a:	29 f4       	brne	.+10     	; 0x1a76 <vfprintf+0x232>
    1a6c:	2f 7e       	andi	r18, 0xEF	; 239
    1a6e:	b2 2e       	mov	r11, r18
    1a70:	2a e0       	ldi	r18, 0x0A	; 10
    1a72:	30 e0       	ldi	r19, 0x00	; 0
    1a74:	25 c0       	rjmp	.+74     	; 0x1ac0 <vfprintf+0x27c>
    1a76:	f2 2f       	mov	r31, r18
    1a78:	f9 7f       	andi	r31, 0xF9	; 249
    1a7a:	bf 2e       	mov	r11, r31
    1a7c:	8f 36       	cpi	r24, 0x6F	; 111
    1a7e:	c1 f0       	breq	.+48     	; 0x1ab0 <vfprintf+0x26c>
    1a80:	18 f4       	brcc	.+6      	; 0x1a88 <vfprintf+0x244>
    1a82:	88 35       	cpi	r24, 0x58	; 88
    1a84:	79 f0       	breq	.+30     	; 0x1aa4 <vfprintf+0x260>
    1a86:	ad c0       	rjmp	.+346    	; 0x1be2 <vfprintf+0x39e>
    1a88:	80 37       	cpi	r24, 0x70	; 112
    1a8a:	19 f0       	breq	.+6      	; 0x1a92 <vfprintf+0x24e>
    1a8c:	88 37       	cpi	r24, 0x78	; 120
    1a8e:	21 f0       	breq	.+8      	; 0x1a98 <vfprintf+0x254>
    1a90:	a8 c0       	rjmp	.+336    	; 0x1be2 <vfprintf+0x39e>
    1a92:	2f 2f       	mov	r18, r31
    1a94:	20 61       	ori	r18, 0x10	; 16
    1a96:	b2 2e       	mov	r11, r18
    1a98:	b4 fe       	sbrs	r11, 4
    1a9a:	0d c0       	rjmp	.+26     	; 0x1ab6 <vfprintf+0x272>
    1a9c:	8b 2d       	mov	r24, r11
    1a9e:	84 60       	ori	r24, 0x04	; 4
    1aa0:	b8 2e       	mov	r11, r24
    1aa2:	09 c0       	rjmp	.+18     	; 0x1ab6 <vfprintf+0x272>
    1aa4:	24 ff       	sbrs	r18, 4
    1aa6:	0a c0       	rjmp	.+20     	; 0x1abc <vfprintf+0x278>
    1aa8:	9f 2f       	mov	r25, r31
    1aaa:	96 60       	ori	r25, 0x06	; 6
    1aac:	b9 2e       	mov	r11, r25
    1aae:	06 c0       	rjmp	.+12     	; 0x1abc <vfprintf+0x278>
    1ab0:	28 e0       	ldi	r18, 0x08	; 8
    1ab2:	30 e0       	ldi	r19, 0x00	; 0
    1ab4:	05 c0       	rjmp	.+10     	; 0x1ac0 <vfprintf+0x27c>
    1ab6:	20 e1       	ldi	r18, 0x10	; 16
    1ab8:	30 e0       	ldi	r19, 0x00	; 0
    1aba:	02 c0       	rjmp	.+4      	; 0x1ac0 <vfprintf+0x27c>
    1abc:	20 e1       	ldi	r18, 0x10	; 16
    1abe:	32 e0       	ldi	r19, 0x02	; 2
    1ac0:	f8 01       	movw	r30, r16
    1ac2:	b7 fe       	sbrs	r11, 7
    1ac4:	07 c0       	rjmp	.+14     	; 0x1ad4 <vfprintf+0x290>
    1ac6:	60 81       	ld	r22, Z
    1ac8:	71 81       	ldd	r23, Z+1	; 0x01
    1aca:	82 81       	ldd	r24, Z+2	; 0x02
    1acc:	93 81       	ldd	r25, Z+3	; 0x03
    1ace:	0c 5f       	subi	r16, 0xFC	; 252
    1ad0:	1f 4f       	sbci	r17, 0xFF	; 255
    1ad2:	06 c0       	rjmp	.+12     	; 0x1ae0 <vfprintf+0x29c>
    1ad4:	60 81       	ld	r22, Z
    1ad6:	71 81       	ldd	r23, Z+1	; 0x01
    1ad8:	80 e0       	ldi	r24, 0x00	; 0
    1ada:	90 e0       	ldi	r25, 0x00	; 0
    1adc:	0e 5f       	subi	r16, 0xFE	; 254
    1ade:	1f 4f       	sbci	r17, 0xFF	; 255
    1ae0:	a4 01       	movw	r20, r8
    1ae2:	07 d1       	rcall	.+526    	; 0x1cf2 <__ultoa_invert>
    1ae4:	a8 2e       	mov	r10, r24
    1ae6:	a8 18       	sub	r10, r8
    1ae8:	fb 2d       	mov	r31, r11
    1aea:	ff 77       	andi	r31, 0x7F	; 127
    1aec:	bf 2e       	mov	r11, r31
    1aee:	b6 fe       	sbrs	r11, 6
    1af0:	0b c0       	rjmp	.+22     	; 0x1b08 <vfprintf+0x2c4>
    1af2:	2b 2d       	mov	r18, r11
    1af4:	2e 7f       	andi	r18, 0xFE	; 254
    1af6:	a5 14       	cp	r10, r5
    1af8:	50 f4       	brcc	.+20     	; 0x1b0e <vfprintf+0x2ca>
    1afa:	b4 fe       	sbrs	r11, 4
    1afc:	0a c0       	rjmp	.+20     	; 0x1b12 <vfprintf+0x2ce>
    1afe:	b2 fc       	sbrc	r11, 2
    1b00:	08 c0       	rjmp	.+16     	; 0x1b12 <vfprintf+0x2ce>
    1b02:	2b 2d       	mov	r18, r11
    1b04:	2e 7e       	andi	r18, 0xEE	; 238
    1b06:	05 c0       	rjmp	.+10     	; 0x1b12 <vfprintf+0x2ce>
    1b08:	7a 2c       	mov	r7, r10
    1b0a:	2b 2d       	mov	r18, r11
    1b0c:	03 c0       	rjmp	.+6      	; 0x1b14 <vfprintf+0x2d0>
    1b0e:	7a 2c       	mov	r7, r10
    1b10:	01 c0       	rjmp	.+2      	; 0x1b14 <vfprintf+0x2d0>
    1b12:	75 2c       	mov	r7, r5
    1b14:	24 ff       	sbrs	r18, 4
    1b16:	0d c0       	rjmp	.+26     	; 0x1b32 <vfprintf+0x2ee>
    1b18:	fe 01       	movw	r30, r28
    1b1a:	ea 0d       	add	r30, r10
    1b1c:	f1 1d       	adc	r31, r1
    1b1e:	80 81       	ld	r24, Z
    1b20:	80 33       	cpi	r24, 0x30	; 48
    1b22:	11 f4       	brne	.+4      	; 0x1b28 <vfprintf+0x2e4>
    1b24:	29 7e       	andi	r18, 0xE9	; 233
    1b26:	09 c0       	rjmp	.+18     	; 0x1b3a <vfprintf+0x2f6>
    1b28:	22 ff       	sbrs	r18, 2
    1b2a:	06 c0       	rjmp	.+12     	; 0x1b38 <vfprintf+0x2f4>
    1b2c:	73 94       	inc	r7
    1b2e:	73 94       	inc	r7
    1b30:	04 c0       	rjmp	.+8      	; 0x1b3a <vfprintf+0x2f6>
    1b32:	82 2f       	mov	r24, r18
    1b34:	86 78       	andi	r24, 0x86	; 134
    1b36:	09 f0       	breq	.+2      	; 0x1b3a <vfprintf+0x2f6>
    1b38:	73 94       	inc	r7
    1b3a:	23 fd       	sbrc	r18, 3
    1b3c:	12 c0       	rjmp	.+36     	; 0x1b62 <vfprintf+0x31e>
    1b3e:	20 ff       	sbrs	r18, 0
    1b40:	06 c0       	rjmp	.+12     	; 0x1b4e <vfprintf+0x30a>
    1b42:	5a 2c       	mov	r5, r10
    1b44:	73 14       	cp	r7, r3
    1b46:	18 f4       	brcc	.+6      	; 0x1b4e <vfprintf+0x30a>
    1b48:	53 0c       	add	r5, r3
    1b4a:	57 18       	sub	r5, r7
    1b4c:	73 2c       	mov	r7, r3
    1b4e:	73 14       	cp	r7, r3
    1b50:	60 f4       	brcc	.+24     	; 0x1b6a <vfprintf+0x326>
    1b52:	b7 01       	movw	r22, r14
    1b54:	80 e2       	ldi	r24, 0x20	; 32
    1b56:	90 e0       	ldi	r25, 0x00	; 0
    1b58:	2c 87       	std	Y+12, r18	; 0x0c
    1b5a:	99 d0       	rcall	.+306    	; 0x1c8e <fputc>
    1b5c:	73 94       	inc	r7
    1b5e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1b60:	f6 cf       	rjmp	.-20     	; 0x1b4e <vfprintf+0x30a>
    1b62:	73 14       	cp	r7, r3
    1b64:	10 f4       	brcc	.+4      	; 0x1b6a <vfprintf+0x326>
    1b66:	37 18       	sub	r3, r7
    1b68:	01 c0       	rjmp	.+2      	; 0x1b6c <vfprintf+0x328>
    1b6a:	31 2c       	mov	r3, r1
    1b6c:	24 ff       	sbrs	r18, 4
    1b6e:	11 c0       	rjmp	.+34     	; 0x1b92 <vfprintf+0x34e>
    1b70:	b7 01       	movw	r22, r14
    1b72:	80 e3       	ldi	r24, 0x30	; 48
    1b74:	90 e0       	ldi	r25, 0x00	; 0
    1b76:	2c 87       	std	Y+12, r18	; 0x0c
    1b78:	8a d0       	rcall	.+276    	; 0x1c8e <fputc>
    1b7a:	2c 85       	ldd	r18, Y+12	; 0x0c
    1b7c:	22 ff       	sbrs	r18, 2
    1b7e:	16 c0       	rjmp	.+44     	; 0x1bac <vfprintf+0x368>
    1b80:	21 ff       	sbrs	r18, 1
    1b82:	03 c0       	rjmp	.+6      	; 0x1b8a <vfprintf+0x346>
    1b84:	88 e5       	ldi	r24, 0x58	; 88
    1b86:	90 e0       	ldi	r25, 0x00	; 0
    1b88:	02 c0       	rjmp	.+4      	; 0x1b8e <vfprintf+0x34a>
    1b8a:	88 e7       	ldi	r24, 0x78	; 120
    1b8c:	90 e0       	ldi	r25, 0x00	; 0
    1b8e:	b7 01       	movw	r22, r14
    1b90:	0c c0       	rjmp	.+24     	; 0x1baa <vfprintf+0x366>
    1b92:	82 2f       	mov	r24, r18
    1b94:	86 78       	andi	r24, 0x86	; 134
    1b96:	51 f0       	breq	.+20     	; 0x1bac <vfprintf+0x368>
    1b98:	21 fd       	sbrc	r18, 1
    1b9a:	02 c0       	rjmp	.+4      	; 0x1ba0 <vfprintf+0x35c>
    1b9c:	80 e2       	ldi	r24, 0x20	; 32
    1b9e:	01 c0       	rjmp	.+2      	; 0x1ba2 <vfprintf+0x35e>
    1ba0:	8b e2       	ldi	r24, 0x2B	; 43
    1ba2:	27 fd       	sbrc	r18, 7
    1ba4:	8d e2       	ldi	r24, 0x2D	; 45
    1ba6:	b7 01       	movw	r22, r14
    1ba8:	90 e0       	ldi	r25, 0x00	; 0
    1baa:	71 d0       	rcall	.+226    	; 0x1c8e <fputc>
    1bac:	a5 14       	cp	r10, r5
    1bae:	30 f4       	brcc	.+12     	; 0x1bbc <vfprintf+0x378>
    1bb0:	b7 01       	movw	r22, r14
    1bb2:	80 e3       	ldi	r24, 0x30	; 48
    1bb4:	90 e0       	ldi	r25, 0x00	; 0
    1bb6:	6b d0       	rcall	.+214    	; 0x1c8e <fputc>
    1bb8:	5a 94       	dec	r5
    1bba:	f8 cf       	rjmp	.-16     	; 0x1bac <vfprintf+0x368>
    1bbc:	aa 94       	dec	r10
    1bbe:	f4 01       	movw	r30, r8
    1bc0:	ea 0d       	add	r30, r10
    1bc2:	f1 1d       	adc	r31, r1
    1bc4:	80 81       	ld	r24, Z
    1bc6:	b7 01       	movw	r22, r14
    1bc8:	90 e0       	ldi	r25, 0x00	; 0
    1bca:	61 d0       	rcall	.+194    	; 0x1c8e <fputc>
    1bcc:	a1 10       	cpse	r10, r1
    1bce:	f6 cf       	rjmp	.-20     	; 0x1bbc <vfprintf+0x378>
    1bd0:	33 20       	and	r3, r3
    1bd2:	09 f4       	brne	.+2      	; 0x1bd6 <vfprintf+0x392>
    1bd4:	5d ce       	rjmp	.-838    	; 0x1890 <vfprintf+0x4c>
    1bd6:	b7 01       	movw	r22, r14
    1bd8:	80 e2       	ldi	r24, 0x20	; 32
    1bda:	90 e0       	ldi	r25, 0x00	; 0
    1bdc:	58 d0       	rcall	.+176    	; 0x1c8e <fputc>
    1bde:	3a 94       	dec	r3
    1be0:	f7 cf       	rjmp	.-18     	; 0x1bd0 <vfprintf+0x38c>
    1be2:	f7 01       	movw	r30, r14
    1be4:	86 81       	ldd	r24, Z+6	; 0x06
    1be6:	97 81       	ldd	r25, Z+7	; 0x07
    1be8:	02 c0       	rjmp	.+4      	; 0x1bee <vfprintf+0x3aa>
    1bea:	8f ef       	ldi	r24, 0xFF	; 255
    1bec:	9f ef       	ldi	r25, 0xFF	; 255
    1bee:	2c 96       	adiw	r28, 0x0c	; 12
    1bf0:	0f b6       	in	r0, 0x3f	; 63
    1bf2:	f8 94       	cli
    1bf4:	de bf       	out	0x3e, r29	; 62
    1bf6:	0f be       	out	0x3f, r0	; 63
    1bf8:	cd bf       	out	0x3d, r28	; 61
    1bfa:	df 91       	pop	r29
    1bfc:	cf 91       	pop	r28
    1bfe:	1f 91       	pop	r17
    1c00:	0f 91       	pop	r16
    1c02:	ff 90       	pop	r15
    1c04:	ef 90       	pop	r14
    1c06:	df 90       	pop	r13
    1c08:	cf 90       	pop	r12
    1c0a:	bf 90       	pop	r11
    1c0c:	af 90       	pop	r10
    1c0e:	9f 90       	pop	r9
    1c10:	8f 90       	pop	r8
    1c12:	7f 90       	pop	r7
    1c14:	6f 90       	pop	r6
    1c16:	5f 90       	pop	r5
    1c18:	4f 90       	pop	r4
    1c1a:	3f 90       	pop	r3
    1c1c:	2f 90       	pop	r2
    1c1e:	08 95       	ret

00001c20 <calloc>:
    1c20:	0f 93       	push	r16
    1c22:	1f 93       	push	r17
    1c24:	cf 93       	push	r28
    1c26:	df 93       	push	r29
    1c28:	86 9f       	mul	r24, r22
    1c2a:	80 01       	movw	r16, r0
    1c2c:	87 9f       	mul	r24, r23
    1c2e:	10 0d       	add	r17, r0
    1c30:	96 9f       	mul	r25, r22
    1c32:	10 0d       	add	r17, r0
    1c34:	11 24       	eor	r1, r1
    1c36:	c8 01       	movw	r24, r16
    1c38:	56 dc       	rcall	.-1876   	; 0x14e6 <malloc>
    1c3a:	ec 01       	movw	r28, r24
    1c3c:	00 97       	sbiw	r24, 0x00	; 0
    1c3e:	21 f0       	breq	.+8      	; 0x1c48 <calloc+0x28>
    1c40:	a8 01       	movw	r20, r16
    1c42:	60 e0       	ldi	r22, 0x00	; 0
    1c44:	70 e0       	ldi	r23, 0x00	; 0
    1c46:	11 d0       	rcall	.+34     	; 0x1c6a <memset>
    1c48:	ce 01       	movw	r24, r28
    1c4a:	df 91       	pop	r29
    1c4c:	cf 91       	pop	r28
    1c4e:	1f 91       	pop	r17
    1c50:	0f 91       	pop	r16
    1c52:	08 95       	ret

00001c54 <strnlen_P>:
    1c54:	fc 01       	movw	r30, r24
    1c56:	05 90       	lpm	r0, Z+
    1c58:	61 50       	subi	r22, 0x01	; 1
    1c5a:	70 40       	sbci	r23, 0x00	; 0
    1c5c:	01 10       	cpse	r0, r1
    1c5e:	d8 f7       	brcc	.-10     	; 0x1c56 <strnlen_P+0x2>
    1c60:	80 95       	com	r24
    1c62:	90 95       	com	r25
    1c64:	8e 0f       	add	r24, r30
    1c66:	9f 1f       	adc	r25, r31
    1c68:	08 95       	ret

00001c6a <memset>:
    1c6a:	dc 01       	movw	r26, r24
    1c6c:	01 c0       	rjmp	.+2      	; 0x1c70 <memset+0x6>
    1c6e:	6d 93       	st	X+, r22
    1c70:	41 50       	subi	r20, 0x01	; 1
    1c72:	50 40       	sbci	r21, 0x00	; 0
    1c74:	e0 f7       	brcc	.-8      	; 0x1c6e <memset+0x4>
    1c76:	08 95       	ret

00001c78 <strnlen>:
    1c78:	fc 01       	movw	r30, r24
    1c7a:	61 50       	subi	r22, 0x01	; 1
    1c7c:	70 40       	sbci	r23, 0x00	; 0
    1c7e:	01 90       	ld	r0, Z+
    1c80:	01 10       	cpse	r0, r1
    1c82:	d8 f7       	brcc	.-10     	; 0x1c7a <strnlen+0x2>
    1c84:	80 95       	com	r24
    1c86:	90 95       	com	r25
    1c88:	8e 0f       	add	r24, r30
    1c8a:	9f 1f       	adc	r25, r31
    1c8c:	08 95       	ret

00001c8e <fputc>:
    1c8e:	0f 93       	push	r16
    1c90:	1f 93       	push	r17
    1c92:	cf 93       	push	r28
    1c94:	df 93       	push	r29
    1c96:	18 2f       	mov	r17, r24
    1c98:	09 2f       	mov	r16, r25
    1c9a:	eb 01       	movw	r28, r22
    1c9c:	8b 81       	ldd	r24, Y+3	; 0x03
    1c9e:	81 fd       	sbrc	r24, 1
    1ca0:	03 c0       	rjmp	.+6      	; 0x1ca8 <fputc+0x1a>
    1ca2:	8f ef       	ldi	r24, 0xFF	; 255
    1ca4:	9f ef       	ldi	r25, 0xFF	; 255
    1ca6:	20 c0       	rjmp	.+64     	; 0x1ce8 <fputc+0x5a>
    1ca8:	82 ff       	sbrs	r24, 2
    1caa:	10 c0       	rjmp	.+32     	; 0x1ccc <fputc+0x3e>
    1cac:	4e 81       	ldd	r20, Y+6	; 0x06
    1cae:	5f 81       	ldd	r21, Y+7	; 0x07
    1cb0:	2c 81       	ldd	r18, Y+4	; 0x04
    1cb2:	3d 81       	ldd	r19, Y+5	; 0x05
    1cb4:	42 17       	cp	r20, r18
    1cb6:	53 07       	cpc	r21, r19
    1cb8:	7c f4       	brge	.+30     	; 0x1cd8 <fputc+0x4a>
    1cba:	e8 81       	ld	r30, Y
    1cbc:	f9 81       	ldd	r31, Y+1	; 0x01
    1cbe:	9f 01       	movw	r18, r30
    1cc0:	2f 5f       	subi	r18, 0xFF	; 255
    1cc2:	3f 4f       	sbci	r19, 0xFF	; 255
    1cc4:	39 83       	std	Y+1, r19	; 0x01
    1cc6:	28 83       	st	Y, r18
    1cc8:	10 83       	st	Z, r17
    1cca:	06 c0       	rjmp	.+12     	; 0x1cd8 <fputc+0x4a>
    1ccc:	e8 85       	ldd	r30, Y+8	; 0x08
    1cce:	f9 85       	ldd	r31, Y+9	; 0x09
    1cd0:	81 2f       	mov	r24, r17
    1cd2:	19 95       	eicall
    1cd4:	89 2b       	or	r24, r25
    1cd6:	29 f7       	brne	.-54     	; 0x1ca2 <fputc+0x14>
    1cd8:	2e 81       	ldd	r18, Y+6	; 0x06
    1cda:	3f 81       	ldd	r19, Y+7	; 0x07
    1cdc:	2f 5f       	subi	r18, 0xFF	; 255
    1cde:	3f 4f       	sbci	r19, 0xFF	; 255
    1ce0:	3f 83       	std	Y+7, r19	; 0x07
    1ce2:	2e 83       	std	Y+6, r18	; 0x06
    1ce4:	81 2f       	mov	r24, r17
    1ce6:	90 2f       	mov	r25, r16
    1ce8:	df 91       	pop	r29
    1cea:	cf 91       	pop	r28
    1cec:	1f 91       	pop	r17
    1cee:	0f 91       	pop	r16
    1cf0:	08 95       	ret

00001cf2 <__ultoa_invert>:
    1cf2:	fa 01       	movw	r30, r20
    1cf4:	aa 27       	eor	r26, r26
    1cf6:	28 30       	cpi	r18, 0x08	; 8
    1cf8:	51 f1       	breq	.+84     	; 0x1d4e <__ultoa_invert+0x5c>
    1cfa:	20 31       	cpi	r18, 0x10	; 16
    1cfc:	81 f1       	breq	.+96     	; 0x1d5e <__ultoa_invert+0x6c>
    1cfe:	e8 94       	clt
    1d00:	6f 93       	push	r22
    1d02:	6e 7f       	andi	r22, 0xFE	; 254
    1d04:	6e 5f       	subi	r22, 0xFE	; 254
    1d06:	7f 4f       	sbci	r23, 0xFF	; 255
    1d08:	8f 4f       	sbci	r24, 0xFF	; 255
    1d0a:	9f 4f       	sbci	r25, 0xFF	; 255
    1d0c:	af 4f       	sbci	r26, 0xFF	; 255
    1d0e:	b1 e0       	ldi	r27, 0x01	; 1
    1d10:	3e d0       	rcall	.+124    	; 0x1d8e <__ultoa_invert+0x9c>
    1d12:	b4 e0       	ldi	r27, 0x04	; 4
    1d14:	3c d0       	rcall	.+120    	; 0x1d8e <__ultoa_invert+0x9c>
    1d16:	67 0f       	add	r22, r23
    1d18:	78 1f       	adc	r23, r24
    1d1a:	89 1f       	adc	r24, r25
    1d1c:	9a 1f       	adc	r25, r26
    1d1e:	a1 1d       	adc	r26, r1
    1d20:	68 0f       	add	r22, r24
    1d22:	79 1f       	adc	r23, r25
    1d24:	8a 1f       	adc	r24, r26
    1d26:	91 1d       	adc	r25, r1
    1d28:	a1 1d       	adc	r26, r1
    1d2a:	6a 0f       	add	r22, r26
    1d2c:	71 1d       	adc	r23, r1
    1d2e:	81 1d       	adc	r24, r1
    1d30:	91 1d       	adc	r25, r1
    1d32:	a1 1d       	adc	r26, r1
    1d34:	20 d0       	rcall	.+64     	; 0x1d76 <__ultoa_invert+0x84>
    1d36:	09 f4       	brne	.+2      	; 0x1d3a <__ultoa_invert+0x48>
    1d38:	68 94       	set
    1d3a:	3f 91       	pop	r19
    1d3c:	2a e0       	ldi	r18, 0x0A	; 10
    1d3e:	26 9f       	mul	r18, r22
    1d40:	11 24       	eor	r1, r1
    1d42:	30 19       	sub	r19, r0
    1d44:	30 5d       	subi	r19, 0xD0	; 208
    1d46:	31 93       	st	Z+, r19
    1d48:	de f6       	brtc	.-74     	; 0x1d00 <__ultoa_invert+0xe>
    1d4a:	cf 01       	movw	r24, r30
    1d4c:	08 95       	ret
    1d4e:	46 2f       	mov	r20, r22
    1d50:	47 70       	andi	r20, 0x07	; 7
    1d52:	40 5d       	subi	r20, 0xD0	; 208
    1d54:	41 93       	st	Z+, r20
    1d56:	b3 e0       	ldi	r27, 0x03	; 3
    1d58:	0f d0       	rcall	.+30     	; 0x1d78 <__ultoa_invert+0x86>
    1d5a:	c9 f7       	brne	.-14     	; 0x1d4e <__ultoa_invert+0x5c>
    1d5c:	f6 cf       	rjmp	.-20     	; 0x1d4a <__ultoa_invert+0x58>
    1d5e:	46 2f       	mov	r20, r22
    1d60:	4f 70       	andi	r20, 0x0F	; 15
    1d62:	40 5d       	subi	r20, 0xD0	; 208
    1d64:	4a 33       	cpi	r20, 0x3A	; 58
    1d66:	18 f0       	brcs	.+6      	; 0x1d6e <__ultoa_invert+0x7c>
    1d68:	49 5d       	subi	r20, 0xD9	; 217
    1d6a:	31 fd       	sbrc	r19, 1
    1d6c:	40 52       	subi	r20, 0x20	; 32
    1d6e:	41 93       	st	Z+, r20
    1d70:	02 d0       	rcall	.+4      	; 0x1d76 <__ultoa_invert+0x84>
    1d72:	a9 f7       	brne	.-22     	; 0x1d5e <__ultoa_invert+0x6c>
    1d74:	ea cf       	rjmp	.-44     	; 0x1d4a <__ultoa_invert+0x58>
    1d76:	b4 e0       	ldi	r27, 0x04	; 4
    1d78:	a6 95       	lsr	r26
    1d7a:	97 95       	ror	r25
    1d7c:	87 95       	ror	r24
    1d7e:	77 95       	ror	r23
    1d80:	67 95       	ror	r22
    1d82:	ba 95       	dec	r27
    1d84:	c9 f7       	brne	.-14     	; 0x1d78 <__ultoa_invert+0x86>
    1d86:	00 97       	sbiw	r24, 0x00	; 0
    1d88:	61 05       	cpc	r22, r1
    1d8a:	71 05       	cpc	r23, r1
    1d8c:	08 95       	ret
    1d8e:	9b 01       	movw	r18, r22
    1d90:	ac 01       	movw	r20, r24
    1d92:	0a 2e       	mov	r0, r26
    1d94:	06 94       	lsr	r0
    1d96:	57 95       	ror	r21
    1d98:	47 95       	ror	r20
    1d9a:	37 95       	ror	r19
    1d9c:	27 95       	ror	r18
    1d9e:	ba 95       	dec	r27
    1da0:	c9 f7       	brne	.-14     	; 0x1d94 <__ultoa_invert+0xa2>
    1da2:	62 0f       	add	r22, r18
    1da4:	73 1f       	adc	r23, r19
    1da6:	84 1f       	adc	r24, r20
    1da8:	95 1f       	adc	r25, r21
    1daa:	a0 1d       	adc	r26, r0
    1dac:	08 95       	ret

00001dae <_exit>:
    1dae:	f8 94       	cli

00001db0 <__stop_program>:
    1db0:	ff cf       	rjmp	.-2      	; 0x1db0 <__stop_program>
