Warning (10268): Verilog HDL information at Control.v(236): always construct contains both blocking and non-blocking assignments File: C:/Users/wangy61/OneDrive - Rose-Hulman Institute of Technology/Documents/GitHub/rhit-csse232-2324b-project-lime-2324b-02/implementation/Control.v Line: 236
