#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Apr 24 19:27:19 2019
# Process ID: 10880
# Current directory: C:/CPU/CPU/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10664 C:\CPU\CPU\project_1\project_1.xpr
# Log file: C:/CPU/CPU/project_1/vivado.log
# Journal file: C:/CPU/CPU/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/CPU/CPU/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/CPU/CPU/project_1/project_1.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/CPU/CPU/project_1/project_1.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw
set_property -dict [list CONFIG.Coe_File {C:/CPU/CPU/project_1/project_1.srcs/sources_1/257.coe}] [get_ips memory]
generate_target all [get_files  C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci]
catch { config_ip_cache -export [get_ips -all memory] }
export_ip_user_files -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci]
launch_runs -jobs 4 memory_synth_1
export_simulation -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -directory C:/CPU/CPU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/CPU/CPU/project_1/project_1.ip_user_files -ipstatic_source_dir C:/CPU/CPU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/CPU/CPU/project_1/sim_behav.wcfg
source sim.tcl
run 1 us
run 1 us
close_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/CPU/CPU/project_1/project_1.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/CPU/CPU/project_1/project_1.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw
set_property -dict [list CONFIG.Coe_File {C:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe}] [get_ips memory]
generate_target all [get_files  C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci]
catch { config_ip_cache -export [get_ips -all memory] }
export_ip_user_files -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -no_script -sync -force -quiet
reset_run memory_synth_1
launch_runs -jobs 4 memory_synth_1
export_simulation -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -directory C:/CPU/CPU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/CPU/CPU/project_1/project_1.ip_user_files -ipstatic_source_dir C:/CPU/CPU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
open_wave_config C:/CPU/CPU/project_1/sim_behav.wcfg
source sim.tcl
run 300 us
close_sim
reset_run memory_synth_1
set_property -dict [list CONFIG.Coe_File {c:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe}] [get_ips memory]
generate_target all [get_files  C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci]
catch { config_ip_cache -export [get_ips -all memory] }
export_ip_user_files -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -no_script -sync -force -quiet
launch_runs -jobs 4 memory_synth_1
export_simulation -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -directory C:/CPU/CPU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/CPU/CPU/project_1/project_1.ip_user_files -ipstatic_source_dir C:/CPU/CPU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/CPU/CPU/project_1/sim_behav.wcfg
source sim.tcl
run 300 us
close_sim
reset_run memory_synth_1
