{
  "family": "XMC4100",
  "architecture": "arm-cortex-m4f",
  "vendor": "Infineon",
  "mcus": {
    "XMC4100": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "PPB": {
          "instances": [
            {
              "name": "PPB",
              "base": "0xE000E000"
            }
          ],
          "registers": {
            "ACTLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Auxiliary Control Register"
            },
            "SYST_CSR": {
              "offset": "0x10",
              "size": 32,
              "description": "SysTick Control and Status Register"
            },
            "SYST_RVR": {
              "offset": "0x14",
              "size": 32,
              "description": "SysTick Reload Value Register"
            },
            "SYST_CVR": {
              "offset": "0x18",
              "size": 32,
              "description": "SysTick Current Value Register"
            },
            "SYST_CALIB": {
              "offset": "0x1C",
              "size": 32,
              "description": "SysTick Calibration Value Register r"
            },
            "NVIC_ISER0": {
              "offset": "0x100",
              "size": 32,
              "description": "Interrupt Set-enable Register 0"
            },
            "NVIC_ISER1": {
              "offset": "0x104",
              "size": 32,
              "description": "Interrupt Set-enable Register 1"
            },
            "NVIC_ISER2": {
              "offset": "0x108",
              "size": 32,
              "description": "Interrupt Set-enable Register 2"
            },
            "NVIC_ISER3": {
              "offset": "0x10C",
              "size": 32,
              "description": "Interrupt Set-enable Register 3"
            },
            "NVIC_ICER0": {
              "offset": "0x180",
              "size": 32,
              "description": "Interrupt Clear-enable Register 0"
            },
            "NVIC_ICER1": {
              "offset": "0x184",
              "size": 32,
              "description": "Interrupt Clear-enable Register 1"
            },
            "NVIC_ICER2": {
              "offset": "0x188",
              "size": 32,
              "description": "Interrupt Clear-enable Register 2"
            },
            "NVIC_ICER3": {
              "offset": "0x18C",
              "size": 32,
              "description": "Interrupt Clear-enable Register 3"
            },
            "NVIC_ISPR0": {
              "offset": "0x200",
              "size": 32,
              "description": "Interrupt Set-pending Register 0"
            },
            "NVIC_ISPR1": {
              "offset": "0x204",
              "size": 32,
              "description": "Interrupt Set-pending Register 1"
            },
            "NVIC_ISPR2": {
              "offset": "0x208",
              "size": 32,
              "description": "Interrupt Set-pending Register 2"
            },
            "NVIC_ISPR3": {
              "offset": "0x20C",
              "size": 32,
              "description": "Interrupt Set-pending Register 3"
            },
            "NVIC_ICPR0": {
              "offset": "0x280",
              "size": 32,
              "description": "Interrupt Clear-pending Register 0"
            },
            "NVIC_ICPR1": {
              "offset": "0x284",
              "size": 32,
              "description": "Interrupt Clear-pending Register 1"
            },
            "NVIC_ICPR2": {
              "offset": "0x288",
              "size": 32,
              "description": "Interrupt Clear-pending Register 2"
            },
            "NVIC_ICPR3": {
              "offset": "0x28C",
              "size": 32,
              "description": "Interrupt Clear-pending Register 3"
            },
            "NVIC_IABR0": {
              "offset": "0x300",
              "size": 32,
              "description": "Interrupt Active Bit Register 0"
            },
            "NVIC_IABR1": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt Active Bit Register 1"
            },
            "NVIC_IABR2": {
              "offset": "0x308",
              "size": 32,
              "description": "Interrupt Active Bit Register 2"
            },
            "NVIC_IABR3": {
              "offset": "0x30C",
              "size": 32,
              "description": "Interrupt Active Bit Register 3"
            },
            "NVIC_IPR0": {
              "offset": "0x400",
              "size": 32,
              "description": "Interrupt Priority Register 0"
            },
            "NVIC_IPR1": {
              "offset": "0x404",
              "size": 32,
              "description": "Interrupt Priority Register 1"
            },
            "NVIC_IPR2": {
              "offset": "0x408",
              "size": 32,
              "description": "Interrupt Priority Register 2"
            },
            "NVIC_IPR3": {
              "offset": "0x40C",
              "size": 32,
              "description": "Interrupt Priority Register 3"
            },
            "NVIC_IPR4": {
              "offset": "0x410",
              "size": 32,
              "description": "Interrupt Priority Register 4"
            },
            "NVIC_IPR5": {
              "offset": "0x414",
              "size": 32,
              "description": "Interrupt Priority Register 5"
            },
            "NVIC_IPR6": {
              "offset": "0x418",
              "size": 32,
              "description": "Interrupt Priority Register 6"
            },
            "NVIC_IPR7": {
              "offset": "0x41C",
              "size": 32,
              "description": "Interrupt Priority Register 7"
            },
            "NVIC_IPR8": {
              "offset": "0x420",
              "size": 32,
              "description": "Interrupt Priority Register 8"
            },
            "NVIC_IPR9": {
              "offset": "0x424",
              "size": 32,
              "description": "Interrupt Priority Register 9"
            },
            "NVIC_IPR10": {
              "offset": "0x428",
              "size": 32,
              "description": "Interrupt Priority Register 10"
            },
            "NVIC_IPR11": {
              "offset": "0x42C",
              "size": 32,
              "description": "Interrupt Priority Register 11"
            },
            "NVIC_IPR12": {
              "offset": "0x430",
              "size": 32,
              "description": "Interrupt Priority Register 12"
            },
            "NVIC_IPR13": {
              "offset": "0x434",
              "size": 32,
              "description": "Interrupt Priority Register 13"
            },
            "NVIC_IPR14": {
              "offset": "0x438",
              "size": 32,
              "description": "Interrupt Priority Register 14"
            },
            "NVIC_IPR15": {
              "offset": "0x43C",
              "size": 32,
              "description": "Interrupt Priority Register 15"
            },
            "NVIC_IPR16": {
              "offset": "0x440",
              "size": 32,
              "description": "Interrupt Priority Register 16"
            },
            "NVIC_IPR17": {
              "offset": "0x444",
              "size": 32,
              "description": "Interrupt Priority Register 17"
            },
            "NVIC_IPR18": {
              "offset": "0x448",
              "size": 32,
              "description": "Interrupt Priority Register 18"
            },
            "NVIC_IPR19": {
              "offset": "0x44C",
              "size": 32,
              "description": "Interrupt Priority Register 19"
            },
            "NVIC_IPR20": {
              "offset": "0x450",
              "size": 32,
              "description": "Interrupt Priority Register 20"
            },
            "NVIC_IPR21": {
              "offset": "0x454",
              "size": 32,
              "description": "Interrupt Priority Register 21"
            },
            "NVIC_IPR22": {
              "offset": "0x458",
              "size": 32,
              "description": "Interrupt Priority Register 22"
            },
            "NVIC_IPR23": {
              "offset": "0x45C",
              "size": 32,
              "description": "Interrupt Priority Register 23"
            },
            "NVIC_IPR24": {
              "offset": "0x460",
              "size": 32,
              "description": "Interrupt Priority Register 24"
            },
            "NVIC_IPR25": {
              "offset": "0x464",
              "size": 32,
              "description": "Interrupt Priority Register 25"
            },
            "NVIC_IPR26": {
              "offset": "0x468",
              "size": 32,
              "description": "Interrupt Priority Register 26"
            },
            "NVIC_IPR27": {
              "offset": "0x46C",
              "size": 32,
              "description": "Interrupt Priority Register 27"
            },
            "CPUID": {
              "offset": "0xD00",
              "size": 32,
              "description": "CPUID Base Register"
            },
            "ICSR": {
              "offset": "0xD04",
              "size": 32,
              "description": "Interrupt Control and State Register"
            },
            "VTOR": {
              "offset": "0xD08",
              "size": 32,
              "description": "Vector Table Offset Register"
            },
            "AIRCR": {
              "offset": "0xD0C",
              "size": 32,
              "description": "Application Interrupt and Reset Control Register"
            },
            "SCR": {
              "offset": "0xD10",
              "size": 32,
              "description": "System Control Register"
            },
            "CCR": {
              "offset": "0xD14",
              "size": 32,
              "description": "Configuration and Control Register"
            },
            "SHPR1": {
              "offset": "0xD18",
              "size": 32,
              "description": "System Handler Priority Register 1"
            },
            "SHPR2": {
              "offset": "0xD1C",
              "size": 32,
              "description": "System Handler Priority Register 2"
            },
            "SHPR3": {
              "offset": "0xD20",
              "size": 32,
              "description": "System Handler Priority Register 3"
            },
            "SHCSR": {
              "offset": "0xD24",
              "size": 32,
              "description": "System Handler Control and State Register"
            },
            "CFSR": {
              "offset": "0xD28",
              "size": 32,
              "description": "Configurable Fault Status Register"
            },
            "HFSR": {
              "offset": "0xD2C",
              "size": 32,
              "description": "HardFault Status Register"
            },
            "MMFAR": {
              "offset": "0xD34",
              "size": 32,
              "description": "MemManage Fault Address Register"
            },
            "BFAR": {
              "offset": "0xD38",
              "size": 32,
              "description": "BusFault Address Register"
            },
            "AFSR": {
              "offset": "0xD3C",
              "size": 32,
              "description": "Auxiliary Fault Status Register"
            },
            "CPACR": {
              "offset": "0xD88",
              "size": 32,
              "description": "Coprocessor Access Control Register"
            },
            "MPU_TYPE": {
              "offset": "0xD90",
              "size": 32,
              "description": "MPU Type Register"
            },
            "MPU_CTRL": {
              "offset": "0xD94",
              "size": 32,
              "description": "MPU Control Register"
            },
            "MPU_RNR": {
              "offset": "0xD98",
              "size": 32,
              "description": "MPU Region Number Register"
            },
            "MPU_RBAR": {
              "offset": "0xD9C",
              "size": 32,
              "description": "MPU Region Base Address Register"
            },
            "MPU_RASR": {
              "offset": "0xDA0",
              "size": 32,
              "description": "MPU Region Attribute and Size Register"
            },
            "MPU_RBAR_A1": {
              "offset": "0xDA4",
              "size": 32,
              "description": "MPU Region Base Address Register A1"
            },
            "MPU_RASR_A1": {
              "offset": "0xDA8",
              "size": 32,
              "description": "MPU Region Attribute and Size Register A1"
            },
            "MPU_RBAR_A2": {
              "offset": "0xDAC",
              "size": 32,
              "description": "MPU Region Base Address Register A2"
            },
            "MPU_RASR_A2": {
              "offset": "0xDB0",
              "size": 32,
              "description": "MPU Region Attribute and Size Register A2"
            },
            "MPU_RBAR_A3": {
              "offset": "0xDB4",
              "size": 32,
              "description": "MPU Region Base Address Register A3"
            },
            "MPU_RASR_A3": {
              "offset": "0xDB8",
              "size": 32,
              "description": "MPU Region Attribute and Size Register A3"
            },
            "STIR": {
              "offset": "0xF00",
              "size": 32,
              "description": "Software Trigger Interrupt Register"
            },
            "FPCCR": {
              "offset": "0xF34",
              "size": 32,
              "description": "Floating-point Context Control Register"
            },
            "FPCAR": {
              "offset": "0xF38",
              "size": 32,
              "description": "Floating-point Context Address Register"
            },
            "FPDSCR": {
              "offset": "0xF3C",
              "size": 32,
              "description": "Floating-point Default Status Control Register"
            }
          },
          "bits": {
            "ACTLR": {
              "DISMCYCINT": {
                "bit": 0,
                "description": "Disable load/store multiple"
              },
              "DISDEFWBUF": {
                "bit": 1,
                "description": "Disable write buffer"
              },
              "DISFOLD": {
                "bit": 2,
                "description": "Disable IT folding"
              },
              "DISFPCA": {
                "bit": 8,
                "description": "Disable FPCA update"
              },
              "DISOOFP": {
                "bit": 9,
                "description": "Disable out of order FP execution"
              }
            },
            "SYST_CSR": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable"
              },
              "TICKINT": {
                "bit": 1,
                "description": "Tick Interrupt Enable"
              },
              "CLKSOURCE": {
                "bit": 2,
                "description": "Indicates the clock source:"
              },
              "COUNTFLAG": {
                "bit": 16,
                "description": "Counter Flag"
              }
            },
            "SYST_RVR": {
              "RELOAD": {
                "bit": 0,
                "description": "Reload Value",
                "width": 24
              }
            },
            "SYST_CVR": {
              "CURRENT": {
                "bit": 0,
                "description": "Current Value",
                "width": 24
              }
            },
            "SYST_CALIB": {
              "TENMS": {
                "bit": 0,
                "description": "Ten Milliseconds Reload Value",
                "width": 24
              },
              "SKEW": {
                "bit": 30,
                "description": "Ten Milliseconds Skewed"
              },
              "NOREF": {
                "bit": 31,
                "description": "No Reference Clock"
              }
            },
            "NVIC_ISER0": {
              "SETENA": {
                "bit": 0,
                "description": "Interrupt set-enable bits",
                "width": 32
              }
            },
            "NVIC_ISER1": {
              "SETENA": {
                "bit": 0,
                "description": "Interrupt set-enable bits",
                "width": 32
              }
            },
            "NVIC_ISER2": {
              "SETENA": {
                "bit": 0,
                "description": "Interrupt set-enable bits",
                "width": 32
              }
            },
            "NVIC_ISER3": {
              "SETENA": {
                "bit": 0,
                "description": "Interrupt set-enable bits",
                "width": 32
              }
            },
            "NVIC_ICER0": {
              "CLRENA": {
                "bit": 0,
                "description": "Interrupt clear-enable bits.",
                "width": 32
              }
            },
            "NVIC_ICER1": {
              "CLRENA": {
                "bit": 0,
                "description": "Interrupt clear-enable bits.",
                "width": 32
              }
            },
            "NVIC_ICER2": {
              "CLRENA": {
                "bit": 0,
                "description": "Interrupt clear-enable bits.",
                "width": 32
              }
            },
            "NVIC_ICER3": {
              "CLRENA": {
                "bit": 0,
                "description": "Interrupt clear-enable bits.",
                "width": 32
              }
            },
            "NVIC_ISPR0": {
              "SETPEND": {
                "bit": 0,
                "description": "Interrupt set-pending bits.",
                "width": 32
              }
            },
            "NVIC_ISPR1": {
              "SETPEND": {
                "bit": 0,
                "description": "Interrupt set-pending bits.",
                "width": 32
              }
            },
            "NVIC_ISPR2": {
              "SETPEND": {
                "bit": 0,
                "description": "Interrupt set-pending bits.",
                "width": 32
              }
            },
            "NVIC_ISPR3": {
              "SETPEND": {
                "bit": 0,
                "description": "Interrupt set-pending bits.",
                "width": 32
              }
            },
            "NVIC_ICPR0": {
              "CLRPEND": {
                "bit": 0,
                "description": "Interrupt set-pending bits.",
                "width": 32
              }
            },
            "NVIC_ICPR1": {
              "CLRPEND": {
                "bit": 0,
                "description": "Interrupt set-pending bits.",
                "width": 32
              }
            },
            "NVIC_ICPR2": {
              "CLRPEND": {
                "bit": 0,
                "description": "Interrupt set-pending bits.",
                "width": 32
              }
            },
            "NVIC_ICPR3": {
              "CLRPEND": {
                "bit": 0,
                "description": "Interrupt set-pending bits.",
                "width": 32
              }
            },
            "NVIC_IABR0": {
              "ACTIVE": {
                "bit": 0,
                "description": "Interrupt active flags:",
                "width": 32
              }
            },
            "NVIC_IABR1": {
              "ACTIVE": {
                "bit": 0,
                "description": "Interrupt active flags:",
                "width": 32
              }
            },
            "NVIC_IABR2": {
              "ACTIVE": {
                "bit": 0,
                "description": "Interrupt active flags:",
                "width": 32
              }
            },
            "NVIC_IABR3": {
              "ACTIVE": {
                "bit": 0,
                "description": "Interrupt active flags:",
                "width": 32
              }
            },
            "NVIC_IPR0": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority value 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority value 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority value 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority value 3",
                "width": 8
              }
            },
            "NVIC_IPR1": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority value 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority value 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority value 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority value 3",
                "width": 8
              }
            },
            "NVIC_IPR2": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority value 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority value 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority value 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority value 3",
                "width": 8
              }
            },
            "NVIC_IPR3": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority value 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority value 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority value 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority value 3",
                "width": 8
              }
            },
            "NVIC_IPR4": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority value 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority value 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority value 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority value 3",
                "width": 8
              }
            },
            "NVIC_IPR5": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority value 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority value 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority value 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority value 3",
                "width": 8
              }
            },
            "NVIC_IPR6": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority value 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority value 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority value 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority value 3",
                "width": 8
              }
            },
            "NVIC_IPR7": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority value 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority value 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority value 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority value 3",
                "width": 8
              }
            },
            "NVIC_IPR8": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority value 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority value 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority value 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority value 3",
                "width": 8
              }
            },
            "NVIC_IPR9": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority value 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority value 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority value 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority value 3",
                "width": 8
              }
            },
            "NVIC_IPR10": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority value 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority value 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority value 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority value 3",
                "width": 8
              }
            },
            "NVIC_IPR11": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority value 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority value 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority value 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority value 3",
                "width": 8
              }
            },
            "NVIC_IPR12": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority value 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority value 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority value 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority value 3",
                "width": 8
              }
            },
            "NVIC_IPR13": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority value 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority value 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority value 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority value 3",
                "width": 8
              }
            },
            "NVIC_IPR14": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority value 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority value 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority value 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority value 3",
                "width": 8
              }
            },
            "NVIC_IPR15": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority value 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority value 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority value 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority value 3",
                "width": 8
              }
            },
            "NVIC_IPR16": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority value 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority value 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority value 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority value 3",
                "width": 8
              }
            },
            "NVIC_IPR17": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority value 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority value 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority value 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority value 3",
                "width": 8
              }
            },
            "NVIC_IPR18": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority value 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority value 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority value 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority value 3",
                "width": 8
              }
            },
            "NVIC_IPR19": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority value 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority value 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority value 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority value 3",
                "width": 8
              }
            },
            "NVIC_IPR20": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority value 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority value 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority value 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority value 3",
                "width": 8
              }
            },
            "NVIC_IPR21": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority value 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority value 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority value 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority value 3",
                "width": 8
              }
            },
            "NVIC_IPR22": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority value 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority value 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority value 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority value 3",
                "width": 8
              }
            },
            "NVIC_IPR23": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority value 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority value 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority value 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority value 3",
                "width": 8
              }
            },
            "NVIC_IPR24": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority value 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority value 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority value 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority value 3",
                "width": 8
              }
            },
            "NVIC_IPR25": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority value 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority value 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority value 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority value 3",
                "width": 8
              }
            },
            "NVIC_IPR26": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority value 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority value 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority value 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority value 3",
                "width": 8
              }
            },
            "NVIC_IPR27": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority value 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority value 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority value 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority value 3",
                "width": 8
              }
            },
            "CPUID": {
              "Revision": {
                "bit": 0,
                "description": "Revision number",
                "width": 4
              },
              "PartNo": {
                "bit": 4,
                "description": "Part number of the processor",
                "width": 12
              },
              "Constant": {
                "bit": 16,
                "description": "Reads as 0xF",
                "width": 4
              },
              "Variant": {
                "bit": 20,
                "description": "Variant number",
                "width": 4
              },
              "Implementer": {
                "bit": 24,
                "description": "Implementer code",
                "width": 8
              }
            },
            "ICSR": {
              "VECTACTIVE": {
                "bit": 0,
                "description": "Active exception number",
                "width": 9
              },
              "RETTOBASE": {
                "bit": 11,
                "description": "Return to Base"
              },
              "VECTPENDING": {
                "bit": 12,
                "description": "Vector Pending",
                "width": 6
              },
              "ISRPENDING": {
                "bit": 22,
                "description": "Interrupt pending flag"
              },
              "PENDSTCLR": {
                "bit": 25,
                "description": "SysTick exception clear-pending bit"
              },
              "PENDSTSET": {
                "bit": 26,
                "description": "SysTick exception set-pending bit"
              },
              "PENDSVCLR": {
                "bit": 27,
                "description": "PendSV clear-pending bit"
              },
              "PENDSVSET": {
                "bit": 28,
                "description": "PendSV set-pending bit: 0b0=no effect, 0b1=changes PendSV exception state to pending., 0b0=PendSV exception is not pending, 0b1=PendSV exception is pending.,"
              },
              "NMIPENDSET": {
                "bit": 31,
                "description": "NMI set-pending bit: 0b0=no effect, 0b1=changes NMI exception state to pending., 0b0=NMI exception is not pending, 0b1=NMI exception is pending.,"
              }
            },
            "VTOR": {
              "TBLOFF": {
                "bit": 10,
                "description": "Vector table base offset field",
                "width": 22
              }
            },
            "AIRCR": {
              "VECTRESET": {
                "bit": 0,
                "description": "Reserved for Debug use."
              },
              "VECTCLRACTIVE": {
                "bit": 1,
                "description": "Reserved for Debug use."
              },
              "SYSRESETREQ": {
                "bit": 2,
                "description": "System reset request"
              },
              "PRIGROUP": {
                "bit": 8,
                "description": "Interrupt priority grouping field",
                "width": 3
              },
              "ENDIANNESS": {
                "bit": 15,
                "description": "Data endianness bit"
              },
              "VECTKEY": {
                "bit": 16,
                "description": "Register key",
                "width": 16
              }
            },
            "SCR": {
              "SLEEPONEXIT": {
                "bit": 1,
                "description": "Sleep on Exit"
              },
              "SLEEPDEEP": {
                "bit": 2,
                "description": "Sleep or Deep Sleep"
              },
              "SEVONPEND": {
                "bit": 4,
                "description": "Send Event on Pending bit:"
              }
            },
            "CCR": {
              "NONBASETHRDENA": {
                "bit": 0,
                "description": "Non Base Thread Mode Enable"
              },
              "USERSETMPEND": {
                "bit": 1,
                "description": "User Set Pending Enable"
              },
              "UNALIGN_TRP": {
                "bit": 3,
                "description": "Unaligned Access Trap Enable"
              },
              "DIV_0_TRP": {
                "bit": 4,
                "description": "Divide by Zero Trap Enable"
              },
              "BFHFNMIGN": {
                "bit": 8,
                "description": "Bus Fault Hard Fault and NMI Ignore"
              },
              "STKALIGN": {
                "bit": 9,
                "description": "Stack Alignment"
              }
            },
            "SHPR1": {
              "PRI_4": {
                "bit": 0,
                "description": "Priority of system handler 4, MemManage",
                "width": 8
              },
              "PRI_5": {
                "bit": 8,
                "description": "Priority of system handler 5, BusFault",
                "width": 8
              },
              "PRI_6": {
                "bit": 16,
                "description": "Priority of system handler 6, UsageFault",
                "width": 8
              }
            },
            "SHPR2": {
              "PRI_11": {
                "bit": 24,
                "description": "Priority of system handler 11, SVCall",
                "width": 8
              }
            },
            "SHPR3": {
              "PRI_14": {
                "bit": 16,
                "description": "Priority of system handler 14",
                "width": 8
              },
              "PRI_15": {
                "bit": 24,
                "description": "Priority of system handler 15",
                "width": 8
              }
            },
            "SHCSR": {
              "MEMFAULTACT": {
                "bit": 0,
                "description": "MemManage exception active bit"
              },
              "BUSFAULTACT": {
                "bit": 1,
                "description": "BusFault exception active bit"
              },
              "USGFAULTACT": {
                "bit": 3,
                "description": "UsageFault exception active bit"
              },
              "SVCALLACT": {
                "bit": 7,
                "description": "SVCall active bit"
              },
              "MONITORACT": {
                "bit": 8,
                "description": "Debug monitor active bit"
              },
              "PENDSVACT": {
                "bit": 10,
                "description": "PendSV exception active bit"
              },
              "SYSTICKACT": {
                "bit": 11,
                "description": "SysTick exception active bit"
              },
              "USGFAULTPENDED": {
                "bit": 12,
                "description": "UsageFault exception pending bit"
              },
              "MEMFAULTPENDED": {
                "bit": 13,
                "description": "MemManage exception pending bit"
              },
              "BUSFAULTPENDED": {
                "bit": 14,
                "description": "BusFault exception pending bit"
              },
              "SVCALLPENDED": {
                "bit": 15,
                "description": "SVCall pending bit"
              },
              "MEMFAULTENA": {
                "bit": 16,
                "description": "MemManage enable bit"
              },
              "BUSFAULTENA": {
                "bit": 17,
                "description": "BusFault enable bit"
              },
              "USGFAULTENA": {
                "bit": 18,
                "description": "UsageFault enable bit"
              }
            },
            "CFSR": {
              "IACCVIOL": {
                "bit": 0,
                "description": "Instruction access violation flag"
              },
              "DACCVIOL": {
                "bit": 1,
                "description": "Data access violation flag"
              },
              "MUNSTKERR": {
                "bit": 3,
                "description": "MemManage fault on unstacking for a return from exception"
              },
              "MSTKERR": {
                "bit": 4,
                "description": "MemManage fault on stacking for exception entry"
              },
              "MLSPERR": {
                "bit": 5,
                "description": "MemManage fault during floating point lazy state preservation"
              },
              "MMARVALID": {
                "bit": 7,
                "description": "MemManage Fault Address Register (MMFAR) valid flag"
              },
              "IBUSERR": {
                "bit": 8,
                "description": "Instruction bus error"
              },
              "PRECISERR": {
                "bit": 9,
                "description": "Precise data bus error"
              },
              "IMPRECISERR": {
                "bit": 10,
                "description": "Imprecise data bus error"
              },
              "UNSTKERR": {
                "bit": 11,
                "description": "BusFault on unstacking for a return from exception"
              },
              "STKERR": {
                "bit": 12,
                "description": "BusFault on stacking for exception entry"
              },
              "LSPERR": {
                "bit": 13,
                "description": "BusFault during floating point lazy state preservation"
              },
              "BFARVALID": {
                "bit": 15,
                "description": "BusFault Address Register (BFAR) valid flag"
              },
              "UNDEFINSTR": {
                "bit": 16,
                "description": "Undefined instruction UsageFault"
              },
              "INVSTATE": {
                "bit": 17,
                "description": "Invalid state UsageFault"
              },
              "INVPC": {
                "bit": 18,
                "description": "Invalid PC load UsageFault"
              },
              "NOCP": {
                "bit": 19,
                "description": "No coprocessor UsageFault"
              },
              "UNALIGNED": {
                "bit": 24,
                "description": "Unaligned access UsageFault"
              },
              "DIVBYZERO": {
                "bit": 25,
                "description": "Divide by zero UsageFault"
              }
            },
            "HFSR": {
              "VECTTBL": {
                "bit": 1,
                "description": "BusFault on vector table read"
              },
              "FORCED": {
                "bit": 30,
                "description": "Forced HardFault"
              },
              "DEBUGEVT": {
                "bit": 31,
                "description": "Reserved for Debug use"
              }
            },
            "MMFAR": {
              "ADDRESS": {
                "bit": 0,
                "description": "Address causing the fault",
                "width": 32
              }
            },
            "BFAR": {
              "ADDRESS": {
                "bit": 0,
                "description": "Address causing the fault",
                "width": 32
              }
            },
            "AFSR": {
              "VALUE": {
                "bit": 0,
                "description": "Reserved",
                "width": 32
              }
            },
            "CPACR": {
              "CP10": {
                "bit": 20,
                "description": "Access privileges for coprocessor 10",
                "width": 2
              },
              "CP11": {
                "bit": 22,
                "description": "Access privileges for coprocessor 11",
                "width": 2
              }
            },
            "MPU_TYPE": {
              "SEPARATE": {
                "bit": 0,
                "description": "Support for unified or separate instruction and date memory maps"
              },
              "DREGION": {
                "bit": 8,
                "description": "Number of supported MPU data regions",
                "width": 8
              },
              "IREGION": {
                "bit": 16,
                "description": "Number of supported MPU instruction regions",
                "width": 8
              }
            },
            "MPU_CTRL": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable MPU"
              },
              "HFNMIENA": {
                "bit": 1,
                "description": "Enable the operation of MPU during hard fault, NMI, and FAULTMASK handlers"
              },
              "PRIVDEFENA": {
                "bit": 2,
                "description": "Enables privileged software access to the default memory map"
              }
            },
            "MPU_RNR": {
              "REGION": {
                "bit": 0,
                "description": "Region",
                "width": 8
              }
            },
            "MPU_RBAR": {
              "REGION": {
                "bit": 0,
                "description": "MPU region field",
                "width": 4
              },
              "VALID": {
                "bit": 4,
                "description": "MPU Region Number valid bit"
              },
              "ADDR": {
                "bit": 9,
                "description": "Region base address field",
                "width": 23
              }
            },
            "MPU_RASR": {
              "ENABLE": {
                "bit": 0,
                "description": "Region enable bit."
              },
              "SIZE": {
                "bit": 1,
                "description": "MPU protection region size",
                "width": 5
              },
              "SRD": {
                "bit": 8,
                "description": "Subregion disable bits",
                "width": 8
              },
              "B": {
                "bit": 16,
                "description": "Memory access attribute"
              },
              "C": {
                "bit": 17,
                "description": "Memory access attribute"
              },
              "S": {
                "bit": 18,
                "description": "Shareable bit"
              },
              "TEX": {
                "bit": 19,
                "description": "Memory access attribute",
                "width": 3
              },
              "AP": {
                "bit": 24,
                "description": "Access permission field",
                "width": 3
              },
              "XN": {
                "bit": 28,
                "description": "Instruction access disable bit"
              }
            },
            "MPU_RBAR_A1": {
              "REGION": {
                "bit": 0,
                "description": "MPU region field",
                "width": 4
              },
              "VALID": {
                "bit": 4,
                "description": "MPU Region Number valid bit"
              },
              "ADDR": {
                "bit": 9,
                "description": "Region base address field",
                "width": 23
              }
            },
            "MPU_RASR_A1": {
              "ENABLE": {
                "bit": 0,
                "description": "Region enable bit."
              },
              "SIZE": {
                "bit": 1,
                "description": "MPU protection region size",
                "width": 5
              },
              "SRD": {
                "bit": 8,
                "description": "Subregion disable bits",
                "width": 8
              },
              "B": {
                "bit": 16,
                "description": "Memory access attribute"
              },
              "C": {
                "bit": 17,
                "description": "Memory access attribute"
              },
              "S": {
                "bit": 18,
                "description": "Shareable bit"
              },
              "TEX": {
                "bit": 19,
                "description": "Memory access attribute",
                "width": 3
              },
              "AP": {
                "bit": 24,
                "description": "Access permission field",
                "width": 3
              },
              "XN": {
                "bit": 28,
                "description": "Instruction access disable bit"
              }
            },
            "MPU_RBAR_A2": {
              "REGION": {
                "bit": 0,
                "description": "MPU region field",
                "width": 4
              },
              "VALID": {
                "bit": 4,
                "description": "MPU Region Number valid bit"
              },
              "ADDR": {
                "bit": 9,
                "description": "Region base address field",
                "width": 23
              }
            },
            "MPU_RASR_A2": {
              "ENABLE": {
                "bit": 0,
                "description": "Region enable bit."
              },
              "SIZE": {
                "bit": 1,
                "description": "MPU protection region size",
                "width": 5
              },
              "SRD": {
                "bit": 8,
                "description": "Subregion disable bits",
                "width": 8
              },
              "B": {
                "bit": 16,
                "description": "Memory access attribute"
              },
              "C": {
                "bit": 17,
                "description": "Memory access attribute"
              },
              "S": {
                "bit": 18,
                "description": "Shareable bit"
              },
              "TEX": {
                "bit": 19,
                "description": "Memory access attribute",
                "width": 3
              },
              "AP": {
                "bit": 24,
                "description": "Access permission field",
                "width": 3
              },
              "XN": {
                "bit": 28,
                "description": "Instruction access disable bit"
              }
            },
            "MPU_RBAR_A3": {
              "REGION": {
                "bit": 0,
                "description": "MPU region field",
                "width": 4
              },
              "VALID": {
                "bit": 4,
                "description": "MPU Region Number valid bit"
              },
              "ADDR": {
                "bit": 9,
                "description": "Region base address field",
                "width": 23
              }
            },
            "MPU_RASR_A3": {
              "ENABLE": {
                "bit": 0,
                "description": "Region enable bit."
              },
              "SIZE": {
                "bit": 1,
                "description": "MPU protection region size",
                "width": 5
              },
              "SRD": {
                "bit": 8,
                "description": "Subregion disable bits",
                "width": 8
              },
              "B": {
                "bit": 16,
                "description": "Memory access attribute"
              },
              "C": {
                "bit": 17,
                "description": "Memory access attribute"
              },
              "S": {
                "bit": 18,
                "description": "Shareable bit"
              },
              "TEX": {
                "bit": 19,
                "description": "Memory access attribute",
                "width": 3
              },
              "AP": {
                "bit": 24,
                "description": "Access permission field",
                "width": 3
              },
              "XN": {
                "bit": 28,
                "description": "Instruction access disable bit"
              }
            },
            "STIR": {
              "INTID": {
                "bit": 0,
                "description": "Interrupt ID of the interrupt to trigger",
                "width": 9
              }
            },
            "FPCCR": {
              "LSPACT": {
                "bit": 0,
                "description": "Lazy State Preservation Active"
              },
              "USER": {
                "bit": 1,
                "description": "User allocated Stack Frame"
              },
              "THREAD": {
                "bit": 3,
                "description": "Thread Mode allocated Stack Frame"
              },
              "HFRDY": {
                "bit": 4,
                "description": "HardFault Ready"
              },
              "MMRDY": {
                "bit": 5,
                "description": "MemManage Ready"
              },
              "BFRDY": {
                "bit": 6,
                "description": "BusFault Ready"
              },
              "MONRDY": {
                "bit": 8,
                "description": "Monitor Ready"
              },
              "LSPEN": {
                "bit": 30,
                "description": "Lazy State Preservation Enabled"
              },
              "ASPEN": {
                "bit": 31,
                "description": "Automatic State Preservation"
              }
            },
            "FPCAR": {
              "ADDRESS": {
                "bit": 3,
                "description": "Address",
                "width": 29
              }
            },
            "FPDSCR": {
              "RMode": {
                "bit": 22,
                "description": "Default value for FPSCR.RMode",
                "width": 2
              },
              "FZ": {
                "bit": 24,
                "description": "Default value for FPSCR.FZ"
              },
              "DN": {
                "bit": 25,
                "description": "Default value for FPSCR.DN"
              },
              "AHP": {
                "bit": 26,
                "description": "Default value for FPSCR.AHP"
              }
            }
          }
        },
        "DLR": {
          "instances": [
            {
              "name": "DLR",
              "base": "0x50004900"
            }
          ],
          "registers": {
            "OVRSTAT": {
              "offset": "0x00",
              "size": 32,
              "description": "Overrun Status"
            },
            "OVRCLR": {
              "offset": "0x04",
              "size": 32,
              "description": "Overrun Clear"
            },
            "SRSEL0": {
              "offset": "0x08",
              "size": 32,
              "description": "Service Request Selection 0"
            },
            "LNEN": {
              "offset": "0x10",
              "size": 32,
              "description": "Line Enable"
            }
          },
          "bits": {
            "OVRSTAT": {
              "LN0": {
                "bit": 0,
                "description": "Line 0 Overrun Status"
              },
              "LN1": {
                "bit": 1,
                "description": "Line 1 Overrun Status"
              },
              "LN2": {
                "bit": 2,
                "description": "Line 2 Overrun Status"
              },
              "LN3": {
                "bit": 3,
                "description": "Line 3 Overrun Status"
              },
              "LN4": {
                "bit": 4,
                "description": "Line 4 Overrun Status"
              },
              "LN5": {
                "bit": 5,
                "description": "Line 5 Overrun Status"
              },
              "LN6": {
                "bit": 6,
                "description": "Line 6 Overrun Status"
              },
              "LN7": {
                "bit": 7,
                "description": "Line 7 Overrun Status"
              }
            },
            "OVRCLR": {
              "LN0": {
                "bit": 0,
                "description": "Line 0 Overrun Status Clear"
              },
              "LN1": {
                "bit": 1,
                "description": "Line 1 Overrun Status Clear"
              },
              "LN2": {
                "bit": 2,
                "description": "Line 2 Overrun Status Clear"
              },
              "LN3": {
                "bit": 3,
                "description": "Line 3 Overrun Status Clear"
              },
              "LN4": {
                "bit": 4,
                "description": "Line 4 Overrun Status Clear"
              },
              "LN5": {
                "bit": 5,
                "description": "Line 5 Overrun Status Clear"
              },
              "LN6": {
                "bit": 6,
                "description": "Line 6 Overrun Status Clear"
              },
              "LN7": {
                "bit": 7,
                "description": "Line 7 Overrun Status Clear"
              }
            },
            "SRSEL0": {
              "RS0": {
                "bit": 0,
                "description": "Request Source for Line 0",
                "width": 4
              },
              "RS1": {
                "bit": 4,
                "description": "Request Source for Line 1",
                "width": 4
              },
              "RS2": {
                "bit": 8,
                "description": "Request Source for Line 2",
                "width": 4
              },
              "RS3": {
                "bit": 12,
                "description": "Request Source for Line 3",
                "width": 4
              },
              "RS4": {
                "bit": 16,
                "description": "Request Source for Line 4",
                "width": 4
              },
              "RS5": {
                "bit": 20,
                "description": "Request Source for Line 5",
                "width": 4
              },
              "RS6": {
                "bit": 24,
                "description": "Request Source for Line 6",
                "width": 4
              },
              "RS7": {
                "bit": 28,
                "description": "Request Source for Line 7",
                "width": 4
              }
            },
            "LNEN": {
              "LN0": {
                "bit": 0,
                "description": "Line 0 Enable"
              },
              "LN1": {
                "bit": 1,
                "description": "Line 1 Enable"
              },
              "LN2": {
                "bit": 2,
                "description": "Line 2 Enable"
              },
              "LN3": {
                "bit": 3,
                "description": "Line 3 Enable"
              },
              "LN4": {
                "bit": 4,
                "description": "Line 4 Enable"
              },
              "LN5": {
                "bit": 5,
                "description": "Line 5 Enable"
              },
              "LN6": {
                "bit": 6,
                "description": "Line 6 Enable"
              },
              "LN7": {
                "bit": 7,
                "description": "Line 7 Enable"
              }
            }
          }
        },
        "ERU0": {
          "instances": [
            {
              "name": "ERU0",
              "base": "0x50004800",
              "irq": 1
            }
          ],
          "registers": {
            "EXISEL": {
              "offset": "0x00",
              "size": 32,
              "description": "Event Input Select"
            },
            "EXICON[%s]": {
              "offset": "0x10",
              "size": 32,
              "description": "Event Input Control"
            },
            "EXOCON[%s]": {
              "offset": "0x20",
              "size": 32,
              "description": "Event Output Trigger Control"
            }
          },
          "bits": {
            "EXISEL": {
              "EXS0A": {
                "bit": 0,
                "description": "Event Source Select for A0 (ERS0)",
                "width": 2
              },
              "EXS0B": {
                "bit": 2,
                "description": "Event Source Select for B0 (ERS0)",
                "width": 2
              },
              "EXS1A": {
                "bit": 4,
                "description": "Event Source Select for A1 (ERS1)",
                "width": 2
              },
              "EXS1B": {
                "bit": 6,
                "description": "Event Source Select for B1 (ERS1)",
                "width": 2
              },
              "EXS2A": {
                "bit": 8,
                "description": "Event Source Select for A2 (ERS2)",
                "width": 2
              },
              "EXS2B": {
                "bit": 10,
                "description": "Event Source Select for B2 (ERS2)",
                "width": 2
              },
              "EXS3A": {
                "bit": 12,
                "description": "Event Source Select for A3 (ERS3)",
                "width": 2
              },
              "EXS3B": {
                "bit": 14,
                "description": "Event Source Select for B3 (ERS3)",
                "width": 2
              }
            },
            "EXICON[%s]": {
              "PE": {
                "bit": 0,
                "description": "Output Trigger Pulse Enable for ETLx"
              },
              "LD": {
                "bit": 1,
                "description": "Rebuild Level Detection for Status Flag for ETLx"
              },
              "RE": {
                "bit": 2,
                "description": "Rising Edge Detection Enable ETLx"
              },
              "FE": {
                "bit": 3,
                "description": "Falling Edge Detection Enable ETLx"
              },
              "OCS": {
                "bit": 4,
                "description": "Output Channel Select for ETLx Output Trigger Pulse",
                "width": 3
              },
              "FL": {
                "bit": 7,
                "description": "Status Flag for ETLx"
              },
              "SS": {
                "bit": 8,
                "description": "Input Source Select for ERSx",
                "width": 2
              },
              "NA": {
                "bit": 10,
                "description": "Input A Negation Select for ERSx"
              },
              "NB": {
                "bit": 11,
                "description": "Input B Negation Select for ERSx"
              }
            },
            "EXOCON[%s]": {
              "ISS": {
                "bit": 0,
                "description": "Internal Trigger Source Selection",
                "width": 2
              },
              "GEEN": {
                "bit": 2,
                "description": "Gating Event Enable"
              },
              "PDR": {
                "bit": 3,
                "description": "Pattern Detection Result Flag"
              },
              "GP": {
                "bit": 4,
                "description": "Gating Selection for Pattern Detection Result",
                "width": 2
              },
              "IPEN0": {
                "bit": 12,
                "description": "Pattern Detection Enable for ETL0"
              },
              "IPEN1": {
                "bit": 13,
                "description": "Pattern Detection Enable for ETL1"
              },
              "IPEN2": {
                "bit": 14,
                "description": "Pattern Detection Enable for ETL2"
              },
              "IPEN3": {
                "bit": 15,
                "description": "Pattern Detection Enable for ETL3"
              }
            }
          }
        },
        "ERU1": {
          "instances": [
            {
              "name": "ERU1",
              "base": "0x40044000",
              "irq": 5
            }
          ],
          "registers": {}
        },
        "DMA": {
          "instances": [
            {
              "name": "GPDMA0",
              "base": "0x500142C0",
              "irq": 105
            },
            {
              "name": "GPDMA0_CH0",
              "base": "0x50014000"
            },
            {
              "name": "GPDMA0_CH1",
              "base": "0x50014058"
            },
            {
              "name": "GPDMA0_CH2",
              "base": "0x500140B0"
            },
            {
              "name": "GPDMA0_CH3",
              "base": "0x50014108"
            },
            {
              "name": "GPDMA0_CH4",
              "base": "0x50014160"
            },
            {
              "name": "GPDMA0_CH5",
              "base": "0x500141B8"
            },
            {
              "name": "GPDMA0_CH6",
              "base": "0x50014210"
            },
            {
              "name": "GPDMA0_CH7",
              "base": "0x50014268"
            }
          ],
          "registers": {
            "RAWTFR": {
              "offset": "0x00",
              "size": 32,
              "description": "Raw IntTfr Status"
            },
            "RAWBLOCK": {
              "offset": "0x08",
              "size": 32,
              "description": "Raw IntBlock Status"
            },
            "RAWSRCTRAN": {
              "offset": "0x10",
              "size": 32,
              "description": "Raw IntSrcTran Status"
            },
            "RAWDSTTRAN": {
              "offset": "0x18",
              "size": 32,
              "description": "Raw IntBlock Status"
            },
            "RAWERR": {
              "offset": "0x20",
              "size": 32,
              "description": "Raw IntErr Status"
            },
            "STATUSTFR": {
              "offset": "0x28",
              "size": 32,
              "description": "IntTfr Status"
            },
            "STATUSBLOCK": {
              "offset": "0x30",
              "size": 32,
              "description": "IntBlock Status"
            },
            "STATUSSRCTRAN": {
              "offset": "0x38",
              "size": 32,
              "description": "IntSrcTran Status"
            },
            "STATUSDSTTRAN": {
              "offset": "0x40",
              "size": 32,
              "description": "IntBlock Status"
            },
            "STATUSERR": {
              "offset": "0x48",
              "size": 32,
              "description": "IntErr Status"
            },
            "MASKTFR": {
              "offset": "0x50",
              "size": 32,
              "description": "Mask for Raw IntTfr Status"
            },
            "MASKBLOCK": {
              "offset": "0x58",
              "size": 32,
              "description": "Mask for Raw IntBlock Status"
            },
            "MASKSRCTRAN": {
              "offset": "0x60",
              "size": 32,
              "description": "Mask for Raw IntSrcTran Status"
            },
            "MASKDSTTRAN": {
              "offset": "0x68",
              "size": 32,
              "description": "Mask for Raw IntBlock Status"
            },
            "MASKERR": {
              "offset": "0x70",
              "size": 32,
              "description": "Mask for Raw IntErr Status"
            },
            "CLEARTFR": {
              "offset": "0x78",
              "size": 32,
              "description": "IntTfr Status"
            },
            "CLEARBLOCK": {
              "offset": "0x80",
              "size": 32,
              "description": "IntBlock Status"
            },
            "CLEARSRCTRAN": {
              "offset": "0x88",
              "size": 32,
              "description": "IntSrcTran Status"
            },
            "CLEARDSTTRAN": {
              "offset": "0x90",
              "size": 32,
              "description": "IntBlock Status"
            },
            "CLEARERR": {
              "offset": "0x98",
              "size": 32,
              "description": "IntErr Status"
            },
            "STATUSINT": {
              "offset": "0xA0",
              "size": 32,
              "description": "Combined Interrupt Status Register"
            },
            "REQSRCREG": {
              "offset": "0xA8",
              "size": 32,
              "description": "Source Software Transaction Request Register"
            },
            "REQDSTREG": {
              "offset": "0xB0",
              "size": 32,
              "description": "Destination Software Transaction Request Register"
            },
            "SGLREQSRCREG": {
              "offset": "0xB8",
              "size": 32,
              "description": "Single Source Transaction Request Register"
            },
            "SGLREQDSTREG": {
              "offset": "0xC0",
              "size": 32,
              "description": "Single Destination Transaction Request Register"
            },
            "LSTSRCREG": {
              "offset": "0xC8",
              "size": 32,
              "description": "Last Source Transaction Request Register"
            },
            "LSTDSTREG": {
              "offset": "0xD0",
              "size": 32,
              "description": "Last Destination Transaction Request Register"
            },
            "DMACFGREG": {
              "offset": "0xD8",
              "size": 32,
              "description": "GPDMA Configuration Register"
            },
            "CHENREG": {
              "offset": "0xE0",
              "size": 32,
              "description": "GPDMA Channel Enable Register"
            },
            "ID": {
              "offset": "0xE8",
              "size": 32,
              "description": "GPDMA0 ID Register"
            },
            "TYPE": {
              "offset": "0x138",
              "size": 32,
              "description": "GPDMA Component Type"
            },
            "VERSION": {
              "offset": "0x13C",
              "size": 32,
              "description": "DMA Component Version"
            }
          },
          "bits": {
            "RAWTFR": {
              "CH0": {
                "bit": 0,
                "description": "Raw Interrupt Status for channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Raw Interrupt Status for channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Raw Interrupt Status for channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Raw Interrupt Status for channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Raw Interrupt Status for channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Raw Interrupt Status for channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Raw Interrupt Status for channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Raw Interrupt Status for channel 7"
              }
            },
            "RAWBLOCK": {
              "CH0": {
                "bit": 0,
                "description": "Raw Interrupt Status for channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Raw Interrupt Status for channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Raw Interrupt Status for channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Raw Interrupt Status for channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Raw Interrupt Status for channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Raw Interrupt Status for channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Raw Interrupt Status for channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Raw Interrupt Status for channel 7"
              }
            },
            "RAWSRCTRAN": {
              "CH0": {
                "bit": 0,
                "description": "Raw Interrupt Status for channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Raw Interrupt Status for channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Raw Interrupt Status for channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Raw Interrupt Status for channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Raw Interrupt Status for channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Raw Interrupt Status for channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Raw Interrupt Status for channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Raw Interrupt Status for channel 7"
              }
            },
            "RAWDSTTRAN": {
              "CH0": {
                "bit": 0,
                "description": "Raw Interrupt Status for channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Raw Interrupt Status for channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Raw Interrupt Status for channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Raw Interrupt Status for channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Raw Interrupt Status for channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Raw Interrupt Status for channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Raw Interrupt Status for channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Raw Interrupt Status for channel 7"
              }
            },
            "RAWERR": {
              "CH0": {
                "bit": 0,
                "description": "Raw Interrupt Status for channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Raw Interrupt Status for channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Raw Interrupt Status for channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Raw Interrupt Status for channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Raw Interrupt Status for channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Raw Interrupt Status for channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Raw Interrupt Status for channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Raw Interrupt Status for channel 7"
              }
            },
            "STATUSTFR": {
              "CH0": {
                "bit": 0,
                "description": "Interrupt Status for channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Interrupt Status for channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Interrupt Status for channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Interrupt Status for channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Interrupt Status for channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Interrupt Status for channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Interrupt Status for channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Interrupt Status for channel 7"
              }
            },
            "STATUSBLOCK": {
              "CH0": {
                "bit": 0,
                "description": "Interrupt Status for channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Interrupt Status for channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Interrupt Status for channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Interrupt Status for channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Interrupt Status for channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Interrupt Status for channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Interrupt Status for channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Interrupt Status for channel 7"
              }
            },
            "STATUSSRCTRAN": {
              "CH0": {
                "bit": 0,
                "description": "Interrupt Status for channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Interrupt Status for channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Interrupt Status for channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Interrupt Status for channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Interrupt Status for channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Interrupt Status for channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Interrupt Status for channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Interrupt Status for channel 7"
              }
            },
            "STATUSDSTTRAN": {
              "CH0": {
                "bit": 0,
                "description": "Interrupt Status for channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Interrupt Status for channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Interrupt Status for channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Interrupt Status for channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Interrupt Status for channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Interrupt Status for channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Interrupt Status for channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Interrupt Status for channel 7"
              }
            },
            "STATUSERR": {
              "CH0": {
                "bit": 0,
                "description": "Interrupt Status for channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Interrupt Status for channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Interrupt Status for channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Interrupt Status for channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Interrupt Status for channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Interrupt Status for channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Interrupt Status for channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Interrupt Status for channel 7"
              }
            },
            "MASKTFR": {
              "WE_CH0": {
                "bit": 8,
                "description": "Write enable for mask bit of channel 0"
              },
              "WE_CH1": {
                "bit": 9,
                "description": "Write enable for mask bit of channel 1"
              },
              "WE_CH2": {
                "bit": 10,
                "description": "Write enable for mask bit of channel 2"
              },
              "WE_CH3": {
                "bit": 11,
                "description": "Write enable for mask bit of channel 3"
              },
              "WE_CH4": {
                "bit": 12,
                "description": "Write enable for mask bit of channel 4"
              },
              "WE_CH5": {
                "bit": 13,
                "description": "Write enable for mask bit of channel 5"
              },
              "WE_CH6": {
                "bit": 14,
                "description": "Write enable for mask bit of channel 6"
              },
              "WE_CH7": {
                "bit": 15,
                "description": "Write enable for mask bit of channel 7"
              },
              "CH0": {
                "bit": 0,
                "description": "Mask bit for channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Mask bit for channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Mask bit for channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Mask bit for channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Mask bit for channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Mask bit for channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Mask bit for channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Mask bit for channel 7"
              }
            },
            "MASKBLOCK": {
              "WE_CH0": {
                "bit": 8,
                "description": "Write enable for mask bit of channel 0"
              },
              "WE_CH1": {
                "bit": 9,
                "description": "Write enable for mask bit of channel 1"
              },
              "WE_CH2": {
                "bit": 10,
                "description": "Write enable for mask bit of channel 2"
              },
              "WE_CH3": {
                "bit": 11,
                "description": "Write enable for mask bit of channel 3"
              },
              "WE_CH4": {
                "bit": 12,
                "description": "Write enable for mask bit of channel 4"
              },
              "WE_CH5": {
                "bit": 13,
                "description": "Write enable for mask bit of channel 5"
              },
              "WE_CH6": {
                "bit": 14,
                "description": "Write enable for mask bit of channel 6"
              },
              "WE_CH7": {
                "bit": 15,
                "description": "Write enable for mask bit of channel 7"
              },
              "CH0": {
                "bit": 0,
                "description": "Mask bit for channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Mask bit for channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Mask bit for channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Mask bit for channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Mask bit for channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Mask bit for channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Mask bit for channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Mask bit for channel 7"
              }
            },
            "MASKSRCTRAN": {
              "WE_CH0": {
                "bit": 8,
                "description": "Write enable for mask bit of channel 0"
              },
              "WE_CH1": {
                "bit": 9,
                "description": "Write enable for mask bit of channel 1"
              },
              "WE_CH2": {
                "bit": 10,
                "description": "Write enable for mask bit of channel 2"
              },
              "WE_CH3": {
                "bit": 11,
                "description": "Write enable for mask bit of channel 3"
              },
              "WE_CH4": {
                "bit": 12,
                "description": "Write enable for mask bit of channel 4"
              },
              "WE_CH5": {
                "bit": 13,
                "description": "Write enable for mask bit of channel 5"
              },
              "WE_CH6": {
                "bit": 14,
                "description": "Write enable for mask bit of channel 6"
              },
              "WE_CH7": {
                "bit": 15,
                "description": "Write enable for mask bit of channel 7"
              },
              "CH0": {
                "bit": 0,
                "description": "Mask bit for channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Mask bit for channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Mask bit for channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Mask bit for channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Mask bit for channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Mask bit for channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Mask bit for channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Mask bit for channel 7"
              }
            },
            "MASKDSTTRAN": {
              "WE_CH0": {
                "bit": 8,
                "description": "Write enable for mask bit of channel 0"
              },
              "WE_CH1": {
                "bit": 9,
                "description": "Write enable for mask bit of channel 1"
              },
              "WE_CH2": {
                "bit": 10,
                "description": "Write enable for mask bit of channel 2"
              },
              "WE_CH3": {
                "bit": 11,
                "description": "Write enable for mask bit of channel 3"
              },
              "WE_CH4": {
                "bit": 12,
                "description": "Write enable for mask bit of channel 4"
              },
              "WE_CH5": {
                "bit": 13,
                "description": "Write enable for mask bit of channel 5"
              },
              "WE_CH6": {
                "bit": 14,
                "description": "Write enable for mask bit of channel 6"
              },
              "WE_CH7": {
                "bit": 15,
                "description": "Write enable for mask bit of channel 7"
              },
              "CH0": {
                "bit": 0,
                "description": "Mask bit for channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Mask bit for channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Mask bit for channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Mask bit for channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Mask bit for channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Mask bit for channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Mask bit for channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Mask bit for channel 7"
              }
            },
            "MASKERR": {
              "WE_CH0": {
                "bit": 8,
                "description": "Write enable for mask bit of channel 0"
              },
              "WE_CH1": {
                "bit": 9,
                "description": "Write enable for mask bit of channel 1"
              },
              "WE_CH2": {
                "bit": 10,
                "description": "Write enable for mask bit of channel 2"
              },
              "WE_CH3": {
                "bit": 11,
                "description": "Write enable for mask bit of channel 3"
              },
              "WE_CH4": {
                "bit": 12,
                "description": "Write enable for mask bit of channel 4"
              },
              "WE_CH5": {
                "bit": 13,
                "description": "Write enable for mask bit of channel 5"
              },
              "WE_CH6": {
                "bit": 14,
                "description": "Write enable for mask bit of channel 6"
              },
              "WE_CH7": {
                "bit": 15,
                "description": "Write enable for mask bit of channel 7"
              },
              "CH0": {
                "bit": 0,
                "description": "Mask bit for channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Mask bit for channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Mask bit for channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Mask bit for channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Mask bit for channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Mask bit for channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Mask bit for channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Mask bit for channel 7"
              }
            },
            "CLEARTFR": {
              "CH0": {
                "bit": 0,
                "description": "Clear Interrupt Status and Raw Status for channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Clear Interrupt Status and Raw Status for channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Clear Interrupt Status and Raw Status for channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Clear Interrupt Status and Raw Status for channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Clear Interrupt Status and Raw Status for channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Clear Interrupt Status and Raw Status for channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Clear Interrupt Status and Raw Status for channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Clear Interrupt Status and Raw Status for channel 7"
              }
            },
            "CLEARBLOCK": {
              "CH0": {
                "bit": 0,
                "description": "Clear Interrupt Status and Raw Status for channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Clear Interrupt Status and Raw Status for channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Clear Interrupt Status and Raw Status for channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Clear Interrupt Status and Raw Status for channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Clear Interrupt Status and Raw Status for channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Clear Interrupt Status and Raw Status for channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Clear Interrupt Status and Raw Status for channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Clear Interrupt Status and Raw Status for channel 7"
              }
            },
            "CLEARSRCTRAN": {
              "CH0": {
                "bit": 0,
                "description": "Clear Interrupt Status and Raw Status for channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Clear Interrupt Status and Raw Status for channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Clear Interrupt Status and Raw Status for channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Clear Interrupt Status and Raw Status for channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Clear Interrupt Status and Raw Status for channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Clear Interrupt Status and Raw Status for channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Clear Interrupt Status and Raw Status for channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Clear Interrupt Status and Raw Status for channel 7"
              }
            },
            "CLEARDSTTRAN": {
              "CH0": {
                "bit": 0,
                "description": "Clear Interrupt Status and Raw Status for channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Clear Interrupt Status and Raw Status for channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Clear Interrupt Status and Raw Status for channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Clear Interrupt Status and Raw Status for channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Clear Interrupt Status and Raw Status for channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Clear Interrupt Status and Raw Status for channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Clear Interrupt Status and Raw Status for channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Clear Interrupt Status and Raw Status for channel 7"
              }
            },
            "CLEARERR": {
              "CH0": {
                "bit": 0,
                "description": "Clear Interrupt Status and Raw Status for channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Clear Interrupt Status and Raw Status for channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Clear Interrupt Status and Raw Status for channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Clear Interrupt Status and Raw Status for channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Clear Interrupt Status and Raw Status for channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Clear Interrupt Status and Raw Status for channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Clear Interrupt Status and Raw Status for channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Clear Interrupt Status and Raw Status for channel 7"
              }
            },
            "STATUSINT": {
              "ERR": {
                "bit": 4,
                "description": "OR of the contents of STATUSERR register"
              },
              "DSTT": {
                "bit": 3,
                "description": "OR of the contents of STATUSDSTTRAN register"
              },
              "SRCT": {
                "bit": 2,
                "description": "OR of the contents of STATUSSRCTRAN register"
              },
              "BLOCK": {
                "bit": 1,
                "description": "OR of the contents of STATUSBLOCK register"
              },
              "TFR": {
                "bit": 0,
                "description": "OR of the contents of STATUSTFR register"
              }
            },
            "REQSRCREG": {
              "WE_CH0": {
                "bit": 8,
                "description": "Source request write enable for channel 0"
              },
              "WE_CH1": {
                "bit": 9,
                "description": "Source request write enable for channel 1"
              },
              "WE_CH2": {
                "bit": 10,
                "description": "Source request write enable for channel 2"
              },
              "WE_CH3": {
                "bit": 11,
                "description": "Source request write enable for channel 3"
              },
              "WE_CH4": {
                "bit": 12,
                "description": "Source request write enable for channel 4"
              },
              "WE_CH5": {
                "bit": 13,
                "description": "Source request write enable for channel 5"
              },
              "WE_CH6": {
                "bit": 14,
                "description": "Source request write enable for channel 6"
              },
              "WE_CH7": {
                "bit": 15,
                "description": "Source request write enable for channel 7"
              },
              "CH0": {
                "bit": 0,
                "description": "Source request for channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Source request for channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Source request for channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Source request for channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Source request for channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Source request for channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Source request for channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Source request for channel 7"
              }
            },
            "REQDSTREG": {
              "WE_CH0": {
                "bit": 8,
                "description": "Source request write enable for channel 0"
              },
              "WE_CH1": {
                "bit": 9,
                "description": "Source request write enable for channel 1"
              },
              "WE_CH2": {
                "bit": 10,
                "description": "Source request write enable for channel 2"
              },
              "WE_CH3": {
                "bit": 11,
                "description": "Source request write enable for channel 3"
              },
              "WE_CH4": {
                "bit": 12,
                "description": "Source request write enable for channel 4"
              },
              "WE_CH5": {
                "bit": 13,
                "description": "Source request write enable for channel 5"
              },
              "WE_CH6": {
                "bit": 14,
                "description": "Source request write enable for channel 6"
              },
              "WE_CH7": {
                "bit": 15,
                "description": "Source request write enable for channel 7"
              },
              "CH0": {
                "bit": 0,
                "description": "Source request for channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Source request for channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Source request for channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Source request for channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Source request for channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Source request for channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Source request for channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Source request for channel 7"
              }
            },
            "SGLREQSRCREG": {
              "WE_CH0": {
                "bit": 8,
                "description": "Source request write enable for channel 0"
              },
              "WE_CH1": {
                "bit": 9,
                "description": "Source request write enable for channel 1"
              },
              "WE_CH2": {
                "bit": 10,
                "description": "Source request write enable for channel 2"
              },
              "WE_CH3": {
                "bit": 11,
                "description": "Source request write enable for channel 3"
              },
              "WE_CH4": {
                "bit": 12,
                "description": "Source request write enable for channel 4"
              },
              "WE_CH5": {
                "bit": 13,
                "description": "Source request write enable for channel 5"
              },
              "WE_CH6": {
                "bit": 14,
                "description": "Source request write enable for channel 6"
              },
              "WE_CH7": {
                "bit": 15,
                "description": "Source request write enable for channel 7"
              },
              "CH0": {
                "bit": 0,
                "description": "Source request for channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Source request for channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Source request for channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Source request for channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Source request for channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Source request for channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Source request for channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Source request for channel 7"
              }
            },
            "SGLREQDSTREG": {
              "WE_CH0": {
                "bit": 8,
                "description": "Source request write enable for channel 0"
              },
              "WE_CH1": {
                "bit": 9,
                "description": "Source request write enable for channel 1"
              },
              "WE_CH2": {
                "bit": 10,
                "description": "Source request write enable for channel 2"
              },
              "WE_CH3": {
                "bit": 11,
                "description": "Source request write enable for channel 3"
              },
              "WE_CH4": {
                "bit": 12,
                "description": "Source request write enable for channel 4"
              },
              "WE_CH5": {
                "bit": 13,
                "description": "Source request write enable for channel 5"
              },
              "WE_CH6": {
                "bit": 14,
                "description": "Source request write enable for channel 6"
              },
              "WE_CH7": {
                "bit": 15,
                "description": "Source request write enable for channel 7"
              },
              "CH0": {
                "bit": 0,
                "description": "Source request for channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Source request for channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Source request for channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Source request for channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Source request for channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Source request for channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Source request for channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Source request for channel 7"
              }
            },
            "LSTSRCREG": {
              "WE_CH0": {
                "bit": 8,
                "description": "Source last transaction request write enable for channel 0"
              },
              "WE_CH1": {
                "bit": 9,
                "description": "Source last transaction request write enable for channel 1"
              },
              "WE_CH2": {
                "bit": 10,
                "description": "Source last transaction request write enable for channel 2"
              },
              "WE_CH3": {
                "bit": 11,
                "description": "Source last transaction request write enable for channel 3"
              },
              "WE_CH4": {
                "bit": 12,
                "description": "Source last transaction request write enable for channel 4"
              },
              "WE_CH5": {
                "bit": 13,
                "description": "Source last transaction request write enable for channel 5"
              },
              "WE_CH6": {
                "bit": 14,
                "description": "Source last transaction request write enable for channel 6"
              },
              "WE_CH7": {
                "bit": 15,
                "description": "Source last transaction request write enable for channel 7"
              },
              "CH0": {
                "bit": 0,
                "description": "Source last request for channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Source last request for channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Source last request for channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Source last request for channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Source last request for channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Source last request for channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Source last request for channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Source last request for channel 7"
              }
            },
            "LSTDSTREG": {
              "WE_CH0": {
                "bit": 8,
                "description": "Destination last transaction request write enable for channel 0"
              },
              "WE_CH1": {
                "bit": 9,
                "description": "Destination last transaction request write enable for channel 1"
              },
              "WE_CH2": {
                "bit": 10,
                "description": "Destination last transaction request write enable for channel 2"
              },
              "WE_CH3": {
                "bit": 11,
                "description": "Destination last transaction request write enable for channel 3"
              },
              "WE_CH4": {
                "bit": 12,
                "description": "Destination last transaction request write enable for channel 4"
              },
              "WE_CH5": {
                "bit": 13,
                "description": "Destination last transaction request write enable for channel 5"
              },
              "WE_CH6": {
                "bit": 14,
                "description": "Destination last transaction request write enable for channel 6"
              },
              "WE_CH7": {
                "bit": 15,
                "description": "Destination last transaction request write enable for channel 7"
              },
              "CH0": {
                "bit": 0,
                "description": "Destination last request for channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Destination last request for channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Destination last request for channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Destination last request for channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Destination last request for channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Destination last request for channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Destination last request for channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Destination last request for channel 7"
              }
            },
            "DMACFGREG": {
              "DMA_EN": {
                "bit": 0,
                "description": "GPDMA Enable bit."
              }
            },
            "CHENREG": {
              "WE_CH": {
                "bit": 8,
                "description": "Channel enable write enable",
                "width": 8
              },
              "CH": {
                "bit": 0,
                "description": "Enables/Disables the channel",
                "width": 8
              }
            },
            "ID": {
              "VALUE": {
                "bit": 0,
                "description": "Hardcoded GPDMA Peripheral ID",
                "width": 32
              }
            },
            "TYPE": {
              "VALUE": {
                "bit": 0,
                "description": "Component Type",
                "width": 32
              }
            },
            "VERSION": {
              "VALUE": {
                "bit": 0,
                "description": "Version number of the component",
                "width": 32
              }
            }
          }
        },
        "FCE": {
          "instances": [
            {
              "name": "FCE",
              "base": "0x50020000",
              "irq": 104
            },
            {
              "name": "FCE_KE0",
              "base": "0x50020020"
            },
            {
              "name": "FCE_KE1",
              "base": "0x50020040"
            },
            {
              "name": "FCE_KE2",
              "base": "0x50020060"
            },
            {
              "name": "FCE_KE3",
              "base": "0x50020080"
            }
          ],
          "registers": {
            "CLC": {
              "offset": "0x00",
              "size": 32,
              "description": "Clock Control Register"
            },
            "ID": {
              "offset": "0x08",
              "size": 32,
              "description": "Module Identification Register"
            }
          },
          "bits": {
            "CLC": {
              "DISR": {
                "bit": 0,
                "description": "Module Disable Request Bit"
              },
              "DISS": {
                "bit": 1,
                "description": "Module Disable Status Bit"
              }
            },
            "ID": {
              "MOD_REV": {
                "bit": 0,
                "description": "Module Revision Number",
                "width": 8
              },
              "MOD_TYPE": {
                "bit": 8,
                "description": "Module Type",
                "width": 8
              },
              "MOD_NUMBER": {
                "bit": 16,
                "description": "Module Number Value",
                "width": 16
              }
            }
          }
        },
        "PBA0": {
          "instances": [
            {
              "name": "PBA0",
              "base": "0x40000000"
            }
          ],
          "registers": {
            "STS": {
              "offset": "0x00",
              "size": 32,
              "description": "Peripheral Bridge Status Register"
            },
            "WADDR": {
              "offset": "0x04",
              "size": 32,
              "description": "PBA Write Error Address Register"
            }
          },
          "bits": {
            "STS": {
              "WERR": {
                "bit": 0,
                "description": "Bufferable Write Access Error"
              }
            },
            "WADDR": {
              "WADDR": {
                "bit": 0,
                "description": "Write Error Address",
                "width": 32
              }
            }
          }
        },
        "PBA1": {
          "instances": [
            {
              "name": "PBA1",
              "base": "0x48000000"
            }
          ],
          "registers": {}
        },
        "FLASH": {
          "instances": [
            {
              "name": "FLASH0",
              "base": "0x58001000"
            }
          ],
          "registers": {
            "ID": {
              "offset": "0x1008",
              "size": 32,
              "description": "Flash Module Identification Register"
            },
            "FSR": {
              "offset": "0x1010",
              "size": 32,
              "description": "Flash Status Register"
            },
            "FCON": {
              "offset": "0x1014",
              "size": 32,
              "description": "Flash Configuration Register"
            },
            "MARP": {
              "offset": "0x1018",
              "size": 32,
              "description": "Margin Control Register PFLASH"
            },
            "PROCON0": {
              "offset": "0x1020",
              "size": 32,
              "description": "Flash Protection Configuration Register User 0"
            },
            "PROCON1": {
              "offset": "0x1024",
              "size": 32,
              "description": "Flash Protection Configuration Register User 1"
            },
            "PROCON2": {
              "offset": "0x1028",
              "size": 32,
              "description": "Flash Protection Configuration Register User 2"
            }
          },
          "bits": {
            "ID": {
              "MOD_REV": {
                "bit": 0,
                "description": "Module Revision Number",
                "width": 8
              },
              "MOD_TYPE": {
                "bit": 8,
                "description": "Module Type",
                "width": 8
              },
              "MOD_NUMBER": {
                "bit": 16,
                "description": "Module Number Value",
                "width": 16
              }
            },
            "FSR": {
              "PBUSY": {
                "bit": 0,
                "description": "Program Flash Busy"
              },
              "FABUSY": {
                "bit": 1,
                "description": "Flash Array Busy"
              },
              "PROG": {
                "bit": 4,
                "description": "Programming State"
              },
              "ERASE": {
                "bit": 5,
                "description": "Erase State"
              },
              "PFPAGE": {
                "bit": 6,
                "description": "Program Flash in Page Mode"
              },
              "PFOPER": {
                "bit": 8,
                "description": "Program Flash Operation Error"
              },
              "SQER": {
                "bit": 10,
                "description": "Command Sequence Error"
              },
              "PROER": {
                "bit": 11,
                "description": "Protection Error"
              },
              "PFSBER": {
                "bit": 12,
                "description": "PFLASH Single-Bit Error and Correction"
              },
              "PFDBER": {
                "bit": 14,
                "description": "PFLASH Double-Bit Error"
              },
              "PROIN": {
                "bit": 16,
                "description": "Protection Installed"
              },
              "RPROIN": {
                "bit": 18,
                "description": "Read Protection Installed"
              },
              "RPRODIS": {
                "bit": 19,
                "description": "Read Protection Disable State"
              },
              "WPROIN0": {
                "bit": 21,
                "description": "Sector Write Protection Installed for User 0"
              },
              "WPROIN1": {
                "bit": 22,
                "description": "Sector Write Protection Installed for User 1"
              },
              "WPROIN2": {
                "bit": 23,
                "description": "Sector OTP Protection Installed for User 2"
              },
              "WPRODIS0": {
                "bit": 25,
                "description": "Sector Write Protection Disabled for User 0"
              },
              "WPRODIS1": {
                "bit": 26,
                "description": "Sector Write Protection Disabled for User 1"
              },
              "SLM": {
                "bit": 28,
                "description": "Flash Sleep Mode"
              },
              "VER": {
                "bit": 31,
                "description": "Verify Error"
              }
            },
            "FCON": {
              "WSPFLASH": {
                "bit": 0,
                "description": "Wait States for read access to PFLASH",
                "width": 4
              },
              "WSECPF": {
                "bit": 4,
                "description": "Wait State for Error Correction of PFLASH"
              },
              "IDLE": {
                "bit": 13,
                "description": "Dynamic Flash Idle"
              },
              "ESLDIS": {
                "bit": 14,
                "description": "External Sleep Request Disable"
              },
              "SLEEP": {
                "bit": 15,
                "description": "Flash SLEEP"
              },
              "RPA": {
                "bit": 16,
                "description": "Read Protection Activated"
              },
              "DCF": {
                "bit": 17,
                "description": "Disable Code Fetch from Flash Memory"
              },
              "DDF": {
                "bit": 18,
                "description": "Disable Any Data Fetch from Flash"
              },
              "VOPERM": {
                "bit": 24,
                "description": "Verify and Operation Error Interrupt Mask"
              },
              "SQERM": {
                "bit": 25,
                "description": "Command Sequence Error Interrupt Mask"
              },
              "PROERM": {
                "bit": 26,
                "description": "Protection Error Interrupt Mask"
              },
              "PFSBERM": {
                "bit": 27,
                "description": "PFLASH Single-Bit Error Interrupt Mask"
              },
              "PFDBERM": {
                "bit": 29,
                "description": "PFLASH Double-Bit Error Interrupt Mask"
              },
              "EOBM": {
                "bit": 31,
                "description": "End of Busy Interrupt Mask"
              }
            },
            "MARP": {
              "MARGIN": {
                "bit": 0,
                "description": "PFLASH Margin Selection",
                "width": 4
              },
              "TRAPDIS": {
                "bit": 15,
                "description": "PFLASH Double-Bit Error Trap Disable"
              }
            },
            "PROCON0": {
              "S0L": {
                "bit": 0,
                "description": "Sector 0 Locked for Write Protection by User 0"
              },
              "S1L": {
                "bit": 1,
                "description": "Sector 1 Locked for Write Protection by User 0"
              },
              "S2L": {
                "bit": 2,
                "description": "Sector 2 Locked for Write Protection by User 0"
              },
              "S3L": {
                "bit": 3,
                "description": "Sector 3 Locked for Write Protection by User 0"
              },
              "S4L": {
                "bit": 4,
                "description": "Sector 4 Locked for Write Protection by User 0"
              },
              "S5L": {
                "bit": 5,
                "description": "Sector 5 Locked for Write Protection by User 0"
              },
              "S6L": {
                "bit": 6,
                "description": "Sector 6 Locked for Write Protection by User 0"
              },
              "S7L": {
                "bit": 7,
                "description": "Sector 7 Locked for Write Protection by User 0"
              },
              "S8L": {
                "bit": 8,
                "description": "Sector 8 Locked for Write Protection by User 0"
              },
              "RPRO": {
                "bit": 15,
                "description": "Read Protection Configuration"
              }
            },
            "PROCON1": {
              "S0L": {
                "bit": 0,
                "description": "Sector 0 Locked for Write Protection by User 1"
              },
              "S1L": {
                "bit": 1,
                "description": "Sector 1 Locked for Write Protection by User 1"
              },
              "S2L": {
                "bit": 2,
                "description": "Sector 2 Locked for Write Protection by User 1"
              },
              "S3L": {
                "bit": 3,
                "description": "Sector 3 Locked for Write Protection by User 1"
              },
              "S4L": {
                "bit": 4,
                "description": "Sector 4 Locked for Write Protection by User 1"
              },
              "S5L": {
                "bit": 5,
                "description": "Sector 5 Locked for Write Protection by User 1"
              },
              "S6L": {
                "bit": 6,
                "description": "Sector 6 Locked for Write Protection by User 1"
              },
              "S7L": {
                "bit": 7,
                "description": "Sector 7 Locked for Write Protection by User 1"
              },
              "S8L": {
                "bit": 8,
                "description": "Sector 8 Locked for Write Protection by User 1"
              }
            },
            "PROCON2": {
              "S0ROM": {
                "bit": 0,
                "description": "Sector 0 Locked Forever by User 2"
              },
              "S1ROM": {
                "bit": 1,
                "description": "Sector 1 Locked Forever by User 2"
              },
              "S2ROM": {
                "bit": 2,
                "description": "Sector 2 Locked Forever by User 2"
              },
              "S3ROM": {
                "bit": 3,
                "description": "Sector 3 Locked Forever by User 2"
              },
              "S4ROM": {
                "bit": 4,
                "description": "Sector 4 Locked Forever by User 2"
              },
              "S5ROM": {
                "bit": 5,
                "description": "Sector 5 Locked Forever by User 2"
              },
              "S6ROM": {
                "bit": 6,
                "description": "Sector 6 Locked Forever by User 2"
              },
              "S7ROM": {
                "bit": 7,
                "description": "Sector 7 Locked Forever by User 2"
              },
              "S8ROM": {
                "bit": 8,
                "description": "Sector 8 Locked Forever by User 2"
              }
            }
          }
        },
        "PREF": {
          "instances": [
            {
              "name": "PREF",
              "base": "0x58004000"
            }
          ],
          "registers": {
            "PCON": {
              "offset": "0x00",
              "size": 32,
              "description": "Prefetch Configuration Register"
            }
          },
          "bits": {
            "PCON": {
              "IBYP": {
                "bit": 0,
                "description": "Instruction Prefetch Buffer Bypass"
              },
              "IINV": {
                "bit": 1,
                "description": "Instruction Prefetch Buffer Invalidate"
              },
              "DBYP": {
                "bit": 4,
                "description": "Data Buffer Bypass"
              }
            }
          }
        },
        "PMU0": {
          "instances": [
            {
              "name": "PMU0",
              "base": "0x58000508",
              "irq": 12
            }
          ],
          "registers": {
            "ID": {
              "offset": "0x00",
              "size": 32,
              "description": "PMU0 Identification Register"
            }
          },
          "bits": {
            "ID": {
              "MOD_REV": {
                "bit": 0,
                "description": "Module Revision Number",
                "width": 8
              },
              "MOD_TYPE": {
                "bit": 8,
                "description": "Module Type",
                "width": 8
              },
              "MOD_NUMBER": {
                "bit": 16,
                "description": "Module Number Value",
                "width": 16
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "WDT",
              "base": "0x50008000"
            }
          ],
          "registers": {
            "ID": {
              "offset": "0x00",
              "size": 32,
              "description": "WDT ID Register"
            },
            "CTR": {
              "offset": "0x04",
              "size": 32,
              "description": "WDT Control Register"
            },
            "SRV": {
              "offset": "0x08",
              "size": 32,
              "description": "WDT Service Register"
            },
            "TIM": {
              "offset": "0x0C",
              "size": 32,
              "description": "WDT Timer Register"
            },
            "WLB": {
              "offset": "0x10",
              "size": 32,
              "description": "WDT Window Lower Bound Register"
            },
            "WUB": {
              "offset": "0x14",
              "size": 32,
              "description": "WDT Window Upper Bound Register"
            },
            "WDTSTS": {
              "offset": "0x18",
              "size": 32,
              "description": "WDT Status Register"
            },
            "WDTCLR": {
              "offset": "0x1C",
              "size": 32,
              "description": "WDT Clear Register"
            }
          },
          "bits": {
            "ID": {
              "MOD_REV": {
                "bit": 0,
                "description": "Module Revision",
                "width": 8
              },
              "MOD_TYPE": {
                "bit": 8,
                "description": "Module Type",
                "width": 8
              },
              "MOD_NUMBER": {
                "bit": 16,
                "description": "Module Number",
                "width": 16
              }
            },
            "CTR": {
              "ENB": {
                "bit": 0,
                "description": "Enable"
              },
              "PRE": {
                "bit": 1,
                "description": "Pre-warning"
              },
              "DSP": {
                "bit": 4,
                "description": "Debug Suspend"
              },
              "SPW": {
                "bit": 8,
                "description": "Service Indication Pulse Width",
                "width": 8
              }
            },
            "SRV": {
              "SRV": {
                "bit": 0,
                "description": "Service",
                "width": 32
              }
            },
            "TIM": {
              "TIM": {
                "bit": 0,
                "description": "Timer Value",
                "width": 32
              }
            },
            "WLB": {
              "WLB": {
                "bit": 0,
                "description": "Window Lower Bound",
                "width": 32
              }
            },
            "WUB": {
              "WUB": {
                "bit": 0,
                "description": "Window Upper Bound",
                "width": 32
              }
            },
            "WDTSTS": {
              "ALMS": {
                "bit": 0,
                "description": "Pre-warning Alarm"
              }
            },
            "WDTCLR": {
              "ALMC": {
                "bit": 0,
                "description": "Pre-warning Alarm"
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x50004A00"
            }
          ],
          "registers": {
            "ID": {
              "offset": "0x00",
              "size": 32,
              "description": "RTC ID Register"
            },
            "CTR": {
              "offset": "0x04",
              "size": 32,
              "description": "RTC Control Register"
            },
            "RAWSTAT": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC Raw Service Request Register"
            },
            "STSSR": {
              "offset": "0x0C",
              "size": 32,
              "description": "RTC Service Request Status Register"
            },
            "MSKSR": {
              "offset": "0x10",
              "size": 32,
              "description": "RTC Service Request Mask Register"
            },
            "CLRSR": {
              "offset": "0x14",
              "size": 32,
              "description": "RTC Clear Service Request Register"
            },
            "ATIM0": {
              "offset": "0x18",
              "size": 32,
              "description": "RTC Alarm Time Register 0"
            },
            "ATIM1": {
              "offset": "0x1C",
              "size": 32,
              "description": "RTC Alarm Time Register 1"
            },
            "TIM0": {
              "offset": "0x20",
              "size": 32,
              "description": "RTC Time Register 0"
            },
            "TIM1": {
              "offset": "0x24",
              "size": 32,
              "description": "RTC Time Register 1"
            }
          },
          "bits": {
            "ID": {
              "MOD_REV": {
                "bit": 0,
                "description": "Module Revision",
                "width": 8
              },
              "MOD_TYPE": {
                "bit": 8,
                "description": "Module Type",
                "width": 8
              },
              "MOD_NUMBER": {
                "bit": 16,
                "description": "Module Number",
                "width": 16
              }
            },
            "CTR": {
              "ENB": {
                "bit": 0,
                "description": "RTC Module Enable"
              },
              "TAE": {
                "bit": 2,
                "description": "Timer Alarm Enable for Hibernation Wake-up"
              },
              "ESEC": {
                "bit": 8,
                "description": "Enable Seconds Comparison for Hibernation Wake-up"
              },
              "EMIC": {
                "bit": 9,
                "description": "Enable Minutes Comparison for Hibernation Wake-up"
              },
              "EHOC": {
                "bit": 10,
                "description": "Enable Hours Comparison for Hibernation Wake-up"
              },
              "EDAC": {
                "bit": 11,
                "description": "Enable Days Comparison for Hibernation Wake-up"
              },
              "EMOC": {
                "bit": 13,
                "description": "Enable Months Comparison for Hibernation Wake-up"
              },
              "EYEC": {
                "bit": 14,
                "description": "Enable Years Comparison for Hibernation Wake-up"
              },
              "DIV": {
                "bit": 16,
                "description": "RTC Clock Divider Value",
                "width": 16
              }
            },
            "RAWSTAT": {
              "RPSE": {
                "bit": 0,
                "description": "Raw Periodic Seconds Service Request"
              },
              "RPMI": {
                "bit": 1,
                "description": "Raw Periodic Minutes Service Request"
              },
              "RPHO": {
                "bit": 2,
                "description": "Raw Periodic Hours Service Request"
              },
              "RPDA": {
                "bit": 3,
                "description": "Raw Periodic Days Service Request"
              },
              "RPMO": {
                "bit": 5,
                "description": "Raw Periodic Months Service Request"
              },
              "RPYE": {
                "bit": 6,
                "description": "Raw Periodic Years Service Request"
              },
              "RAI": {
                "bit": 8,
                "description": "Raw Alarm Service Request"
              }
            },
            "STSSR": {
              "SPSE": {
                "bit": 0,
                "description": "Periodic Seconds Service Request Status after Masking"
              },
              "SPMI": {
                "bit": 1,
                "description": "Periodic Minutes Service Request Status after Masking"
              },
              "SPHO": {
                "bit": 2,
                "description": "Periodic Hours Service Request Status after Masking"
              },
              "SPDA": {
                "bit": 3,
                "description": "Periodic Days Service Request Status after Masking"
              },
              "SPMO": {
                "bit": 5,
                "description": "Periodic Months Service Request Status after Masking"
              },
              "SPYE": {
                "bit": 6,
                "description": "Periodic Years Service Request Status after Masking"
              },
              "SAI": {
                "bit": 8,
                "description": "Alarm Service Request Status after Masking"
              }
            },
            "MSKSR": {
              "MPSE": {
                "bit": 0,
                "description": "Periodic Seconds Interrupt Mask"
              },
              "MPMI": {
                "bit": 1,
                "description": "Periodic Minutes Interrupt Mask"
              },
              "MPHO": {
                "bit": 2,
                "description": "Periodic Hours Interrupt Mask"
              },
              "MPDA": {
                "bit": 3,
                "description": "Periodic Days Interrupt Mask"
              },
              "MPMO": {
                "bit": 5,
                "description": "Periodic Months Interrupt Mask"
              },
              "MPYE": {
                "bit": 6,
                "description": "Periodic Years Interrupt Mask"
              },
              "MAI": {
                "bit": 8,
                "description": "Alarm Interrupt Mask"
              }
            },
            "CLRSR": {
              "RPSE": {
                "bit": 0,
                "description": "Periodic Seconds Interrupt Clear"
              },
              "RPMI": {
                "bit": 1,
                "description": "Periodic Minutes Interrupt Clear"
              },
              "RPHO": {
                "bit": 2,
                "description": "Periodic Hours Interrupt Clear"
              },
              "RPDA": {
                "bit": 3,
                "description": "Periodic Days Interrupt Clear"
              },
              "RPMO": {
                "bit": 5,
                "description": "Periodic Months Interrupt Clear"
              },
              "RPYE": {
                "bit": 6,
                "description": "Periodic Years Interrupt Clear"
              },
              "RAI": {
                "bit": 8,
                "description": "Alarm Interrupt Clear"
              }
            },
            "ATIM0": {
              "ASE": {
                "bit": 0,
                "description": "Alarm Seconds Compare Value",
                "width": 6
              },
              "AMI": {
                "bit": 8,
                "description": "Alarm Minutes Compare Value",
                "width": 6
              },
              "AHO": {
                "bit": 16,
                "description": "Alarm Hours Compare Value",
                "width": 5
              },
              "ADA": {
                "bit": 24,
                "description": "Alarm Days Compare Value",
                "width": 5
              }
            },
            "ATIM1": {
              "AMO": {
                "bit": 8,
                "description": "Alarm Month Compare Value",
                "width": 4
              },
              "AYE": {
                "bit": 16,
                "description": "Alarm Year Compare Value",
                "width": 16
              }
            },
            "TIM0": {
              "SE": {
                "bit": 0,
                "description": "Seconds Time Value",
                "width": 6
              },
              "MI": {
                "bit": 8,
                "description": "Minutes Time Value",
                "width": 6
              },
              "HO": {
                "bit": 16,
                "description": "Hours Time Value",
                "width": 5
              },
              "DA": {
                "bit": 24,
                "description": "Days Time Value",
                "width": 5
              }
            },
            "TIM1": {
              "DAWE": {
                "bit": 0,
                "description": "Days of Week Time Value",
                "width": 3
              },
              "MO": {
                "bit": 8,
                "description": "Month Time Value",
                "width": 4
              },
              "YE": {
                "bit": 16,
                "description": "Year Time Value",
                "width": 16
              }
            }
          }
        },
        "SCU": {
          "instances": [
            {
              "name": "SCU_CLK",
              "base": "0x50004600"
            },
            {
              "name": "SCU_OSC",
              "base": "0x50004700"
            },
            {
              "name": "SCU_PLL",
              "base": "0x50004710"
            },
            {
              "name": "SCU_GENERAL",
              "base": "0x50004000"
            },
            {
              "name": "SCU_INTERRUPT",
              "base": "0x50004074",
              "irq": 0
            },
            {
              "name": "SCU_PARITY",
              "base": "0x5000413C"
            },
            {
              "name": "SCU_TRAP",
              "base": "0x50004160"
            },
            {
              "name": "SCU_HIBERNATE",
              "base": "0x50004300"
            },
            {
              "name": "SCU_RESET",
              "base": "0x50004400"
            }
          ],
          "registers": {
            "CLKSTAT": {
              "offset": "0x00",
              "size": 32,
              "description": "Clock Status Register"
            },
            "CLKSET": {
              "offset": "0x04",
              "size": 32,
              "description": "CLK Set Register"
            },
            "CLKCLR": {
              "offset": "0x08",
              "size": 32,
              "description": "CLK Clear Register"
            },
            "SYSCLKCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "System Clock Control Register"
            },
            "CPUCLKCR": {
              "offset": "0x10",
              "size": 32,
              "description": "CPU Clock Control Register"
            },
            "PBCLKCR": {
              "offset": "0x14",
              "size": 32,
              "description": "Peripheral Bus Clock Control Register"
            },
            "USBCLKCR": {
              "offset": "0x18",
              "size": 32,
              "description": "USB Clock Control Register"
            },
            "CCUCLKCR": {
              "offset": "0x20",
              "size": 32,
              "description": "CCU Clock Control Register"
            },
            "WDTCLKCR": {
              "offset": "0x24",
              "size": 32,
              "description": "WDT Clock Control Register"
            },
            "EXTCLKCR": {
              "offset": "0x28",
              "size": 32,
              "description": "External Clock Control"
            },
            "MLINKCLKCR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Multi-Link Clock Control"
            },
            "SLEEPCR": {
              "offset": "0x30",
              "size": 32,
              "description": "Sleep Control Register"
            },
            "DSLEEPCR": {
              "offset": "0x34",
              "size": 32,
              "description": "Deep Sleep Control Register"
            },
            "CGATSTAT0": {
              "offset": "0x40",
              "size": 32,
              "description": "Peripheral 0 Clock Gating Status"
            },
            "CGATSET0": {
              "offset": "0x44",
              "size": 32,
              "description": "Peripheral 0 Clock Gating Set"
            },
            "CGATCLR0": {
              "offset": "0x48",
              "size": 32,
              "description": "Peripheral 0 Clock Gating Clear"
            },
            "CGATSTAT1": {
              "offset": "0x4C",
              "size": 32,
              "description": "Peripheral 1 Clock Gating Status"
            },
            "CGATSET1": {
              "offset": "0x50",
              "size": 32,
              "description": "Peripheral 1 Clock Gating Set"
            },
            "CGATCLR1": {
              "offset": "0x54",
              "size": 32,
              "description": "Peripheral 1 Clock Gating Clear"
            },
            "CGATSTAT2": {
              "offset": "0x58",
              "size": 32,
              "description": "Peripheral 2 Clock Gating Status"
            },
            "CGATSET2": {
              "offset": "0x5C",
              "size": 32,
              "description": "Peripheral 2 Clock Gating Set"
            },
            "CGATCLR2": {
              "offset": "0x60",
              "size": 32,
              "description": "Peripheral 2 Clock Gating Clear"
            }
          },
          "bits": {
            "CLKSTAT": {
              "USBCST": {
                "bit": 0,
                "description": "USB Clock Status"
              },
              "CCUCST": {
                "bit": 4,
                "description": "CCU Clock Status"
              },
              "WDTCST": {
                "bit": 5,
                "description": "WDT Clock Status"
              }
            },
            "CLKSET": {
              "USBCEN": {
                "bit": 0,
                "description": "USB Clock Enable"
              },
              "CCUCEN": {
                "bit": 4,
                "description": "CCU Clock Enable"
              },
              "WDTCEN": {
                "bit": 5,
                "description": "WDT Clock Enable"
              }
            },
            "CLKCLR": {
              "USBCDI": {
                "bit": 0,
                "description": "USB Clock Disable"
              },
              "CCUCDI": {
                "bit": 4,
                "description": "CCU Clock Disable"
              },
              "WDTCDI": {
                "bit": 5,
                "description": "WDT Clock Disable"
              }
            },
            "SYSCLKCR": {
              "SYSDIV": {
                "bit": 0,
                "description": "System Clock Division Value",
                "width": 8
              },
              "SYSSEL": {
                "bit": 16,
                "description": "System Clock Selection Value"
              }
            },
            "CPUCLKCR": {
              "CPUDIV": {
                "bit": 0,
                "description": "CPU Clock Divider Enable"
              }
            },
            "PBCLKCR": {
              "PBDIV": {
                "bit": 0,
                "description": "PB Clock Divider Enable"
              }
            },
            "USBCLKCR": {
              "USBDIV": {
                "bit": 0,
                "description": "USB Clock Divider Value",
                "width": 3
              },
              "USBSEL": {
                "bit": 16,
                "description": "USB Clock Selection Value"
              }
            },
            "CCUCLKCR": {
              "CCUDIV": {
                "bit": 0,
                "description": "CCU Clock Divider Enable"
              }
            },
            "WDTCLKCR": {
              "WDTDIV": {
                "bit": 0,
                "description": "WDT Clock Divider Value",
                "width": 8
              },
              "WDTSEL": {
                "bit": 16,
                "description": "WDT Clock Selection Value",
                "width": 2
              }
            },
            "EXTCLKCR": {
              "ECKSEL": {
                "bit": 0,
                "description": "External Clock Selection Value",
                "width": 3
              },
              "ECKDIV": {
                "bit": 16,
                "description": "External Clock Divider Value",
                "width": 9
              }
            },
            "MLINKCLKCR": {
              "SYSDIV": {
                "bit": 0,
                "description": "System Clock Division Value",
                "width": 8
              },
              "SYSSEL": {
                "bit": 8,
                "description": "System Clock Selection Value"
              },
              "CPUDIV": {
                "bit": 10,
                "description": "CPU Clock Divider Enable"
              },
              "PBDIV": {
                "bit": 12,
                "description": "PB Clock Divider Enable"
              },
              "CCUDIV": {
                "bit": 14,
                "description": "CCU Clock Divider Enable"
              },
              "WDTDIV": {
                "bit": 16,
                "description": "WDT Clock Divider Value",
                "width": 8
              },
              "WDTSEL": {
                "bit": 24,
                "description": "WDT Clock Selection Value",
                "width": 2
              }
            },
            "SLEEPCR": {
              "SYSSEL": {
                "bit": 0,
                "description": "System Clock Selection Value"
              },
              "USBCR": {
                "bit": 16,
                "description": "USB Clock Control"
              },
              "CCUCR": {
                "bit": 20,
                "description": "CCU Clock Control"
              },
              "WDTCR": {
                "bit": 21,
                "description": "WDT Clock Control"
              }
            },
            "DSLEEPCR": {
              "SYSSEL": {
                "bit": 0,
                "description": "System Clock Selection Value"
              },
              "FPDN": {
                "bit": 11,
                "description": "Flash Power Down"
              },
              "PLLPDN": {
                "bit": 12,
                "description": "PLL Power Down"
              },
              "VCOPDN": {
                "bit": 13,
                "description": "VCO Power Down"
              },
              "USBCR": {
                "bit": 16,
                "description": "USB Clock Control"
              },
              "CCUCR": {
                "bit": 20,
                "description": "CCU Clock Control"
              },
              "WDTCR": {
                "bit": 21,
                "description": "WDT Clock Control"
              }
            },
            "CGATSTAT0": {
              "VADC": {
                "bit": 0,
                "description": "VADC Gating Status"
              },
              "CCU40": {
                "bit": 2,
                "description": "CCU40 Gating Status"
              },
              "CCU41": {
                "bit": 3,
                "description": "CCU41 Gating Status"
              },
              "CCU80": {
                "bit": 7,
                "description": "CCU80 Gating Status"
              },
              "POSIF0": {
                "bit": 9,
                "description": "POSIF0 Gating Status"
              },
              "USIC0": {
                "bit": 11,
                "description": "USIC0 Gating Status"
              },
              "ERU1": {
                "bit": 16,
                "description": "ERU1 Gating Status"
              },
              "HRPWM0": {
                "bit": 23,
                "description": "HRPWM0 Gating Status"
              }
            },
            "CGATSET0": {
              "VADC": {
                "bit": 0,
                "description": "VADC Gating Set"
              },
              "CCU40": {
                "bit": 2,
                "description": "CCU40 Gating Set"
              },
              "CCU41": {
                "bit": 3,
                "description": "CCU41 Gating Set"
              },
              "CCU80": {
                "bit": 7,
                "description": "CCU80 Gating Set"
              },
              "POSIF0": {
                "bit": 9,
                "description": "POSIF0 Gating Set"
              },
              "USIC0": {
                "bit": 11,
                "description": "USIC0 Gating Set"
              },
              "ERU1": {
                "bit": 16,
                "description": "ERU1 Gating Set"
              },
              "HRPWM0": {
                "bit": 23,
                "description": "HRPWM0 Gating Set"
              }
            },
            "CGATCLR0": {
              "VADC": {
                "bit": 0,
                "description": "VADC Gating Clear"
              },
              "CCU40": {
                "bit": 2,
                "description": "CCU40 Gating Clear"
              },
              "CCU41": {
                "bit": 3,
                "description": "CCU41 Gating Clear"
              },
              "CCU80": {
                "bit": 7,
                "description": "CCU80 Gating Clear"
              },
              "POSIF0": {
                "bit": 9,
                "description": "POSIF0 Gating Clear"
              },
              "USIC0": {
                "bit": 11,
                "description": "USIC0 Gating Clear"
              },
              "ERU1": {
                "bit": 16,
                "description": "ERU1 Gating Clear"
              },
              "HRPWM0": {
                "bit": 23,
                "description": "HRPWM0 Gating Clear"
              }
            },
            "CGATSTAT1": {
              "LEDTSCU0": {
                "bit": 3,
                "description": "LEDTS Gating Status"
              },
              "MCAN0": {
                "bit": 4,
                "description": "MultiCAN Gating Status"
              },
              "DAC": {
                "bit": 5,
                "description": "DAC Gating Status"
              },
              "USIC1": {
                "bit": 7,
                "description": "USIC1 Gating Status"
              },
              "PPORTS": {
                "bit": 9,
                "description": "PORTS Gating Status"
              }
            },
            "CGATSET1": {
              "LEDTSCU0": {
                "bit": 3,
                "description": "LEDTS Gating Set"
              },
              "MCAN0": {
                "bit": 4,
                "description": "MultiCAN Gating Set"
              },
              "DAC": {
                "bit": 5,
                "description": "DAC Gating Set"
              },
              "USIC1": {
                "bit": 7,
                "description": "USIC1 Gating Set"
              },
              "PPORTS": {
                "bit": 9,
                "description": "PORTS Gating Set"
              }
            },
            "CGATCLR1": {
              "LEDTSCU0": {
                "bit": 3,
                "description": "LEDTS Gating Clear"
              },
              "MCAN0": {
                "bit": 4,
                "description": "MultiCAN Gating Clear"
              },
              "DAC": {
                "bit": 5,
                "description": "DAC Gating Clear"
              },
              "USIC1": {
                "bit": 7,
                "description": "USIC1 Gating Clear"
              },
              "PPORTS": {
                "bit": 9,
                "description": "PORTS Gating Clear"
              }
            },
            "CGATSTAT2": {
              "WDT": {
                "bit": 1,
                "description": "WDT Gating Status"
              },
              "DMA0": {
                "bit": 4,
                "description": "DMA0 Gating Status"
              },
              "FCE": {
                "bit": 6,
                "description": "FCE Gating Status"
              },
              "USB": {
                "bit": 7,
                "description": "USB Gating Status"
              }
            },
            "CGATSET2": {
              "WDT": {
                "bit": 1,
                "description": "WDT Gating Set"
              },
              "DMA0": {
                "bit": 4,
                "description": "DMA0 Gating Set"
              },
              "FCE": {
                "bit": 6,
                "description": "FCE Gating Set"
              },
              "USB": {
                "bit": 7,
                "description": "USB Gating Set"
              }
            },
            "CGATCLR2": {
              "WDT": {
                "bit": 1,
                "description": "WDT Gating Clear"
              },
              "DMA0": {
                "bit": 4,
                "description": "DMA0 Gating Clear"
              },
              "FCE": {
                "bit": 6,
                "description": "FCE Gating Clear"
              },
              "USB": {
                "bit": 7,
                "description": "USB Gating Clear"
              }
            }
          }
        },
        "PWR": {
          "instances": [
            {
              "name": "SCU_POWER",
              "base": "0x50004200"
            }
          ],
          "registers": {
            "PWRSTAT": {
              "offset": "0x00",
              "size": 32,
              "description": "PCU Status Register"
            },
            "PWRSET": {
              "offset": "0x04",
              "size": 32,
              "description": "PCU Set Control Register"
            },
            "PWRCLR": {
              "offset": "0x08",
              "size": 32,
              "description": "PCU Clear Control Register"
            },
            "EVRSTAT": {
              "offset": "0x10",
              "size": 32,
              "description": "EVR Status Register"
            },
            "EVRVADCSTAT": {
              "offset": "0x14",
              "size": 32,
              "description": "EVR VADC Status Register"
            },
            "PWRMON": {
              "offset": "0x2C",
              "size": 32,
              "description": "Power Monitor Control"
            }
          },
          "bits": {
            "PWRSTAT": {
              "HIBEN": {
                "bit": 0,
                "description": "Hibernate Domain Enable Status"
              },
              "USBPHYPDQ": {
                "bit": 16,
                "description": "USB PHY Transceiver State"
              },
              "USBPUWQ": {
                "bit": 18,
                "description": "USB Weak Pull-Up at PADN State"
              }
            },
            "PWRSET": {
              "HIB": {
                "bit": 0,
                "description": "Set Hibernate Domain Enable"
              },
              "USBPHYPDQ": {
                "bit": 16,
                "description": "Set USB PHY Transceiver Disable"
              },
              "USBPUWQ": {
                "bit": 18,
                "description": "Set USB Weak Pull-Up at PADN Enable"
              }
            },
            "PWRCLR": {
              "HIB": {
                "bit": 0,
                "description": "Clear Disable Hibernate Domain"
              },
              "USBPHYPDQ": {
                "bit": 16,
                "description": "Clear USB PHY Transceiver Disable"
              },
              "USBPUWQ": {
                "bit": 18,
                "description": "Clear USB Weak Pull-Up at PADN Enable"
              }
            },
            "EVRSTAT": {
              "OV13": {
                "bit": 1,
                "description": "Regulator Overvoltage for 1.3 V"
              }
            },
            "EVRVADCSTAT": {
              "VADC13V": {
                "bit": 0,
                "description": "VADC 1.3 V Conversion Result",
                "width": 8
              },
              "VADC33V": {
                "bit": 8,
                "description": "VADC 3.3 V Conversion Result",
                "width": 8
              }
            },
            "PWRMON": {
              "THRS": {
                "bit": 0,
                "description": "Threshold",
                "width": 8
              },
              "INTV": {
                "bit": 8,
                "description": "Interval",
                "width": 8
              },
              "ENB": {
                "bit": 16,
                "description": "Enable"
              }
            }
          }
        },
        "LEDTS0": {
          "instances": [
            {
              "name": "LEDTS0",
              "base": "0x48010000",
              "irq": 102
            }
          ],
          "registers": {
            "ID": {
              "offset": "0x00",
              "size": 32,
              "description": "Module Identification Register"
            },
            "GLOBCTL": {
              "offset": "0x04",
              "size": 32,
              "description": "Global Control Register"
            },
            "FNCTL": {
              "offset": "0x08",
              "size": 32,
              "description": "Function Control Register"
            },
            "EVFR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Event Flag Register"
            },
            "TSVAL": {
              "offset": "0x10",
              "size": 32,
              "description": "Touch-sense TS-Counter Value"
            },
            "LINE0": {
              "offset": "0x14",
              "size": 32,
              "description": "Line Pattern Register 0"
            },
            "LINE1": {
              "offset": "0x18",
              "size": 32,
              "description": "Line Pattern Register 1"
            },
            "LDCMP0": {
              "offset": "0x1C",
              "size": 32,
              "description": "LED Compare Register 0"
            },
            "LDCMP1": {
              "offset": "0x20",
              "size": 32,
              "description": "LED Compare Register 1"
            },
            "TSCMP0": {
              "offset": "0x24",
              "size": 32,
              "description": "Touch-sense Compare Register 0"
            },
            "TSCMP1": {
              "offset": "0x28",
              "size": 32,
              "description": "Touch-sense Compare Register 1"
            }
          },
          "bits": {
            "ID": {
              "MOD_REV": {
                "bit": 0,
                "description": "Module Revision Number",
                "width": 8
              },
              "MOD_TYPE": {
                "bit": 8,
                "description": "Module Type",
                "width": 8
              },
              "MOD_NUMBER": {
                "bit": 16,
                "description": "Module Number Value",
                "width": 16
              }
            },
            "GLOBCTL": {
              "TS_EN": {
                "bit": 0,
                "description": "Touch-Sense Function Enable"
              },
              "LD_EN": {
                "bit": 1,
                "description": "LED Function Enable"
              },
              "CMTR": {
                "bit": 2,
                "description": "Clock Master Disable"
              },
              "ENSYNC": {
                "bit": 3,
                "description": "Enable Autoscan Time Period Synchronization"
              },
              "SUSCFG": {
                "bit": 8,
                "description": "Suspend Request Configuration"
              },
              "MASKVAL": {
                "bit": 9,
                "description": "Mask Number of LSB Bits for Event Validation",
                "width": 3
              },
              "FENVAL": {
                "bit": 12,
                "description": "Enable (Extended) Time Frame Validation"
              },
              "ITS_EN": {
                "bit": 13,
                "description": "Enable Time Slice Interrupt"
              },
              "ITF_EN": {
                "bit": 14,
                "description": "Enable (Extended) Time Frame Interrupt"
              },
              "ITP_EN": {
                "bit": 15,
                "description": "Enable Autoscan Time Period Interrupt"
              },
              "CLK_PS": {
                "bit": 16,
                "description": "LEDTS-Counter Clock Pre-Scale Factor",
                "width": 16
              }
            },
            "FNCTL": {
              "PADT": {
                "bit": 0,
                "description": "Touch-Sense TSIN Pad Turn",
                "width": 3
              },
              "PADTSW": {
                "bit": 3,
                "description": "Software Control for Touch-Sense Pad Turn"
              },
              "EPULL": {
                "bit": 4,
                "description": "Enable External Pull-up Configuration on Pin COLA"
              },
              "FNCOL": {
                "bit": 5,
                "description": "Previous Active Function/LED Column Status",
                "width": 3
              },
              "ACCCNT": {
                "bit": 16,
                "description": "Accumulate Count on Touch-Sense Input",
                "width": 4
              },
              "TSCCMP": {
                "bit": 20,
                "description": "Common Compare Enable for Touch-Sense"
              },
              "TSOEXT": {
                "bit": 21,
                "description": "Extension for Touch-Sense Output for Pin-Low-Level",
                "width": 2
              },
              "TSCTRR": {
                "bit": 23,
                "description": "TS-Counter Auto Reset"
              },
              "TSCTRSAT": {
                "bit": 24,
                "description": "Saturation of TS-Counter"
              },
              "NR_TSIN": {
                "bit": 25,
                "description": "Number of Touch-Sense Input",
                "width": 3
              },
              "COLLEV": {
                "bit": 28,
                "description": "Active Level of LED Column"
              },
              "NR_LEDCOL": {
                "bit": 29,
                "description": "Number of LED Columns",
                "width": 3
              }
            },
            "EVFR": {
              "TSF": {
                "bit": 0,
                "description": "Time Slice Interrupt Flag"
              },
              "TFF": {
                "bit": 1,
                "description": "(Extended) Time Frame Interrupt Flag"
              },
              "TPF": {
                "bit": 2,
                "description": "Autoscan Time Period Interrupt Flag"
              },
              "TSCTROVF": {
                "bit": 3,
                "description": "TS-Counter Overflow Indication"
              },
              "CTSF": {
                "bit": 16,
                "description": "Clear Time Slice Interrupt Flag"
              },
              "CTFF": {
                "bit": 17,
                "description": "Clear (Extended) Time Frame Interrupt Flag"
              },
              "CTPF": {
                "bit": 18,
                "description": "Clear Autoscan Time Period Interrupt Flag"
              }
            },
            "TSVAL": {
              "TSCTRVALR": {
                "bit": 0,
                "description": "Shadow TS-Counter (Read)",
                "width": 16
              },
              "TSCTRVAL": {
                "bit": 16,
                "description": "TS-Counter Value",
                "width": 16
              }
            },
            "LINE0": {
              "LINE_0": {
                "bit": 0,
                "description": "Output on LINE[x]",
                "width": 8
              },
              "LINE_1": {
                "bit": 8,
                "description": "Output on LINE[x]",
                "width": 8
              },
              "LINE_2": {
                "bit": 16,
                "description": "Output on LINE[x]",
                "width": 8
              },
              "LINE_3": {
                "bit": 24,
                "description": "Output on LINE[x]",
                "width": 8
              }
            },
            "LINE1": {
              "LINE_4": {
                "bit": 0,
                "description": "Output on LINE[x]",
                "width": 8
              },
              "LINE_5": {
                "bit": 8,
                "description": "Output on LINE[x]",
                "width": 8
              },
              "LINE_6": {
                "bit": 16,
                "description": "Output on LINE[x]",
                "width": 8
              },
              "LINE_A": {
                "bit": 24,
                "description": "Output on LINE[x]",
                "width": 8
              }
            },
            "LDCMP0": {
              "CMP_LD0": {
                "bit": 0,
                "description": "Compare Value for LED COL[x]",
                "width": 8
              },
              "CMP_LD1": {
                "bit": 8,
                "description": "Compare Value for LED COL[x]",
                "width": 8
              },
              "CMP_LD2": {
                "bit": 16,
                "description": "Compare Value for LED COL[x]",
                "width": 8
              },
              "CMP_LD3": {
                "bit": 24,
                "description": "Compare Value for LED COL[x]",
                "width": 8
              }
            },
            "LDCMP1": {
              "CMP_LD4": {
                "bit": 0,
                "description": "Compare Value for LED COL[x]",
                "width": 8
              },
              "CMP_LD5": {
                "bit": 8,
                "description": "Compare Value for LED COL[x]",
                "width": 8
              },
              "CMP_LD6": {
                "bit": 16,
                "description": "Compare Value for LED COL[x]",
                "width": 8
              },
              "CMP_LDA_TSCOM": {
                "bit": 24,
                "description": "Compare Value for LED COLA / Common Compare Value for Touch-sense Pad Turns",
                "width": 8
              }
            },
            "TSCMP0": {
              "CMP_TS0": {
                "bit": 0,
                "description": "Compare Value for Touch-Sense TSIN[x]",
                "width": 8
              },
              "CMP_TS1": {
                "bit": 8,
                "description": "Compare Value for Touch-Sense TSIN[x]",
                "width": 8
              },
              "CMP_TS2": {
                "bit": 16,
                "description": "Compare Value for Touch-Sense TSIN[x]",
                "width": 8
              },
              "CMP_TS3": {
                "bit": 24,
                "description": "Compare Value for Touch-Sense TSIN[x]",
                "width": 8
              }
            },
            "TSCMP1": {
              "CMP_TS4": {
                "bit": 0,
                "description": "Compare Value for Touch-Sense TSIN[x]",
                "width": 8
              },
              "CMP_TS5": {
                "bit": 8,
                "description": "Compare Value for Touch-Sense TSIN[x]",
                "width": 8
              },
              "CMP_TS6": {
                "bit": 16,
                "description": "Compare Value for Touch-Sense TSIN[x]",
                "width": 8
              },
              "CMP_TS7": {
                "bit": 24,
                "description": "Compare Value for Touch-Sense TSIN[x]",
                "width": 8
              }
            }
          }
        },
        "USB": {
          "instances": [
            {
              "name": "USB0",
              "base": "0x50040000",
              "irq": 107
            },
            {
              "name": "USB0_EP0",
              "base": "0x50040900"
            },
            {
              "name": "USB0_EP1",
              "base": "0x50040920"
            },
            {
              "name": "USB0_EP2",
              "base": "0x50040940"
            },
            {
              "name": "USB0_EP3",
              "base": "0x50040960"
            },
            {
              "name": "USB0_EP4",
              "base": "0x50040980"
            },
            {
              "name": "USB0_EP5",
              "base": "0x500409A0"
            },
            {
              "name": "USB0_EP6",
              "base": "0x500409C0"
            }
          ],
          "registers": {
            "GAHBCFG": {
              "offset": "0x08",
              "size": 32,
              "description": "AHB Configuration Register"
            },
            "GUSBCFG": {
              "offset": "0x0C",
              "size": 32,
              "description": "USB Configuration Register"
            },
            "GRSTCTL": {
              "offset": "0x10",
              "size": 32,
              "description": "Reset Register"
            },
            "GINTSTS": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt Register"
            },
            "GINTMSK": {
              "offset": "0x18",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "GRXSTSR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Receive Status Debug Read Register"
            },
            "GRXSTSP": {
              "offset": "0x20",
              "size": 32,
              "description": "Receive Status Read and Pop Register"
            },
            "GRXFSIZ": {
              "offset": "0x24",
              "size": 32,
              "description": "Receive FIFO Size Register"
            },
            "GNPTXFSIZ": {
              "offset": "0x28",
              "size": 32,
              "description": "Non-Periodic Transmit FIFO Size Register"
            },
            "GUID": {
              "offset": "0x3C",
              "size": 32,
              "description": "USB Module Identification Register"
            },
            "GDFIFOCFG": {
              "offset": "0x5C",
              "size": 32,
              "description": "Global DFIFO Software Config Register"
            },
            "DIEPTXF1": {
              "offset": "0x104",
              "size": 32,
              "description": "Device IN Endpoint 1 Transmit FIFO Size Register"
            },
            "DIEPTXF2": {
              "offset": "0x108",
              "size": 32,
              "description": "Device IN Endpoint 2 Transmit FIFO Size Register"
            },
            "DIEPTXF3": {
              "offset": "0x10C",
              "size": 32,
              "description": "Device IN Endpoint 3 Transmit FIFO Size Register"
            },
            "DIEPTXF4": {
              "offset": "0x110",
              "size": 32,
              "description": "Device IN Endpoint 4 Transmit FIFO Size Register"
            },
            "DIEPTXF5": {
              "offset": "0x114",
              "size": 32,
              "description": "Device IN Endpoint 5 Transmit FIFO Size Register"
            },
            "DIEPTXF6": {
              "offset": "0x118",
              "size": 32,
              "description": "Device IN Endpoint 6 Transmit FIFO Size Register"
            },
            "DCFG": {
              "offset": "0x800",
              "size": 32,
              "description": "Device Configuration Register"
            },
            "DCTL": {
              "offset": "0x804",
              "size": 32,
              "description": "Device Control Register"
            },
            "DSTS": {
              "offset": "0x808",
              "size": 32,
              "description": "Device Status Register"
            },
            "DIEPMSK": {
              "offset": "0x810",
              "size": 32,
              "description": "Device IN Endpoint Common Interrupt Mask Register"
            },
            "DOEPMSK": {
              "offset": "0x814",
              "size": 32,
              "description": "Device OUT Endpoint Common Interrupt Mask Register"
            },
            "DAINT": {
              "offset": "0x818",
              "size": 32,
              "description": "Device All Endpoints Interrupt Register"
            },
            "DAINTMSK": {
              "offset": "0x81C",
              "size": 32,
              "description": "Device All Endpoints Interrupt Mask Register"
            },
            "DVBUSDIS": {
              "offset": "0x828",
              "size": 32,
              "description": "Device VBUS Discharge Time Register"
            },
            "DVBUSPULSE": {
              "offset": "0x82C",
              "size": 32,
              "description": "Device VBUS Pulsing Time Register"
            },
            "DIEPEMPMSK": {
              "offset": "0x834",
              "size": 32,
              "description": "Device IN Endpoint FIFO Empty Interrupt Mask Register"
            },
            "PCGCCTL": {
              "offset": "0xE00",
              "size": 32,
              "description": "Power and Clock Gating Control Register"
            }
          },
          "bits": {
            "GAHBCFG": {
              "GlblIntrMsk": {
                "bit": 0,
                "description": "Global Interrupt Mask"
              },
              "HBstLen": {
                "bit": 1,
                "description": "Burst Length/Type",
                "width": 4
              },
              "DMAEn": {
                "bit": 5,
                "description": "DMA Enable"
              },
              "NPTxFEmpLvl": {
                "bit": 7,
                "description": "Non-Periodic TxFIFO Empty Level"
              },
              "AHBSingle": {
                "bit": 23,
                "description": "AHB Single Support"
              }
            },
            "GUSBCFG": {
              "TOutCal": {
                "bit": 0,
                "description": "FS Timeout Calibration",
                "width": 3
              },
              "PHYSel": {
                "bit": 6,
                "description": "USB 1.1 Full-Speed Serial Transceiver Select"
              },
              "USBTrdTim": {
                "bit": 10,
                "description": "USB Turnaround Time",
                "width": 4
              },
              "TxEndDelay": {
                "bit": 28,
                "description": "Tx End Delay"
              },
              "ForceDevMode": {
                "bit": 30,
                "description": "Force Device Mode"
              },
              "CTP": {
                "bit": 31,
                "description": "Corrupt Tx packet"
              }
            },
            "GRSTCTL": {
              "CSftRst": {
                "bit": 0,
                "description": "Core Soft Reset"
              },
              "RxFFlsh": {
                "bit": 4,
                "description": "RxFIFO Flush"
              },
              "TxFFlsh": {
                "bit": 5,
                "description": "TxFIFO Flush"
              },
              "TxFNum": {
                "bit": 6,
                "description": "TxFIFO Number",
                "width": 5
              },
              "DMAReq": {
                "bit": 30,
                "description": "DMA Request Signal"
              },
              "AHBIdle": {
                "bit": 31,
                "description": "AHB Master Idle"
              }
            },
            "GINTSTS": {
              "CurMod": {
                "bit": 0,
                "description": "Current Mode of Operation"
              },
              "Sof": {
                "bit": 3,
                "description": "Start of Frame"
              },
              "RxFLvl": {
                "bit": 4,
                "description": "RxFIFO Non-Empty"
              },
              "GINNakEff": {
                "bit": 6,
                "description": "Global IN Non-Periodic NAK Effective"
              },
              "GOUTNakEff": {
                "bit": 7,
                "description": "Global OUT NAK Effective"
              },
              "ErlySusp": {
                "bit": 10,
                "description": "Early Suspend"
              },
              "USBSusp": {
                "bit": 11,
                "description": "USB Suspend"
              },
              "USBRst": {
                "bit": 12,
                "description": "USB Reset"
              },
              "EnumDone": {
                "bit": 13,
                "description": "Enumeration Done"
              },
              "ISOOutDrop": {
                "bit": 14,
                "description": "Isochronous OUT Packet Dropped Interrupt"
              },
              "EOPF": {
                "bit": 15,
                "description": "End of Periodic Frame Interrupt"
              },
              "IEPInt": {
                "bit": 18,
                "description": "IN Endpoints Interrupt"
              },
              "OEPInt": {
                "bit": 19,
                "description": "OUT Endpoints Interrupt"
              },
              "incompISOIN": {
                "bit": 20,
                "description": "Incomplete Isochronous IN Transfer"
              },
              "incomplSOOUT": {
                "bit": 21,
                "description": "Incomplete Isochronous OUT Transfer"
              },
              "WkUpInt": {
                "bit": 31,
                "description": "Resume/Remote Wakeup Detected Interrupt"
              }
            },
            "GINTMSK": {
              "SofMsk": {
                "bit": 3,
                "description": "Start of Frame Mask"
              },
              "RxFLvlMsk": {
                "bit": 4,
                "description": "Receive FIFO Non-Empty Mask"
              },
              "GINNakEffMsk": {
                "bit": 6,
                "description": "Global Non-periodic IN NAK Effective Mask"
              },
              "GOUTNakEffMsk": {
                "bit": 7,
                "description": "Global OUT NAK Effective Mask"
              },
              "ErlySuspMsk": {
                "bit": 10,
                "description": "Early Suspend Mask"
              },
              "USBSuspMsk": {
                "bit": 11,
                "description": "USB Suspend Mask"
              },
              "USBRstMsk": {
                "bit": 12,
                "description": "USB Reset Mask"
              },
              "EnumDoneMsk": {
                "bit": 13,
                "description": "Enumeration Done Mask"
              },
              "ISOOutDropMsk": {
                "bit": 14,
                "description": "Isochronous OUT Packet Dropped Interrupt Mask"
              },
              "EOPFMsk": {
                "bit": 15,
                "description": "End of Periodic Frame Interrupt Mask"
              },
              "IEPIntMsk": {
                "bit": 18,
                "description": "IN Endpoints Interrupt Mask"
              },
              "OEPIntMsk": {
                "bit": 19,
                "description": "OUT Endpoints Interrupt Mask"
              },
              "incompISOINMsk": {
                "bit": 20,
                "description": "Incomplete Isochronous IN Transfer Mask"
              },
              "incomplSOOUTMsk": {
                "bit": 21,
                "description": "Incomplete Isochronous OUT Transfer Mask"
              },
              "WkUpIntMsk": {
                "bit": 31,
                "description": "Resume/Remote Wakeup Detected Interrupt Mask"
              }
            },
            "GRXSTSR": {
              "EPNum": {
                "bit": 0,
                "description": "Endpoint Number",
                "width": 4
              },
              "BCnt": {
                "bit": 4,
                "description": "Byte Count",
                "width": 11
              },
              "DPID": {
                "bit": 15,
                "description": "Data PID",
                "width": 2
              },
              "PktSts": {
                "bit": 17,
                "description": "Packet Status",
                "width": 4
              },
              "FN": {
                "bit": 21,
                "description": "Frame Number",
                "width": 4
              }
            },
            "GRXSTSP": {
              "EPNum": {
                "bit": 0,
                "description": "Endpoint Number",
                "width": 4
              },
              "BCnt": {
                "bit": 4,
                "description": "Byte Count",
                "width": 11
              },
              "DPID": {
                "bit": 15,
                "description": "Data PID",
                "width": 2
              },
              "PktSts": {
                "bit": 17,
                "description": "Packet Status",
                "width": 4
              },
              "FN": {
                "bit": 21,
                "description": "Frame Number",
                "width": 4
              }
            },
            "GRXFSIZ": {
              "RxFDep": {
                "bit": 0,
                "description": "RxFIFO Depth",
                "width": 16
              }
            },
            "GNPTXFSIZ": {
              "INEPTxF0StAddr": {
                "bit": 0,
                "description": "IN Endpoint FIFO0 Transmit RAM Start Address",
                "width": 16
              },
              "INEPTxF0Dep": {
                "bit": 16,
                "description": "IN Endpoint TxFIFO 0 Depth",
                "width": 16
              }
            },
            "GUID": {
              "MOD_REV": {
                "bit": 0,
                "description": "Module Revision",
                "width": 8
              },
              "MOD_TYPE": {
                "bit": 8,
                "description": "Module Type",
                "width": 8
              },
              "MOD_NUMBER": {
                "bit": 16,
                "description": "Module Number",
                "width": 16
              }
            },
            "GDFIFOCFG": {
              "GDFIFOCfg": {
                "bit": 0,
                "description": "GDFIFOCfg",
                "width": 16
              },
              "EPInfoBaseAddr": {
                "bit": 16,
                "description": "EPInfoBaseAddr",
                "width": 16
              }
            },
            "DIEPTXF1": {
              "INEPnTxFStAddr": {
                "bit": 0,
                "description": "IN Endpoint FIFOn Transmit RAM Start Address",
                "width": 16
              },
              "INEPnTxFDep": {
                "bit": 16,
                "description": "IN Endpoint TxFIFO Depth",
                "width": 16
              }
            },
            "DIEPTXF2": {
              "INEPnTxFStAddr": {
                "bit": 0,
                "description": "IN Endpoint FIFOn Transmit RAM Start Address",
                "width": 16
              },
              "INEPnTxFDep": {
                "bit": 16,
                "description": "IN Endpoint TxFIFO Depth",
                "width": 16
              }
            },
            "DIEPTXF3": {
              "INEPnTxFStAddr": {
                "bit": 0,
                "description": "IN Endpoint FIFOn Transmit RAM Start Address",
                "width": 16
              },
              "INEPnTxFDep": {
                "bit": 16,
                "description": "IN Endpoint TxFIFO Depth",
                "width": 16
              }
            },
            "DIEPTXF4": {
              "INEPnTxFStAddr": {
                "bit": 0,
                "description": "IN Endpoint FIFOn Transmit RAM Start Address",
                "width": 16
              },
              "INEPnTxFDep": {
                "bit": 16,
                "description": "IN Endpoint TxFIFO Depth",
                "width": 16
              }
            },
            "DIEPTXF5": {
              "INEPnTxFStAddr": {
                "bit": 0,
                "description": "IN Endpoint FIFOn Transmit RAM Start Address",
                "width": 16
              },
              "INEPnTxFDep": {
                "bit": 16,
                "description": "IN Endpoint TxFIFO Depth",
                "width": 16
              }
            },
            "DIEPTXF6": {
              "INEPnTxFStAddr": {
                "bit": 0,
                "description": "IN Endpoint FIFOn Transmit RAM Start Address",
                "width": 16
              },
              "INEPnTxFDep": {
                "bit": 16,
                "description": "IN Endpoint TxFIFO Depth",
                "width": 16
              }
            },
            "DCFG": {
              "DevSpd": {
                "bit": 0,
                "description": "Device Speed",
                "width": 2
              },
              "NZStsOUTHShk": {
                "bit": 2,
                "description": "Non-Zero-Length Status OUT Handshake"
              },
              "DevAddr": {
                "bit": 4,
                "description": "Device Address",
                "width": 7
              },
              "PerFrInt": {
                "bit": 11,
                "description": "Periodic Frame Interval",
                "width": 2
              },
              "DescDMA": {
                "bit": 23,
                "description": "Enable Scatter/Gather DMA in Device mode."
              },
              "PerSchIntvl": {
                "bit": 24,
                "description": "Periodic Scheduling Interval",
                "width": 2
              }
            },
            "DCTL": {
              "RmtWkUpSig": {
                "bit": 0,
                "description": "Remote Wakeup Signaling"
              },
              "SftDiscon": {
                "bit": 1,
                "description": "Soft Disconnect"
              },
              "GNPINNakSts": {
                "bit": 2,
                "description": "Global Non-periodic IN NAK Status"
              },
              "GOUTNakSts": {
                "bit": 3,
                "description": "Global OUT NAK Status"
              },
              "SGNPInNak": {
                "bit": 7,
                "description": "Set Global Non-periodic IN NAK"
              },
              "CGNPInNak": {
                "bit": 8,
                "description": "Clear Global Non-periodic IN NAK"
              },
              "SGOUTNak": {
                "bit": 9,
                "description": "Set Global OUT NAK"
              },
              "CGOUTNak": {
                "bit": 10,
                "description": "Clear Global OUT NAK"
              },
              "GMC": {
                "bit": 13,
                "description": "Global Multi Count",
                "width": 2
              },
              "IgnrFrmNum": {
                "bit": 15,
                "description": "Ignore frame number for isochronous endpoints in case of Scatter/Gather DMA"
              },
              "NakOnBble": {
                "bit": 16,
                "description": "Set NAK automatically on babble"
              },
              "EnContOnBNA": {
                "bit": 17,
                "description": "Enable continue on BNA"
              }
            },
            "DSTS": {
              "SuspSts": {
                "bit": 0,
                "description": "Suspend Status"
              },
              "EnumSpd": {
                "bit": 1,
                "description": "Enumerated Speed",
                "width": 2
              },
              "ErrticErr": {
                "bit": 3,
                "description": "Erratic Error"
              },
              "SOFFN": {
                "bit": 8,
                "description": "Frame Number of the Received SOF",
                "width": 14
              }
            },
            "DIEPMSK": {
              "XferComplMsk": {
                "bit": 0,
                "description": "Transfer Completed Interrupt Mask"
              },
              "EPDisbldMsk": {
                "bit": 1,
                "description": "Endpoint Disabled Interrupt Mask"
              },
              "AHBErrMsk": {
                "bit": 2,
                "description": "AHB Error Mask"
              },
              "TimeOUTMsk": {
                "bit": 3,
                "description": "Timeout Condition Mask"
              },
              "INTknTXFEmpMsk": {
                "bit": 4,
                "description": "IN Token Received When TxFIFO Empty Mask"
              },
              "INEPNakEffMsk": {
                "bit": 6,
                "description": "IN Endpoint NAK Effective Mask"
              },
              "TxfifoUndrnMsk": {
                "bit": 8,
                "description": "Fifo Underrun Mask"
              },
              "BNAInIntrMsk": {
                "bit": 9,
                "description": "BNA Interrupt Mask"
              },
              "NAKMsk": {
                "bit": 13,
                "description": "NAK interrupt Mask"
              }
            },
            "DOEPMSK": {
              "XferComplMsk": {
                "bit": 0,
                "description": "Transfer Completed Interrupt Mask"
              },
              "EPDisbldMsk": {
                "bit": 1,
                "description": "Endpoint Disabled Interrupt Mask"
              },
              "AHBErrMsk": {
                "bit": 2,
                "description": "AHB Error"
              },
              "SetUPMsk": {
                "bit": 3,
                "description": "SETUP Phase Done Mask"
              },
              "OUTTknEPdisMsk": {
                "bit": 4,
                "description": "OUT Token Received when Endpoint Disabled Mask"
              },
              "Back2BackSETup": {
                "bit": 6,
                "description": "Back-to-Back SETUP Packets Received Mask"
              },
              "OutPktErrMsk": {
                "bit": 8,
                "description": "OUT Packet Error Mask"
              },
              "BnaOutIntrMsk": {
                "bit": 9,
                "description": "BNA interrupt Mask"
              },
              "BbleErrMsk": {
                "bit": 12,
                "description": "Babble Interrupt Mask"
              },
              "NAKMsk": {
                "bit": 13,
                "description": "NAK Interrupt Mask"
              },
              "NYETMsk": {
                "bit": 14,
                "description": "NYET Interrupt Mask"
              }
            },
            "DAINT": {
              "InEpInt": {
                "bit": 0,
                "description": "IN Endpoint Interrupt Bits",
                "width": 16
              },
              "OutEPInt": {
                "bit": 16,
                "description": "OUT Endpoint Interrupt Bits",
                "width": 16
              }
            },
            "DAINTMSK": {
              "InEpMsk": {
                "bit": 0,
                "description": "IN EP Interrupt Mask Bits",
                "width": 16
              },
              "OutEpMsk": {
                "bit": 16,
                "description": "OUT EP Interrupt Mask Bits",
                "width": 16
              }
            },
            "DVBUSDIS": {
              "DVBUSDis": {
                "bit": 0,
                "description": "Device Vbus Discharge Time",
                "width": 16
              }
            },
            "DVBUSPULSE": {
              "DVBUSPulse": {
                "bit": 0,
                "description": "Device Vbus Pulsing Time",
                "width": 12
              }
            },
            "DIEPEMPMSK": {
              "InEpTxfEmpMsk": {
                "bit": 0,
                "description": "IN EP Tx FIFO Empty Interrupt Mask Bits",
                "width": 16
              }
            },
            "PCGCCTL": {
              "StopPclk": {
                "bit": 0,
                "description": "Stop Pclk"
              },
              "GateHclk": {
                "bit": 1,
                "description": "Gate Hclk"
              }
            }
          }
        },
        "USIC0": {
          "instances": [
            {
              "name": "USIC0",
              "base": "0x40030008",
              "irq": 84
            },
            {
              "name": "USIC0_CH0",
              "base": "0x40030000"
            },
            {
              "name": "USIC0_CH1",
              "base": "0x40030200"
            }
          ],
          "registers": {
            "ID": {
              "offset": "0x00",
              "size": 32,
              "description": "Module Identification Register"
            }
          },
          "bits": {
            "ID": {
              "MOD_REV": {
                "bit": 0,
                "description": "Module Revision Number",
                "width": 8
              },
              "MOD_TYPE": {
                "bit": 8,
                "description": "Module Type",
                "width": 8
              },
              "MOD_NUMBER": {
                "bit": 16,
                "description": "Module Number Value",
                "width": 16
              }
            }
          }
        },
        "USIC1": {
          "instances": [
            {
              "name": "USIC1",
              "base": "0x48020008",
              "irq": 90
            },
            {
              "name": "USIC1_CH0",
              "base": "0x48020000"
            },
            {
              "name": "USIC1_CH1",
              "base": "0x48020200"
            }
          ],
          "registers": {}
        },
        "CAN": {
          "instances": [
            {
              "name": "CAN",
              "base": "0x48014000",
              "irq": 76
            },
            {
              "name": "CAN_NODE0",
              "base": "0x48014200"
            },
            {
              "name": "CAN_NODE1",
              "base": "0x48014300"
            },
            {
              "name": "CAN_MO0",
              "base": "0x48015000"
            },
            {
              "name": "CAN_MO1",
              "base": "0x48015020"
            },
            {
              "name": "CAN_MO2",
              "base": "0x48015040"
            },
            {
              "name": "CAN_MO3",
              "base": "0x48015060"
            },
            {
              "name": "CAN_MO4",
              "base": "0x48015080"
            },
            {
              "name": "CAN_MO5",
              "base": "0x480150A0"
            },
            {
              "name": "CAN_MO6",
              "base": "0x480150C0"
            },
            {
              "name": "CAN_MO7",
              "base": "0x480150E0"
            },
            {
              "name": "CAN_MO8",
              "base": "0x48015100"
            },
            {
              "name": "CAN_MO9",
              "base": "0x48015120"
            },
            {
              "name": "CAN_MO10",
              "base": "0x48015140"
            },
            {
              "name": "CAN_MO11",
              "base": "0x48015160"
            },
            {
              "name": "CAN_MO12",
              "base": "0x48015180"
            },
            {
              "name": "CAN_MO13",
              "base": "0x480151A0"
            },
            {
              "name": "CAN_MO14",
              "base": "0x480151C0"
            },
            {
              "name": "CAN_MO15",
              "base": "0x480151E0"
            },
            {
              "name": "CAN_MO16",
              "base": "0x48015200"
            },
            {
              "name": "CAN_MO17",
              "base": "0x48015220"
            },
            {
              "name": "CAN_MO18",
              "base": "0x48015240"
            },
            {
              "name": "CAN_MO19",
              "base": "0x48015260"
            },
            {
              "name": "CAN_MO20",
              "base": "0x48015280"
            },
            {
              "name": "CAN_MO21",
              "base": "0x480152A0"
            },
            {
              "name": "CAN_MO22",
              "base": "0x480152C0"
            },
            {
              "name": "CAN_MO23",
              "base": "0x480152E0"
            },
            {
              "name": "CAN_MO24",
              "base": "0x48015300"
            },
            {
              "name": "CAN_MO25",
              "base": "0x48015320"
            },
            {
              "name": "CAN_MO26",
              "base": "0x48015340"
            },
            {
              "name": "CAN_MO27",
              "base": "0x48015360"
            },
            {
              "name": "CAN_MO28",
              "base": "0x48015380"
            },
            {
              "name": "CAN_MO29",
              "base": "0x480153A0"
            },
            {
              "name": "CAN_MO30",
              "base": "0x480153C0"
            },
            {
              "name": "CAN_MO31",
              "base": "0x480153E0"
            },
            {
              "name": "CAN_MO32",
              "base": "0x48015400"
            },
            {
              "name": "CAN_MO33",
              "base": "0x48015420"
            },
            {
              "name": "CAN_MO34",
              "base": "0x48015440"
            },
            {
              "name": "CAN_MO35",
              "base": "0x48015460"
            },
            {
              "name": "CAN_MO36",
              "base": "0x48015480"
            },
            {
              "name": "CAN_MO37",
              "base": "0x480154A0"
            },
            {
              "name": "CAN_MO38",
              "base": "0x480154C0"
            },
            {
              "name": "CAN_MO39",
              "base": "0x480154E0"
            },
            {
              "name": "CAN_MO40",
              "base": "0x48015500"
            },
            {
              "name": "CAN_MO41",
              "base": "0x48015520"
            },
            {
              "name": "CAN_MO42",
              "base": "0x48015540"
            },
            {
              "name": "CAN_MO43",
              "base": "0x48015560"
            },
            {
              "name": "CAN_MO44",
              "base": "0x48015580"
            },
            {
              "name": "CAN_MO45",
              "base": "0x480155A0"
            },
            {
              "name": "CAN_MO46",
              "base": "0x480155C0"
            },
            {
              "name": "CAN_MO47",
              "base": "0x480155E0"
            },
            {
              "name": "CAN_MO48",
              "base": "0x48015600"
            },
            {
              "name": "CAN_MO49",
              "base": "0x48015620"
            },
            {
              "name": "CAN_MO50",
              "base": "0x48015640"
            },
            {
              "name": "CAN_MO51",
              "base": "0x48015660"
            },
            {
              "name": "CAN_MO52",
              "base": "0x48015680"
            },
            {
              "name": "CAN_MO53",
              "base": "0x480156A0"
            },
            {
              "name": "CAN_MO54",
              "base": "0x480156C0"
            },
            {
              "name": "CAN_MO55",
              "base": "0x480156E0"
            },
            {
              "name": "CAN_MO56",
              "base": "0x48015700"
            },
            {
              "name": "CAN_MO57",
              "base": "0x48015720"
            },
            {
              "name": "CAN_MO58",
              "base": "0x48015740"
            },
            {
              "name": "CAN_MO59",
              "base": "0x48015760"
            },
            {
              "name": "CAN_MO60",
              "base": "0x48015780"
            },
            {
              "name": "CAN_MO61",
              "base": "0x480157A0"
            },
            {
              "name": "CAN_MO62",
              "base": "0x480157C0"
            },
            {
              "name": "CAN_MO63",
              "base": "0x480157E0"
            }
          ],
          "registers": {
            "CLC": {
              "offset": "0x00",
              "size": 32,
              "description": "CAN Clock Control Register"
            },
            "ID": {
              "offset": "0x08",
              "size": 32,
              "description": "Module Identification Register"
            },
            "FDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "CAN Fractional Divider Register"
            },
            "LIST[%s]": {
              "offset": "0x100",
              "size": 32,
              "description": "List Register"
            },
            "MSPND[%s]": {
              "offset": "0x140",
              "size": 32,
              "description": "Message Pending Register"
            },
            "MSID[%s]": {
              "offset": "0x180",
              "size": 32,
              "description": "Message Index Register"
            },
            "MSIMASK": {
              "offset": "0x1C0",
              "size": 32,
              "description": "Message Index Mask Register"
            },
            "PANCTR": {
              "offset": "0x1C4",
              "size": 32,
              "description": "Panel Control Register"
            },
            "MCR": {
              "offset": "0x1C8",
              "size": 32,
              "description": "Module Control Register"
            },
            "MITR": {
              "offset": "0x1CC",
              "size": 32,
              "description": "Module Interrupt Trigger Register"
            }
          },
          "bits": {
            "CLC": {
              "DISR": {
                "bit": 0,
                "description": "Module Disable Request Bit"
              },
              "DISS": {
                "bit": 1,
                "description": "Module Disable Status Bit"
              },
              "EDIS": {
                "bit": 3,
                "description": "Sleep Mode Enable Control"
              },
              "SBWE": {
                "bit": 4,
                "description": "Module Suspend Bit Write Enable for OCDS"
              }
            },
            "ID": {
              "MOD_REV": {
                "bit": 0,
                "description": "Module Revision Number",
                "width": 8
              },
              "MOD_TYPE": {
                "bit": 8,
                "description": "Module Type",
                "width": 8
              },
              "MOD_NUMBER": {
                "bit": 16,
                "description": "Module Number Value",
                "width": 16
              }
            },
            "FDR": {
              "STEP": {
                "bit": 0,
                "description": "Step Value",
                "width": 10
              },
              "SM": {
                "bit": 11,
                "description": "Suspend Mode"
              },
              "SC": {
                "bit": 12,
                "description": "Suspend Control",
                "width": 2
              },
              "DM": {
                "bit": 14,
                "description": "Divider Mode",
                "width": 2
              },
              "RESULT": {
                "bit": 16,
                "description": "Result Value",
                "width": 10
              },
              "SUSACK": {
                "bit": 28,
                "description": "Suspend Mode Acknowledge"
              },
              "SUSREQ": {
                "bit": 29,
                "description": "Suspend Mode Request"
              },
              "ENHW": {
                "bit": 30,
                "description": "Enable Hardware Clock Control"
              },
              "DISCLK": {
                "bit": 31,
                "description": "Disable Clock"
              }
            },
            "LIST[%s]": {
              "BEGIN": {
                "bit": 0,
                "description": "List Begin",
                "width": 8
              },
              "END": {
                "bit": 8,
                "description": "List End",
                "width": 8
              },
              "SIZE": {
                "bit": 16,
                "description": "List Size",
                "width": 8
              },
              "EMPTY": {
                "bit": 24,
                "description": "List Empty Indication"
              }
            },
            "MSPND[%s]": {
              "PND": {
                "bit": 0,
                "description": "Message Pending",
                "width": 32
              }
            },
            "MSID[%s]": {
              "INDEX": {
                "bit": 0,
                "description": "Message Pending Index",
                "width": 6
              }
            },
            "MSIMASK": {
              "IM": {
                "bit": 0,
                "description": "Message Index Mask",
                "width": 32
              }
            },
            "PANCTR": {
              "PANCMD": {
                "bit": 0,
                "description": "Panel Command",
                "width": 8
              },
              "BUSY": {
                "bit": 8,
                "description": "Panel Busy Flag"
              },
              "RBUSY": {
                "bit": 9,
                "description": "Result Busy Flag"
              },
              "PANAR1": {
                "bit": 16,
                "description": "Panel Argument 1",
                "width": 8
              },
              "PANAR2": {
                "bit": 24,
                "description": "Panel Argument 2",
                "width": 8
              }
            },
            "MCR": {
              "MPSEL": {
                "bit": 12,
                "description": "Message Pending Selector",
                "width": 4
              }
            },
            "MITR": {
              "IT": {
                "bit": 0,
                "description": "Interrupt Trigger",
                "width": 8
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "VADC",
              "base": "0x40004000",
              "irq": 14
            },
            {
              "name": "VADC_G0",
              "base": "0x40004400",
              "irq": 18
            },
            {
              "name": "VADC_G1",
              "base": "0x40004800",
              "irq": 22
            }
          ],
          "registers": {
            "CLC": {
              "offset": "0x00",
              "size": 32,
              "description": "Clock Control Register"
            },
            "ID": {
              "offset": "0x08",
              "size": 32,
              "description": "Module Identification Register"
            },
            "OCS": {
              "offset": "0x28",
              "size": 32,
              "description": "OCDS Control and Status Register"
            },
            "GLOBCFG": {
              "offset": "0x80",
              "size": 32,
              "description": "Global Configuration Register"
            },
            "GLOBICLASS[%s]": {
              "offset": "0xA0",
              "size": 32,
              "description": "Input Class Register, Global"
            },
            "GLOBBOUND": {
              "offset": "0xB8",
              "size": 32,
              "description": "Global Boundary Select Register"
            },
            "GLOBEFLAG": {
              "offset": "0xE0",
              "size": 32,
              "description": "Global Event Flag Register"
            },
            "GLOBEVNP": {
              "offset": "0x140",
              "size": 32,
              "description": "Global Event Node Pointer Register"
            },
            "GLOBTF": {
              "offset": "0x160",
              "size": 32,
              "description": "Global Test Functions Register"
            },
            "BRSSEL[%s]": {
              "offset": "0x180",
              "size": 32,
              "description": "Background Request Source Channel Select Register"
            },
            "BRSPND[%s]": {
              "offset": "0x1C0",
              "size": 32,
              "description": "Background Request Source Pending Register"
            },
            "BRSCTRL": {
              "offset": "0x200",
              "size": 32,
              "description": "Background Request Source Control Register"
            },
            "BRSMR": {
              "offset": "0x204",
              "size": 32,
              "description": "Background Request Source Mode Register"
            },
            "GLOBRCR": {
              "offset": "0x280",
              "size": 32,
              "description": "Global Result Control Register"
            },
            "GLOBRES": {
              "offset": "0x300",
              "size": 32,
              "description": "Global Result Register"
            },
            "GLOBRESD": {
              "offset": "0x380",
              "size": 32,
              "description": "Global Result Register, Debug"
            },
            "EMUXSEL": {
              "offset": "0x3F0",
              "size": 32,
              "description": "External Multiplexer Select Register"
            }
          },
          "bits": {
            "CLC": {
              "DISR": {
                "bit": 0,
                "description": "Module Disable Request Bit"
              },
              "DISS": {
                "bit": 1,
                "description": "Module Disable Status Bit"
              },
              "EDIS": {
                "bit": 3,
                "description": "Sleep Mode Enable Control"
              }
            },
            "ID": {
              "MOD_REV": {
                "bit": 0,
                "description": "Module Revision",
                "width": 8
              },
              "MOD_TYPE": {
                "bit": 8,
                "description": "Module Type",
                "width": 8
              },
              "MOD_NUMBER": {
                "bit": 16,
                "description": "Module Number",
                "width": 16
              }
            },
            "OCS": {
              "TGS": {
                "bit": 0,
                "description": "Trigger Set for OTGB0/1",
                "width": 2
              },
              "TGB": {
                "bit": 2,
                "description": "OTGB0/1 Bus Select"
              },
              "TG_P": {
                "bit": 3,
                "description": "TGS, TGB Write Protection"
              },
              "SUS": {
                "bit": 24,
                "description": "OCDS Suspend Control",
                "width": 4
              },
              "SUS_P": {
                "bit": 28,
                "description": "SUS Write Protection"
              },
              "SUSSTA": {
                "bit": 29,
                "description": "Suspend State"
              }
            },
            "GLOBCFG": {
              "DIVA": {
                "bit": 0,
                "description": "Divider Factor for the Analog Internal Clock",
                "width": 5
              },
              "DCMSB": {
                "bit": 7,
                "description": "Double Clock for the MSB Conversion"
              },
              "DIVD": {
                "bit": 8,
                "description": "Divider Factor for the Arbiter Clock",
                "width": 2
              },
              "DIVWC": {
                "bit": 15,
                "description": "Write Control for Divider Parameters"
              },
              "DPCAL0": {
                "bit": 16,
                "description": "Disable Post-Calibration"
              },
              "DPCAL1": {
                "bit": 17,
                "description": "Disable Post-Calibration"
              },
              "DPCAL2": {
                "bit": 18,
                "description": "Disable Post-Calibration"
              },
              "DPCAL3": {
                "bit": 19,
                "description": "Disable Post-Calibration"
              },
              "SUCAL": {
                "bit": 31,
                "description": "Start-Up Calibration"
              }
            },
            "GLOBICLASS[%s]": {
              "STCS": {
                "bit": 0,
                "description": "Sample Time Control for Standard Conversions",
                "width": 5
              },
              "CMS": {
                "bit": 8,
                "description": "Conversion Mode for Standard Conversions",
                "width": 3
              },
              "STCE": {
                "bit": 16,
                "description": "Sample Time Control for EMUX Conversions",
                "width": 5
              },
              "CME": {
                "bit": 24,
                "description": "Conversion Mode for EMUX Conversions",
                "width": 3
              }
            },
            "GLOBBOUND": {
              "BOUNDARY0": {
                "bit": 0,
                "description": "Boundary Value 0 for Limit Checking",
                "width": 12
              },
              "BOUNDARY1": {
                "bit": 16,
                "description": "Boundary Value 1 for Limit Checking",
                "width": 12
              }
            },
            "GLOBEFLAG": {
              "SEVGLB": {
                "bit": 0,
                "description": "Source Event (Background)"
              },
              "REVGLB": {
                "bit": 8,
                "description": "Global Result Event"
              },
              "SEVGLBCLR": {
                "bit": 16,
                "description": "Clear Source Event (Background)"
              },
              "REVGLBCLR": {
                "bit": 24,
                "description": "Clear Global Result Event"
              }
            },
            "GLOBEVNP": {
              "SEV0NP": {
                "bit": 0,
                "description": "Service Request Node Pointer Backgr. Source",
                "width": 4
              },
              "REV0NP": {
                "bit": 16,
                "description": "Service Request Node Pointer Backgr. Result",
                "width": 4
              }
            },
            "GLOBTF": {
              "CDGR": {
                "bit": 4,
                "description": "Converter Diagnostics Group",
                "width": 4
              },
              "CDEN": {
                "bit": 8,
                "description": "Converter Diagnostics Enable"
              },
              "CDSEL": {
                "bit": 9,
                "description": "Converter Diagnostics Pull-Devices Select",
                "width": 2
              },
              "CDWC": {
                "bit": 15,
                "description": "Write Control for Conversion Diagnostics"
              },
              "PDD": {
                "bit": 16,
                "description": "Pull-Down Diagnostics Enable"
              },
              "MDWC": {
                "bit": 23,
                "description": "Write Control for Multiplexer Diagnostics"
              }
            },
            "BRSSEL[%s]": {
              "CHSELG0": {
                "bit": 0,
                "description": "Channel Selection Group x"
              },
              "CHSELG1": {
                "bit": 1,
                "description": "Channel Selection Group x"
              },
              "CHSELG2": {
                "bit": 2,
                "description": "Channel Selection Group x"
              },
              "CHSELG3": {
                "bit": 3,
                "description": "Channel Selection Group x"
              },
              "CHSELG4": {
                "bit": 4,
                "description": "Channel Selection Group x"
              },
              "CHSELG5": {
                "bit": 5,
                "description": "Channel Selection Group x"
              },
              "CHSELG6": {
                "bit": 6,
                "description": "Channel Selection Group x"
              },
              "CHSELG7": {
                "bit": 7,
                "description": "Channel Selection Group x"
              }
            },
            "BRSPND[%s]": {
              "CHPNDG0": {
                "bit": 0,
                "description": "Channels Pending Group x"
              },
              "CHPNDG1": {
                "bit": 1,
                "description": "Channels Pending Group x"
              },
              "CHPNDG2": {
                "bit": 2,
                "description": "Channels Pending Group x"
              },
              "CHPNDG3": {
                "bit": 3,
                "description": "Channels Pending Group x"
              },
              "CHPNDG4": {
                "bit": 4,
                "description": "Channels Pending Group x"
              },
              "CHPNDG5": {
                "bit": 5,
                "description": "Channels Pending Group x"
              },
              "CHPNDG6": {
                "bit": 6,
                "description": "Channels Pending Group x"
              },
              "CHPNDG7": {
                "bit": 7,
                "description": "Channels Pending Group x"
              }
            },
            "BRSCTRL": {
              "SRCRESREG": {
                "bit": 0,
                "description": "Source-specific Result Register",
                "width": 4
              },
              "XTSEL": {
                "bit": 8,
                "description": "External Trigger Input Selection",
                "width": 4
              },
              "XTLVL": {
                "bit": 12,
                "description": "External Trigger Level"
              },
              "XTMODE": {
                "bit": 13,
                "description": "Trigger Operating Mode",
                "width": 2
              },
              "XTWC": {
                "bit": 15,
                "description": "Write Control for Trigger Configuration"
              },
              "GTSEL": {
                "bit": 16,
                "description": "Gate Input Selection",
                "width": 4
              },
              "GTLVL": {
                "bit": 20,
                "description": "Gate Input Level"
              },
              "GTWC": {
                "bit": 23,
                "description": "Write Control for Gate Configuration"
              }
            },
            "BRSMR": {
              "ENGT": {
                "bit": 0,
                "description": "Enable Gate",
                "width": 2
              },
              "ENTR": {
                "bit": 2,
                "description": "Enable External Trigger"
              },
              "ENSI": {
                "bit": 3,
                "description": "Enable Source Interrupt"
              },
              "SCAN": {
                "bit": 4,
                "description": "Autoscan Enable"
              },
              "LDM": {
                "bit": 5,
                "description": "Autoscan Source Load Event Mode"
              },
              "REQGT": {
                "bit": 7,
                "description": "Request Gate Level"
              },
              "CLRPND": {
                "bit": 8,
                "description": "Clear Pending Bits"
              },
              "LDEV": {
                "bit": 9,
                "description": "Generate Load Event"
              },
              "RPTDIS": {
                "bit": 16,
                "description": "Repeat Disable"
              }
            },
            "GLOBRCR": {
              "DRCTR": {
                "bit": 16,
                "description": "Data Reduction Control",
                "width": 4
              },
              "WFR": {
                "bit": 24,
                "description": "Wait-for-Read Mode Enable"
              },
              "SRGEN": {
                "bit": 31,
                "description": "Service Request Generation Enable"
              }
            },
            "GLOBRES": {
              "RESULT": {
                "bit": 0,
                "description": "Result of most recent conversion",
                "width": 16
              },
              "GNR": {
                "bit": 16,
                "description": "Group Number",
                "width": 4
              },
              "CHNR": {
                "bit": 20,
                "description": "Channel Number",
                "width": 5
              },
              "EMUX": {
                "bit": 25,
                "description": "External Multiplexer Setting",
                "width": 3
              },
              "CRS": {
                "bit": 28,
                "description": "Converted Request Source",
                "width": 2
              },
              "FCR": {
                "bit": 30,
                "description": "Fast Compare Result"
              },
              "VF": {
                "bit": 31,
                "description": "Valid Flag"
              }
            },
            "GLOBRESD": {
              "RESULT": {
                "bit": 0,
                "description": "Result of most recent conversion",
                "width": 16
              },
              "GNR": {
                "bit": 16,
                "description": "Group Number",
                "width": 4
              },
              "CHNR": {
                "bit": 20,
                "description": "Channel Number",
                "width": 5
              },
              "EMUX": {
                "bit": 25,
                "description": "External Multiplexer Setting",
                "width": 3
              },
              "CRS": {
                "bit": 28,
                "description": "Converted Request Source",
                "width": 2
              },
              "FCR": {
                "bit": 30,
                "description": "Fast Compare Result"
              },
              "VF": {
                "bit": 31,
                "description": "Valid Flag"
              }
            },
            "EMUXSEL": {
              "EMUXGRP0": {
                "bit": 0,
                "description": "External Multiplexer Group for Interface x",
                "width": 4
              },
              "EMUXGRP1": {
                "bit": 4,
                "description": "External Multiplexer Group for Interface x",
                "width": 4
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC",
              "base": "0x48018000",
              "irq": 42
            }
          ],
          "registers": {
            "ID": {
              "offset": "0x00",
              "size": 32,
              "description": "Module Identification Register"
            },
            "DAC0CFG0": {
              "offset": "0x04",
              "size": 32,
              "description": "DAC0 Configuration Register 0"
            },
            "DAC0CFG1": {
              "offset": "0x08",
              "size": 32,
              "description": "DAC0 Configuration Register 1"
            },
            "DAC1CFG0": {
              "offset": "0x0C",
              "size": 32,
              "description": "DAC1 Configuration Register 0"
            },
            "DAC1CFG1": {
              "offset": "0x10",
              "size": 32,
              "description": "DAC1 Configuration Register 1"
            },
            "DAC0DATA": {
              "offset": "0x14",
              "size": 32,
              "description": "DAC0 Data Register"
            },
            "DAC1DATA": {
              "offset": "0x18",
              "size": 32,
              "description": "DAC1 Data Register"
            },
            "DAC01DATA": {
              "offset": "0x1C",
              "size": 32,
              "description": "DAC01 Data Register"
            },
            "DAC0PATL": {
              "offset": "0x20",
              "size": 32,
              "description": "DAC0 Lower Pattern Register"
            },
            "DAC0PATH": {
              "offset": "0x24",
              "size": 32,
              "description": "DAC0 Higher Pattern Register"
            },
            "DAC1PATL": {
              "offset": "0x28",
              "size": 32,
              "description": "DAC1 Lower Pattern Register"
            },
            "DAC1PATH": {
              "offset": "0x2C",
              "size": 32,
              "description": "DAC1 Higher Pattern Register"
            }
          },
          "bits": {
            "ID": {
              "MODR": {
                "bit": 0,
                "description": "Module Revision",
                "width": 8
              },
              "MODT": {
                "bit": 8,
                "description": "Module Type",
                "width": 8
              },
              "MODN": {
                "bit": 16,
                "description": "Module Number",
                "width": 16
              }
            },
            "DAC0CFG0": {
              "FREQ": {
                "bit": 0,
                "description": "Integer Frequency Divider Value",
                "width": 20
              },
              "MODE": {
                "bit": 20,
                "description": "Enables and Sets the Mode for DAC0",
                "width": 3
              },
              "SIGN": {
                "bit": 23,
                "description": "Selects Between Signed and Unsigned DAC0 Mode"
              },
              "FIFOIND": {
                "bit": 24,
                "description": "Current write position inside the data FIFO",
                "width": 2
              },
              "FIFOEMP": {
                "bit": 26,
                "description": "Indicate if the FIFO is empty"
              },
              "FIFOFUL": {
                "bit": 27,
                "description": "Indicate if the FIFO is full"
              },
              "NEGATE": {
                "bit": 28,
                "description": "Negates the DAC0 output"
              },
              "SIGNEN": {
                "bit": 29,
                "description": "Enable Sign Output of DAC0 Pattern Generator"
              },
              "SREN": {
                "bit": 30,
                "description": "Enable DAC0 service request interrupt generation"
              },
              "RUN": {
                "bit": 31,
                "description": "RUN indicates the current DAC0 operation status"
              }
            },
            "DAC0CFG1": {
              "SCALE": {
                "bit": 0,
                "description": "Scale value for up- or downscale of the DAC0 input data in steps by the power of 2 (=shift operation)",
                "width": 3
              },
              "MULDIV": {
                "bit": 3,
                "description": "Switch between up- and downscale of the DAC0 input data values"
              },
              "OFFS": {
                "bit": 4,
                "description": "8-bit offset value addition",
                "width": 8
              },
              "TRIGSEL": {
                "bit": 12,
                "description": "Selects one of the eight external trigger sources for DAC0",
                "width": 3
              },
              "DATMOD": {
                "bit": 15,
                "description": "Switch between independent or simultaneous DAC mode and select the input data register for DAC0 and DAC1"
              },
              "SWTRIG": {
                "bit": 16,
                "description": "Software Trigger"
              },
              "TRIGMOD": {
                "bit": 17,
                "description": "Select the trigger source for channel 0",
                "width": 2
              },
              "ANACFG": {
                "bit": 19,
                "description": "DAC0 analog configuration/calibration parameters",
                "width": 5
              },
              "ANAEN": {
                "bit": 24,
                "description": "Enable analog DAC for channel 0"
              },
              "REFCFGL": {
                "bit": 28,
                "description": "Lower 4 band-gap configuration/calibration parameters",
                "width": 4
              }
            },
            "DAC1CFG0": {
              "FREQ": {
                "bit": 0,
                "description": "Integer Frequency Divider Value",
                "width": 20
              },
              "MODE": {
                "bit": 20,
                "description": "Enables and sets the Mode for DAC1",
                "width": 3
              },
              "SIGN": {
                "bit": 23,
                "description": "Selects between signed and unsigned DAC1 mode"
              },
              "FIFOIND": {
                "bit": 24,
                "description": "Current write position inside the data FIFO",
                "width": 2
              },
              "FIFOEMP": {
                "bit": 26,
                "description": "Indicate if the FIFO is empty"
              },
              "FIFOFUL": {
                "bit": 27,
                "description": "Indicate if the FIFO is full"
              },
              "NEGATE": {
                "bit": 28,
                "description": "Negates the DAC1 output"
              },
              "SIGNEN": {
                "bit": 29,
                "description": "Enable sign output of DAC1 pattern generator"
              },
              "SREN": {
                "bit": 30,
                "description": "Enable DAC1 service request interrupt generation"
              },
              "RUN": {
                "bit": 31,
                "description": "RUN indicates the current DAC1 operation status"
              }
            },
            "DAC1CFG1": {
              "SCALE": {
                "bit": 0,
                "description": "Scale value for up- or downscale of the DAC1 input data in steps by the power of 2 (=shift operation)",
                "width": 3
              },
              "MULDIV": {
                "bit": 3,
                "description": "Switch between up- and downscale of the DAC1 input data values"
              },
              "OFFS": {
                "bit": 4,
                "description": "8-bit offset value addition",
                "width": 8
              },
              "TRIGSEL": {
                "bit": 12,
                "description": "Selects one of the eight external trigger sources for DAC1",
                "width": 3
              },
              "SWTRIG": {
                "bit": 16,
                "description": "Software Trigger"
              },
              "TRIGMOD": {
                "bit": 17,
                "description": "Select the trigger source for channel 1",
                "width": 2
              },
              "ANACFG": {
                "bit": 19,
                "description": "DAC1 analog configuration/calibration parameters",
                "width": 5
              },
              "ANAEN": {
                "bit": 24,
                "description": "Enable analog DAC for channel 1"
              },
              "REFCFGH": {
                "bit": 28,
                "description": "Higher 4 band-gap configuration/calibration parameters",
                "width": 4
              }
            },
            "DAC0DATA": {
              "DATA0": {
                "bit": 0,
                "description": "DAC0 Data Bits",
                "width": 12
              }
            },
            "DAC1DATA": {
              "DATA1": {
                "bit": 0,
                "description": "DAC1 Data Bits",
                "width": 12
              }
            },
            "DAC01DATA": {
              "DATA0": {
                "bit": 0,
                "description": "DAC0 Data Bits",
                "width": 12
              },
              "DATA1": {
                "bit": 16,
                "description": "DAC1 Data Bits",
                "width": 12
              }
            },
            "DAC0PATL": {
              "PAT0": {
                "bit": 0,
                "description": "Pattern Number 0 for PATGEN of DAC0",
                "width": 5
              },
              "PAT1": {
                "bit": 5,
                "description": "Pattern Number 1 for PATGEN of DAC0",
                "width": 5
              },
              "PAT2": {
                "bit": 10,
                "description": "Pattern Number 2 for PATGEN of DAC0",
                "width": 5
              },
              "PAT3": {
                "bit": 15,
                "description": "Pattern Number 3 for PATGEN of DAC0",
                "width": 5
              },
              "PAT4": {
                "bit": 20,
                "description": "Pattern Number 4 for PATGEN of DAC0",
                "width": 5
              },
              "PAT5": {
                "bit": 25,
                "description": "Pattern Number 5 for PATGEN of DAC0",
                "width": 5
              }
            },
            "DAC0PATH": {
              "PAT6": {
                "bit": 0,
                "description": "Pattern Number 6 for PATGEN of DAC0",
                "width": 5
              },
              "PAT7": {
                "bit": 5,
                "description": "Pattern Number 7 for PATGEN of DAC0",
                "width": 5
              },
              "PAT8": {
                "bit": 10,
                "description": "Pattern Number 8 for PATGEN of DAC0",
                "width": 5
              }
            },
            "DAC1PATL": {
              "PAT0": {
                "bit": 0,
                "description": "Pattern Number 0 for PATGEN of DAC1",
                "width": 5
              },
              "PAT1": {
                "bit": 5,
                "description": "Pattern Number 1 for PATGEN of DAC1",
                "width": 5
              },
              "PAT2": {
                "bit": 10,
                "description": "Pattern Number 2 for PATGEN of DAC1",
                "width": 5
              },
              "PAT3": {
                "bit": 15,
                "description": "Pattern Number 3 for PATGEN of DAC1",
                "width": 5
              },
              "PAT4": {
                "bit": 20,
                "description": "Pattern Number 4 for PATGEN of DAC1",
                "width": 5
              },
              "PAT5": {
                "bit": 25,
                "description": "Pattern Number 5 for PATGEN of DAC1",
                "width": 5
              }
            },
            "DAC1PATH": {
              "PAT6": {
                "bit": 0,
                "description": "Pattern Number 6 for PATGEN of DAC1",
                "width": 5
              },
              "PAT7": {
                "bit": 5,
                "description": "Pattern Number 7 for PATGEN of DAC1",
                "width": 5
              },
              "PAT8": {
                "bit": 10,
                "description": "Pattern Number 8 for PATGEN of DAC1",
                "width": 5
              }
            }
          }
        },
        "CCU40": {
          "instances": [
            {
              "name": "CCU40",
              "base": "0x4000C000",
              "irq": 44
            },
            {
              "name": "CCU40_CC40",
              "base": "0x4000C100"
            },
            {
              "name": "CCU40_CC41",
              "base": "0x4000C200"
            },
            {
              "name": "CCU40_CC42",
              "base": "0x4000C300"
            },
            {
              "name": "CCU40_CC43",
              "base": "0x4000C400"
            }
          ],
          "registers": {
            "GCTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Global Control Register"
            },
            "GSTAT": {
              "offset": "0x04",
              "size": 32,
              "description": "Global Status Register"
            },
            "GIDLS": {
              "offset": "0x08",
              "size": 32,
              "description": "Global Idle Set"
            },
            "GIDLC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Global Idle Clear"
            },
            "GCSS": {
              "offset": "0x10",
              "size": 32,
              "description": "Global Channel Set"
            },
            "GCSC": {
              "offset": "0x14",
              "size": 32,
              "description": "Global Channel Clear"
            },
            "GCST": {
              "offset": "0x18",
              "size": 32,
              "description": "Global Channel Status"
            },
            "ECRD": {
              "offset": "0x50",
              "size": 32,
              "description": "Extended Capture Mode Read"
            },
            "MIDR": {
              "offset": "0x80",
              "size": 32,
              "description": "Module Identification"
            }
          },
          "bits": {
            "GCTRL": {
              "PRBC": {
                "bit": 0,
                "description": "Prescaler Clear Configuration",
                "width": 3
              },
              "PCIS": {
                "bit": 4,
                "description": "Prescaler Input Clock Selection",
                "width": 2
              },
              "SUSCFG": {
                "bit": 8,
                "description": "Suspend Mode Configuration",
                "width": 2
              },
              "MSE0": {
                "bit": 10,
                "description": "Slice 0 Multi Channel shadow transfer enable"
              },
              "MSE1": {
                "bit": 11,
                "description": "Slice 1 Multi Channel shadow transfer enable"
              },
              "MSE2": {
                "bit": 12,
                "description": "Slice 2 Multi Channel shadow transfer enable"
              },
              "MSE3": {
                "bit": 13,
                "description": "Slice 3 Multi Channel shadow transfer enable"
              },
              "MSDE": {
                "bit": 14,
                "description": "Multi Channel shadow transfer request configuration",
                "width": 2
              }
            },
            "GSTAT": {
              "S0I": {
                "bit": 0,
                "description": "CC40 IDLE status"
              },
              "S1I": {
                "bit": 1,
                "description": "CC41 IDLE status"
              },
              "S2I": {
                "bit": 2,
                "description": "CC42 IDLE status"
              },
              "S3I": {
                "bit": 3,
                "description": "CC43 IDLE status"
              },
              "PRB": {
                "bit": 8,
                "description": "Prescaler Run Bit"
              }
            },
            "GIDLS": {
              "SS0I": {
                "bit": 0,
                "description": "CC40 IDLE mode set"
              },
              "SS1I": {
                "bit": 1,
                "description": "CC41 IDLE mode set"
              },
              "SS2I": {
                "bit": 2,
                "description": "CC42 IDLE mode set"
              },
              "SS3I": {
                "bit": 3,
                "description": "CC43 IDLE mode set"
              },
              "CPRB": {
                "bit": 8,
                "description": "Prescaler Run Bit Clear"
              },
              "PSIC": {
                "bit": 9,
                "description": "Prescaler clear"
              }
            },
            "GIDLC": {
              "CS0I": {
                "bit": 0,
                "description": "CC40 IDLE mode clear"
              },
              "CS1I": {
                "bit": 1,
                "description": "CC41 IDLE mode clear"
              },
              "CS2I": {
                "bit": 2,
                "description": "CC42 IDLE mode clear"
              },
              "CS3I": {
                "bit": 3,
                "description": "CC43 IDLE mode clear"
              },
              "SPRB": {
                "bit": 8,
                "description": "Prescaler Run Bit Set"
              }
            },
            "GCSS": {
              "S0SE": {
                "bit": 0,
                "description": "Slice 0 shadow transfer set enable"
              },
              "S0DSE": {
                "bit": 1,
                "description": "Slice 0 Dither shadow transfer set enable"
              },
              "S0PSE": {
                "bit": 2,
                "description": "Slice 0 Prescaler shadow transfer set enable"
              },
              "S1SE": {
                "bit": 4,
                "description": "Slice 1 shadow transfer set enable"
              },
              "S1DSE": {
                "bit": 5,
                "description": "Slice 1 Dither shadow transfer set enable"
              },
              "S1PSE": {
                "bit": 6,
                "description": "Slice 1 Prescaler shadow transfer set enable"
              },
              "S2SE": {
                "bit": 8,
                "description": "Slice 2 shadow transfer set enable"
              },
              "S2DSE": {
                "bit": 9,
                "description": "Slice 2 Dither shadow transfer set enable"
              },
              "S2PSE": {
                "bit": 10,
                "description": "Slice 2 Prescaler shadow transfer set enable"
              },
              "S3SE": {
                "bit": 12,
                "description": "Slice 3 shadow transfer set enable"
              },
              "S3DSE": {
                "bit": 13,
                "description": "Slice 3 Dither shadow transfer set enable"
              },
              "S3PSE": {
                "bit": 14,
                "description": "Slice 3 Prescaler shadow transfer set enable"
              },
              "S0STS": {
                "bit": 16,
                "description": "Slice 0 status bit set"
              },
              "S1STS": {
                "bit": 17,
                "description": "Slice 1 status bit set"
              },
              "S2STS": {
                "bit": 18,
                "description": "Slice 2 status bit set"
              },
              "S3STS": {
                "bit": 19,
                "description": "Slice 3 status bit set"
              }
            },
            "GCSC": {
              "S0SC": {
                "bit": 0,
                "description": "Slice 0 shadow transfer clear"
              },
              "S0DSC": {
                "bit": 1,
                "description": "Slice 0 Dither shadow transfer clear"
              },
              "S0PSC": {
                "bit": 2,
                "description": "Slice 0 Prescaler shadow transfer clear"
              },
              "S1SC": {
                "bit": 4,
                "description": "Slice 1 shadow transfer clear"
              },
              "S1DSC": {
                "bit": 5,
                "description": "Slice 1 Dither shadow transfer clear"
              },
              "S1PSC": {
                "bit": 6,
                "description": "Slice 1 Prescaler shadow transfer clear"
              },
              "S2SC": {
                "bit": 8,
                "description": "Slice 2 shadow transfer clear"
              },
              "S2DSC": {
                "bit": 9,
                "description": "Slice 2 Dither shadow transfer clear"
              },
              "S2PSC": {
                "bit": 10,
                "description": "Slice 2 Prescaler shadow transfer clear"
              },
              "S3SC": {
                "bit": 12,
                "description": "Slice 3 shadow transfer clear"
              },
              "S3DSC": {
                "bit": 13,
                "description": "Slice 3 Dither shadow transfer clear"
              },
              "S3PSC": {
                "bit": 14,
                "description": "Slice 3 Prescaler shadow transfer clear"
              },
              "S0STC": {
                "bit": 16,
                "description": "Slice 0 status bit clear"
              },
              "S1STC": {
                "bit": 17,
                "description": "Slice 1 status bit clear"
              },
              "S2STC": {
                "bit": 18,
                "description": "Slice 2 status bit clear"
              },
              "S3STC": {
                "bit": 19,
                "description": "Slice 3 status bit clear"
              }
            },
            "GCST": {
              "S0SS": {
                "bit": 0,
                "description": "Slice 0 shadow transfer status"
              },
              "S0DSS": {
                "bit": 1,
                "description": "Slice 0 Dither shadow transfer status"
              },
              "S0PSS": {
                "bit": 2,
                "description": "Slice 0 Prescaler shadow transfer status"
              },
              "S1SS": {
                "bit": 4,
                "description": "Slice 1 shadow transfer status"
              },
              "S1DSS": {
                "bit": 5,
                "description": "Slice 1 Dither shadow transfer status"
              },
              "S1PSS": {
                "bit": 6,
                "description": "Slice 1 Prescaler shadow transfer status"
              },
              "S2SS": {
                "bit": 8,
                "description": "Slice 2 shadow transfer status"
              },
              "S2DSS": {
                "bit": 9,
                "description": "Slice 2 Dither shadow transfer status"
              },
              "S2PSS": {
                "bit": 10,
                "description": "Slice 2 Prescaler shadow transfer status"
              },
              "S3SS": {
                "bit": 12,
                "description": "Slice 3 shadow transfer status"
              },
              "S3DSS": {
                "bit": 13,
                "description": "Slice 3 Dither shadow transfer status"
              },
              "S3PSS": {
                "bit": 14,
                "description": "Slice 3 Prescaler shadow transfer status"
              },
              "CC40ST": {
                "bit": 16,
                "description": "Slice 0 status bit"
              },
              "CC41ST": {
                "bit": 17,
                "description": "Slice 1 status bit"
              },
              "CC42ST": {
                "bit": 18,
                "description": "Slice 2 status bit"
              },
              "CC43ST": {
                "bit": 19,
                "description": "Slice 3 status bit"
              }
            },
            "ECRD": {
              "CAPV": {
                "bit": 0,
                "description": "Timer Capture Value",
                "width": 16
              },
              "FPCV": {
                "bit": 16,
                "description": "Prescaler Capture value",
                "width": 4
              },
              "SPTR": {
                "bit": 20,
                "description": "Slice pointer",
                "width": 2
              },
              "VPTR": {
                "bit": 22,
                "description": "Capture register pointer",
                "width": 2
              },
              "FFL": {
                "bit": 24,
                "description": "Full Flag"
              }
            },
            "MIDR": {
              "MODR": {
                "bit": 0,
                "description": "Module Revision",
                "width": 8
              },
              "MODT": {
                "bit": 8,
                "description": "Module Type",
                "width": 8
              },
              "MODN": {
                "bit": 16,
                "description": "Module Number",
                "width": 16
              }
            }
          }
        },
        "CCU41": {
          "instances": [
            {
              "name": "CCU41",
              "base": "0x40010000",
              "irq": 48
            },
            {
              "name": "CCU41_CC40",
              "base": "0x40010100"
            },
            {
              "name": "CCU41_CC41",
              "base": "0x40010200"
            },
            {
              "name": "CCU41_CC42",
              "base": "0x40010300"
            },
            {
              "name": "CCU41_CC43",
              "base": "0x40010400"
            }
          ],
          "registers": {}
        },
        "CCU80": {
          "instances": [
            {
              "name": "CCU80",
              "base": "0x40020000",
              "irq": 60
            },
            {
              "name": "CCU80_CC80",
              "base": "0x40020100"
            },
            {
              "name": "CCU80_CC81",
              "base": "0x40020200"
            },
            {
              "name": "CCU80_CC82",
              "base": "0x40020300"
            },
            {
              "name": "CCU80_CC83",
              "base": "0x40020400"
            }
          ],
          "registers": {
            "GCTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Global Control Register"
            },
            "GSTAT": {
              "offset": "0x04",
              "size": 32,
              "description": "Global Status Register"
            },
            "GIDLS": {
              "offset": "0x08",
              "size": 32,
              "description": "Global Idle Set"
            },
            "GIDLC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Global Idle Clear"
            },
            "GCSS": {
              "offset": "0x10",
              "size": 32,
              "description": "Global Channel Set"
            },
            "GCSC": {
              "offset": "0x14",
              "size": 32,
              "description": "Global Channel Clear"
            },
            "GCST": {
              "offset": "0x18",
              "size": 32,
              "description": "Global Channel status"
            },
            "GPCHK": {
              "offset": "0x1C",
              "size": 32,
              "description": "Parity Checker Configuration"
            },
            "ECRD": {
              "offset": "0x50",
              "size": 32,
              "description": "Extended Capture Mode Read"
            },
            "MIDR": {
              "offset": "0x80",
              "size": 32,
              "description": "Module Identification"
            }
          },
          "bits": {
            "GCTRL": {
              "PRBC": {
                "bit": 0,
                "description": "Prescaler Clear Configuration",
                "width": 3
              },
              "PCIS": {
                "bit": 4,
                "description": "Prescaler Input Clock Selection",
                "width": 2
              },
              "SUSCFG": {
                "bit": 8,
                "description": "Suspend Mode Configuration",
                "width": 2
              },
              "MSE0": {
                "bit": 10,
                "description": "Slice 0 Multi Channel shadow transfer enable"
              },
              "MSE1": {
                "bit": 11,
                "description": "Slice 1 Multi Channel shadow transfer enable"
              },
              "MSE2": {
                "bit": 12,
                "description": "Slice 2 Multi Channel shadow transfer enable"
              },
              "MSE3": {
                "bit": 13,
                "description": "Slice 3 Multi Channel shadow transfer enable"
              },
              "MSDE": {
                "bit": 14,
                "description": "Multi Channel shadow transfer request configuration",
                "width": 2
              }
            },
            "GSTAT": {
              "S0I": {
                "bit": 0,
                "description": "CC80 IDLE status"
              },
              "S1I": {
                "bit": 1,
                "description": "CC81 IDLE status"
              },
              "S2I": {
                "bit": 2,
                "description": "CC82 IDLE status"
              },
              "S3I": {
                "bit": 3,
                "description": "CC83 IDLE status"
              },
              "PRB": {
                "bit": 8,
                "description": "Prescaler Run Bit"
              },
              "PCRB": {
                "bit": 10,
                "description": "Parity Checker Run Bit"
              }
            },
            "GIDLS": {
              "SS0I": {
                "bit": 0,
                "description": "CC80 IDLE mode set"
              },
              "SS1I": {
                "bit": 1,
                "description": "CC81 IDLE mode set"
              },
              "SS2I": {
                "bit": 2,
                "description": "CC82 IDLE mode set"
              },
              "SS3I": {
                "bit": 3,
                "description": "CC83 IDLE mode set"
              },
              "CPRB": {
                "bit": 8,
                "description": "Prescaler# Run Bit Clear"
              },
              "PSIC": {
                "bit": 9,
                "description": "Prescaler clear"
              },
              "CPCH": {
                "bit": 10,
                "description": "Parity Checker Run bit clear"
              }
            },
            "GIDLC": {
              "CS0I": {
                "bit": 0,
                "description": "CC80 IDLE mode clear"
              },
              "CS1I": {
                "bit": 1,
                "description": "CC81 IDLE mode clear"
              },
              "CS2I": {
                "bit": 2,
                "description": "CC82 IDLE mode clear"
              },
              "CS3I": {
                "bit": 3,
                "description": "CC83 IDLE mode clear"
              },
              "SPRB": {
                "bit": 8,
                "description": "Prescaler Run Bit Set"
              },
              "SPCH": {
                "bit": 10,
                "description": "Parity Checker run bit set"
              }
            },
            "GCSS": {
              "S0SE": {
                "bit": 0,
                "description": "Slice 0 shadow transfer set enable"
              },
              "S0DSE": {
                "bit": 1,
                "description": "Slice 0 Dither shadow transfer set enable"
              },
              "S0PSE": {
                "bit": 2,
                "description": "Slice 0 Prescaler shadow transfer set enable"
              },
              "S1SE": {
                "bit": 4,
                "description": "Slice 1 shadow transfer set enable"
              },
              "S1DSE": {
                "bit": 5,
                "description": "Slice 1 Dither shadow transfer set enable"
              },
              "S1PSE": {
                "bit": 6,
                "description": "Slice 1 Prescaler shadow transfer set enable"
              },
              "S2SE": {
                "bit": 8,
                "description": "Slice 2 shadow transfer set enable"
              },
              "S2DSE": {
                "bit": 9,
                "description": "Slice 2 Dither shadow transfer set enable"
              },
              "S2PSE": {
                "bit": 10,
                "description": "Slice 2 Prescaler shadow transfer set enable"
              },
              "S3SE": {
                "bit": 12,
                "description": "Slice 3 shadow transfer set enable"
              },
              "S3DSE": {
                "bit": 13,
                "description": "Slice 3 Dither shadow transfer set enable"
              },
              "S3PSE": {
                "bit": 14,
                "description": "Slice 3 Prescaler shadow transfer set enable"
              },
              "S0ST1S": {
                "bit": 16,
                "description": "Slice 0 status bit 1 set"
              },
              "S1ST1S": {
                "bit": 17,
                "description": "Slice 1 status bit 1 set"
              },
              "S2ST1S": {
                "bit": 18,
                "description": "Slice 2 status bit 1 set"
              },
              "S3ST1S": {
                "bit": 19,
                "description": "Slice 3 status bit 1 set"
              },
              "S0ST2S": {
                "bit": 20,
                "description": "Slice 0 status bit 2 set"
              },
              "S1ST2S": {
                "bit": 21,
                "description": "Slice 1 status bit 2 set"
              },
              "S2ST2S": {
                "bit": 22,
                "description": "Slice 2 status bit 2 set"
              },
              "S3ST2S": {
                "bit": 23,
                "description": "Slice 3 status bit 2 set"
              }
            },
            "GCSC": {
              "S0SC": {
                "bit": 0,
                "description": "Slice 0 shadow transfer request clear"
              },
              "S0DSC": {
                "bit": 1,
                "description": "Slice 0 Dither shadow transfer clear"
              },
              "S0PSC": {
                "bit": 2,
                "description": "Slice 0 Prescaler shadow transfer clear"
              },
              "S1SC": {
                "bit": 4,
                "description": "Slice 1 shadow transfer clear"
              },
              "S1DSC": {
                "bit": 5,
                "description": "Slice 1 Dither shadow transfer clear"
              },
              "S1PSC": {
                "bit": 6,
                "description": "Slice 1 Prescaler shadow transfer clear"
              },
              "S2SC": {
                "bit": 8,
                "description": "Slice 2 shadow transfer clear"
              },
              "S2DSC": {
                "bit": 9,
                "description": "Slice 2 Dither shadow transfer clear"
              },
              "S2PSC": {
                "bit": 10,
                "description": "Slice 2 Prescaler shadow transfer clear"
              },
              "S3SC": {
                "bit": 12,
                "description": "Slice 3 shadow transfer clear"
              },
              "S3DSC": {
                "bit": 13,
                "description": "Slice 3 Dither shadow transfer clear"
              },
              "S3PSC": {
                "bit": 14,
                "description": "Slice 3 Prescaler shadow transfer clear"
              },
              "S0ST1C": {
                "bit": 16,
                "description": "Slice 0 status bit 1 clear"
              },
              "S1ST1C": {
                "bit": 17,
                "description": "Slice 1 status bit 1 clear"
              },
              "S2ST1C": {
                "bit": 18,
                "description": "Slice 2 status bit 1 clear"
              },
              "S3ST1C": {
                "bit": 19,
                "description": "Slice 3 status bit 1 clear"
              },
              "S0ST2C": {
                "bit": 20,
                "description": "Slice 0 status bit 2 clear"
              },
              "S1ST2C": {
                "bit": 21,
                "description": "Slice 1 status bit 2 clear"
              },
              "S2ST2C": {
                "bit": 22,
                "description": "Slice 2 status bit 2 clear"
              },
              "S3ST2C": {
                "bit": 23,
                "description": "Slice 3 status bit 2 clear"
              }
            },
            "GCST": {
              "S0SS": {
                "bit": 0,
                "description": "Slice 0 shadow transfer status"
              },
              "S0DSS": {
                "bit": 1,
                "description": "Slice 0 Dither shadow transfer status"
              },
              "S0PSS": {
                "bit": 2,
                "description": "Slice 0 Prescaler shadow transfer status"
              },
              "S1SS": {
                "bit": 4,
                "description": "Slice 1 shadow transfer status"
              },
              "S1DSS": {
                "bit": 5,
                "description": "Slice 1 Dither shadow transfer status"
              },
              "S1PSS": {
                "bit": 6,
                "description": "Slice 1 Prescaler shadow transfer status"
              },
              "S2SS": {
                "bit": 8,
                "description": "Slice 2 shadow transfer status"
              },
              "S2DSS": {
                "bit": 9,
                "description": "Slice 2 Dither shadow transfer status"
              },
              "S2PSS": {
                "bit": 10,
                "description": "Slice 2 Prescaler shadow transfer status"
              },
              "S3SS": {
                "bit": 12,
                "description": "Slice 3 shadow transfer status"
              },
              "S3DSS": {
                "bit": 13,
                "description": "Slice 3 Dither shadow transfer status"
              },
              "S3PSS": {
                "bit": 14,
                "description": "Slice 3 Prescaler shadow transfer status"
              },
              "CC80ST1": {
                "bit": 16,
                "description": "Slice 0 compare channel 1 status bit"
              },
              "CC81ST1": {
                "bit": 17,
                "description": "Slice 1 compare channel 1 status bit"
              },
              "CC82ST1": {
                "bit": 18,
                "description": "Slice 2 compare channel 1 status bit"
              },
              "CC83ST1": {
                "bit": 19,
                "description": "Slice 3 compare channel 1 status bit"
              },
              "CC80ST2": {
                "bit": 20,
                "description": "Slice 0 compare channel 2 status bit"
              },
              "CC81ST2": {
                "bit": 21,
                "description": "Slice 1 compare channel 2 status bit"
              },
              "CC82ST2": {
                "bit": 22,
                "description": "Slice 2 compare channel 2 status bit"
              },
              "CC83ST2": {
                "bit": 23,
                "description": "Slice 3 compare channel 2 status bit"
              }
            },
            "GPCHK": {
              "PASE": {
                "bit": 0,
                "description": "Parity Checker Automatic start/stop"
              },
              "PACS": {
                "bit": 1,
                "description": "Parity Checker Automatic start/stop selector",
                "width": 2
              },
              "PISEL": {
                "bit": 3,
                "description": "Driver Input signal selector",
                "width": 2
              },
              "PCDS": {
                "bit": 5,
                "description": "Parity Checker Delay Input Selector",
                "width": 2
              },
              "PCTS": {
                "bit": 7,
                "description": "Parity Checker type selector"
              },
              "PCST": {
                "bit": 15,
                "description": "Parity Checker XOR status"
              },
              "PCSEL0": {
                "bit": 16,
                "description": "Parity Checker Slice 0 output selection",
                "width": 4
              },
              "PCSEL1": {
                "bit": 20,
                "description": "Parity Checker Slice 1 output selection",
                "width": 4
              },
              "PCSEL2": {
                "bit": 24,
                "description": "Parity Checker Slice 2 output selection",
                "width": 4
              },
              "PCSEL3": {
                "bit": 28,
                "description": "Parity Checker Slice 3 output selection",
                "width": 4
              }
            },
            "ECRD": {
              "CAPV": {
                "bit": 0,
                "description": "Timer Capture Value",
                "width": 16
              },
              "FPCV": {
                "bit": 16,
                "description": "Prescaler Capture value",
                "width": 4
              },
              "SPTR": {
                "bit": 20,
                "description": "Slice pointer",
                "width": 2
              },
              "VPTR": {
                "bit": 22,
                "description": "Capture register pointer",
                "width": 2
              },
              "FFL": {
                "bit": 24,
                "description": "Full Flag"
              }
            },
            "MIDR": {
              "MODR": {
                "bit": 0,
                "description": "Module Revision",
                "width": 8
              },
              "MODT": {
                "bit": 8,
                "description": "Module Type",
                "width": 8
              },
              "MODN": {
                "bit": 16,
                "description": "Module Number",
                "width": 16
              }
            }
          }
        },
        "PWM": {
          "instances": [
            {
              "name": "HRPWM0",
              "base": "0x40020900",
              "irq": 72
            },
            {
              "name": "HRPWM0_CSG0",
              "base": "0x40020A00"
            },
            {
              "name": "HRPWM0_CSG1",
              "base": "0x40020B00"
            },
            {
              "name": "HRPWM0_CSG2",
              "base": "0x40020C00"
            },
            {
              "name": "HRPWM0_HRC0",
              "base": "0x40021300"
            },
            {
              "name": "HRPWM0_HRC1",
              "base": "0x40021400"
            },
            {
              "name": "HRPWM0_HRC2",
              "base": "0x40021500"
            },
            {
              "name": "HRPWM0_HRC3",
              "base": "0x40021600"
            }
          ],
          "registers": {
            "HRBSC": {
              "offset": "0x00",
              "size": 32,
              "description": "Bias and suspend configuration"
            },
            "MIDR": {
              "offset": "0x08",
              "size": 32,
              "description": "Module identification register"
            },
            "GLBANA": {
              "offset": "0x14",
              "size": 32,
              "description": "Global Analog Configuration"
            },
            "CSGCFG": {
              "offset": "0x20",
              "size": 32,
              "description": "Global CSG configuration"
            },
            "CSGSETG": {
              "offset": "0x24",
              "size": 32,
              "description": "Global CSG run bit set"
            },
            "CSGCLRG": {
              "offset": "0x28",
              "size": 32,
              "description": "Global CSG run bit clear"
            },
            "CSGSTATG": {
              "offset": "0x2C",
              "size": 32,
              "description": "Global CSG run bit status"
            },
            "CSGFCG": {
              "offset": "0x30",
              "size": 32,
              "description": "Global CSG slope/prescaler control"
            },
            "CSGFSG": {
              "offset": "0x34",
              "size": 32,
              "description": "Global CSG slope/prescaler status"
            },
            "CSGTRG": {
              "offset": "0x38",
              "size": 32,
              "description": "Global CSG shadow/switch trigger"
            },
            "CSGTRC": {
              "offset": "0x3C",
              "size": 32,
              "description": "Global CSG shadow trigger clear"
            },
            "CSGTRSG": {
              "offset": "0x40",
              "size": 32,
              "description": "Global CSG shadow/switch status"
            },
            "HRCCFG": {
              "offset": "0x60",
              "size": 32,
              "description": "Global HRC configuration"
            },
            "HRCSTRG": {
              "offset": "0x64",
              "size": 32,
              "description": "Global HRC shadow trigger set"
            },
            "HRCCTRG": {
              "offset": "0x68",
              "size": 32,
              "description": "Global HRC shadow trigger clear"
            },
            "HRCSTSG": {
              "offset": "0x6C",
              "size": 32,
              "description": "Global HRC shadow transfer status"
            },
            "HRGHRS": {
              "offset": "0x70",
              "size": 32,
              "description": "High Resolution Generation Status"
            }
          },
          "bits": {
            "HRBSC": {
              "SUSCFG": {
                "bit": 0,
                "description": "Suspend configuration",
                "width": 3
              },
              "HRBE": {
                "bit": 8,
                "description": "HRPWM bias enable"
              }
            },
            "MIDR": {
              "MODR": {
                "bit": 0,
                "description": "Module Revision",
                "width": 8
              },
              "MODT": {
                "bit": 8,
                "description": "Module Type",
                "width": 8
              },
              "MODN": {
                "bit": 16,
                "description": "Module Number",
                "width": 16
              }
            },
            "GLBANA": {
              "SLDLY": {
                "bit": 0,
                "description": "Delay of lock detection",
                "width": 2
              },
              "FUP": {
                "bit": 2,
                "description": "Force chargepump up"
              },
              "FDN": {
                "bit": 3,
                "description": "Force chargepump down"
              },
              "SLCP": {
                "bit": 6,
                "description": "HRCs chargepump current selection",
                "width": 3
              },
              "SLIBLDO": {
                "bit": 9,
                "description": "HRCs LDO bias current",
                "width": 2
              },
              "SLIBLF": {
                "bit": 11,
                "description": "HRCs loop filter bias current",
                "width": 2
              },
              "SLVREF": {
                "bit": 13,
                "description": "Reference voltage for chargepump and loop filter",
                "width": 3
              },
              "TRIBIAS": {
                "bit": 16,
                "description": "Bias trimming",
                "width": 2
              },
              "GHREN": {
                "bit": 18,
                "description": "Force chargepump down"
              }
            },
            "CSGCFG": {
              "C0PM": {
                "bit": 0,
                "description": "CSG0 Power Mode",
                "width": 2
              },
              "C1PM": {
                "bit": 2,
                "description": "CSG1 Power Mode",
                "width": 2
              },
              "C2PM": {
                "bit": 4,
                "description": "CSG2 Power Mode",
                "width": 2
              },
              "C0CD": {
                "bit": 16,
                "description": "CSG0 Clock disable"
              },
              "C1CD": {
                "bit": 17,
                "description": "CSG1 Clock disable"
              },
              "C2CD": {
                "bit": 18,
                "description": "CSG2 Clock disable"
              }
            },
            "CSGSETG": {
              "SD0R": {
                "bit": 0,
                "description": "DAC0 run bit set"
              },
              "SC0R": {
                "bit": 1,
                "description": "CMP0 run bit set"
              },
              "SC0P": {
                "bit": 2,
                "description": "CMP0 passive level set"
              },
              "SD1R": {
                "bit": 4,
                "description": "DAC1 run bit set"
              },
              "SC1R": {
                "bit": 5,
                "description": "CMP1 run bit set"
              },
              "SC1P": {
                "bit": 6,
                "description": "CMP1 passive level set"
              },
              "SD2R": {
                "bit": 8,
                "description": "DAC2 run bit set"
              },
              "SC2R": {
                "bit": 9,
                "description": "CMP2 run bit set"
              },
              "SC2P": {
                "bit": 10,
                "description": "CMP2 passive level set"
              }
            },
            "CSGCLRG": {
              "CD0R": {
                "bit": 0,
                "description": "DAC0 run bit clear"
              },
              "CC0R": {
                "bit": 1,
                "description": "CMP0 run bit clear"
              },
              "CC0P": {
                "bit": 2,
                "description": "CMP0 passive level clear"
              },
              "CD1R": {
                "bit": 4,
                "description": "DAC1 run bit clear"
              },
              "CC1R": {
                "bit": 5,
                "description": "CMP1 run bit clear"
              },
              "CC1P": {
                "bit": 6,
                "description": "CMP1 passive level clear"
              },
              "CD2R": {
                "bit": 8,
                "description": "DAC2 run bit clear"
              },
              "CC2R": {
                "bit": 9,
                "description": "CMP2 run bit clear"
              },
              "CC2P": {
                "bit": 10,
                "description": "CMP2 passive level clear"
              }
            },
            "CSGSTATG": {
              "D0RB": {
                "bit": 0,
                "description": "DAC0 run bit status"
              },
              "C0RB": {
                "bit": 1,
                "description": "CMP0 run bit status"
              },
              "PSLS0": {
                "bit": 2,
                "description": "CMP0 output passive status"
              },
              "D1RB": {
                "bit": 4,
                "description": "DAC1 run bit status"
              },
              "C1RB": {
                "bit": 5,
                "description": "CMP1 run bit status"
              },
              "PSLS1": {
                "bit": 6,
                "description": "CMP1 output passive status"
              },
              "D2RB": {
                "bit": 8,
                "description": "DAC2 run bit status"
              },
              "C2RB": {
                "bit": 9,
                "description": "CMP2 run bit status"
              },
              "PSLS2": {
                "bit": 10,
                "description": "CMP2 output passive status"
              }
            },
            "CSGFCG": {
              "S0STR": {
                "bit": 0,
                "description": "Slope 0 start"
              },
              "S0STP": {
                "bit": 1,
                "description": "Slope 0 stop"
              },
              "PS0STR": {
                "bit": 2,
                "description": "Prescaler 0 start"
              },
              "PS0STP": {
                "bit": 3,
                "description": "Prescaler 0 stop"
              },
              "PS0CLR": {
                "bit": 4,
                "description": "Prescaler 0 clear"
              },
              "S1STR": {
                "bit": 8,
                "description": "Slope 1 start"
              },
              "S1STP": {
                "bit": 9,
                "description": "Slope 1 stop"
              },
              "PS1STR": {
                "bit": 10,
                "description": "Prescaler 1 start"
              },
              "PS1STP": {
                "bit": 11,
                "description": "Prescaler 1 stop"
              },
              "PS1CLR": {
                "bit": 12,
                "description": "Prescaler 1 clear"
              },
              "S2STR": {
                "bit": 16,
                "description": "Slope 2 start"
              },
              "S2STP": {
                "bit": 17,
                "description": "Slope 2 stop"
              },
              "PS2STR": {
                "bit": 18,
                "description": "Prescaler 2 start"
              },
              "PS2STP": {
                "bit": 19,
                "description": "Prescaler 2 stop"
              },
              "PS2CLR": {
                "bit": 20,
                "description": "Prescaler 2 clear"
              }
            },
            "CSGFSG": {
              "S0RB": {
                "bit": 0,
                "description": "DAC0 slope generation status"
              },
              "P0RB": {
                "bit": 1,
                "description": "CSG0 prescaler status"
              },
              "S1RB": {
                "bit": 8,
                "description": "DAC1 slope generation status"
              },
              "P1RB": {
                "bit": 9,
                "description": "CSG1 prescaler status"
              },
              "S2RB": {
                "bit": 16,
                "description": "DAC2 slope generation status"
              },
              "P2RB": {
                "bit": 17,
                "description": "CSG2 prescaler status"
              }
            },
            "CSGTRG": {
              "D0SES": {
                "bit": 0,
                "description": "DAC0 shadow transfer enable set"
              },
              "D0SVS": {
                "bit": 1,
                "description": "CMP0 inverting input switch request"
              },
              "D1SES": {
                "bit": 4,
                "description": "DAC1 shadow transfer enable set"
              },
              "D1SVS": {
                "bit": 5,
                "description": "CMP1 inverting input switch request"
              },
              "D2SES": {
                "bit": 8,
                "description": "DAC2 shadow transfer enable set"
              },
              "D2SVS": {
                "bit": 9,
                "description": "CMP2 inverting input switch request"
              }
            },
            "CSGTRC": {
              "D0SEC": {
                "bit": 0,
                "description": "DAC0 shadow transfer enable clear"
              },
              "D1SEC": {
                "bit": 4,
                "description": "DAC1 shadow transfer enable clear"
              },
              "D2SEC": {
                "bit": 8,
                "description": "DAC2 shadow transfer enable clear"
              }
            },
            "CSGTRSG": {
              "D0STE": {
                "bit": 0,
                "description": "DAC0 shadow transfer enable"
              },
              "SW0ST": {
                "bit": 1,
                "description": "CMP0 inverting input connection status"
              },
              "D1STE": {
                "bit": 4,
                "description": "DAC1 shadow transfer enable"
              },
              "SW1ST": {
                "bit": 5,
                "description": "CMP1 inverting input connection status"
              },
              "D2STE": {
                "bit": 8,
                "description": "DAC2 shadow transfer enable"
              },
              "SW2ST": {
                "bit": 9,
                "description": "CMP2 inverting input connection status"
              }
            },
            "HRCCFG": {
              "HRCPM": {
                "bit": 0,
                "description": "High resolution channels power mode"
              },
              "HRC0E": {
                "bit": 4,
                "description": "HRC0 high resolution enable"
              },
              "HRC1E": {
                "bit": 5,
                "description": "HRC1 high resolution channel enable"
              },
              "HRC2E": {
                "bit": 6,
                "description": "HRC2 high resolution channel enable"
              },
              "HRC3E": {
                "bit": 7,
                "description": "HRC3 high resolution channel enable"
              },
              "CLKC": {
                "bit": 16,
                "description": "Clock information control",
                "width": 3
              },
              "LRC0E": {
                "bit": 20,
                "description": "HRC0 low resolution channel enable"
              },
              "LRC1E": {
                "bit": 21,
                "description": "HRC1 low resolution channel enable"
              },
              "LRC2E": {
                "bit": 22,
                "description": "HRC2 low resolution channel enable"
              },
              "LRC3E": {
                "bit": 23,
                "description": "HRC3 low resolution channel enable"
              }
            },
            "HRCSTRG": {
              "H0ES": {
                "bit": 0,
                "description": "HRC0 high resolution values shadow transfer Enable Set"
              },
              "H0DES": {
                "bit": 1,
                "description": "HRC0 dead time value shadow transfer enable set"
              },
              "H1ES": {
                "bit": 4,
                "description": "HRC1 high resolution values shadow transfer Enable Set"
              },
              "H1DES": {
                "bit": 5,
                "description": "HRC0 dead time value shadow transfer enable set"
              },
              "H2ES": {
                "bit": 8,
                "description": "HRC2 high resolution values shadow transfer Enable Set"
              },
              "H2DES": {
                "bit": 9,
                "description": "HRC0 dead time value shadow transfer enable set"
              },
              "H3ES": {
                "bit": 12,
                "description": "HRC3 high resolution values shadow transfer Enable Set"
              },
              "H3DES": {
                "bit": 13,
                "description": "HRC0 dead time value shadow transfer enable set"
              }
            },
            "HRCCTRG": {
              "H0EC": {
                "bit": 0,
                "description": "HRC0 high resolution values shadow transfer Enable Clear"
              },
              "H0DEC": {
                "bit": 1,
                "description": "HRC0 dead time value shadow transfer Enable Clear"
              },
              "H1EC": {
                "bit": 4,
                "description": "HRC1 high resolution values shadow transfer Enable Clear"
              },
              "H1DEC": {
                "bit": 5,
                "description": "HRC1 dead time value shadow transfer Enable Clear"
              },
              "H2CEC": {
                "bit": 8,
                "description": "HRC2 high resolution values shadow transfer Enable Clear"
              },
              "H2DEC": {
                "bit": 9,
                "description": "HRC2 dead time value shadow transfer Enable Clear"
              },
              "H3EC": {
                "bit": 12,
                "description": "HRC3 high resolution values shadow transfer Enable Clear"
              },
              "H3DEC": {
                "bit": 13,
                "description": "HRC3 dead time value shadow transfer Enable Clear"
              }
            },
            "HRCSTSG": {
              "H0STE": {
                "bit": 0,
                "description": "HRC0 high resolution values shadow transfer status"
              },
              "H0DSTE": {
                "bit": 1,
                "description": "HRC0 dead time value shadow transfer status"
              },
              "H1STE": {
                "bit": 4,
                "description": "HRC1 high resolution values shadow transfer status"
              },
              "H1DSTE": {
                "bit": 5,
                "description": "HRC1 dead time value shadow transfer status"
              },
              "H2STE": {
                "bit": 8,
                "description": "HRC2 high resolution values shadow transfer status"
              },
              "H2DSTE": {
                "bit": 9,
                "description": "HRC2 dead time value shadow transfer status"
              },
              "H3STE": {
                "bit": 12,
                "description": "HRC3 high resolution values shadow transfer status"
              },
              "H3DSTE": {
                "bit": 13,
                "description": "HRC3 dead time value shadow transfer status"
              }
            },
            "HRGHRS": {
              "HRGR": {
                "bit": 0,
                "description": "High Resolution Generation Ready"
              }
            }
          }
        },
        "POSIF0": {
          "instances": [
            {
              "name": "POSIF0",
              "base": "0x40028000",
              "irq": 68
            }
          ],
          "registers": {
            "PCONF": {
              "offset": "0x00",
              "size": 32,
              "description": "Service Request Processing configuration"
            },
            "PSUS": {
              "offset": "0x04",
              "size": 32,
              "description": "Service Request Processing Suspend Config"
            },
            "PRUNS": {
              "offset": "0x08",
              "size": 32,
              "description": "Service Request Processing Run Bit Set"
            },
            "PRUNC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Service Request Processing Run Bit Clear"
            },
            "PRUN": {
              "offset": "0x10",
              "size": 32,
              "description": "Service Request Processing Run Bit Status"
            },
            "MIDR": {
              "offset": "0x20",
              "size": 32,
              "description": "Module Identification register"
            },
            "HALP": {
              "offset": "0x30",
              "size": 32,
              "description": "Hall Sensor Patterns"
            },
            "HALPS": {
              "offset": "0x34",
              "size": 32,
              "description": "Hall Sensor Shadow Patterns"
            },
            "MCM": {
              "offset": "0x40",
              "size": 32,
              "description": "Multi-Channel Pattern"
            },
            "MCSM": {
              "offset": "0x44",
              "size": 32,
              "description": "Multi-Channel Shadow Pattern"
            },
            "MCMS": {
              "offset": "0x48",
              "size": 32,
              "description": "Multi-Channel Pattern Control set"
            },
            "MCMC": {
              "offset": "0x4C",
              "size": 32,
              "description": "Multi-Channel Pattern Control clear"
            },
            "MCMF": {
              "offset": "0x50",
              "size": 32,
              "description": "Multi-Channel Pattern Control flag"
            },
            "QDC": {
              "offset": "0x60",
              "size": 32,
              "description": "Quadrature Decoder Control"
            },
            "PFLG": {
              "offset": "0x70",
              "size": 32,
              "description": "Service Request Processing Interrupt Flags"
            },
            "PFLGE": {
              "offset": "0x74",
              "size": 32,
              "description": "Service Request Processing Interrupt Enable"
            },
            "SPFLG": {
              "offset": "0x78",
              "size": 32,
              "description": "Service Request Processing Interrupt Set"
            },
            "RPFLG": {
              "offset": "0x7C",
              "size": 32,
              "description": "Service Request Processing Interrupt Clear"
            },
            "PDBG": {
              "offset": "0x100",
              "size": 32,
              "description": "POSIF Debug register"
            }
          },
          "bits": {
            "PCONF": {
              "FSEL": {
                "bit": 0,
                "description": "Function Selector",
                "width": 2
              },
              "QDCM": {
                "bit": 2,
                "description": "Position Decoder Mode selection"
              },
              "HIDG": {
                "bit": 4,
                "description": "Idle generation enable"
              },
              "MCUE": {
                "bit": 5,
                "description": "Multi-Channel Pattern SW update enable"
              },
              "INSEL0": {
                "bit": 8,
                "description": "PhaseA/Hal input 1 selector",
                "width": 2
              },
              "INSEL1": {
                "bit": 10,
                "description": "PhaseB/Hall input 2 selector",
                "width": 2
              },
              "INSEL2": {
                "bit": 12,
                "description": "Index/Hall input 3 selector",
                "width": 2
              },
              "DSEL": {
                "bit": 16,
                "description": "Delay Pin selector"
              },
              "SPES": {
                "bit": 17,
                "description": "Edge selector for the sampling trigger"
              },
              "MSETS": {
                "bit": 18,
                "description": "Pattern update signal select",
                "width": 3
              },
              "MSES": {
                "bit": 21,
                "description": "Multi-Channel pattern update trigger edge"
              },
              "MSYNS": {
                "bit": 22,
                "description": "PWM synchronization signal selector",
                "width": 2
              },
              "EWIS": {
                "bit": 24,
                "description": "Wrong Hall Event selection",
                "width": 2
              },
              "EWIE": {
                "bit": 26,
                "description": "External Wrong Hall Event enable"
              },
              "EWIL": {
                "bit": 27,
                "description": "External Wrong Hall Event active level"
              },
              "LPC": {
                "bit": 28,
                "description": "Low Pass Filters Configuration",
                "width": 3
              }
            },
            "PSUS": {
              "QSUS": {
                "bit": 0,
                "description": "Quadrature Mode Suspend Config",
                "width": 2
              },
              "MSUS": {
                "bit": 2,
                "description": "Multi-Channel Mode Suspend Config",
                "width": 2
              }
            },
            "PRUNS": {
              "SRB": {
                "bit": 0,
                "description": "Set Run bit"
              }
            },
            "PRUNC": {
              "CRB": {
                "bit": 0,
                "description": "Clear Run bit"
              },
              "CSM": {
                "bit": 1,
                "description": "Clear Current internal status"
              }
            },
            "PRUN": {
              "RB": {
                "bit": 0,
                "description": "Run Bit"
              }
            },
            "MIDR": {
              "MODR": {
                "bit": 0,
                "description": "Module Revision",
                "width": 8
              },
              "MODT": {
                "bit": 8,
                "description": "Module Type",
                "width": 8
              },
              "MODN": {
                "bit": 16,
                "description": "Module Number",
                "width": 16
              }
            },
            "HALP": {
              "HCP": {
                "bit": 0,
                "description": "Hall Current Pattern",
                "width": 3
              },
              "HEP": {
                "bit": 3,
                "description": "Hall Expected Pattern",
                "width": 3
              }
            },
            "HALPS": {
              "HCPS": {
                "bit": 0,
                "description": "Shadow Hall Current Pattern",
                "width": 3
              },
              "HEPS": {
                "bit": 3,
                "description": "Shadow Hall expected Pattern",
                "width": 3
              }
            },
            "MCM": {
              "MCMP": {
                "bit": 0,
                "description": "Multi-Channel Pattern",
                "width": 16
              }
            },
            "MCSM": {
              "MCMPS": {
                "bit": 0,
                "description": "Shadow Multi-Channel Pattern",
                "width": 16
              }
            },
            "MCMS": {
              "MNPS": {
                "bit": 0,
                "description": "Multi-Channel Pattern Update Enable Set"
              },
              "STHR": {
                "bit": 1,
                "description": "Hall Pattern Shadow Transfer Request"
              },
              "STMR": {
                "bit": 2,
                "description": "Multi-Channel Shadow Transfer Request"
              }
            },
            "MCMC": {
              "MNPC": {
                "bit": 0,
                "description": "Multi-Channel Pattern Update Enable Clear"
              },
              "MPC": {
                "bit": 1,
                "description": "Multi-Channel Pattern clear"
              }
            },
            "MCMF": {
              "MSS": {
                "bit": 0,
                "description": "Multi-Channel Pattern update status"
              }
            },
            "QDC": {
              "PALS": {
                "bit": 0,
                "description": "Phase A Level selector"
              },
              "PBLS": {
                "bit": 1,
                "description": "Phase B Level selector"
              },
              "PHS": {
                "bit": 2,
                "description": "Phase signals swap"
              },
              "ICM": {
                "bit": 4,
                "description": "Index Marker generations control",
                "width": 2
              },
              "DVAL": {
                "bit": 8,
                "description": "Current rotation direction"
              }
            },
            "PFLG": {
              "CHES": {
                "bit": 0,
                "description": "Correct Hall Event Status"
              },
              "WHES": {
                "bit": 1,
                "description": "Wrong Hall Event Status"
              },
              "HIES": {
                "bit": 2,
                "description": "Hall Inputs Update Status"
              },
              "MSTS": {
                "bit": 4,
                "description": "Multi-Channel pattern shadow transfer status"
              },
              "INDXS": {
                "bit": 8,
                "description": "Quadrature Index Status"
              },
              "ERRS": {
                "bit": 9,
                "description": "Quadrature Phase Error Status"
              },
              "CNTS": {
                "bit": 10,
                "description": "Quadrature CLK Status"
              },
              "DIRS": {
                "bit": 11,
                "description": "Quadrature Direction Change"
              },
              "PCLKS": {
                "bit": 12,
                "description": "Quadrature Period Clk Status"
              }
            },
            "PFLGE": {
              "ECHE": {
                "bit": 0,
                "description": "Correct Hall Event Enable"
              },
              "EWHE": {
                "bit": 1,
                "description": "Wrong Hall Event Enable"
              },
              "EHIE": {
                "bit": 2,
                "description": "Hall Input Update Enable"
              },
              "EMST": {
                "bit": 4,
                "description": "Multi-Channel pattern shadow transfer enable"
              },
              "EINDX": {
                "bit": 8,
                "description": "Quadrature Index Event Enable"
              },
              "EERR": {
                "bit": 9,
                "description": "Quadrature Phase Error Enable"
              },
              "ECNT": {
                "bit": 10,
                "description": "Quadrature CLK interrupt Enable"
              },
              "EDIR": {
                "bit": 11,
                "description": "Quadrature direction change interrupt Enable"
              },
              "EPCLK": {
                "bit": 12,
                "description": "Quadrature Period CLK interrupt Enable"
              },
              "CHESEL": {
                "bit": 16,
                "description": "Correct Hall Event Service Request Selector"
              },
              "WHESEL": {
                "bit": 17,
                "description": "Wrong Hall Event Service Request Selector"
              },
              "HIESEL": {
                "bit": 18,
                "description": "Hall Inputs Update Event Service Request Selector"
              },
              "MSTSEL": {
                "bit": 20,
                "description": "Multi-Channel pattern Update Event Service Request Selector"
              },
              "INDSEL": {
                "bit": 24,
                "description": "Quadrature Index Event Service Request Selector"
              },
              "ERRSEL": {
                "bit": 25,
                "description": "Quadrature Phase Error Event Service Request Selector"
              },
              "CNTSEL": {
                "bit": 26,
                "description": "Quadrature Clock Event Service Request Selector"
              },
              "DIRSEL": {
                "bit": 27,
                "description": "Quadrature Direction Update Event Service Request Selector"
              },
              "PCLSEL": {
                "bit": 28,
                "description": "Quadrature Period clock Event Service Request Selector"
              }
            },
            "SPFLG": {
              "SCHE": {
                "bit": 0,
                "description": "Correct Hall Event flag set"
              },
              "SWHE": {
                "bit": 1,
                "description": "Wrong Hall Event flag set"
              },
              "SHIE": {
                "bit": 2,
                "description": "Hall Inputs Update Event flag set"
              },
              "SMST": {
                "bit": 4,
                "description": "Multi-Channel Pattern shadow transfer flag set"
              },
              "SINDX": {
                "bit": 8,
                "description": "Quadrature Index flag set"
              },
              "SERR": {
                "bit": 9,
                "description": "Quadrature Phase Error flag set"
              },
              "SCNT": {
                "bit": 10,
                "description": "Quadrature CLK flag set"
              },
              "SDIR": {
                "bit": 11,
                "description": "Quadrature Direction flag set"
              },
              "SPCLK": {
                "bit": 12,
                "description": "Quadrature period clock flag set"
              }
            },
            "RPFLG": {
              "RCHE": {
                "bit": 0,
                "description": "Correct Hall Event flag clear"
              },
              "RWHE": {
                "bit": 1,
                "description": "Wrong Hall Event flag clear"
              },
              "RHIE": {
                "bit": 2,
                "description": "Hall Inputs Update Event flag clear"
              },
              "RMST": {
                "bit": 4,
                "description": "Multi-Channel Pattern shadow transfer flag clear"
              },
              "RINDX": {
                "bit": 8,
                "description": "Quadrature Index flag clear"
              },
              "RERR": {
                "bit": 9,
                "description": "Quadrature Phase Error flag clear"
              },
              "RCNT": {
                "bit": 10,
                "description": "Quadrature CLK flag clear"
              },
              "RDIR": {
                "bit": 11,
                "description": "Quadrature Direction flag clear"
              },
              "RPCLK": {
                "bit": 12,
                "description": "Quadrature period clock flag clear"
              }
            },
            "PDBG": {
              "QCSV": {
                "bit": 0,
                "description": "Quadrature Decoder Current state",
                "width": 2
              },
              "QPSV": {
                "bit": 2,
                "description": "Quadrature Decoder Previous state",
                "width": 2
              },
              "IVAL": {
                "bit": 4,
                "description": "Current Index Value"
              },
              "HSP": {
                "bit": 5,
                "description": "Hall Current Sampled Pattern",
                "width": 3
              },
              "LPP0": {
                "bit": 8,
                "description": "Actual count of the Low Pass Filter for POSI0",
                "width": 6
              },
              "LPP1": {
                "bit": 16,
                "description": "Actual count of the Low Pass Filter for POSI1",
                "width": 6
              },
              "LPP2": {
                "bit": 22,
                "description": "Actual count of the Low Pass Filter for POSI2",
                "width": 6
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "PORT0",
              "base": "0x48028000"
            },
            {
              "name": "PORT1",
              "base": "0x48028100"
            },
            {
              "name": "PORT2",
              "base": "0x48028200"
            },
            {
              "name": "PORT3",
              "base": "0x48028300"
            },
            {
              "name": "PORT14",
              "base": "0x48028E00"
            }
          ],
          "registers": {
            "OUT": {
              "offset": "0x00",
              "size": 32,
              "description": "Port 0 Output Register"
            },
            "OMR": {
              "offset": "0x04",
              "size": 32,
              "description": "Port 0 Output Modification Register"
            },
            "IOCR0": {
              "offset": "0x10",
              "size": 32,
              "description": "Port 0 Input/Output Control Register 0"
            },
            "IOCR4": {
              "offset": "0x14",
              "size": 32,
              "description": "Port 0 Input/Output Control Register 4"
            },
            "IOCR8": {
              "offset": "0x18",
              "size": 32,
              "description": "Port 0 Input/Output Control Register 8"
            },
            "IN": {
              "offset": "0x24",
              "size": 32,
              "description": "Port 0 Input Register"
            },
            "PDR0": {
              "offset": "0x40",
              "size": 32,
              "description": "Port 0 Pad Driver Mode 0 Register"
            },
            "PDR1": {
              "offset": "0x44",
              "size": 32,
              "description": "Port 0 Pad Driver Mode 1 Register"
            },
            "PDISC": {
              "offset": "0x60",
              "size": 32,
              "description": "Port 0 Pin Function Decision Control Register"
            },
            "PPS": {
              "offset": "0x70",
              "size": 32,
              "description": "Port 0 Pin Power Save Register"
            },
            "HWSEL": {
              "offset": "0x74",
              "size": 32,
              "description": "Port 0 Pin Hardware Select Register"
            }
          },
          "bits": {
            "OUT": {
              "P0": {
                "bit": 0,
                "description": "Port n Output Bit 0"
              },
              "P1": {
                "bit": 1,
                "description": "Port n Output Bit 1"
              },
              "P2": {
                "bit": 2,
                "description": "Port n Output Bit 2"
              },
              "P3": {
                "bit": 3,
                "description": "Port n Output Bit 3"
              },
              "P4": {
                "bit": 4,
                "description": "Port n Output Bit 4"
              },
              "P5": {
                "bit": 5,
                "description": "Port n Output Bit 5"
              },
              "P6": {
                "bit": 6,
                "description": "Port n Output Bit 6"
              },
              "P7": {
                "bit": 7,
                "description": "Port n Output Bit 7"
              },
              "P8": {
                "bit": 8,
                "description": "Port n Output Bit 8"
              },
              "P9": {
                "bit": 9,
                "description": "Port n Output Bit 9"
              },
              "P10": {
                "bit": 10,
                "description": "Port n Output Bit 10"
              },
              "P11": {
                "bit": 11,
                "description": "Port n Output Bit 11"
              },
              "P12": {
                "bit": 12,
                "description": "Port n Output Bit 12"
              },
              "P13": {
                "bit": 13,
                "description": "Port n Output Bit 13"
              },
              "P14": {
                "bit": 14,
                "description": "Port n Output Bit 14"
              },
              "P15": {
                "bit": 15,
                "description": "Port n Output Bit 15"
              }
            },
            "OMR": {
              "PS0": {
                "bit": 0,
                "description": "Port n Set Bit 0"
              },
              "PS1": {
                "bit": 1,
                "description": "Port n Set Bit 1"
              },
              "PS2": {
                "bit": 2,
                "description": "Port n Set Bit 2"
              },
              "PS3": {
                "bit": 3,
                "description": "Port n Set Bit 3"
              },
              "PS4": {
                "bit": 4,
                "description": "Port n Set Bit 4"
              },
              "PS5": {
                "bit": 5,
                "description": "Port n Set Bit 5"
              },
              "PS6": {
                "bit": 6,
                "description": "Port n Set Bit 6"
              },
              "PS7": {
                "bit": 7,
                "description": "Port n Set Bit 7"
              },
              "PS8": {
                "bit": 8,
                "description": "Port n Set Bit 8"
              },
              "PS9": {
                "bit": 9,
                "description": "Port n Set Bit 9"
              },
              "PS10": {
                "bit": 10,
                "description": "Port n Set Bit 10"
              },
              "PS11": {
                "bit": 11,
                "description": "Port n Set Bit 11"
              },
              "PS12": {
                "bit": 12,
                "description": "Port n Set Bit 12"
              },
              "PS13": {
                "bit": 13,
                "description": "Port n Set Bit 13"
              },
              "PS14": {
                "bit": 14,
                "description": "Port n Set Bit 14"
              },
              "PS15": {
                "bit": 15,
                "description": "Port n Set Bit 15"
              },
              "PR0": {
                "bit": 16,
                "description": "Port n Reset Bit 0"
              },
              "PR1": {
                "bit": 17,
                "description": "Port n Reset Bit 1"
              },
              "PR2": {
                "bit": 18,
                "description": "Port n Reset Bit 2"
              },
              "PR3": {
                "bit": 19,
                "description": "Port n Reset Bit 3"
              },
              "PR4": {
                "bit": 20,
                "description": "Port n Reset Bit 4"
              },
              "PR5": {
                "bit": 21,
                "description": "Port n Reset Bit 5"
              },
              "PR6": {
                "bit": 22,
                "description": "Port n Reset Bit 6"
              },
              "PR7": {
                "bit": 23,
                "description": "Port n Reset Bit 7"
              },
              "PR8": {
                "bit": 24,
                "description": "Port n Reset Bit 8"
              },
              "PR9": {
                "bit": 25,
                "description": "Port n Reset Bit 9"
              },
              "PR10": {
                "bit": 26,
                "description": "Port n Reset Bit 10"
              },
              "PR11": {
                "bit": 27,
                "description": "Port n Reset Bit 11"
              },
              "PR12": {
                "bit": 28,
                "description": "Port n Reset Bit 12"
              },
              "PR13": {
                "bit": 29,
                "description": "Port n Reset Bit 13"
              },
              "PR14": {
                "bit": 30,
                "description": "Port n Reset Bit 14"
              },
              "PR15": {
                "bit": 31,
                "description": "Port n Reset Bit 15"
              }
            },
            "IOCR0": {
              "PC0": {
                "bit": 3,
                "description": "Port Control for Port n Pin 0 to 3",
                "width": 5
              },
              "PC1": {
                "bit": 11,
                "description": "Port Control for Port n Pin 0 to 3",
                "width": 5
              },
              "PC2": {
                "bit": 19,
                "description": "Port Control for Port n Pin 0 to 3",
                "width": 5
              },
              "PC3": {
                "bit": 27,
                "description": "Port Control for Port n Pin 0 to 3",
                "width": 5
              }
            },
            "IOCR4": {
              "PC4": {
                "bit": 3,
                "description": "Port Control for Port n Pin 4 to 7",
                "width": 5
              },
              "PC5": {
                "bit": 11,
                "description": "Port Control for Port n Pin 4 to 7",
                "width": 5
              },
              "PC6": {
                "bit": 19,
                "description": "Port Control for Port n Pin 4 to 7",
                "width": 5
              },
              "PC7": {
                "bit": 27,
                "description": "Port Control for Port n Pin 4 to 7",
                "width": 5
              }
            },
            "IOCR8": {
              "PC8": {
                "bit": 3,
                "description": "Port Control for Port n Pin 8 to 11",
                "width": 5
              },
              "PC9": {
                "bit": 11,
                "description": "Port Control for Port n Pin 8 to 11",
                "width": 5
              },
              "PC10": {
                "bit": 19,
                "description": "Port Control for Port n Pin 8 to 11",
                "width": 5
              },
              "PC11": {
                "bit": 27,
                "description": "Port Control for Port n Pin 8 to 11",
                "width": 5
              }
            },
            "IN": {
              "P0": {
                "bit": 0,
                "description": "Port n Input Bit 0"
              },
              "P1": {
                "bit": 1,
                "description": "Port n Input Bit 1"
              },
              "P2": {
                "bit": 2,
                "description": "Port n Input Bit 2"
              },
              "P3": {
                "bit": 3,
                "description": "Port n Input Bit 3"
              },
              "P4": {
                "bit": 4,
                "description": "Port n Input Bit 4"
              },
              "P5": {
                "bit": 5,
                "description": "Port n Input Bit 5"
              },
              "P6": {
                "bit": 6,
                "description": "Port n Input Bit 6"
              },
              "P7": {
                "bit": 7,
                "description": "Port n Input Bit 7"
              },
              "P8": {
                "bit": 8,
                "description": "Port n Input Bit 8"
              },
              "P9": {
                "bit": 9,
                "description": "Port n Input Bit 9"
              },
              "P10": {
                "bit": 10,
                "description": "Port n Input Bit 10"
              },
              "P11": {
                "bit": 11,
                "description": "Port n Input Bit 11"
              },
              "P12": {
                "bit": 12,
                "description": "Port n Input Bit 12"
              },
              "P13": {
                "bit": 13,
                "description": "Port n Input Bit 13"
              },
              "P14": {
                "bit": 14,
                "description": "Port n Input Bit 14"
              },
              "P15": {
                "bit": 15,
                "description": "Port n Input Bit 15"
              }
            },
            "PDR0": {
              "PD0": {
                "bit": 0,
                "description": "Pad Driver Mode for Pn.0",
                "width": 3
              },
              "PD1": {
                "bit": 4,
                "description": "Pad Driver Mode for Pn.1",
                "width": 3
              },
              "PD2": {
                "bit": 8,
                "description": "Pad Driver Mode for Pn.2",
                "width": 3
              },
              "PD3": {
                "bit": 12,
                "description": "Pad Driver Mode for Pn.3",
                "width": 3
              },
              "PD4": {
                "bit": 16,
                "description": "Pad Driver Mode for Pn.4",
                "width": 3
              },
              "PD5": {
                "bit": 20,
                "description": "Pad Driver Mode for Pn.5",
                "width": 3
              },
              "PD6": {
                "bit": 24,
                "description": "Pad Driver Mode for Pn.6",
                "width": 3
              },
              "PD7": {
                "bit": 28,
                "description": "Pad Driver Mode for Pn.7",
                "width": 3
              }
            },
            "PDR1": {
              "PD8": {
                "bit": 0,
                "description": "Pad Driver Mode for Pn.8",
                "width": 3
              },
              "PD9": {
                "bit": 4,
                "description": "Pad Driver Mode for Pn.9",
                "width": 3
              },
              "PD10": {
                "bit": 8,
                "description": "Pad Driver Mode for Pn.10",
                "width": 3
              },
              "PD11": {
                "bit": 12,
                "description": "Pad Driver Mode for Pn.11",
                "width": 3
              },
              "PD12": {
                "bit": 16,
                "description": "Pad Driver Mode for Pn.12",
                "width": 3
              },
              "PD13": {
                "bit": 20,
                "description": "Pad Driver Mode for Pn.13",
                "width": 3
              },
              "PD14": {
                "bit": 24,
                "description": "Pad Driver Mode for Pn.14",
                "width": 3
              },
              "PD15": {
                "bit": 28,
                "description": "Pad Driver Mode for Pn.15",
                "width": 3
              }
            },
            "PDISC": {
              "PDIS0": {
                "bit": 0,
                "description": "Pad Disable for Port n Pin 0"
              },
              "PDIS1": {
                "bit": 1,
                "description": "Pad Disable for Port n Pin 1"
              },
              "PDIS2": {
                "bit": 2,
                "description": "Pad Disable for Port n Pin 2"
              },
              "PDIS3": {
                "bit": 3,
                "description": "Pad Disable for Port n Pin 3"
              },
              "PDIS4": {
                "bit": 4,
                "description": "Pad Disable for Port n Pin 4"
              },
              "PDIS5": {
                "bit": 5,
                "description": "Pad Disable for Port n Pin 5"
              },
              "PDIS6": {
                "bit": 6,
                "description": "Pad Disable for Port n Pin 6"
              },
              "PDIS7": {
                "bit": 7,
                "description": "Pad Disable for Port n Pin 7"
              },
              "PDIS8": {
                "bit": 8,
                "description": "Pad Disable for Port n Pin 8"
              },
              "PDIS9": {
                "bit": 9,
                "description": "Pad Disable for Port n Pin 9"
              },
              "PDIS10": {
                "bit": 10,
                "description": "Pad Disable for Port n Pin 10"
              },
              "PDIS11": {
                "bit": 11,
                "description": "Pad Disable for Port n Pin 11"
              },
              "PDIS12": {
                "bit": 12,
                "description": "Pad Disable for Port n Pin 12"
              },
              "PDIS13": {
                "bit": 13,
                "description": "Pad Disable for Port n Pin 13"
              },
              "PDIS14": {
                "bit": 14,
                "description": "Pad Disable for Port n Pin 14"
              },
              "PDIS15": {
                "bit": 15,
                "description": "Pad Disable for Port n Pin 15"
              }
            },
            "PPS": {
              "PPS0": {
                "bit": 0,
                "description": "Port n Pin Power Save Bit 0"
              },
              "PPS1": {
                "bit": 1,
                "description": "Port n Pin Power Save Bit 1"
              },
              "PPS2": {
                "bit": 2,
                "description": "Port n Pin Power Save Bit 2"
              },
              "PPS3": {
                "bit": 3,
                "description": "Port n Pin Power Save Bit 3"
              },
              "PPS4": {
                "bit": 4,
                "description": "Port n Pin Power Save Bit 4"
              },
              "PPS5": {
                "bit": 5,
                "description": "Port n Pin Power Save Bit 5"
              },
              "PPS6": {
                "bit": 6,
                "description": "Port n Pin Power Save Bit 6"
              },
              "PPS7": {
                "bit": 7,
                "description": "Port n Pin Power Save Bit 7"
              },
              "PPS8": {
                "bit": 8,
                "description": "Port n Pin Power Save Bit 8"
              },
              "PPS9": {
                "bit": 9,
                "description": "Port n Pin Power Save Bit 9"
              },
              "PPS10": {
                "bit": 10,
                "description": "Port n Pin Power Save Bit 10"
              },
              "PPS11": {
                "bit": 11,
                "description": "Port n Pin Power Save Bit 11"
              },
              "PPS12": {
                "bit": 12,
                "description": "Port n Pin Power Save Bit 12"
              },
              "PPS13": {
                "bit": 13,
                "description": "Port n Pin Power Save Bit 13"
              },
              "PPS14": {
                "bit": 14,
                "description": "Port n Pin Power Save Bit 14"
              },
              "PPS15": {
                "bit": 15,
                "description": "Port n Pin Power Save Bit 15"
              }
            },
            "HWSEL": {
              "HW0": {
                "bit": 0,
                "description": "Port n Pin Hardware Select Bit 0",
                "width": 2
              },
              "HW1": {
                "bit": 2,
                "description": "Port n Pin Hardware Select Bit 1",
                "width": 2
              },
              "HW2": {
                "bit": 4,
                "description": "Port n Pin Hardware Select Bit 2",
                "width": 2
              },
              "HW3": {
                "bit": 6,
                "description": "Port n Pin Hardware Select Bit 3",
                "width": 2
              },
              "HW4": {
                "bit": 8,
                "description": "Port n Pin Hardware Select Bit 4",
                "width": 2
              },
              "HW5": {
                "bit": 10,
                "description": "Port n Pin Hardware Select Bit 5",
                "width": 2
              },
              "HW6": {
                "bit": 12,
                "description": "Port n Pin Hardware Select Bit 6",
                "width": 2
              },
              "HW7": {
                "bit": 14,
                "description": "Port n Pin Hardware Select Bit 7",
                "width": 2
              },
              "HW8": {
                "bit": 16,
                "description": "Port n Pin Hardware Select Bit 8",
                "width": 2
              },
              "HW9": {
                "bit": 18,
                "description": "Port n Pin Hardware Select Bit 9",
                "width": 2
              },
              "HW10": {
                "bit": 20,
                "description": "Port n Pin Hardware Select Bit 10",
                "width": 2
              },
              "HW11": {
                "bit": 22,
                "description": "Port n Pin Hardware Select Bit 11",
                "width": 2
              },
              "HW12": {
                "bit": 24,
                "description": "Port n Pin Hardware Select Bit 12",
                "width": 2
              },
              "HW13": {
                "bit": 26,
                "description": "Port n Pin Hardware Select Bit 13",
                "width": 2
              },
              "HW14": {
                "bit": 28,
                "description": "Port n Pin Hardware Select Bit 14",
                "width": 2
              },
              "HW15": {
                "bit": 30,
                "description": "Port n Pin Hardware Select Bit 15",
                "width": 2
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 124,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "SCU_0_IRQHandler"
          },
          {
            "number": 17,
            "name": "ERU0_0_IRQHandler"
          },
          {
            "number": 18,
            "name": "ERU0_1_IRQHandler"
          },
          {
            "number": 19,
            "name": "ERU0_2_IRQHandler"
          },
          {
            "number": 20,
            "name": "ERU0_3_IRQHandler"
          },
          {
            "number": 21,
            "name": "ERU1_0_IRQHandler"
          },
          {
            "number": 22,
            "name": "ERU1_1_IRQHandler"
          },
          {
            "number": 23,
            "name": "ERU1_2_IRQHandler"
          },
          {
            "number": 24,
            "name": "ERU1_3_IRQHandler"
          },
          {
            "number": 28,
            "name": "PMU0_0_IRQHandler"
          },
          {
            "number": 30,
            "name": "VADC0_C0_0_IRQHandler"
          },
          {
            "number": 31,
            "name": "VADC0_C0_1_IRQHandler"
          },
          {
            "number": 32,
            "name": "VADC0_C0_2_IRQHandler"
          },
          {
            "number": 33,
            "name": "VADC0_C0_3_IRQHandler"
          },
          {
            "number": 34,
            "name": "VADC0_G0_0_IRQHandler"
          },
          {
            "number": 35,
            "name": "VADC0_G0_1_IRQHandler"
          },
          {
            "number": 36,
            "name": "VADC0_G0_2_IRQHandler"
          },
          {
            "number": 37,
            "name": "VADC0_G0_3_IRQHandler"
          },
          {
            "number": 38,
            "name": "VADC0_G1_0_IRQHandler"
          },
          {
            "number": 39,
            "name": "VADC0_G1_1_IRQHandler"
          },
          {
            "number": 40,
            "name": "VADC0_G1_2_IRQHandler"
          },
          {
            "number": 41,
            "name": "VADC0_G1_3_IRQHandler"
          },
          {
            "number": 58,
            "name": "DAC0_0_IRQHandler"
          },
          {
            "number": 59,
            "name": "DAC0_1_IRQHandler"
          },
          {
            "number": 60,
            "name": "CCU40_0_IRQHandler"
          },
          {
            "number": 61,
            "name": "CCU40_1_IRQHandler"
          },
          {
            "number": 62,
            "name": "CCU40_2_IRQHandler"
          },
          {
            "number": 63,
            "name": "CCU40_3_IRQHandler"
          },
          {
            "number": 64,
            "name": "CCU41_0_IRQHandler"
          },
          {
            "number": 65,
            "name": "CCU41_1_IRQHandler"
          },
          {
            "number": 66,
            "name": "CCU41_2_IRQHandler"
          },
          {
            "number": 67,
            "name": "CCU41_3_IRQHandler"
          },
          {
            "number": 76,
            "name": "CCU80_0_IRQHandler"
          },
          {
            "number": 77,
            "name": "CCU80_1_IRQHandler"
          },
          {
            "number": 78,
            "name": "CCU80_2_IRQHandler"
          },
          {
            "number": 79,
            "name": "CCU80_3_IRQHandler"
          },
          {
            "number": 84,
            "name": "POSIF0_0_IRQHandler"
          },
          {
            "number": 85,
            "name": "POSIF0_1_IRQHandler"
          },
          {
            "number": 88,
            "name": "HRPWM_0_IRQHandler"
          },
          {
            "number": 89,
            "name": "HRPWM_1_IRQHandler"
          },
          {
            "number": 90,
            "name": "HRPWM_2_IRQHandler"
          },
          {
            "number": 91,
            "name": "HRPWM_3_IRQHandler"
          },
          {
            "number": 92,
            "name": "CAN0_0_IRQHandler"
          },
          {
            "number": 93,
            "name": "CAN0_1_IRQHandler"
          },
          {
            "number": 94,
            "name": "CAN0_2_IRQHandler"
          },
          {
            "number": 95,
            "name": "CAN0_3_IRQHandler"
          },
          {
            "number": 96,
            "name": "CAN0_4_IRQHandler"
          },
          {
            "number": 97,
            "name": "CAN0_5_IRQHandler"
          },
          {
            "number": 98,
            "name": "CAN0_6_IRQHandler"
          },
          {
            "number": 99,
            "name": "CAN0_7_IRQHandler"
          },
          {
            "number": 100,
            "name": "USIC0_0_IRQHandler"
          },
          {
            "number": 101,
            "name": "USIC0_1_IRQHandler"
          },
          {
            "number": 102,
            "name": "USIC0_2_IRQHandler"
          },
          {
            "number": 103,
            "name": "USIC0_3_IRQHandler"
          },
          {
            "number": 104,
            "name": "USIC0_4_IRQHandler"
          },
          {
            "number": 105,
            "name": "USIC0_5_IRQHandler"
          },
          {
            "number": 106,
            "name": "USIC1_0_IRQHandler"
          },
          {
            "number": 107,
            "name": "USIC1_1_IRQHandler"
          },
          {
            "number": 108,
            "name": "USIC1_2_IRQHandler"
          },
          {
            "number": 109,
            "name": "USIC1_3_IRQHandler"
          },
          {
            "number": 110,
            "name": "USIC1_4_IRQHandler"
          },
          {
            "number": 111,
            "name": "USIC1_5_IRQHandler"
          },
          {
            "number": 118,
            "name": "LEDTS0_0_IRQHandler"
          },
          {
            "number": 120,
            "name": "FCE0_0_IRQHandler"
          },
          {
            "number": 121,
            "name": "GPDMA0_0_IRQHandler"
          },
          {
            "number": 123,
            "name": "USB0_0_IRQHandler"
          }
        ]
      }
    }
  }
}