Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Feb  4 15:21:17 2024
| Host         : pisterlabNIH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file decode_timing_summary_routed.rpt -pb decode_timing_summary_routed.pb -rpx decode_timing_summary_routed.rpx -warn_on_violation
| Design       : decode
| Device       : 7a50t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       13          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      2           
TIMING-18  Warning           Missing input or output delay                                     1           
XDCH-1     Warning           Hold option missing in multicycle path constraint                 2           
XDCH-2     Warning           Same min and max delay values on IO port                          18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (13)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (7)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: clk_sample (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.833        0.000                      0                 1487        0.037        0.000                      0                 1487        5.415        0.000                       0                   592  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK/inst/clk_in1      {0.000 15.625}     31.250          32.000          
  clk_32M_clk_wiz_0   {0.000 15.625}     31.250          32.000          
  clk_64M_clk_wiz_0   {0.000 7.812}      15.625          64.000          
  clkfbout_clk_wiz_0  {0.000 15.625}     31.250          32.000          
okHostClk             {0.000 10.415}     20.830          48.008          
  mmcm0_clk0          {0.260 10.675}     20.830          48.008          
  mmcm0_clkfb         {0.000 10.415}     20.830          48.008          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK/inst/clk_in1                                                                                                                                                       10.625        0.000                       0                     1  
  clk_32M_clk_wiz_0                                                                                                                                                    29.095        0.000                       0                     2  
  clk_64M_clk_wiz_0                                                                                                                                                     7.312        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                   21.383        0.000                       0                     3  
okHostClk                                                                                                                                                               5.415        0.000                       0                     1  
  mmcm0_clk0               11.429        0.000                      0                 1297        0.037        0.000                      0                 1297        9.165        0.000                       0                   574  
  mmcm0_clkfb                                                                                                                                                          18.675        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm0_clk0    okHostClk           8.239        0.000                      0                   17        9.215        0.000                      0                   17  
okHostClk     mmcm0_clk0          6.833        0.000                      0                   89        0.421        0.000                      0                   89  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  mmcm0_clk0         mmcm0_clk0              17.312        0.000                      0                   60        0.700        0.000                      0                   60  
**async_default**  okHostClk          mmcm0_clk0               6.910        0.000                      0                  131        1.388        0.000                      0                  131  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_32M_clk_wiz_0                       
(none)              clk_64M_clk_wiz_0                       
(none)              clkfbout_clk_wiz_0                      
(none)              mmcm0_clk0                              
(none)              mmcm0_clkfb                             
(none)                                  clk_64M_clk_wiz_0   
(none)                                  mmcm0_clk0          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK/inst/clk_in1
  To Clock:  CLK/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK/inst/clk_in1
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { CLK/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         31.250      30.001     PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        31.250      21.383     PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         15.625      10.625     PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         15.625      10.625     PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         15.625      10.625     PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         15.625      10.625     PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_32M_clk_wiz_0
  To Clock:  clk_32M_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       29.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_32M_clk_wiz_0
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { CLK/inst/plle2_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         31.250      29.095     BUFGCTRL_X0Y17  CLK/inst/clkout1_buf/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         31.250      30.001     PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       31.250      128.750    PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_64M_clk_wiz_0
  To Clock:  clk_64M_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_64M_clk_wiz_0
Waveform(ns):       { 0.000 7.812 }
Period(ns):         15.625
Sources:            { CLK/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         15.625      13.470     BUFGCTRL_X0Y16  CLK/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         15.625      14.376     PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         15.625      14.625     SLICE_X50Y55    counter_buff_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.625      14.625     SLICE_X50Y55    counter_buff_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.625      14.625     SLICE_X50Y53    counter_buff_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.625      14.625     SLICE_X50Y55    counter_buff_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.625      14.625     SLICE_X50Y53    counter_buff_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.625      14.625     SLICE_X50Y55    counter_buff_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       15.625      144.375    PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X50Y55    counter_buff_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.812       7.312      SLICE_X50Y55    counter_buff_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X50Y55    counter_buff_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.812       7.312      SLICE_X50Y55    counter_buff_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X50Y53    counter_buff_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.812       7.312      SLICE_X50Y53    counter_buff_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X50Y55    counter_buff_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.812       7.312      SLICE_X50Y55    counter_buff_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X50Y53    counter_buff_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.812       7.312      SLICE_X50Y53    counter_buff_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.812       7.312      SLICE_X50Y55    counter_buff_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.812       7.312      SLICE_X50Y55    counter_buff_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.812       7.312      SLICE_X50Y55    counter_buff_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.812       7.312      SLICE_X50Y55    counter_buff_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.812       7.312      SLICE_X50Y53    counter_buff_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.812       7.312      SLICE_X50Y53    counter_buff_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.812       7.312      SLICE_X50Y55    counter_buff_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.812       7.312      SLICE_X50Y55    counter_buff_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.812       7.312      SLICE_X50Y53    counter_buff_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.812       7.312      SLICE_X50Y53    counter_buff_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       21.383ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { CLK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         31.250      29.095     BUFGCTRL_X0Y18  CLK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         31.250      30.001     PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         31.250      30.001     PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        31.250      21.383     PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       31.250      128.750    PLLE2_ADV_X1Y1  CLK/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  okHostClk
  To Clock:  okHostClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.415ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okHostClk
Waveform(ns):       { 0.000 10.415 }
Period(ns):         20.830
Sources:            { hi_in[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.830      79.170     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack       11.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.429ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/arith_carry_flop/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.353ns  (logic 4.030ns (43.089%)  route 5.323ns (56.911%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 19.235 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.270ns = ( -1.009 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.594    -1.009    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y8          RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.445 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.455     2.900    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC0
    SLICE_X6Y20          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.053 r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.568     4.621    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y20          LUT5 (Prop_lut5_I0_O)        0.356     4.977 r  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          2.291     7.268    okHI/core0/core0/a0/pc0/data_path_loop[2].arith_logical_lut/I0
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.332     7.600 r  okHI/core0/core0/a0/pc0/data_path_loop[2].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.600    okHI/core0/core0/a0/pc0/half_arith_logical[2]
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.998 r  okHI/core0/core0/a0/pc0/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.998    okHI/core0/core0/a0/pc0/data_path_loop[3].upper_arith_logical.arith_logical_muxcy_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.112 r  okHI/core0/core0/a0/pc0/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     8.121    okHI/core0/core0/a0/pc0/CI
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.344 r  okHI/core0/core0/a0/pc0/arith_carry_xorcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.344    okHI/core0/core0/a0/pc0/arith_carry_value
    SLICE_X3Y25          FDRE                                         r  okHI/core0/core0/a0/pc0/arith_carry_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.502    19.235    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y25          FDRE                                         r  okHI/core0/core0/a0/pc0/arith_carry_flop/C
                         clock pessimism              0.574    19.809    
                         clock uncertainty           -0.099    19.711    
    SLICE_X3Y25          FDRE (Setup_fdre_C_D)        0.062    19.773    okHI/core0/core0/a0/pc0/arith_carry_flop
  -------------------------------------------------------------------
                         required time                         19.773    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                 11.429    

Slack (MET) :             11.441ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/data_path_loop[5].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.341ns  (logic 4.027ns (43.112%)  route 5.314ns (56.888%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 19.235 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.270ns = ( -1.009 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.594    -1.009    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y8          RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.445 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.455     2.900    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC0
    SLICE_X6Y20          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.053 r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.568     4.621    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y20          LUT5 (Prop_lut5_I0_O)        0.356     4.977 r  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          2.291     7.268    okHI/core0/core0/a0/pc0/data_path_loop[2].arith_logical_lut/I0
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.332     7.600 r  okHI/core0/core0/a0/pc0/data_path_loop[2].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.600    okHI/core0/core0/a0/pc0/half_arith_logical[2]
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.998 r  okHI/core0/core0/a0/pc0/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.998    okHI/core0/core0/a0/pc0/data_path_loop[3].upper_arith_logical.arith_logical_muxcy_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.332 r  okHI/core0/core0/a0/pc0/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.332    okHI/core0/core0/a0/pc0/arith_logical_value[5]
    SLICE_X3Y24          FDRE                                         r  okHI/core0/core0/a0/pc0/data_path_loop[5].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.502    19.235    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y24          FDRE                                         r  okHI/core0/core0/a0/pc0/data_path_loop[5].arith_logical_flop/C
                         clock pessimism              0.574    19.809    
                         clock uncertainty           -0.099    19.711    
    SLICE_X3Y24          FDRE (Setup_fdre_C_D)        0.062    19.773    okHI/core0/core0/a0/pc0/data_path_loop[5].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         19.773    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                 11.441    

Slack (MET) :             11.462ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/data_path_loop[7].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.320ns  (logic 4.006ns (42.984%)  route 5.314ns (57.016%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 19.235 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.270ns = ( -1.009 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.594    -1.009    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y8          RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.445 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.455     2.900    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC0
    SLICE_X6Y20          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.053 r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.568     4.621    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y20          LUT5 (Prop_lut5_I0_O)        0.356     4.977 r  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          2.291     7.268    okHI/core0/core0/a0/pc0/data_path_loop[2].arith_logical_lut/I0
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.332     7.600 r  okHI/core0/core0/a0/pc0/data_path_loop[2].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.600    okHI/core0/core0/a0/pc0/half_arith_logical[2]
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.998 r  okHI/core0/core0/a0/pc0/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.998    okHI/core0/core0/a0/pc0/data_path_loop[3].upper_arith_logical.arith_logical_muxcy_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.311 r  okHI/core0/core0/a0/pc0/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.311    okHI/core0/core0/a0/pc0/arith_logical_value[7]
    SLICE_X3Y24          FDRE                                         r  okHI/core0/core0/a0/pc0/data_path_loop[7].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.502    19.235    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y24          FDRE                                         r  okHI/core0/core0/a0/pc0/data_path_loop[7].arith_logical_flop/C
                         clock pessimism              0.574    19.809    
                         clock uncertainty           -0.099    19.711    
    SLICE_X3Y24          FDRE (Setup_fdre_C_D)        0.062    19.773    okHI/core0/core0/a0/pc0/data_path_loop[7].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         19.773    
                         arrival time                          -8.311    
  -------------------------------------------------------------------
                         slack                                 11.462    

Slack (MET) :             11.536ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/data_path_loop[6].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.246ns  (logic 3.932ns (42.527%)  route 5.314ns (57.473%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 19.235 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.270ns = ( -1.009 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.594    -1.009    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y8          RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.445 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.455     2.900    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC0
    SLICE_X6Y20          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.053 r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.568     4.621    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y20          LUT5 (Prop_lut5_I0_O)        0.356     4.977 r  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          2.291     7.268    okHI/core0/core0/a0/pc0/data_path_loop[2].arith_logical_lut/I0
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.332     7.600 r  okHI/core0/core0/a0/pc0/data_path_loop[2].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.600    okHI/core0/core0/a0/pc0/half_arith_logical[2]
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.998 r  okHI/core0/core0/a0/pc0/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.998    okHI/core0/core0/a0/pc0/data_path_loop[3].upper_arith_logical.arith_logical_muxcy_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.237 r  okHI/core0/core0/a0/pc0/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.237    okHI/core0/core0/a0/pc0/arith_logical_value[6]
    SLICE_X3Y24          FDRE                                         r  okHI/core0/core0/a0/pc0/data_path_loop[6].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.502    19.235    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y24          FDRE                                         r  okHI/core0/core0/a0/pc0/data_path_loop[6].arith_logical_flop/C
                         clock pessimism              0.574    19.809    
                         clock uncertainty           -0.099    19.711    
    SLICE_X3Y24          FDRE (Setup_fdre_C_D)        0.062    19.773    okHI/core0/core0/a0/pc0/data_path_loop[6].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         19.773    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                 11.536    

Slack (MET) :             11.552ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/data_path_loop[4].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.230ns  (logic 3.916ns (42.428%)  route 5.314ns (57.572%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 19.235 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.270ns = ( -1.009 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.594    -1.009    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y8          RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.445 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.455     2.900    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC0
    SLICE_X6Y20          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.053 r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.568     4.621    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y20          LUT5 (Prop_lut5_I0_O)        0.356     4.977 r  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          2.291     7.268    okHI/core0/core0/a0/pc0/data_path_loop[2].arith_logical_lut/I0
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.332     7.600 r  okHI/core0/core0/a0/pc0/data_path_loop[2].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.600    okHI/core0/core0/a0/pc0/half_arith_logical[2]
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.998 r  okHI/core0/core0/a0/pc0/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.998    okHI/core0/core0/a0/pc0/data_path_loop[3].upper_arith_logical.arith_logical_muxcy_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.221 r  okHI/core0/core0/a0/pc0/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.221    okHI/core0/core0/a0/pc0/arith_logical_value[4]
    SLICE_X3Y24          FDRE                                         r  okHI/core0/core0/a0/pc0/data_path_loop[4].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.502    19.235    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y24          FDRE                                         r  okHI/core0/core0/a0/pc0/data_path_loop[4].arith_logical_flop/C
                         clock pessimism              0.574    19.809    
                         clock uncertainty           -0.099    19.711    
    SLICE_X3Y24          FDRE (Setup_fdre_C_D)        0.062    19.773    okHI/core0/core0/a0/pc0/data_path_loop[4].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         19.773    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                 11.552    

Slack (MET) :             11.823ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/data_path_loop[3].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.961ns  (logic 3.647ns (40.699%)  route 5.314ns (59.301%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.853ns = ( 19.237 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.270ns = ( -1.009 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.594    -1.009    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y8          RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.445 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.455     2.900    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC0
    SLICE_X6Y20          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.053 r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.568     4.621    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y20          LUT5 (Prop_lut5_I0_O)        0.356     4.977 r  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          2.291     7.268    okHI/core0/core0/a0/pc0/data_path_loop[2].arith_logical_lut/I0
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.332     7.600 r  okHI/core0/core0/a0/pc0/data_path_loop[2].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.600    okHI/core0/core0/a0/pc0/half_arith_logical[2]
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.952 r  okHI/core0/core0/a0/pc0/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.952    okHI/core0/core0/a0/pc0/arith_logical_value[3]
    SLICE_X3Y23          FDRE                                         r  okHI/core0/core0/a0/pc0/data_path_loop[3].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.504    19.237    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y23          FDRE                                         r  okHI/core0/core0/a0/pc0/data_path_loop[3].arith_logical_flop/C
                         clock pessimism              0.574    19.811    
                         clock uncertainty           -0.099    19.713    
    SLICE_X3Y23          FDRE (Setup_fdre_C_D)        0.062    19.775    okHI/core0/core0/a0/pc0/data_path_loop[3].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                          -7.952    
  -------------------------------------------------------------------
                         slack                                 11.823    

Slack (MET) :             11.867ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.586ns  (logic 3.419ns (39.823%)  route 5.167ns (60.177%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 19.173 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.270ns = ( -1.009 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.594    -1.009    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y8          RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.445 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.455     2.900    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC0
    SLICE_X6Y20          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.053 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.568     4.621    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y20          LUT5 (Prop_lut5_I0_O)        0.356     4.977 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.816     5.793    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X6Y24          LUT6 (Prop_lut6_I5_O)        0.332     6.125 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.520     6.645    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X7Y24          LUT4 (Prop_lut4_I3_O)        0.124     6.769 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.807     7.576    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.440    19.173    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y31          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/C
                         clock pessimism              0.574    19.747    
                         clock uncertainty           -0.099    19.649    
    SLICE_X9Y31          FDRE (Setup_fdre_C_CE)      -0.205    19.444    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]
  -------------------------------------------------------------------
                         required time                         19.444    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                 11.867    

Slack (MET) :             11.867ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.586ns  (logic 3.419ns (39.823%)  route 5.167ns (60.177%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 19.173 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.270ns = ( -1.009 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.594    -1.009    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y8          RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.445 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.455     2.900    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC0
    SLICE_X6Y20          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.053 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.568     4.621    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y20          LUT5 (Prop_lut5_I0_O)        0.356     4.977 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.816     5.793    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X6Y24          LUT6 (Prop_lut6_I5_O)        0.332     6.125 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.520     6.645    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X7Y24          LUT4 (Prop_lut4_I3_O)        0.124     6.769 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.807     7.576    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.440    19.173    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y31          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/C
                         clock pessimism              0.574    19.747    
                         clock uncertainty           -0.099    19.649    
    SLICE_X9Y31          FDRE (Setup_fdre_C_CE)      -0.205    19.444    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]
  -------------------------------------------------------------------
                         required time                         19.444    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                 11.867    

Slack (MET) :             11.867ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.586ns  (logic 3.419ns (39.823%)  route 5.167ns (60.177%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 19.173 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.270ns = ( -1.009 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.594    -1.009    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y8          RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.445 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.455     2.900    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC0
    SLICE_X6Y20          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.053 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.568     4.621    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y20          LUT5 (Prop_lut5_I0_O)        0.356     4.977 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.816     5.793    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X6Y24          LUT6 (Prop_lut6_I5_O)        0.332     6.125 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.520     6.645    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X7Y24          LUT4 (Prop_lut4_I3_O)        0.124     6.769 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.807     7.576    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.440    19.173    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y31          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/C
                         clock pessimism              0.574    19.747    
                         clock uncertainty           -0.099    19.649    
    SLICE_X9Y31          FDRE (Setup_fdre_C_CE)      -0.205    19.444    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]
  -------------------------------------------------------------------
                         required time                         19.444    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                 11.867    

Slack (MET) :             11.867ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.586ns  (logic 3.419ns (39.823%)  route 5.167ns (60.177%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 19.173 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.270ns = ( -1.009 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.594    -1.009    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y8          RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.445 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.455     2.900    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC0
    SLICE_X6Y20          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.053 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.568     4.621    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y20          LUT5 (Prop_lut5_I0_O)        0.356     4.977 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.816     5.793    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X6Y24          LUT6 (Prop_lut6_I5_O)        0.332     6.125 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.520     6.645    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X7Y24          LUT4 (Prop_lut4_I3_O)        0.124     6.769 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.807     7.576    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.440    19.173    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y31          FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/C
                         clock pessimism              0.574    19.747    
                         clock uncertainty           -0.099    19.649    
    SLICE_X9Y31          FDRE (Setup_fdre_C_CE)      -0.205    19.444    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]
  -------------------------------------------------------------------
                         required time                         19.444    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                 11.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( -0.538 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.624ns = ( -0.364 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.554    -0.364    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y26          FDRE                                         r  okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.223 r  okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[1]/Q
                         net (fo=1, routed)           0.106    -0.117    okHI/core0/core0/a0/cb0/U0/din[1]
    RAMB18_X0Y10         RAMB18E1                                     r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.863    -0.538    okHI/core0/core0/a0/cb0/U0/clk
    RAMB18_X0Y10         RAMB18E1                                     r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.229    -0.308    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155    -0.153    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.744%)  route 0.131ns (48.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( -0.538 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.624ns = ( -0.364 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.554    -0.364    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y26          FDRE                                         r  okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.223 r  okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[0]/Q
                         net (fo=1, routed)           0.131    -0.091    okHI/core0/core0/a0/cb0/U0/din[0]
    RAMB18_X0Y10         RAMB18E1                                     r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.863    -0.538    okHI/core0/core0/a0/cb0/U0/clk
    RAMB18_X0Y10         RAMB18E1                                     r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.229    -0.308    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[0])
                                                      0.155    -0.153    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.431%)  route 0.281ns (66.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( -0.332 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.586    -0.332    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y18          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.191 r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.281     0.090    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X6Y19          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.854    -0.547    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X6Y19          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMA/CLK
                         clock pessimism              0.228    -0.319    
    SLICE_X6Y19          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.009    okHI/core0/core0/a0/pc0/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.431%)  route 0.281ns (66.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( -0.332 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.586    -0.332    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y18          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.191 r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.281     0.090    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X6Y19          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.854    -0.547    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X6Y19          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.228    -0.319    
    SLICE_X6Y19          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.009    okHI/core0/core0/a0/pc0/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.431%)  route 0.281ns (66.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( -0.332 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.586    -0.332    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y18          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.191 r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.281     0.090    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X6Y19          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.854    -0.547    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X6Y19          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMB/CLK
                         clock pessimism              0.228    -0.319    
    SLICE_X6Y19          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.009    okHI/core0/core0/a0/pc0/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.431%)  route 0.281ns (66.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( -0.332 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.586    -0.332    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y18          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.191 r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.281     0.090    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X6Y19          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.854    -0.547    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X6Y19          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.228    -0.319    
    SLICE_X6Y19          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.009    okHI/core0/core0/a0/pc0/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.431%)  route 0.281ns (66.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( -0.332 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.586    -0.332    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y18          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.191 r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.281     0.090    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X6Y19          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.854    -0.547    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X6Y19          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMC/CLK
                         clock pessimism              0.228    -0.319    
    SLICE_X6Y19          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.009    okHI/core0/core0/a0/pc0/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.431%)  route 0.281ns (66.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( -0.332 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.586    -0.332    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y18          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.191 r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.281     0.090    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X6Y19          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.854    -0.547    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X6Y19          RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.228    -0.319    
    SLICE_X6Y19          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.009    okHI/core0/core0/a0/pc0/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.431%)  route 0.281ns (66.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( -0.332 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.586    -0.332    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y18          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.191 r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.281     0.090    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X6Y19          RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.854    -0.547    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X6Y19          RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMD/CLK
                         clock pessimism              0.228    -0.319    
    SLICE_X6Y19          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.009    okHI/core0/core0/a0/pc0/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.431%)  route 0.281ns (66.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( -0.332 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.586    -0.332    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y18          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.191 r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.281     0.090    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X6Y19          RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.854    -0.547    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X6Y19          RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.228    -0.319    
    SLICE_X6Y19          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.009    okHI/core0/core0/a0/pc0/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 0.260 10.675 }
Period(ns):         20.830
Sources:            { okHI/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.830      17.886     RAMB18_X0Y10     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.830      17.886     RAMB18_X0Y10     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.830      18.254     RAMB18_X0Y8      okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.830      18.675     BUFGCTRL_X0Y0    okHI/mmcm0_bufg/I
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     ILOGIC_X0Y29     okHI/delays[0].fdrein0/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     OLOGIC_X0Y29     okHI/delays[0].fdreout0/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     OLOGIC_X0Y29     okHI/delays[0].fdreout1/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     ILOGIC_X0Y41     okHI/delays[10].fdrein0/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     OLOGIC_X0Y41     okHI/delays[10].fdreout0/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     OLOGIC_X0Y41     okHI/delays[10].fdreout1/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.830      192.530    MMCME2_ADV_X0Y0  okHI/mmcm0/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y23      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y23      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y23      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y23      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y23      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y23      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y23      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y23      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y22      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y22      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y23      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y23      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y23      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y23      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y23      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y23      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y23      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y23      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y22      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X2Y22      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.675ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 10.415 }
Period(ns):         20.830
Sources:            { okHI/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.830      18.675     BUFGCTRL_X0Y1    okHI/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.830      79.170     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.830      192.530    MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okHostClk

Setup :            0  Failing Endpoints,  Worst Slack        8.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.239ns  (required time - arrival time)
  Source:                 okHI/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_out[0]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.395ns  (logic 2.727ns (62.042%)  route 1.668ns (37.958%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.900ns
  Clock Path Skew:        1.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.236ns = ( -0.976 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.627    -0.976    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y31          FDRE                                         r  okHI/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.520 r  okHI/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/Q
                         net (fo=1, routed)           1.668     1.149    okHI/okCH[0]
    Y21                  OBUF (Prop_obuf_I_O)         2.271     3.420 r  okHI/obuf0/O
                         net (fo=0)                   0.000     3.420    hi_out[0]
    Y21                                                               r  hi_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -8.900    11.659    
  -------------------------------------------------------------------
                         required time                         11.659    
                         arrival time                          -3.420    
  -------------------------------------------------------------------
                         slack                                  8.239    

Slack (MET) :             9.366ns  (required time - arrival time)
  Source:                 okHI/delays[14].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[14]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.184ns = ( -0.923 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.680    -0.923    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y47         FDRE                                         r  okHI/delays[14].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y47         FDRE (Prop_fdre_C_Q)         0.552    -0.371 r  okHI/delays[14].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.370    okHI/delays[14].iobf0/T
    R22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.993 r  okHI/delays[14].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.993    hi_inout[14]
    R22                                                               r  hi_inout[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                  9.366    

Slack (MET) :             9.366ns  (required time - arrival time)
  Source:                 okHI/delays[15].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[15]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.184ns = ( -0.923 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.680    -0.923    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y48         FDRE                                         r  okHI/delays[15].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y48         FDRE (Prop_fdre_C_Q)         0.552    -0.371 r  okHI/delays[15].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.370    okHI/delays[15].iobf0/T
    P22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.993 r  okHI/delays[15].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.993    hi_inout[15]
    P22                                                               r  hi_inout[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                  9.366    

Slack (MET) :             9.367ns  (required time - arrival time)
  Source:                 okHI/delays[12].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[12]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.185ns = ( -0.924 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.679    -0.924    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y45         FDRE                                         r  okHI/delays[12].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y45         FDRE (Prop_fdre_C_Q)         0.552    -0.372 r  okHI/delays[12].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.371    okHI/delays[12].iobf0/T
    R21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.992 r  okHI/delays[12].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.992    hi_inout[12]
    R21                                                               r  hi_inout[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.992    
  -------------------------------------------------------------------
                         slack                                  9.367    

Slack (MET) :             9.367ns  (required time - arrival time)
  Source:                 okHI/delays[13].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[13]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.185ns = ( -0.924 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.679    -0.924    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y46         FDRE                                         r  okHI/delays[13].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y46         FDRE (Prop_fdre_C_Q)         0.552    -0.372 r  okHI/delays[13].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.371    okHI/delays[13].iobf0/T
    P21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.992 r  okHI/delays[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.992    hi_inout[13]
    P21                                                               r  hi_inout[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.992    
  -------------------------------------------------------------------
                         slack                                  9.367    

Slack (MET) :             9.368ns  (required time - arrival time)
  Source:                 okHI/delays[10].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[10]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.186ns = ( -0.925 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.678    -0.925    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.552    -0.373 r  okHI/delays[10].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.372    okHI/delays[10].iobf0/T
    U21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.991 r  okHI/delays[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.991    hi_inout[10]
    U21                                                               r  hi_inout[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.991    
  -------------------------------------------------------------------
                         slack                                  9.368    

Slack (MET) :             9.368ns  (required time - arrival time)
  Source:                 okHI/delays[11].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[11]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.186ns = ( -0.925 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.678    -0.925    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y42         FDRE                                         r  okHI/delays[11].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.552    -0.373 r  okHI/delays[11].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.372    okHI/delays[11].iobf0/T
    T21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.991 r  okHI/delays[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.991    hi_inout[11]
    T21                                                               r  hi_inout[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.991    
  -------------------------------------------------------------------
                         slack                                  9.368    

Slack (MET) :             9.369ns  (required time - arrival time)
  Source:                 okHI/delays[7].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[7]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.187ns = ( -0.926 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.677    -0.926    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y37         FDRE (Prop_fdre_C_Q)         0.552    -0.374 r  okHI/delays[7].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.373    okHI/delays[7].iobf0/T
    T20                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.990 r  okHI/delays[7].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.990    hi_inout[7]
    T20                                                               r  hi_inout[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  9.369    

Slack (MET) :             9.369ns  (required time - arrival time)
  Source:                 okHI/delays[8].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[8]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.187ns = ( -0.926 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.677    -0.926    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y39         FDRE (Prop_fdre_C_Q)         0.552    -0.374 r  okHI/delays[8].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.373    okHI/delays[8].iobf0/T
    R19                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.990 r  okHI/delays[8].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.990    hi_inout[8]
    R19                                                               r  hi_inout[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  9.369    

Slack (MET) :             9.369ns  (required time - arrival time)
  Source:                 okHI/delays[9].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[9]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        1.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -1.187ns = ( -0.926 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.677    -0.926    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y40         FDRE (Prop_fdre_C_Q)         0.552    -0.374 r  okHI/delays[9].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.373    okHI/delays[9].iobf0/T
    P19                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.990 r  okHI/delays[9].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.990    hi_inout[9]
    P19                                                               r  hi_inout[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.271    20.559    
                         output delay                -9.200    11.359    
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  9.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.215ns  (arrival time - required time)
  Source:                 okHI/delays[12].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[12]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.616ns  (logic 0.615ns (99.838%)  route 0.001ns (0.162%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.590ns = ( -0.330 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.588    -0.330    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y45         FDRE                                         r  okHI/delays[12].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y45         FDRE (Prop_fdre_C_Q)         0.192    -0.138 f  okHI/delays[12].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.137    okHI/delays[12].iobf0/T
    R21                  OBUFT (TriStatE_obuft_T_O)
                                                      0.423     0.286 r  okHI/delays[12].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.286    hi_inout[12]
    R21                                                               r  hi_inout[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  9.215    

Slack (MET) :             9.216ns  (arrival time - required time)
  Source:                 okHI/delays[9].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[9]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.618ns  (logic 0.617ns (99.838%)  route 0.001ns (0.162%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.587    -0.331    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y40         FDRE (Prop_fdre_C_Q)         0.192    -0.139 f  okHI/delays[9].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.138    okHI/delays[9].iobf0/T
    P19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.425     0.287 r  okHI/delays[9].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.287    hi_inout[9]
    P19                                                               r  hi_inout[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  9.216    

Slack (MET) :             9.216ns  (arrival time - required time)
  Source:                 okHI/delays[13].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[13]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.617ns  (logic 0.616ns (99.838%)  route 0.001ns (0.162%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.590ns = ( -0.330 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.588    -0.330    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y46         FDRE                                         r  okHI/delays[13].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y46         FDRE (Prop_fdre_C_Q)         0.192    -0.138 f  okHI/delays[13].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.137    okHI/delays[13].iobf0/T
    P21                  OBUFT (TriStatE_obuft_T_O)
                                                      0.424     0.287 r  okHI/delays[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.287    hi_inout[13]
    P21                                                               r  hi_inout[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  9.216    

Slack (MET) :             9.216ns  (arrival time - required time)
  Source:                 okHI/delays[8].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[8]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.618ns  (logic 0.617ns (99.838%)  route 0.001ns (0.162%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.587    -0.331    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y39         FDRE (Prop_fdre_C_Q)         0.192    -0.139 f  okHI/delays[8].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.138    okHI/delays[8].iobf0/T
    R19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.425     0.287 r  okHI/delays[8].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.287    hi_inout[8]
    R19                                                               r  hi_inout[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  9.216    

Slack (MET) :             9.220ns  (arrival time - required time)
  Source:                 okHI/delays[7].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[7]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.621ns  (logic 0.620ns (99.839%)  route 0.001ns (0.161%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.587    -0.331    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y37         FDRE (Prop_fdre_C_Q)         0.192    -0.139 f  okHI/delays[7].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.138    okHI/delays[7].iobf0/T
    T20                  OBUFT (TriStatE_obuft_T_O)
                                                      0.428     0.290 r  okHI/delays[7].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.290    hi_inout[7]
    T20                                                               r  hi_inout[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  9.220    

Slack (MET) :             9.221ns  (arrival time - required time)
  Source:                 okHI/delays[11].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[11]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.623ns  (logic 0.622ns (99.839%)  route 0.001ns (0.161%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.587    -0.331    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y42         FDRE                                         r  okHI/delays[11].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.192    -0.139 f  okHI/delays[11].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.138    okHI/delays[11].iobf0/T
    T21                  OBUFT (TriStatE_obuft_T_O)
                                                      0.430     0.292 r  okHI/delays[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.292    hi_inout[11]
    T21                                                               r  hi_inout[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  9.221    

Slack (MET) :             9.221ns  (arrival time - required time)
  Source:                 okHI/delays[10].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[10]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.623ns  (logic 0.622ns (99.840%)  route 0.001ns (0.161%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.587    -0.331    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.192    -0.139 f  okHI/delays[10].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.138    okHI/delays[10].iobf0/T
    U21                  OBUFT (TriStatE_obuft_T_O)
                                                      0.430     0.292 r  okHI/delays[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.292    hi_inout[10]
    U21                                                               r  hi_inout[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  9.221    

Slack (MET) :             9.225ns  (arrival time - required time)
  Source:                 okHI/delays[14].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[14]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.625ns  (logic 0.624ns (99.840%)  route 0.001ns (0.160%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.589ns = ( -0.329 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.589    -0.329    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y47         FDRE                                         r  okHI/delays[14].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y47         FDRE (Prop_fdre_C_Q)         0.192    -0.137 f  okHI/delays[14].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.136    okHI/delays[14].iobf0/T
    R22                  OBUFT (TriStatE_obuft_T_O)
                                                      0.432     0.296 r  okHI/delays[14].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.296    hi_inout[14]
    R22                                                               r  hi_inout[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  9.225    

Slack (MET) :             9.225ns  (arrival time - required time)
  Source:                 okHI/delays[15].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[15]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.625ns  (logic 0.624ns (99.840%)  route 0.001ns (0.160%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.589ns = ( -0.329 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.589    -0.329    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y48         FDRE                                         r  okHI/delays[15].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y48         FDRE (Prop_fdre_C_Q)         0.192    -0.137 f  okHI/delays[15].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.136    okHI/delays[15].iobf0/T
    P22                  OBUFT (TriStatE_obuft_T_O)
                                                      0.432     0.296 r  okHI/delays[15].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.296    hi_inout[15]
    P22                                                               r  hi_inout[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  9.225    

Slack (MET) :             9.239ns  (arrival time - required time)
  Source:                 okHI/delays[5].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[5]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.642ns  (logic 0.641ns (99.844%)  route 0.001ns (0.156%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.593ns = ( -0.333 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.585    -0.333    okHI/mmcm0_bufg_n_0
    OLOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y35         FDRE (Prop_fdre_C_Q)         0.192    -0.141 f  okHI/delays[5].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.140    okHI/delays[5].iobf0/T
    W22                  OBUFT (TriStatE_obuft_T_O)
                                                      0.449     0.309 r  okHI/delays[5].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.309    hi_inout[5]
    W22                                                               r  hi_inout[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.271     0.271    
                         output delay                -9.200    -8.929    
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  9.239    





---------------------------------------------------------------------------------------------------
From Clock:  okHostClk
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.833ns  (required time - arrival time)
  Source:                 hi_inout[0]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[0].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 1.141ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( -1.574 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AB22                                              0.000    11.000 r  hi_inout[0] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[0].iobf0/IO
    AB22                 IBUF (Prop_ibuf_I_O)         1.141    12.141 r  okHI/delays[0].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.141    okHI/iobf0_hi_datain_0
    ILOGIC_X0Y29         FDRE                                         r  okHI/delays[0].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.523    19.256    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y29         FDRE                                         r  okHI/delays[0].fdrein0/C
                         clock pessimism              0.000    19.256    
                         clock uncertainty           -0.271    18.985    
    ILOGIC_X0Y29         FDRE (Setup_fdre_C_D)       -0.011    18.974    okHI/delays[0].fdrein0
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                         -12.141    
  -------------------------------------------------------------------
                         slack                                  6.833    

Slack (MET) :             6.837ns  (required time - arrival time)
  Source:                 hi_inout[1]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[1].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 1.137ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( -1.574 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AB21                                              0.000    11.000 r  hi_inout[1] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         1.137    12.137 r  okHI/delays[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.137    okHI/iobf0_hi_datain_1
    ILOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.523    19.256    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdrein0/C
                         clock pessimism              0.000    19.256    
                         clock uncertainty           -0.271    18.985    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)       -0.011    18.974    okHI/delays[1].fdrein0
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                         -12.137    
  -------------------------------------------------------------------
                         slack                                  6.837    

Slack (MET) :             6.846ns  (required time - arrival time)
  Source:                 hi_inout[3]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[3].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 1.134ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( -1.568 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AA21                                              0.000    11.000 r  hi_inout[3] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         1.134    12.134 r  okHI/delays[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.134    okHI/iobf0_hi_datain_3
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.529    19.262    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/C
                         clock pessimism              0.000    19.262    
                         clock uncertainty           -0.271    18.991    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.011    18.980    okHI/delays[3].fdrein0
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                         -12.134    
  -------------------------------------------------------------------
                         slack                                  6.846    

Slack (MET) :             6.854ns  (required time - arrival time)
  Source:                 hi_inout[2]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[2].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 1.124ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( -1.570 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    Y22                                               0.000    11.000 r  hi_inout[2] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         1.124    12.124 r  okHI/delays[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.124    okHI/iobf0_hi_datain_2
    ILOGIC_X0Y31         FDRE                                         r  okHI/delays[2].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.527    19.260    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y31         FDRE                                         r  okHI/delays[2].fdrein0/C
                         clock pessimism              0.000    19.260    
                         clock uncertainty           -0.271    18.989    
    ILOGIC_X0Y31         FDRE (Setup_fdre_C_D)       -0.011    18.978    okHI/delays[2].fdrein0
  -------------------------------------------------------------------
                         required time                         18.978    
                         arrival time                         -12.124    
  -------------------------------------------------------------------
                         slack                                  6.854    

Slack (MET) :             6.855ns  (required time - arrival time)
  Source:                 hi_inout[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[4].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 1.125ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( -1.568 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AA20                                              0.000    11.000 r  hi_inout[4] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         1.125    12.125 r  okHI/delays[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.125    okHI/iobf0_hi_datain_4
    ILOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.529    19.262    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdrein0/C
                         clock pessimism              0.000    19.262    
                         clock uncertainty           -0.271    18.991    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_D)       -0.011    18.980    okHI/delays[4].fdrein0
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                         -12.125    
  -------------------------------------------------------------------
                         slack                                  6.855    

Slack (MET) :             6.860ns  (required time - arrival time)
  Source:                 hi_inout[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[6].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 1.121ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( -1.567 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    W21                                               0.000    11.000 r  hi_inout[6] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         1.121    12.121 r  okHI/delays[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.121    okHI/iobf0_hi_datain_6
    ILOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.530    19.263    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdrein0/C
                         clock pessimism              0.000    19.263    
                         clock uncertainty           -0.271    18.992    
    ILOGIC_X0Y36         FDRE (Setup_fdre_C_D)       -0.011    18.981    okHI/delays[6].fdrein0
  -------------------------------------------------------------------
                         required time                         18.981    
                         arrival time                         -12.121    
  -------------------------------------------------------------------
                         slack                                  6.860    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 hi_inout[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[5].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 1.119ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( -1.567 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    W22                                               0.000    11.000 r  hi_inout[5] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[5].iobf0/IO
    W22                  IBUF (Prop_ibuf_I_O)         1.119    12.119 r  okHI/delays[5].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.119    okHI/iobf0_hi_datain_5
    ILOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.530    19.263    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdrein0/C
                         clock pessimism              0.000    19.263    
                         clock uncertainty           -0.271    18.992    
    ILOGIC_X0Y35         FDRE (Setup_fdre_C_D)       -0.011    18.981    okHI/delays[5].fdrein0
  -------------------------------------------------------------------
                         required time                         18.981    
                         arrival time                         -12.119    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.884ns  (required time - arrival time)
  Source:                 hi_inout[10]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[10].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 1.100ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( -1.564 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    U21                                               0.000    11.000 r  hi_inout[10] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[10].iobf0/IO
    U21                  IBUF (Prop_ibuf_I_O)         1.100    12.100 r  okHI/delays[10].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.100    okHI/iobf0_hi_datain_10
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.533    19.266    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/C
                         clock pessimism              0.000    19.266    
                         clock uncertainty           -0.271    18.995    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_D)       -0.011    18.984    okHI/delays[10].fdrein0
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                         -12.100    
  -------------------------------------------------------------------
                         slack                                  6.884    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 hi_inout[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[7].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 1.098ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( -1.564 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    T20                                               0.000    11.000 r  hi_inout[7] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[7].iobf0/IO
    T20                  IBUF (Prop_ibuf_I_O)         1.098    12.098 r  okHI/delays[7].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.098    okHI/iobf0_hi_datain_7
    ILOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.533    19.266    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdrein0/C
                         clock pessimism              0.000    19.266    
                         clock uncertainty           -0.271    18.995    
    ILOGIC_X0Y37         FDRE (Setup_fdre_C_D)       -0.011    18.984    okHI/delays[7].fdrein0
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                         -12.098    
  -------------------------------------------------------------------
                         slack                                  6.886    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 hi_inout[8]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[8].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 1.095ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( -1.564 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    R19                                               0.000    11.000 r  hi_inout[8] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         1.095    12.095 r  okHI/delays[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.095    okHI/iobf0_hi_datain_8
    ILOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.533    19.266    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdrein0/C
                         clock pessimism              0.000    19.266    
                         clock uncertainty           -0.271    18.995    
    ILOGIC_X0Y39         FDRE (Setup_fdre_C_D)       -0.011    18.984    okHI/delays[8].fdrein0
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                         -12.095    
  -------------------------------------------------------------------
                         slack                                  6.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 hi_inout[9]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[9].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.218ns  (logic 0.218ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P19                                               0.000    20.830 r  hi_inout[9] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[9].iobf0/IO
    P19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 r  okHI/delays[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.048    okHI/iobf0_hi_datain_9
    ILOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.859    20.288    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdrein0/C
                         clock pessimism              0.000    20.288    
                         clock uncertainty            0.271    20.559    
    ILOGIC_X0Y40         FDRE (Hold_fdre_C_D)         0.068    20.627    okHI/delays[9].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.627    
                         arrival time                          21.048    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 hi_inout[8]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[8].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.218ns  (logic 0.218ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    R19                                               0.000    20.830 r  hi_inout[8] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 r  okHI/delays[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.048    okHI/iobf0_hi_datain_8
    ILOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.859    20.288    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdrein0/C
                         clock pessimism              0.000    20.288    
                         clock uncertainty            0.271    20.559    
    ILOGIC_X0Y39         FDRE (Hold_fdre_C_D)         0.068    20.627    okHI/delays[8].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.627    
                         arrival time                          21.048    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 hi_inout[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[7].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.222ns  (logic 0.222ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T20                                               0.000    20.830 r  hi_inout[7] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[7].iobf0/IO
    T20                  IBUF (Prop_ibuf_I_O)         0.222    21.052 r  okHI/delays[7].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.052    okHI/iobf0_hi_datain_7
    ILOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.859    20.288    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdrein0/C
                         clock pessimism              0.000    20.288    
                         clock uncertainty            0.271    20.559    
    ILOGIC_X0Y37         FDRE (Hold_fdre_C_D)         0.068    20.627    okHI/delays[7].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.627    
                         arrival time                          21.052    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 hi_inout[10]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[10].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.224ns  (logic 0.224ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    U21                                               0.000    20.830 r  hi_inout[10] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[10].iobf0/IO
    U21                  IBUF (Prop_ibuf_I_O)         0.224    21.054 r  okHI/delays[10].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.054    okHI/iobf0_hi_datain_10
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.859    20.288    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/C
                         clock pessimism              0.000    20.288    
                         clock uncertainty            0.271    20.559    
    ILOGIC_X0Y41         FDRE (Hold_fdre_C_D)         0.068    20.627    okHI/delays[10].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.627    
                         arrival time                          21.054    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 hi_inout[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[5].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.243ns  (logic 0.243ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W22                                               0.000    20.830 r  hi_inout[5] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[5].iobf0/IO
    W22                  IBUF (Prop_ibuf_I_O)         0.243    21.073 r  okHI/delays[5].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.073    okHI/iobf0_hi_datain_5
    ILOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.857    20.286    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdrein0/C
                         clock pessimism              0.000    20.286    
                         clock uncertainty            0.271    20.557    
    ILOGIC_X0Y35         FDRE (Hold_fdre_C_D)         0.068    20.625    okHI/delays[5].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.625    
                         arrival time                          21.073    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 hi_inout[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[6].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.245ns  (logic 0.245ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W21                                               0.000    20.830 r  hi_inout[6] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         0.245    21.075 r  okHI/delays[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.075    okHI/iobf0_hi_datain_6
    ILOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.857    20.286    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdrein0/C
                         clock pessimism              0.000    20.286    
                         clock uncertainty            0.271    20.557    
    ILOGIC_X0Y36         FDRE (Hold_fdre_C_D)         0.068    20.625    okHI/delays[6].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.625    
                         arrival time                          21.075    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 hi_inout[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[4].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.249ns  (logic 0.249ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AA20                                              0.000    20.830 r  hi_inout[4] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         0.249    21.079 r  okHI/delays[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.079    okHI/iobf0_hi_datain_4
    ILOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.857    20.286    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdrein0/C
                         clock pessimism              0.000    20.286    
                         clock uncertainty            0.271    20.557    
    ILOGIC_X0Y34         FDRE (Hold_fdre_C_D)         0.068    20.625    okHI/delays[4].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.625    
                         arrival time                          21.079    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 hi_inout[2]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[2].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.248ns  (logic 0.248ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( -0.546 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    Y22                                               0.000    20.830 r  hi_inout[2] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         0.248    21.078 r  okHI/delays[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.078    okHI/iobf0_hi_datain_2
    ILOGIC_X0Y31         FDRE                                         r  okHI/delays[2].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.855    20.284    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y31         FDRE                                         r  okHI/delays[2].fdrein0/C
                         clock pessimism              0.000    20.284    
                         clock uncertainty            0.271    20.555    
    ILOGIC_X0Y31         FDRE (Hold_fdre_C_D)         0.068    20.623    okHI/delays[2].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.623    
                         arrival time                          21.078    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 hi_inout[3]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[3].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.258ns  (logic 0.258ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( -0.544 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AA21                                              0.000    20.830 r  hi_inout[3] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         0.258    21.088 r  okHI/delays[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.088    okHI/iobf0_hi_datain_3
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.857    20.286    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/C
                         clock pessimism              0.000    20.286    
                         clock uncertainty            0.271    20.557    
    ILOGIC_X0Y33         FDRE (Hold_fdre_C_D)         0.068    20.625    okHI/delays[3].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.625    
                         arrival time                          21.088    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 hi_inout[1]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[1].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.260ns  (logic 0.260ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( -0.548 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AB21                                              0.000    20.830 r  hi_inout[1] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         0.260    21.090 r  okHI/delays[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.090    okHI/iobf0_hi_datain_1
    ILOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.853    20.282    okHI/mmcm0_bufg_n_0
    ILOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdrein0/C
                         clock pessimism              0.000    20.282    
                         clock uncertainty            0.271    20.553    
    ILOGIC_X0Y30         FDRE (Hold_fdre_C_D)         0.068    20.621    okHI/delays[1].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.621    
                         arrival time                          21.090    
  -------------------------------------------------------------------
                         slack                                  0.469    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack       17.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.312ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.914ns  (logic 0.580ns (19.906%)  route 2.334ns (80.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 19.178 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.237ns = ( -0.977 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.626    -0.977    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y30          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.521 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.845     0.325    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X1Y30          LUT5 (Prop_lut5_I0_O)        0.124     0.449 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.488     1.937    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y36          FDCE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.445    19.178    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y36          FDCE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/C
                         clock pessimism              0.574    19.752    
                         clock uncertainty           -0.099    19.654    
    SLICE_X9Y36          FDCE (Recov_fdce_C_CLR)     -0.405    19.249    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]
  -------------------------------------------------------------------
                         required time                         19.249    
                         arrival time                          -1.937    
  -------------------------------------------------------------------
                         slack                                 17.312    

Slack (MET) :             17.358ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.914ns  (logic 0.580ns (19.906%)  route 2.334ns (80.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 19.178 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.237ns = ( -0.977 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.626    -0.977    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y30          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.521 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.845     0.325    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X1Y30          LUT5 (Prop_lut5_I0_O)        0.124     0.449 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.488     1.937    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y36          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.445    19.178    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y36          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/C
                         clock pessimism              0.574    19.752    
                         clock uncertainty           -0.099    19.654    
    SLICE_X9Y36          FDPE (Recov_fdpe_C_PRE)     -0.359    19.295    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]
  -------------------------------------------------------------------
                         required time                         19.295    
                         arrival time                          -1.937    
  -------------------------------------------------------------------
                         slack                                 17.358    

Slack (MET) :             17.510ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.758ns  (logic 0.580ns (21.028%)  route 2.178ns (78.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 19.177 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.237ns = ( -0.977 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.626    -0.977    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y30          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.521 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.845     0.325    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X1Y30          LUT5 (Prop_lut5_I0_O)        0.124     0.449 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.333     1.782    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y34          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.444    19.177    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y34          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/C
                         clock pessimism              0.574    19.751    
                         clock uncertainty           -0.099    19.653    
    SLICE_X8Y34          FDPE (Recov_fdpe_C_PRE)     -0.361    19.292    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]
  -------------------------------------------------------------------
                         required time                         19.292    
                         arrival time                          -1.782    
  -------------------------------------------------------------------
                         slack                                 17.510    

Slack (MET) :             17.510ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.758ns  (logic 0.580ns (21.028%)  route 2.178ns (78.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 19.177 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.237ns = ( -0.977 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.626    -0.977    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y30          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.521 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.845     0.325    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X1Y30          LUT5 (Prop_lut5_I0_O)        0.124     0.449 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.333     1.782    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y34          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.444    19.177    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y34          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/C
                         clock pessimism              0.574    19.751    
                         clock uncertainty           -0.099    19.653    
    SLICE_X8Y34          FDPE (Recov_fdpe_C_PRE)     -0.361    19.292    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]
  -------------------------------------------------------------------
                         required time                         19.292    
                         arrival time                          -1.782    
  -------------------------------------------------------------------
                         slack                                 17.510    

Slack (MET) :             17.512ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[19]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.758ns  (logic 0.580ns (21.028%)  route 2.178ns (78.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 19.177 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.237ns = ( -0.977 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.626    -0.977    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y30          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.521 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.845     0.325    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X1Y30          LUT5 (Prop_lut5_I0_O)        0.124     0.449 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.333     1.782    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y34          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.444    19.177    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y34          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[19]/C
                         clock pessimism              0.574    19.751    
                         clock uncertainty           -0.099    19.653    
    SLICE_X9Y34          FDPE (Recov_fdpe_C_PRE)     -0.359    19.294    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[19]
  -------------------------------------------------------------------
                         required time                         19.294    
                         arrival time                          -1.782    
  -------------------------------------------------------------------
                         slack                                 17.512    

Slack (MET) :             17.512ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.758ns  (logic 0.580ns (21.028%)  route 2.178ns (78.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 19.177 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.237ns = ( -0.977 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.626    -0.977    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y30          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.521 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.845     0.325    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X1Y30          LUT5 (Prop_lut5_I0_O)        0.124     0.449 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.333     1.782    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y34          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.444    19.177    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y34          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]/C
                         clock pessimism              0.574    19.751    
                         clock uncertainty           -0.099    19.653    
    SLICE_X9Y34          FDPE (Recov_fdpe_C_PRE)     -0.359    19.294    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]
  -------------------------------------------------------------------
                         required time                         19.294    
                         arrival time                          -1.782    
  -------------------------------------------------------------------
                         slack                                 17.512    

Slack (MET) :             17.512ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.758ns  (logic 0.580ns (21.028%)  route 2.178ns (78.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 19.177 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.237ns = ( -0.977 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.626    -0.977    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y30          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.521 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.845     0.325    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X1Y30          LUT5 (Prop_lut5_I0_O)        0.124     0.449 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.333     1.782    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y34          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.444    19.177    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y34          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/C
                         clock pessimism              0.574    19.751    
                         clock uncertainty           -0.099    19.653    
    SLICE_X9Y34          FDPE (Recov_fdpe_C_PRE)     -0.359    19.294    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]
  -------------------------------------------------------------------
                         required time                         19.294    
                         arrival time                          -1.782    
  -------------------------------------------------------------------
                         slack                                 17.512    

Slack (MET) :             17.512ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.758ns  (logic 0.580ns (21.028%)  route 2.178ns (78.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 19.177 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.237ns = ( -0.977 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.626    -0.977    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y30          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.521 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.845     0.325    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X1Y30          LUT5 (Prop_lut5_I0_O)        0.124     0.449 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.333     1.782    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y34          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.444    19.177    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y34          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/C
                         clock pessimism              0.574    19.751    
                         clock uncertainty           -0.099    19.653    
    SLICE_X9Y34          FDPE (Recov_fdpe_C_PRE)     -0.359    19.294    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]
  -------------------------------------------------------------------
                         required time                         19.294    
                         arrival time                          -1.782    
  -------------------------------------------------------------------
                         slack                                 17.512    

Slack (MET) :             17.512ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.758ns  (logic 0.580ns (21.028%)  route 2.178ns (78.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 19.177 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.237ns = ( -0.977 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.626    -0.977    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y30          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.521 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.845     0.325    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X1Y30          LUT5 (Prop_lut5_I0_O)        0.124     0.449 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.333     1.782    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y34          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.444    19.177    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y34          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]/C
                         clock pessimism              0.574    19.751    
                         clock uncertainty           -0.099    19.653    
    SLICE_X9Y34          FDPE (Recov_fdpe_C_PRE)     -0.359    19.294    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]
  -------------------------------------------------------------------
                         required time                         19.294    
                         arrival time                          -1.782    
  -------------------------------------------------------------------
                         slack                                 17.512    

Slack (MET) :             17.512ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.758ns  (logic 0.580ns (21.028%)  route 2.178ns (78.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 19.177 - 21.090 ) 
    Source Clock Delay      (SCD):    -1.237ns = ( -0.977 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.626    -0.977    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y30          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.521 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.845     0.325    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X1Y30          LUT5 (Prop_lut5_I0_O)        0.124     0.449 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.333     1.782    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y34          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.444    19.177    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y34          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/C
                         clock pessimism              0.574    19.751    
                         clock uncertainty           -0.099    19.653    
    SLICE_X9Y34          FDPE (Recov_fdpe_C_PRE)     -0.359    19.294    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]
  -------------------------------------------------------------------
                         required time                         19.294    
                         arrival time                          -1.782    
  -------------------------------------------------------------------
                         slack                                 17.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (28.999%)  route 0.455ns (71.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.587    -0.331    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y30          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.190 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.279     0.089    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X1Y30          LUT5 (Prop_lut5_I0_O)        0.045     0.134 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.176     0.310    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y30          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.854    -0.547    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y30          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/C
                         clock pessimism              0.249    -0.298    
    SLICE_X5Y30          FDCE (Remov_fdce_C_CLR)     -0.092    -0.390    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (28.999%)  route 0.455ns (71.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.587    -0.331    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y30          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.190 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.279     0.089    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X1Y30          LUT5 (Prop_lut5_I0_O)        0.045     0.134 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.176     0.310    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y30          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.854    -0.547    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y30          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/C
                         clock pessimism              0.249    -0.298    
    SLICE_X5Y30          FDCE (Remov_fdce_C_CLR)     -0.092    -0.390    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (28.999%)  route 0.455ns (71.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.587    -0.331    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y30          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.190 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.279     0.089    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X1Y30          LUT5 (Prop_lut5_I0_O)        0.045     0.134 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.176     0.310    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y30          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.854    -0.547    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y30          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/C
                         clock pessimism              0.249    -0.298    
    SLICE_X5Y30          FDCE (Remov_fdce_C_CLR)     -0.092    -0.390    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (28.999%)  route 0.455ns (71.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.587    -0.331    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y30          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.190 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.279     0.089    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X1Y30          LUT5 (Prop_lut5_I0_O)        0.045     0.134 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.176     0.310    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y30          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.854    -0.547    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y30          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/C
                         clock pessimism              0.249    -0.298    
    SLICE_X5Y30          FDCE (Remov_fdce_C_CLR)     -0.092    -0.390    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.761%)  route 0.536ns (74.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( -0.546 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.587    -0.331    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y30          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.190 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.279     0.089    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X1Y30          LUT5 (Prop_lut5_I0_O)        0.045     0.134 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.257     0.391    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y31          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.855    -0.546    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y31          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/C
                         clock pessimism              0.249    -0.297    
    SLICE_X5Y31          FDCE (Remov_fdce_C_CLR)     -0.092    -0.389    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.761%)  route 0.536ns (74.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( -0.546 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.587    -0.331    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y30          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.190 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.279     0.089    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X1Y30          LUT5 (Prop_lut5_I0_O)        0.045     0.134 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.257     0.391    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y31          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.855    -0.546    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y31          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/C
                         clock pessimism              0.249    -0.297    
    SLICE_X5Y31          FDCE (Remov_fdce_C_CLR)     -0.092    -0.389    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.761%)  route 0.536ns (74.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( -0.546 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.587    -0.331    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y30          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.190 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.279     0.089    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X1Y30          LUT5 (Prop_lut5_I0_O)        0.045     0.134 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.257     0.391    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y31          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.855    -0.546    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y31          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]/C
                         clock pessimism              0.249    -0.297    
    SLICE_X5Y31          FDCE (Remov_fdce_C_CLR)     -0.092    -0.389    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.761%)  route 0.536ns (74.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( -0.546 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.587    -0.331    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y30          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.190 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.279     0.089    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X1Y30          LUT5 (Prop_lut5_I0_O)        0.045     0.134 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.257     0.391    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y31          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.855    -0.546    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y31          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]/C
                         clock pessimism              0.249    -0.297    
    SLICE_X5Y31          FDCE (Remov_fdce_C_CLR)     -0.092    -0.389    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg_inv/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.726ns  (logic 0.186ns (25.607%)  route 0.540ns (74.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( -0.546 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.587    -0.331    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y30          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.190 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.279     0.089    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X1Y30          LUT5 (Prop_lut5_I0_O)        0.045     0.134 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.261     0.395    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y31          FDPE                                         f  okHI/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.855    -0.546    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y31          FDPE                                         r  okHI/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg_inv/C
                         clock pessimism              0.249    -0.297    
    SLICE_X4Y31          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.392    okHI/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg_inv
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[10]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.685%)  route 0.599ns (76.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( -0.545 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( -0.331 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.587    -0.331    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y30          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.190 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.279     0.089    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X1Y30          LUT5 (Prop_lut5_I0_O)        0.045     0.134 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.320     0.454    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y32          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.856    -0.545    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y32          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[10]/C
                         clock pessimism              0.249    -0.296    
    SLICE_X5Y32          FDCE (Remov_fdce_C_CLR)     -0.092    -0.388    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[10]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                           0.454    
  -------------------------------------------------------------------
                         slack                                  0.842    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  okHostClk
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 1.243ns (25.409%)  route 3.650ns (74.591%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( -1.652 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AB20                                              0.000     6.700 f  hi_in[5] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         1.119     7.819 f  hi_in_IBUF[5]_inst/O
                         net (fo=11, routed)          2.161     9.980    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X1Y30          LUT5 (Prop_lut5_I2_O)        0.124    10.104 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.488    11.593    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y36          FDCE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.445    19.178    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y36          FDCE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/C
                         clock pessimism              0.000    19.178    
                         clock uncertainty           -0.271    18.908    
    SLICE_X9Y36          FDCE (Recov_fdce_C_CLR)     -0.405    18.503    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]
  -------------------------------------------------------------------
                         required time                         18.503    
                         arrival time                         -11.593    
  -------------------------------------------------------------------
                         slack                                  6.910    

Slack (MET) :             6.956ns  (required time - arrival time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 1.243ns (25.409%)  route 3.650ns (74.591%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( -1.652 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AB20                                              0.000     6.700 f  hi_in[5] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         1.119     7.819 f  hi_in_IBUF[5]_inst/O
                         net (fo=11, routed)          2.161     9.980    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X1Y30          LUT5 (Prop_lut5_I2_O)        0.124    10.104 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.488    11.593    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y36          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.445    19.178    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y36          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/C
                         clock pessimism              0.000    19.178    
                         clock uncertainty           -0.271    18.908    
    SLICE_X9Y36          FDPE (Recov_fdpe_C_PRE)     -0.359    18.549    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]
  -------------------------------------------------------------------
                         required time                         18.549    
                         arrival time                         -11.593    
  -------------------------------------------------------------------
                         slack                                  6.956    

Slack (MET) :             6.995ns  (required time - arrival time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.271ns (27.615%)  route 3.332ns (72.385%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( -1.654 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AB20                                              0.000     6.700 f  hi_in[5] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         1.119     7.819 f  hi_in_IBUF[5]_inst/O
                         net (fo=11, routed)          2.161     9.980    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X1Y30          LUT4 (Prop_lut4_I1_O)        0.152    10.132 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=102, routed)         1.171    11.303    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X13Y33         FDCE                                         f  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.443    19.176    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y33         FDCE                                         r  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[0]/C
                         clock pessimism              0.000    19.176    
                         clock uncertainty           -0.271    18.906    
    SLICE_X13Y33         FDCE (Recov_fdce_C_CLR)     -0.607    18.299    okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[0]
  -------------------------------------------------------------------
                         required time                         18.299    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                  6.995    

Slack (MET) :             6.995ns  (required time - arrival time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.271ns (27.615%)  route 3.332ns (72.385%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( -1.654 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AB20                                              0.000     6.700 f  hi_in[5] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         1.119     7.819 f  hi_in_IBUF[5]_inst/O
                         net (fo=11, routed)          2.161     9.980    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X1Y30          LUT4 (Prop_lut4_I1_O)        0.152    10.132 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=102, routed)         1.171    11.303    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X13Y33         FDCE                                         f  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.443    19.176    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y33         FDCE                                         r  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[1]/C
                         clock pessimism              0.000    19.176    
                         clock uncertainty           -0.271    18.906    
    SLICE_X13Y33         FDCE (Recov_fdce_C_CLR)     -0.607    18.299    okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[1]
  -------------------------------------------------------------------
                         required time                         18.299    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                  6.995    

Slack (MET) :             7.041ns  (required time - arrival time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[2]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.271ns (27.615%)  route 3.332ns (72.385%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( -1.654 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AB20                                              0.000     6.700 f  hi_in[5] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         1.119     7.819 f  hi_in_IBUF[5]_inst/O
                         net (fo=11, routed)          2.161     9.980    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X1Y30          LUT4 (Prop_lut4_I1_O)        0.152    10.132 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=102, routed)         1.171    11.303    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X13Y33         FDPE                                         f  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.443    19.176    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y33         FDPE                                         r  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[2]/C
                         clock pessimism              0.000    19.176    
                         clock uncertainty           -0.271    18.906    
    SLICE_X13Y33         FDPE (Recov_fdpe_C_PRE)     -0.561    18.345    okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[2]
  -------------------------------------------------------------------
                         required time                         18.345    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                  7.041    

Slack (MET) :             7.041ns  (required time - arrival time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[5]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.271ns (27.615%)  route 3.332ns (72.385%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( -1.654 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AB20                                              0.000     6.700 f  hi_in[5] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         1.119     7.819 f  hi_in_IBUF[5]_inst/O
                         net (fo=11, routed)          2.161     9.980    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X1Y30          LUT4 (Prop_lut4_I1_O)        0.152    10.132 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=102, routed)         1.171    11.303    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X13Y33         FDPE                                         f  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.443    19.176    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y33         FDPE                                         r  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[5]/C
                         clock pessimism              0.000    19.176    
                         clock uncertainty           -0.271    18.906    
    SLICE_X13Y33         FDPE (Recov_fdpe_C_PRE)     -0.561    18.345    okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[5]
  -------------------------------------------------------------------
                         required time                         18.345    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                  7.041    

Slack (MET) :             7.044ns  (required time - arrival time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.271ns (27.370%)  route 3.373ns (72.630%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( -1.650 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AB20                                              0.000     6.700 f  hi_in[5] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         1.119     7.819 f  hi_in_IBUF[5]_inst/O
                         net (fo=11, routed)          2.161     9.980    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X1Y30          LUT4 (Prop_lut4_I1_O)        0.152    10.132 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=102, routed)         1.212    11.345    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X8Y38          FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.447    19.180    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y38          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[1]/C
                         clock pessimism              0.000    19.180    
                         clock uncertainty           -0.271    18.910    
    SLICE_X8Y38          FDCE (Recov_fdce_C_CLR)     -0.521    18.389    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[1]
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                         -11.345    
  -------------------------------------------------------------------
                         slack                                  7.044    

Slack (MET) :             7.044ns  (required time - arrival time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[2]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.271ns (27.370%)  route 3.373ns (72.630%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( -1.650 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AB20                                              0.000     6.700 f  hi_in[5] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         1.119     7.819 f  hi_in_IBUF[5]_inst/O
                         net (fo=11, routed)          2.161     9.980    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X1Y30          LUT4 (Prop_lut4_I1_O)        0.152    10.132 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=102, routed)         1.212    11.345    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X8Y38          FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.447    19.180    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y38          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[2]/C
                         clock pessimism              0.000    19.180    
                         clock uncertainty           -0.271    18.910    
    SLICE_X8Y38          FDCE (Recov_fdce_C_CLR)     -0.521    18.389    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[2]
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                         -11.345    
  -------------------------------------------------------------------
                         slack                                  7.044    

Slack (MET) :             7.079ns  (required time - arrival time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[3]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 1.271ns (27.585%)  route 3.337ns (72.415%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( -1.651 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AB20                                              0.000     6.700 f  hi_in[5] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         1.119     7.819 f  hi_in_IBUF[5]_inst/O
                         net (fo=11, routed)          2.161     9.980    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X1Y30          LUT4 (Prop_lut4_I1_O)        0.152    10.132 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=102, routed)         1.176    11.308    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X8Y37          FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.446    19.179    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y37          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[3]/C
                         clock pessimism              0.000    19.179    
                         clock uncertainty           -0.271    18.909    
    SLICE_X8Y37          FDCE (Recov_fdce_C_CLR)     -0.521    18.388    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[3]
  -------------------------------------------------------------------
                         required time                         18.388    
                         arrival time                         -11.308    
  -------------------------------------------------------------------
                         slack                                  7.079    

Slack (MET) :             7.081ns  (required time - arrival time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/l3ef837e59a131545b35a9a1962086cbf_reg/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.271ns (27.615%)  route 3.332ns (72.385%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( -1.654 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AB20                                              0.000     6.700 f  hi_in[5] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         1.119     7.819 f  hi_in_IBUF[5]_inst/O
                         net (fo=11, routed)          2.161     9.980    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X1Y30          LUT4 (Prop_lut4_I1_O)        0.152    10.132 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=102, routed)         1.171    11.303    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X12Y33         FDCE                                         f  okHI/core0/core0/a0/d0/l3ef837e59a131545b35a9a1962086cbf_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024    22.114 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.276    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.055 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    17.642    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.733 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.443    19.176    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y33         FDCE                                         r  okHI/core0/core0/a0/d0/l3ef837e59a131545b35a9a1962086cbf_reg/C
                         clock pessimism              0.000    19.176    
                         clock uncertainty           -0.271    18.906    
    SLICE_X12Y33         FDCE (Recov_fdce_C_CLR)     -0.521    18.385    okHI/core0/core0/a0/d0/l3ef837e59a131545b35a9a1962086cbf_reg
  -------------------------------------------------------------------
                         required time                         18.385    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                  7.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.388ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.020ns  (logic 0.263ns (25.760%)  route 0.757ns (74.240%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 f  hi_in_IBUF[6]_inst/O
                         net (fo=11, routed)          0.581    21.629    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y30          LUT5 (Prop_lut5_I3_O)        0.045    21.674 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.176    21.850    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y30          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.854    20.283    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y30          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/C
                         clock pessimism              0.000    20.283    
                         clock uncertainty            0.271    20.554    
    SLICE_X5Y30          FDCE (Remov_fdce_C_CLR)     -0.092    20.462    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]
  -------------------------------------------------------------------
                         required time                        -20.462    
                         arrival time                          21.850    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.388ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.020ns  (logic 0.263ns (25.760%)  route 0.757ns (74.240%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 f  hi_in_IBUF[6]_inst/O
                         net (fo=11, routed)          0.581    21.629    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y30          LUT5 (Prop_lut5_I3_O)        0.045    21.674 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.176    21.850    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y30          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.854    20.283    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y30          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/C
                         clock pessimism              0.000    20.283    
                         clock uncertainty            0.271    20.554    
    SLICE_X5Y30          FDCE (Remov_fdce_C_CLR)     -0.092    20.462    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]
  -------------------------------------------------------------------
                         required time                        -20.462    
                         arrival time                          21.850    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.388ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.020ns  (logic 0.263ns (25.760%)  route 0.757ns (74.240%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 f  hi_in_IBUF[6]_inst/O
                         net (fo=11, routed)          0.581    21.629    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y30          LUT5 (Prop_lut5_I3_O)        0.045    21.674 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.176    21.850    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y30          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.854    20.283    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y30          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/C
                         clock pessimism              0.000    20.283    
                         clock uncertainty            0.271    20.554    
    SLICE_X5Y30          FDCE (Remov_fdce_C_CLR)     -0.092    20.462    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]
  -------------------------------------------------------------------
                         required time                        -20.462    
                         arrival time                          21.850    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.388ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.020ns  (logic 0.263ns (25.760%)  route 0.757ns (74.240%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( -0.547 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 f  hi_in_IBUF[6]_inst/O
                         net (fo=11, routed)          0.581    21.629    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y30          LUT5 (Prop_lut5_I3_O)        0.045    21.674 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.176    21.850    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y30          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.854    20.283    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y30          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/C
                         clock pessimism              0.000    20.283    
                         clock uncertainty            0.271    20.554    
    SLICE_X5Y30          FDCE (Remov_fdce_C_CLR)     -0.092    20.462    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]
  -------------------------------------------------------------------
                         required time                        -20.462    
                         arrival time                          21.850    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.468ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.100ns  (logic 0.263ns (23.872%)  route 0.838ns (76.128%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( -0.546 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 f  hi_in_IBUF[6]_inst/O
                         net (fo=11, routed)          0.581    21.629    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y30          LUT5 (Prop_lut5_I3_O)        0.045    21.674 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.257    21.930    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y31          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.855    20.284    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y31          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/C
                         clock pessimism              0.000    20.284    
                         clock uncertainty            0.271    20.555    
    SLICE_X5Y31          FDCE (Remov_fdce_C_CLR)     -0.092    20.463    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]
  -------------------------------------------------------------------
                         required time                        -20.463    
                         arrival time                          21.930    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.468ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.100ns  (logic 0.263ns (23.872%)  route 0.838ns (76.128%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( -0.546 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 f  hi_in_IBUF[6]_inst/O
                         net (fo=11, routed)          0.581    21.629    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y30          LUT5 (Prop_lut5_I3_O)        0.045    21.674 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.257    21.930    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y31          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.855    20.284    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y31          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/C
                         clock pessimism              0.000    20.284    
                         clock uncertainty            0.271    20.555    
    SLICE_X5Y31          FDCE (Remov_fdce_C_CLR)     -0.092    20.463    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]
  -------------------------------------------------------------------
                         required time                        -20.463    
                         arrival time                          21.930    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.468ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.100ns  (logic 0.263ns (23.872%)  route 0.838ns (76.128%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( -0.546 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 f  hi_in_IBUF[6]_inst/O
                         net (fo=11, routed)          0.581    21.629    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y30          LUT5 (Prop_lut5_I3_O)        0.045    21.674 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.257    21.930    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y31          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.855    20.284    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y31          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]/C
                         clock pessimism              0.000    20.284    
                         clock uncertainty            0.271    20.555    
    SLICE_X5Y31          FDCE (Remov_fdce_C_CLR)     -0.092    20.463    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]
  -------------------------------------------------------------------
                         required time                        -20.463    
                         arrival time                          21.930    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.468ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.100ns  (logic 0.263ns (23.872%)  route 0.838ns (76.128%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( -0.546 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 f  hi_in_IBUF[6]_inst/O
                         net (fo=11, routed)          0.581    21.629    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y30          LUT5 (Prop_lut5_I3_O)        0.045    21.674 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.257    21.930    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y31          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.855    20.284    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y31          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]/C
                         clock pessimism              0.000    20.284    
                         clock uncertainty            0.271    20.555    
    SLICE_X5Y31          FDCE (Remov_fdce_C_CLR)     -0.092    20.463    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]
  -------------------------------------------------------------------
                         required time                        -20.463    
                         arrival time                          21.930    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.475ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg_inv/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.105ns  (logic 0.263ns (23.778%)  route 0.842ns (76.222%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( -0.546 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 f  hi_in_IBUF[6]_inst/O
                         net (fo=11, routed)          0.581    21.629    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y30          LUT5 (Prop_lut5_I3_O)        0.045    21.674 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.261    21.935    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y31          FDPE                                         f  okHI/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.855    20.284    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y31          FDPE                                         r  okHI/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg_inv/C
                         clock pessimism              0.000    20.284    
                         clock uncertainty            0.271    20.555    
    SLICE_X4Y31          FDPE (Remov_fdpe_C_PRE)     -0.095    20.460    okHI/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg_inv
  -------------------------------------------------------------------
                         required time                        -20.460    
                         arrival time                          21.935    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.530ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[10]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.164ns  (logic 0.263ns (22.574%)  route 0.901ns (77.426%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( -0.545 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    V19                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    V19                  IBUF (Prop_ibuf_I_O)         0.218    21.048 f  hi_in_IBUF[6]_inst/O
                         net (fo=11, routed)          0.581    21.629    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X1Y30          LUT5 (Prop_lut5_I3_O)        0.045    21.674 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.320    21.994    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X5Y32          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    21.532 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.867 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.400    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.429 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.856    20.285    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y32          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[10]/C
                         clock pessimism              0.000    20.285    
                         clock uncertainty            0.271    20.556    
    SLICE_X5Y32          FDCE (Remov_fdce_C_CLR)     -0.092    20.464    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[10]
  -------------------------------------------------------------------
                         required time                        -20.464    
                         arrival time                          21.994    
  -------------------------------------------------------------------
                         slack                                  1.530    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_N_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_N[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.708ns  (logic 2.917ns (43.482%)  route 3.791ns (56.518%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE                         0.000     0.000 r  counter_N_reg[4]/C
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  counter_N_reg[4]/Q
                         net (fo=2, routed)           3.791     4.269    counter_N_OBUF[4]
    E1                   OBUF (Prop_obuf_I_O)         2.439     6.708 r  counter_N_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.708    counter_N[4]
    E1                                                                r  counter_N[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_N_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_N[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.243ns  (logic 2.917ns (46.723%)  route 3.326ns (53.277%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE                         0.000     0.000 r  counter_N_reg[5]/C
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  counter_N_reg[5]/Q
                         net (fo=2, routed)           3.326     3.804    counter_N_OBUF[5]
    F3                   OBUF (Prop_obuf_I_O)         2.439     6.243 r  counter_N_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.243    counter_N[5]
    F3                                                                r  counter_N[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_N_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.182ns  (logic 2.792ns (45.172%)  route 3.389ns (54.828%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE                         0.000     0.000 r  counter_N_reg[2]/C
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  counter_N_reg[2]/Q
                         net (fo=2, routed)           3.389     3.907    counter_N_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         2.274     6.182 r  counter_N_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.182    counter_N[2]
    D2                                                                r  counter_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_N_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_N[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.108ns  (logic 2.775ns (45.434%)  route 3.333ns (54.566%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE                         0.000     0.000 r  counter_N_reg[3]/C
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  counter_N_reg[3]/Q
                         net (fo=2, routed)           3.333     3.851    counter_N_OBUF[3]
    F1                   OBUF (Prop_obuf_I_O)         2.257     6.108 r  counter_N_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.108    counter_N[3]
    F1                                                                r  counter_N[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_N_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.036ns  (logic 2.790ns (46.222%)  route 3.246ns (53.778%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE                         0.000     0.000 r  counter_N_reg[0]/C
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  counter_N_reg[0]/Q
                         net (fo=2, routed)           3.246     3.764    counter_N_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         2.272     6.036 r  counter_N_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.036    counter_N[0]
    E2                                                                r  counter_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_N_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.995ns  (logic 2.773ns (46.256%)  route 3.222ns (53.744%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE                         0.000     0.000 r  counter_N_reg[1]/C
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  counter_N_reg[1]/Q
                         net (fo=2, routed)           3.222     3.740    counter_N_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         2.255     5.995 r  counter_N_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.995    counter_N[1]
    G1                                                                r  counter_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_P_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_P[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.994ns  (logic 2.859ns (47.689%)  route 3.136ns (52.311%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE                         0.000     0.000 r  counter_P_reg[4]/C
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.422     0.422 r  counter_P_reg[4]/Q
                         net (fo=2, routed)           3.136     3.558    counter_P_OBUF[4]
    H2                   OBUF (Prop_obuf_I_O)         2.437     5.994 r  counter_P_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.994    counter_P[4]
    H2                                                                r  counter_P[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_P_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.900ns  (logic 2.714ns (46.001%)  route 3.186ns (53.999%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE                         0.000     0.000 r  counter_P_reg[2]/C
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  counter_P_reg[2]/Q
                         net (fo=2, routed)           3.186     3.645    counter_P_OBUF[2]
    J1                   OBUF (Prop_obuf_I_O)         2.255     5.900 r  counter_P_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.900    counter_P[2]
    J1                                                                r  counter_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_P_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.764ns  (logic 2.716ns (47.121%)  route 3.048ns (52.879%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE                         0.000     0.000 r  counter_P_reg[0]/C
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  counter_P_reg[0]/Q
                         net (fo=2, routed)           3.048     3.507    counter_P_OBUF[0]
    K1                   OBUF (Prop_obuf_I_O)         2.257     5.764 r  counter_P_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.764    counter_P[0]
    K1                                                                r  counter_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_P_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.690ns  (logic 2.711ns (47.640%)  route 2.979ns (52.360%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE                         0.000     0.000 r  counter_P_reg[1]/C
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  counter_P_reg[1]/Q
                         net (fo=2, routed)           2.979     3.438    counter_P_OBUF[1]
    K2                   OBUF (Prop_obuf_I_O)         2.252     5.690 r  counter_P_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.690    counter_P[1]
    K2                                                                r  counter_P[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_P_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 0.942ns (55.039%)  route 0.769ns (44.961%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE                         0.000     0.000 r  counter_P_reg[5]/C
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  counter_P_reg[5]/Q
                         net (fo=2, routed)           0.769     0.902    counter_P_OBUF[5]
    K6                   OBUF (Prop_obuf_I_O)         0.809     1.711 r  counter_P_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.711    counter_P[5]
    K6                                                                r  counter_P[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_P_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_P[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.798ns  (logic 0.912ns (50.712%)  route 0.886ns (49.288%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE                         0.000     0.000 r  counter_P_reg[3]/C
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  counter_P_reg[3]/Q
                         net (fo=2, routed)           0.886     1.032    counter_P_OBUF[3]
    J2                   OBUF (Prop_obuf_I_O)         0.766     1.798 r  counter_P_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.798    counter_P[3]
    J2                                                                r  counter_P[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_P_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 0.910ns (48.435%)  route 0.969ns (51.565%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE                         0.000     0.000 r  counter_P_reg[1]/C
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  counter_P_reg[1]/Q
                         net (fo=2, routed)           0.969     1.115    counter_P_OBUF[1]
    K2                   OBUF (Prop_obuf_I_O)         0.764     1.880 r  counter_P_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.880    counter_P[1]
    K2                                                                r  counter_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_P_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.923ns  (logic 0.916ns (47.626%)  route 1.007ns (52.374%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE                         0.000     0.000 r  counter_P_reg[0]/C
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  counter_P_reg[0]/Q
                         net (fo=2, routed)           1.007     1.153    counter_P_OBUF[0]
    K1                   OBUF (Prop_obuf_I_O)         0.770     1.923 r  counter_P_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.923    counter_P[0]
    K1                                                                r  counter_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_P_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.955ns  (logic 0.914ns (46.745%)  route 1.041ns (53.255%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE                         0.000     0.000 r  counter_P_reg[2]/C
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  counter_P_reg[2]/Q
                         net (fo=2, routed)           1.041     1.187    counter_P_OBUF[2]
    J1                   OBUF (Prop_obuf_I_O)         0.768     1.955 r  counter_P_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.955    counter_P[2]
    J1                                                                r  counter_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_P_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_P[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 0.961ns (48.232%)  route 1.032ns (51.768%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE                         0.000     0.000 r  counter_P_reg[4]/C
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  counter_P_reg[4]/Q
                         net (fo=2, routed)           1.032     1.165    counter_P_OBUF[4]
    H2                   OBUF (Prop_obuf_I_O)         0.828     1.993 r  counter_P_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.993    counter_P[4]
    H2                                                                r  counter_P[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_N_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 0.932ns (46.294%)  route 1.081ns (53.706%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE                         0.000     0.000 r  counter_N_reg[1]/C
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_N_reg[1]/Q
                         net (fo=2, routed)           1.081     1.245    counter_N_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         0.768     2.013 r  counter_N_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.013    counter_N[1]
    G1                                                                r  counter_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_N_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 0.949ns (46.481%)  route 1.092ns (53.519%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE                         0.000     0.000 r  counter_N_reg[0]/C
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_N_reg[0]/Q
                         net (fo=2, routed)           1.092     1.256    counter_N_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         0.785     2.041 r  counter_N_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.041    counter_N[0]
    E2                                                                r  counter_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_N_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_N[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 0.934ns (45.534%)  route 1.117ns (54.466%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE                         0.000     0.000 r  counter_N_reg[3]/C
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_N_reg[3]/Q
                         net (fo=2, routed)           1.117     1.281    counter_N_OBUF[3]
    F1                   OBUF (Prop_obuf_I_O)         0.770     2.050 r  counter_N_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.050    counter_N[3]
    F1                                                                r  counter_N[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_N_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.079ns  (logic 0.951ns (45.733%)  route 1.128ns (54.267%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE                         0.000     0.000 r  counter_N_reg[2]/C
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_N_reg[2]/Q
                         net (fo=2, routed)           1.128     1.292    counter_N_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         0.787     2.079 r  counter_N_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.079    counter_N[2]
    D2                                                                r  counter_N[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_32M_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_32M_clk_wiz_0'  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            clk_32MHz_check
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.703ns  (logic 0.905ns (33.475%)  route 1.798ns (66.525%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32M_clk_wiz_0 fall edge)
                                                     15.625    15.625 f  
    L3                   IBUF                         0.000    15.625 f  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          0.481    16.106    CLK/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    13.472 f  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    14.018    CLK/inst/clk_32M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    14.047 f  CLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.252    15.299    clk_32MHz_check_OBUF
    L5                   OBUF (Prop_obuf_I_O)         0.876    16.175 f  clk_32MHz_check_OBUF_inst/O
                         net (fo=0)                   0.000    16.175    clk_32MHz_check
    L5                                                                f  clk_32MHz_check (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_32M_clk_wiz_0'  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            clk_32MHz_check
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        6.381ns  (logic 2.188ns (34.295%)  route 4.193ns (65.705%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_32M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          1.181     1.181    CLK/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -6.555 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.979    CLK/inst/clk_32M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.888 r  CLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.616    -2.271    clk_32MHz_check_OBUF
    L5                   OBUF (Prop_obuf_I_O)         2.097    -0.174 r  clk_32MHz_check_OBUF_inst/O
                         net (fo=0)                   0.000    -0.174    clk_32MHz_check
    L5                                                                r  clk_32MHz_check (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_64M_clk_wiz_0
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_64M_clk_wiz_0'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            clk_double
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.722ns  (logic 0.931ns (34.210%)  route 1.791ns (65.790%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64M_clk_wiz_0 fall edge)
                                                      7.812     7.812 f  
    L3                   IBUF                         0.000     7.812 f  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          0.481     8.294    CLK/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634     5.660 f  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     6.205    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.234 f  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           1.245     7.479    clk_double_OBUF
    H3                   OBUF (Prop_obuf_I_O)         0.902     8.382 f  clk_double_OBUF_inst/O
                         net (fo=0)                   0.000     8.382    clk_double
    H3                                                                f  clk_double (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            counter_P_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.204ns (43.390%)  route 0.266ns (56.610%))
  Logic Levels:           0  
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          0.481     0.481    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           0.832    -0.746    clk_double_OBUF
    SLICE_X50Y55         FDRE                                         r  counter_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.204    -0.542 r  counter_buff_reg[5]/Q
                         net (fo=2, routed)           0.266    -0.276    counter_buff[5]
    SLICE_X51Y54         FDRE                                         r  counter_P_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            counter_N_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.204ns (49.022%)  route 0.212ns (50.978%))
  Logic Levels:           0  
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          0.481     0.481    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           0.832    -0.746    clk_double_OBUF
    SLICE_X50Y55         FDRE                                         r  counter_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.204    -0.542 r  counter_buff_reg[3]/Q
                         net (fo=2, routed)           0.212    -0.330    counter_buff[3]
    SLICE_X50Y54         FDRE                                         r  counter_N_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            counter_N_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.204ns (49.213%)  route 0.211ns (50.787%))
  Logic Levels:           0  
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          0.481     0.481    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           0.832    -0.746    clk_double_OBUF
    SLICE_X50Y55         FDRE                                         r  counter_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.204    -0.542 r  counter_buff_reg[1]/Q
                         net (fo=2, routed)           0.211    -0.331    counter_buff[1]
    SLICE_X50Y54         FDRE                                         r  counter_N_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            counter_N_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.204ns (49.513%)  route 0.208ns (50.487%))
  Logic Levels:           0  
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          0.481     0.481    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           0.832    -0.746    clk_double_OBUF
    SLICE_X50Y53         FDRE                                         r  counter_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDRE (Prop_fdre_C_Q)         0.204    -0.542 r  counter_buff_reg[2]/Q
                         net (fo=2, routed)           0.208    -0.334    counter_buff[2]
    SLICE_X50Y54         FDRE                                         r  counter_N_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            counter_P_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.204ns (49.754%)  route 0.206ns (50.246%))
  Logic Levels:           0  
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          0.481     0.481    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           0.832    -0.746    clk_double_OBUF
    SLICE_X50Y53         FDRE                                         r  counter_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDRE (Prop_fdre_C_Q)         0.204    -0.542 r  counter_buff_reg[2]/Q
                         net (fo=2, routed)           0.206    -0.336    counter_buff[2]
    SLICE_X51Y54         FDRE                                         r  counter_P_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            counter_N_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.204ns (50.586%)  route 0.199ns (49.414%))
  Logic Levels:           0  
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          0.481     0.481    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           0.832    -0.746    clk_double_OBUF
    SLICE_X50Y53         FDRE                                         r  counter_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDRE (Prop_fdre_C_Q)         0.204    -0.542 r  counter_buff_reg[4]/Q
                         net (fo=2, routed)           0.199    -0.343    counter_buff[4]
    SLICE_X50Y54         FDRE                                         r  counter_N_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            counter_N_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.204ns (51.015%)  route 0.196ns (48.985%))
  Logic Levels:           0  
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          0.481     0.481    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           0.832    -0.746    clk_double_OBUF
    SLICE_X50Y55         FDRE                                         r  counter_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.204    -0.542 r  counter_buff_reg[5]/Q
                         net (fo=2, routed)           0.196    -0.346    counter_buff[5]
    SLICE_X50Y54         FDRE                                         r  counter_N_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            counter_N_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.204ns (58.778%)  route 0.143ns (41.222%))
  Logic Levels:           0  
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          0.481     0.481    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           0.832    -0.746    clk_double_OBUF
    SLICE_X50Y55         FDRE                                         r  counter_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.204    -0.542 r  counter_buff_reg[0]/Q
                         net (fo=2, routed)           0.143    -0.399    counter_buff[0]
    SLICE_X50Y54         FDRE                                         r  counter_N_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            counter_P_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.204ns (58.872%)  route 0.143ns (41.128%))
  Logic Levels:           0  
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          0.481     0.481    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           0.832    -0.746    clk_double_OBUF
    SLICE_X50Y55         FDRE                                         r  counter_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.204    -0.542 r  counter_buff_reg[0]/Q
                         net (fo=2, routed)           0.143    -0.399    counter_buff[0]
    SLICE_X51Y54         FDRE                                         r  counter_P_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            counter_P_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.680ns  (logic 0.418ns (61.467%)  route 0.262ns (38.533%))
  Logic Levels:           0  
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          1.181     1.181    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -6.555 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -4.979    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.888 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           1.439    -3.449    clk_double_OBUF
    SLICE_X50Y55         FDRE                                         r  counter_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.418    -3.031 r  counter_buff_reg[1]/Q
                         net (fo=2, routed)           0.262    -2.769    counter_buff[1]
    SLICE_X51Y54         FDRE                                         r  counter_P_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            counter_N_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.686ns  (logic 0.418ns (60.927%)  route 0.268ns (39.073%))
  Logic Levels:           0  
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          1.181     1.181    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -6.555 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -4.979    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.888 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           1.439    -3.449    clk_double_OBUF
    SLICE_X50Y55         FDRE                                         r  counter_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.418    -3.031 r  counter_buff_reg[0]/Q
                         net (fo=2, routed)           0.268    -2.763    counter_buff[0]
    SLICE_X50Y54         FDRE                                         r  counter_N_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            counter_P_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.694ns  (logic 0.418ns (60.230%)  route 0.276ns (39.770%))
  Logic Levels:           0  
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          1.181     1.181    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -6.555 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -4.979    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.888 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           1.439    -3.449    clk_double_OBUF
    SLICE_X50Y53         FDRE                                         r  counter_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDRE (Prop_fdre_C_Q)         0.418    -3.031 r  counter_buff_reg[4]/Q
                         net (fo=2, routed)           0.276    -2.755    counter_buff[4]
    SLICE_X51Y54         FDRE                                         r  counter_P_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            counter_P_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.712ns  (logic 0.418ns (58.718%)  route 0.294ns (41.282%))
  Logic Levels:           0  
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          1.181     1.181    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -6.555 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -4.979    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.888 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           1.439    -3.449    clk_double_OBUF
    SLICE_X50Y55         FDRE                                         r  counter_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.418    -3.031 r  counter_buff_reg[3]/Q
                         net (fo=2, routed)           0.294    -2.737    counter_buff[3]
    SLICE_X51Y54         FDRE                                         r  counter_P_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            counter_P_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.718ns  (logic 0.418ns (58.257%)  route 0.300ns (41.743%))
  Logic Levels:           0  
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          1.181     1.181    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -6.555 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -4.979    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.888 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           1.439    -3.449    clk_double_OBUF
    SLICE_X50Y55         FDRE                                         r  counter_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.418    -3.031 r  counter_buff_reg[0]/Q
                         net (fo=2, routed)           0.300    -2.732    counter_buff[0]
    SLICE_X51Y54         FDRE                                         r  counter_P_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            counter_N_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.814ns  (logic 0.418ns (51.359%)  route 0.396ns (48.641%))
  Logic Levels:           0  
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          1.181     1.181    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -6.555 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -4.979    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.888 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           1.439    -3.449    clk_double_OBUF
    SLICE_X50Y55         FDRE                                         r  counter_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.418    -3.031 r  counter_buff_reg[5]/Q
                         net (fo=2, routed)           0.396    -2.635    counter_buff[5]
    SLICE_X50Y54         FDRE                                         r  counter_N_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            counter_P_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.825ns  (logic 0.418ns (50.666%)  route 0.407ns (49.334%))
  Logic Levels:           0  
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          1.181     1.181    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -6.555 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -4.979    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.888 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           1.439    -3.449    clk_double_OBUF
    SLICE_X50Y53         FDRE                                         r  counter_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDRE (Prop_fdre_C_Q)         0.418    -3.031 r  counter_buff_reg[2]/Q
                         net (fo=2, routed)           0.407    -2.624    counter_buff[2]
    SLICE_X51Y54         FDRE                                         r  counter_P_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            counter_N_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.826ns  (logic 0.418ns (50.604%)  route 0.408ns (49.396%))
  Logic Levels:           0  
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          1.181     1.181    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -6.555 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -4.979    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.888 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           1.439    -3.449    clk_double_OBUF
    SLICE_X50Y53         FDRE                                         r  counter_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDRE (Prop_fdre_C_Q)         0.418    -3.031 r  counter_buff_reg[2]/Q
                         net (fo=2, routed)           0.408    -2.623    counter_buff[2]
    SLICE_X50Y54         FDRE                                         r  counter_N_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            counter_N_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.848ns  (logic 0.418ns (49.320%)  route 0.430ns (50.680%))
  Logic Levels:           0  
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          1.181     1.181    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -6.555 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -4.979    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.888 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           1.439    -3.449    clk_double_OBUF
    SLICE_X50Y55         FDRE                                         r  counter_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.418    -3.031 r  counter_buff_reg[1]/Q
                         net (fo=2, routed)           0.430    -2.602    counter_buff[1]
    SLICE_X50Y54         FDRE                                         r  counter_N_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            counter_N_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.852ns  (logic 0.418ns (49.045%)  route 0.434ns (50.955%))
  Logic Levels:           0  
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          1.181     1.181    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -6.555 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -4.979    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.888 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           1.439    -3.449    clk_double_OBUF
    SLICE_X50Y53         FDRE                                         r  counter_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDRE (Prop_fdre_C_Q)         0.418    -3.031 r  counter_buff_reg[4]/Q
                         net (fo=2, routed)           0.434    -2.597    counter_buff[4]
    SLICE_X50Y54         FDRE                                         r  counter_N_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            CLK/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.392ns  (logic 0.029ns (2.083%)  route 1.363ns (97.917%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     15.625    15.625 f  
    L3                   IBUF                         0.000    15.625 f  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          0.481    16.106    CLK/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.634    13.472 f  CLK/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546    14.018    CLK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    14.047 f  CLK/inst/clkf_buf/O
                         net (fo=1, routed)           0.818    14.864    CLK/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  CLK/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            CLK/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.905%)  route 3.042ns (97.095%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          1.181     1.181    CLK/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.736    -6.555 r  CLK/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -4.979    CLK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -4.888 r  CLK/inst/clkf_buf/O
                         net (fo=1, routed)           1.466    -3.422    CLK/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  CLK/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/core0/core0/a0/c0/l881f06f4ab52febaa9fc6c72100ce702_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_aa
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.993ns  (logic 2.723ns (54.532%)  route 2.270ns (45.468%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.618    -0.985    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y27          FDRE                                         r  okHI/core0/core0/a0/c0/l881f06f4ab52febaa9fc6c72100ce702_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.529 r  okHI/core0/core0/a0/c0/l881f06f4ab52febaa9fc6c72100ce702_reg/Q
                         net (fo=2, routed)           2.270     1.742    okHI/tbuf/I
    V22                  OBUFT (Prop_obuft_I_O)       2.267     4.008 r  okHI/tbuf/OBUFT/O
                         net (fo=1, unset)            0.000     4.008    hi_aa
    V22                                                               r  hi_aa (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/dna0/READ
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.528ns  (logic 0.518ns (33.898%)  route 1.010ns (66.102%))
  Logic Levels:           0  
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.561    -1.042    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y33         FDCE                                         r  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.518    -0.524 r  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/Q
                         net (fo=2, routed)           1.010     0.486    okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034
    DNA_PORT_X0Y0        DNA_PORT                                     r  okHI/core0/core0/a0/d0/dna0/READ
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/dna0/SHIFT
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.382ns  (logic 0.518ns (37.472%)  route 0.864ns (62.528%))
  Logic Levels:           0  
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.106     1.366 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.599    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.365 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.699    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.603 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.561    -1.042    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y33         FDCE                                         r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.518    -0.524 r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/Q
                         net (fo=2, routed)           0.864     0.341    okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356
    DNA_PORT_X0Y0        DNA_PORT                                     r  okHI/core0/core0/a0/d0/dna0/SHIFT
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/dna0/SHIFT
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.172ns  (logic 0.418ns (35.654%)  route 0.754ns (64.346%))
  Logic Levels:           0  
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.443    -1.654    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y33         FDCE                                         r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.418    -1.236 r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/Q
                         net (fo=2, routed)           0.754    -0.481    okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356
    DNA_PORT_X0Y0        DNA_PORT                                     r  okHI/core0/core0/a0/d0/dna0/SHIFT
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/dna0/READ
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.294ns  (logic 0.418ns (32.300%)  route 0.876ns (67.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.443    -1.654    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y33         FDCE                                         r  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.418    -1.236 r  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/Q
                         net (fo=2, routed)           0.876    -0.360    okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034
    DNA_PORT_X0Y0        DNA_PORT                                     r  okHI/core0/core0/a0/d0/dna0/READ
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_aa
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.400ns  (logic 0.614ns (43.876%)  route 0.785ns (56.124%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.230     0.490 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.930    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.432 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.944    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.918 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.586    -0.332    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y29          FDRE                                         r  okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.168 f  okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/Q
                         net (fo=2, routed)           0.785     0.618    okHI/tbuf/T
    V22                  OBUFT (TriStatE_obuft_T_O)
                                                      0.450     1.068 r  okHI/tbuf/OBUFT/O
                         net (fo=1, unset)            0.000     1.068    hi_aa
    V22                                                               r  hi_aa (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb fall edge)
                                                     10.415    10.415 f  
    Y18                                               0.000    10.415 f  hi_in[0] (IN)
                         net (fo=0)                   0.000    10.415    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442    10.857 f  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    11.337    okHI/hi_in0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     8.191 f  okHI/mmcm0/CLKFBOUT
                         net (fo=1, routed)           0.534     8.725    okHI/mmcm0_clkfb
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.754 f  okHI/mmcm0fb_bufg/O
                         net (fo=1, routed)           0.816     9.570    okHI/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  okHI/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.000    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.186    okHI/hi_in0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -5.035 r  okHI/mmcm0/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.448    okHI/mmcm0_clkfb
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.357 r  okHI/mmcm0fb_bufg/O
                         net (fo=1, routed)           1.455    -1.902    okHI/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  okHI/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_64M_clk_wiz_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_in[0]
                            (input port)
  Destination:            counter_buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.615ns  (logic 1.086ns (41.510%)  route 1.530ns (58.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  counter_in[0] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[0]
    P4                   IBUF (Prop_ibuf_I_O)         1.086     1.086 r  counter_in_IBUF[0]_inst/O
                         net (fo=2, routed)           1.530     2.615    counter_in_IBUF[0]
    SLICE_X50Y55         FDRE                                         r  counter_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          1.181     1.181    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -6.555 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -4.979    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.888 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           1.439    -3.449    clk_double_OBUF
    SLICE_X50Y55         FDRE                                         r  counter_buff_reg[0]/C

Slack:                    inf
  Source:                 counter_in[4]
                            (input port)
  Destination:            counter_buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.580ns  (logic 1.088ns (42.176%)  route 1.492ns (57.824%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N5                                                0.000     0.000 r  counter_in[4] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[4]
    N5                   IBUF (Prop_ibuf_I_O)         1.088     1.088 r  counter_in_IBUF[4]_inst/O
                         net (fo=2, routed)           1.492     2.580    counter_in_IBUF[4]
    SLICE_X50Y53         FDRE                                         r  counter_buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          1.181     1.181    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -6.555 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -4.979    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.888 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           1.439    -3.449    clk_double_OBUF
    SLICE_X50Y53         FDRE                                         r  counter_buff_reg[4]/C

Slack:                    inf
  Source:                 counter_in[1]
                            (input port)
  Destination:            counter_buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.528ns  (logic 1.113ns (44.041%)  route 1.414ns (55.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  counter_in[1] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[1]
    P1                   IBUF (Prop_ibuf_I_O)         1.113     1.113 r  counter_in_IBUF[1]_inst/O
                         net (fo=2, routed)           1.414     2.528    counter_in_IBUF[1]
    SLICE_X50Y55         FDRE                                         r  counter_buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          1.181     1.181    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -6.555 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -4.979    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.888 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           1.439    -3.449    clk_double_OBUF
    SLICE_X50Y55         FDRE                                         r  counter_buff_reg[1]/C

Slack:                    inf
  Source:                 counter_in[5]
                            (input port)
  Destination:            counter_buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.485ns  (logic 1.096ns (44.113%)  route 1.389ns (55.887%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  counter_in[5] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[5]
    N2                   IBUF (Prop_ibuf_I_O)         1.096     1.096 r  counter_in_IBUF[5]_inst/O
                         net (fo=2, routed)           1.389     2.485    counter_in_IBUF[5]
    SLICE_X50Y55         FDRE                                         r  counter_buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          1.181     1.181    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -6.555 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -4.979    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.888 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           1.439    -3.449    clk_double_OBUF
    SLICE_X50Y55         FDRE                                         r  counter_buff_reg[5]/C

Slack:                    inf
  Source:                 counter_in[2]
                            (input port)
  Destination:            counter_buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.459ns  (logic 1.087ns (44.183%)  route 1.373ns (55.817%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  counter_in[2] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[2]
    P6                   IBUF (Prop_ibuf_I_O)         1.087     1.087 r  counter_in_IBUF[2]_inst/O
                         net (fo=2, routed)           1.373     2.459    counter_in_IBUF[2]
    SLICE_X50Y53         FDRE                                         r  counter_buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          1.181     1.181    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -6.555 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -4.979    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.888 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           1.439    -3.449    clk_double_OBUF
    SLICE_X50Y53         FDRE                                         r  counter_buff_reg[2]/C

Slack:                    inf
  Source:                 counter_in[3]
                            (input port)
  Destination:            counter_buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.449ns  (logic 1.099ns (44.871%)  route 1.350ns (55.129%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  counter_in[3] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[3]
    P2                   IBUF (Prop_ibuf_I_O)         1.099     1.099 r  counter_in_IBUF[3]_inst/O
                         net (fo=2, routed)           1.350     2.449    counter_in_IBUF[3]
    SLICE_X50Y55         FDRE                                         r  counter_buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          1.181     1.181    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -6.555 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -4.979    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.888 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           1.439    -3.449    clk_double_OBUF
    SLICE_X50Y55         FDRE                                         r  counter_buff_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_in[2]
                            (input port)
  Destination:            counter_buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.211ns (26.342%)  route 0.589ns (73.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  counter_in[2] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[2]
    P6                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  counter_in_IBUF[2]_inst/O
                         net (fo=2, routed)           0.589     0.799    counter_in_IBUF[2]
    SLICE_X50Y53         FDRE                                         r  counter_buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          0.481     0.481    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           0.832    -0.746    clk_double_OBUF
    SLICE_X50Y53         FDRE                                         r  counter_buff_reg[2]/C

Slack:                    inf
  Source:                 counter_in[3]
                            (input port)
  Destination:            counter_buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.223ns (27.710%)  route 0.581ns (72.290%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  counter_in[3] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[3]
    P2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  counter_in_IBUF[3]_inst/O
                         net (fo=2, routed)           0.581     0.804    counter_in_IBUF[3]
    SLICE_X50Y55         FDRE                                         r  counter_buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          0.481     0.481    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           0.832    -0.746    clk_double_OBUF
    SLICE_X50Y55         FDRE                                         r  counter_buff_reg[3]/C

Slack:                    inf
  Source:                 counter_in[5]
                            (input port)
  Destination:            counter_buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.220ns (26.670%)  route 0.605ns (73.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  counter_in[5] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[5]
    N2                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  counter_in_IBUF[5]_inst/O
                         net (fo=2, routed)           0.605     0.825    counter_in_IBUF[5]
    SLICE_X50Y55         FDRE                                         r  counter_buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          0.481     0.481    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           0.832    -0.746    clk_double_OBUF
    SLICE_X50Y55         FDRE                                         r  counter_buff_reg[5]/C

Slack:                    inf
  Source:                 counter_in[4]
                            (input port)
  Destination:            counter_buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.212ns (24.864%)  route 0.641ns (75.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N5                                                0.000     0.000 r  counter_in[4] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[4]
    N5                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  counter_in_IBUF[4]_inst/O
                         net (fo=2, routed)           0.641     0.853    counter_in_IBUF[4]
    SLICE_X50Y53         FDRE                                         r  counter_buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          0.481     0.481    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           0.832    -0.746    clk_double_OBUF
    SLICE_X50Y53         FDRE                                         r  counter_buff_reg[4]/C

Slack:                    inf
  Source:                 counter_in[1]
                            (input port)
  Destination:            counter_buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.237ns (27.590%)  route 0.621ns (72.410%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  counter_in[1] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[1]
    P1                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  counter_in_IBUF[1]_inst/O
                         net (fo=2, routed)           0.621     0.858    counter_in_IBUF[1]
    SLICE_X50Y55         FDRE                                         r  counter_buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          0.481     0.481    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           0.832    -0.746    clk_double_OBUF
    SLICE_X50Y55         FDRE                                         r  counter_buff_reg[1]/C

Slack:                    inf
  Source:                 counter_in[0]
                            (input port)
  Destination:            counter_buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_64M_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.209ns (24.099%)  route 0.660ns (75.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  counter_in[0] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[0]
    P4                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  counter_in_IBUF[0]_inst/O
                         net (fo=2, routed)           0.660     0.869    counter_in_IBUF[0]
    SLICE_X50Y55         FDRE                                         r  counter_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L3                   IBUF                         0.000     0.000 r  clk_sample_IBUF_inst/O
                         net (fo=13, routed)          0.481     0.481    CLK/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    CLK/inst/clk_64M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  CLK/inst/clkout2_buf/O
                         net (fo=7, routed)           0.832    -0.746    clk_double_OBUF
    SLICE_X50Y55         FDRE                                         r  counter_buff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mmcm0_clk0

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_in[0]
                            (input port)
  Destination:            ep20/wirehold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.636ns  (logic 1.086ns (23.414%)  route 3.551ns (76.586%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns = ( -1.579 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  counter_in[0] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[0]
    P4                   IBUF (Prop_ibuf_I_O)         1.086     1.086 r  counter_in_IBUF[0]_inst/O
                         net (fo=2, routed)           3.551     4.636    ep20/ep_datain[0]
    SLICE_X2Y42          FDRE                                         r  ep20/wirehold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.518    -1.579    ep20/ok1[24]
    SLICE_X2Y42          FDRE                                         r  ep20/wirehold_reg[0]/C

Slack:                    inf
  Source:                 counter_in[4]
                            (input port)
  Destination:            ep20/wirehold_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.603ns  (logic 1.088ns (23.641%)  route 3.515ns (76.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns = ( -1.579 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N5                                                0.000     0.000 r  counter_in[4] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[4]
    N5                   IBUF (Prop_ibuf_I_O)         1.088     1.088 r  counter_in_IBUF[4]_inst/O
                         net (fo=2, routed)           3.515     4.603    ep20/ep_datain[4]
    SLICE_X2Y41          FDRE                                         r  ep20/wirehold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.518    -1.579    ep20/ok1[24]
    SLICE_X2Y41          FDRE                                         r  ep20/wirehold_reg[4]/C

Slack:                    inf
  Source:                 counter_in[3]
                            (input port)
  Destination:            ep20/wirehold_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.533ns  (logic 1.099ns (24.245%)  route 3.434ns (75.755%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns = ( -1.579 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  counter_in[3] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[3]
    P2                   IBUF (Prop_ibuf_I_O)         1.099     1.099 r  counter_in_IBUF[3]_inst/O
                         net (fo=2, routed)           3.434     4.533    ep20/ep_datain[3]
    SLICE_X2Y42          FDRE                                         r  ep20/wirehold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.518    -1.579    ep20/ok1[24]
    SLICE_X2Y42          FDRE                                         r  ep20/wirehold_reg[3]/C

Slack:                    inf
  Source:                 counter_in[2]
                            (input port)
  Destination:            ep20/wirehold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.478ns  (logic 1.087ns (24.265%)  route 3.392ns (75.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns = ( -1.579 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  counter_in[2] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[2]
    P6                   IBUF (Prop_ibuf_I_O)         1.087     1.087 r  counter_in_IBUF[2]_inst/O
                         net (fo=2, routed)           3.392     4.478    ep20/ep_datain[2]
    SLICE_X2Y41          FDRE                                         r  ep20/wirehold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.518    -1.579    ep20/ok1[24]
    SLICE_X2Y41          FDRE                                         r  ep20/wirehold_reg[2]/C

Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT)
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.256ns  (logic 3.214ns (75.513%)  route 1.042ns (24.487%))
  Logic Levels:           1  (DNA_PORT=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT                     0.000     0.000 r  okHI/core0/core0/a0/d0/dna0/CLK
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      3.214     3.214 r  okHI/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           1.042     4.256    okHI/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X8Y39          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.448    -1.649    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y39          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C

Slack:                    inf
  Source:                 counter_in[1]
                            (input port)
  Destination:            ep20/wirehold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.989ns  (logic 1.113ns (27.903%)  route 2.876ns (72.097%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns = ( -1.579 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  counter_in[1] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[1]
    P1                   IBUF (Prop_ibuf_I_O)         1.113     1.113 r  counter_in_IBUF[1]_inst/O
                         net (fo=2, routed)           2.876     3.989    ep20/ep_datain[1]
    SLICE_X2Y41          FDRE                                         r  ep20/wirehold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.518    -1.579    ep20/ok1[24]
    SLICE_X2Y41          FDRE                                         r  ep20/wirehold_reg[1]/C

Slack:                    inf
  Source:                 counter_in[5]
                            (input port)
  Destination:            ep20/wirehold_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.765ns  (logic 1.096ns (29.111%)  route 2.669ns (70.889%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns = ( -1.581 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  counter_in[5] (IN)
                         net (fo=0)                   0.000     0.000    counter_in[5]
    N2                   IBUF (Prop_ibuf_I_O)         1.096     1.096 r  counter_in_IBUF[5]_inst/O
                         net (fo=2, routed)           2.669     3.765    ep20/ep_datain[5]
    SLICE_X4Y42          FDRE                                         r  ep20/wirehold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.516    -1.581    ep20/ok1[24]
    SLICE_X4Y42          FDRE                                         r  ep20/wirehold_reg[5]/C

Slack:                    inf
  Source:                 counter_N_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ep22/wirehold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.815ns  (logic 0.518ns (18.401%)  route 2.297ns (81.599%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE                         0.000     0.000 r  counter_N_reg[1]/C
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  counter_N_reg[1]/Q
                         net (fo=2, routed)           2.297     2.815    ep22/ep_datain[1]
    SLICE_X4Y40          FDRE                                         r  ep22/wirehold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.515    -1.582    ep22/ok1[24]
    SLICE_X4Y40          FDRE                                         r  ep22/wirehold_reg[1]/C

Slack:                    inf
  Source:                 counter_P_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ep21/wirehold_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.804ns  (logic 0.422ns (15.053%)  route 2.382ns (84.947%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE                         0.000     0.000 r  counter_P_reg[4]/C
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.422     0.422 r  counter_P_reg[4]/Q
                         net (fo=2, routed)           2.382     2.804    ep21/ep_datain[4]
    SLICE_X3Y41          FDRE                                         r  ep21/wirehold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.518    -1.579    ep21/ok1[24]
    SLICE_X3Y41          FDRE                                         r  ep21/wirehold_reg[4]/C

Slack:                    inf
  Source:                 counter_N_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ep22/wirehold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.753ns  (logic 0.518ns (18.815%)  route 2.235ns (81.185%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE                         0.000     0.000 r  counter_N_reg[2]/C
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  counter_N_reg[2]/Q
                         net (fo=2, routed)           2.235     2.753    ep22/ep_datain[2]
    SLICE_X4Y40          FDRE                                         r  ep22/wirehold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.024     1.285 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162     2.446    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.775 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    -3.188    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.097 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         1.515    -1.582    ep22/ok1[24]
    SLICE_X4Y40          FDRE                                         r  ep22/wirehold_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hi_aa
                            (input port)
  Destination:            okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.244ns (31.899%)  route 0.520ns (68.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( -0.545 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V22                                               0.000     0.000 r  hi_aa (INOUT)
                         net (fo=1, unset)            0.000     0.000    okHI/tbuf/IO
    V22                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  okHI/tbuf/IBUF/O
                         net (fo=1, routed)           0.520     0.764    okHI/core0/core0/l6132a1be241cdaf832e37b4743b26fa6
    SLICE_X1Y30          FDRE                                         r  okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.856    -0.545    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y30          FDRE                                         r  okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/C

Slack:                    inf
  Source:                 counter_P_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ep21/wirehold_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.146ns (16.338%)  route 0.748ns (83.662%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE                         0.000     0.000 r  counter_P_reg[3]/C
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  counter_P_reg[3]/Q
                         net (fo=2, routed)           0.748     0.894    ep21/ep_datain[3]
    SLICE_X3Y42          FDRE                                         r  ep21/wirehold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.865    -0.536    ep21/ok1[24]
    SLICE_X3Y42          FDRE                                         r  ep21/wirehold_reg[3]/C

Slack:                    inf
  Source:                 counter_N_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ep22/wirehold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.164ns (16.267%)  route 0.844ns (83.733%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE                         0.000     0.000 r  counter_N_reg[0]/C
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_N_reg[0]/Q
                         net (fo=2, routed)           0.844     1.008    ep22/ep_datain[0]
    SLICE_X3Y41          FDRE                                         r  ep22/wirehold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.865    -0.536    ep22/ok1[24]
    SLICE_X3Y41          FDRE                                         r  ep22/wirehold_reg[0]/C

Slack:                    inf
  Source:                 counter_N_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ep22/wirehold_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.164ns (15.996%)  route 0.861ns (84.004%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE                         0.000     0.000 r  counter_N_reg[3]/C
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_N_reg[3]/Q
                         net (fo=2, routed)           0.861     1.025    ep22/ep_datain[3]
    SLICE_X3Y42          FDRE                                         r  ep22/wirehold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.865    -0.536    ep22/ok1[24]
    SLICE_X3Y42          FDRE                                         r  ep22/wirehold_reg[3]/C

Slack:                    inf
  Source:                 counter_P_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ep21/wirehold_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.133ns (12.576%)  route 0.925ns (87.424%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE                         0.000     0.000 r  counter_P_reg[5]/C
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  counter_P_reg[5]/Q
                         net (fo=2, routed)           0.925     1.058    ep21/ep_datain[5]
    SLICE_X3Y42          FDRE                                         r  ep21/wirehold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.865    -0.536    ep21/ok1[24]
    SLICE_X3Y42          FDRE                                         r  ep21/wirehold_reg[5]/C

Slack:                    inf
  Source:                 counter_N_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ep22/wirehold_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.148ns (12.667%)  route 1.020ns (87.333%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE                         0.000     0.000 r  counter_N_reg[5]/C
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  counter_N_reg[5]/Q
                         net (fo=2, routed)           1.020     1.168    ep22/ep_datain[5]
    SLICE_X4Y40          FDRE                                         r  ep22/wirehold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.863    -0.538    ep22/ok1[24]
    SLICE_X4Y40          FDRE                                         r  ep22/wirehold_reg[5]/C

Slack:                    inf
  Source:                 counter_P_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ep21/wirehold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.146ns (12.187%)  route 1.052ns (87.813%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE                         0.000     0.000 r  counter_P_reg[1]/C
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  counter_P_reg[1]/Q
                         net (fo=2, routed)           1.052     1.198    ep21/ep_datain[1]
    SLICE_X3Y42          FDRE                                         r  ep21/wirehold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.865    -0.536    ep21/ok1[24]
    SLICE_X3Y42          FDRE                                         r  ep21/wirehold_reg[1]/C

Slack:                    inf
  Source:                 counter_P_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ep21/wirehold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.203ns  (logic 0.146ns (12.136%)  route 1.057ns (87.864%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE                         0.000     0.000 r  counter_P_reg[0]/C
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  counter_P_reg[0]/Q
                         net (fo=2, routed)           1.057     1.203    ep21/ep_datain[0]
    SLICE_X3Y41          FDRE                                         r  ep21/wirehold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.865    -0.536    ep21/ok1[24]
    SLICE_X3Y41          FDRE                                         r  ep21/wirehold_reg[0]/C

Slack:                    inf
  Source:                 counter_N_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ep22/wirehold_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.148ns (12.216%)  route 1.064ns (87.784%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE                         0.000     0.000 r  counter_N_reg[4]/C
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  counter_N_reg[4]/Q
                         net (fo=2, routed)           1.064     1.212    ep22/ep_datain[4]
    SLICE_X3Y41          FDRE                                         r  ep22/wirehold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.865    -0.536    ep22/ok1[24]
    SLICE_X3Y41          FDRE                                         r  ep22/wirehold_reg[4]/C

Slack:                    inf
  Source:                 counter_P_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ep21/wirehold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.146ns (11.957%)  route 1.075ns (88.043%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE                         0.000     0.000 r  counter_P_reg[2]/C
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  counter_P_reg[2]/Q
                         net (fo=2, routed)           1.075     1.221    ep21/ep_datain[2]
    SLICE_X4Y42          FDRE                                         r  ep21/wirehold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.442     0.702 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.182    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.963 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.430    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.401 r  okHI/mmcm0_bufg/O
                         net (fo=572, routed)         0.863    -0.538    ep21/ok1[24]
    SLICE_X4Y42          FDRE                                         r  ep21/wirehold_reg[2]/C





