{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734881277574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734881277590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 22 20:57:57 2024 " "Processing started: Sun Dec 22 20:57:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734881277590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734881277590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Data_Memory -c Data_Memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off Data_Memory -c Data_Memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734881277590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734881278363 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734881278363 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Data_Memory.v(65) " "Verilog HDL warning at Data_Memory.v(65): extended using \"x\" or \"z\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1734881289400 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Data_Memory.v(70) " "Verilog HDL warning at Data_Memory.v(70): extended using \"x\" or \"z\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 70 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1734881289400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734881289400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734881289400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory_TB " "Found entity 1: Data_Memory_TB" {  } { { "Data_Memory_TB.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734881289400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734881289400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Data_Memory " "Elaborating entity \"Data_Memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734881289431 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734881289888 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/output_files/Data_Memory.map.smsg " "Generated suppressed messages file C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/output_files/Data_Memory.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734881290234 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734881290777 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734881290777 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[0\] " "No output dependent on input pin \"Rd\[0\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[1\] " "No output dependent on input pin \"Rd\[1\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[2\] " "No output dependent on input pin \"Rd\[2\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[3\] " "No output dependent on input pin \"Rd\[3\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[4\] " "No output dependent on input pin \"Rd\[4\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[5\] " "No output dependent on input pin \"Rd\[5\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[6\] " "No output dependent on input pin \"Rd\[6\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[7\] " "No output dependent on input pin \"Rd\[7\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[8\] " "No output dependent on input pin \"Rd\[8\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[9\] " "No output dependent on input pin \"Rd\[9\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[10\] " "No output dependent on input pin \"Rd\[10\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[11\] " "No output dependent on input pin \"Rd\[11\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[12\] " "No output dependent on input pin \"Rd\[12\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[13\] " "No output dependent on input pin \"Rd\[13\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[14\] " "No output dependent on input pin \"Rd\[14\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[15\] " "No output dependent on input pin \"Rd\[15\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[16\] " "No output dependent on input pin \"Rd\[16\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[17\] " "No output dependent on input pin \"Rd\[17\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[18\] " "No output dependent on input pin \"Rd\[18\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[19\] " "No output dependent on input pin \"Rd\[19\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[20\] " "No output dependent on input pin \"Rd\[20\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[21\] " "No output dependent on input pin \"Rd\[21\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[22\] " "No output dependent on input pin \"Rd\[22\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[23\] " "No output dependent on input pin \"Rd\[23\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[24\] " "No output dependent on input pin \"Rd\[24\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[25\] " "No output dependent on input pin \"Rd\[25\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[26\] " "No output dependent on input pin \"Rd\[26\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[27\] " "No output dependent on input pin \"Rd\[27\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[28\] " "No output dependent on input pin \"Rd\[28\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[29\] " "No output dependent on input pin \"Rd\[29\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[30\] " "No output dependent on input pin \"Rd\[30\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[31\] " "No output dependent on input pin \"Rd\[31\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881290816 "|Data_Memory|Rd[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1734881290816 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "205 " "Implemented 205 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "101 " "Implemented 101 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734881290816 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734881290816 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734881290816 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734881290816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734881290847 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 22 20:58:10 2024 " "Processing ended: Sun Dec 22 20:58:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734881290847 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734881290847 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734881290847 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734881290847 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1734881292199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734881292204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 22 20:58:11 2024 " "Processing started: Sun Dec 22 20:58:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734881292204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1734881292204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Data_Memory -c Data_Memory " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Data_Memory -c Data_Memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1734881292204 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1734881292437 ""}
{ "Info" "0" "" "Project  = Data_Memory" {  } {  } 0 0 "Project  = Data_Memory" 0 0 "Fitter" 0 0 1734881292437 ""}
{ "Info" "0" "" "Revision = Data_Memory" {  } {  } 0 0 "Revision = Data_Memory" 0 0 "Fitter" 0 0 1734881292437 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1734881292594 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1734881292594 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Data_Memory 10M25SAE144C8G " "Selected device 10M25SAE144C8G for design \"Data_Memory\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1734881292594 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734881292657 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734881292657 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1734881292814 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1734881292846 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1734881293270 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734881293288 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734881293288 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734881293288 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734881293288 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1734881293288 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734881293302 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734881293302 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734881293302 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734881293302 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734881293302 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734881293302 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734881293302 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734881293302 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1734881293302 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1734881293302 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1734881293302 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1734881293302 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1734881293302 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1734881293302 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "133 133 " "No exact pin location assignment(s) for 133 pins of 133 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1734881293506 ""}
{ "Error" "EFIOMGR_NOT_ENOUGH_IO_INPUT_PAD_LOCATIONS" "101 97 " "There are 101 IO input pads in the design, but only 97 IO input pad locations available on the device." {  } {  } 0 169281 "There are %1!d! IO input pads in the design, but only %2!d! IO input pad locations available on the device." 0 0 "Fitter" 0 -1 1734881293506 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734881293506 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1734881293632 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4934 " "Peak virtual memory: 4934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734881293727 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 22 20:58:13 2024 " "Processing ended: Sun Dec 22 20:58:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734881293727 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734881293727 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734881293727 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1734881293727 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 39 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 39 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1734881294388 ""}
