vendor_name = ModelSim
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/encoder4.vhd
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/encoder4_test.vwf
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/register2.vhd
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/register2_test.vwf
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/counter_test.vwf
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/counter3.vhd
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/edge_det.vhd
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/edge_det_test.vwf
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/db/elevator.cbx.xml
source_file = 1, c:/altera/91/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/91/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/91/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/91/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = edge_det
instance = comp, \clk~I\, clk, edge_det, 1
instance = comp, \input~I\, input, edge_det, 1
instance = comp, \reset~I\, reset, edge_det, 1
instance = comp, \output~2\, output~2, edge_det, 1
instance = comp, \output~I\, output, edge_det, 1
