<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>MSE Controller: f2833x/v140/DSP2833x_headers/include/DSP2833x_Xintf.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSE Controller
   &#160;<span id="projectnumber">V7.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7025d2b2446856d70902cec2b7152006.html">f2833x</a></li><li class="navelem"><a class="el" href="dir_04528772291e8d2837135c466a1b299b.html">v140</a></li><li class="navelem"><a class="el" href="dir_b50d3d096ab707223c705c852576767d.html">DSP2833x_headers</a></li><li class="navelem"><a class="el" href="dir_b4ee6adf04ab806cb4acfcd7c81c1ce9.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">DSP2833x_Xintf.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_d_s_p2833x___xintf_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// FILE:   DSP2833x_Xintf.h</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// TITLE:  DSP2833x Device External Interface Register Definitions.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// $TI Release: F2833x/F2823x Header Files and Peripheral Examples V140 $</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// $Release Date: March  4, 2015 $</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// $Copyright: Copyright (C) 2007-2015 Texas Instruments Incorporated -</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//             http://www.ti.com/ ALL RIGHTS RESERVED $</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef DSP2833x_XINTF_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define DSP2833x_XINTF_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">// XINTF timing register bit definitions:</span></div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="struct_x_t_i_m_i_n_g___b_i_t_s.html">   24</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_x_t_i_m_i_n_g___b_i_t_s.html">XTIMING_BITS</a> {    <span class="comment">// bits  description</span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="struct_x_t_i_m_i_n_g___b_i_t_s.html#a5caf499f9738f7b50ac2c6dadcf6763a">   25</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_x_t_i_m_i_n_g___b_i_t_s.html#a5caf499f9738f7b50ac2c6dadcf6763a">XWRTRAIL</a>:2;    <span class="comment">// 1:0   Write access trail timing</span></div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="struct_x_t_i_m_i_n_g___b_i_t_s.html#a865db5b0fcc4e2a37833447d40b7650c">   26</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_x_t_i_m_i_n_g___b_i_t_s.html#a865db5b0fcc4e2a37833447d40b7650c">XWRACTIVE</a>:3;   <span class="comment">// 4:2   Write access active timing</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="struct_x_t_i_m_i_n_g___b_i_t_s.html#a6c6c7def2ffe2bf0b1ac1848e2c8fab4">   27</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_x_t_i_m_i_n_g___b_i_t_s.html#a6c6c7def2ffe2bf0b1ac1848e2c8fab4">XWRLEAD</a>:2;     <span class="comment">// 6:5   Write access lead timing</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="struct_x_t_i_m_i_n_g___b_i_t_s.html#aeec8f1bf94bdb8a5b9951fe4e27249cb">   28</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_x_t_i_m_i_n_g___b_i_t_s.html#aeec8f1bf94bdb8a5b9951fe4e27249cb">XRDTRAIL</a>:2;    <span class="comment">// 8:7   Read access trail timing</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="struct_x_t_i_m_i_n_g___b_i_t_s.html#a3b41af4a435f4025abd1e218afff6148">   29</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_x_t_i_m_i_n_g___b_i_t_s.html#a3b41af4a435f4025abd1e218afff6148">XRDACTIVE</a>:3;   <span class="comment">// 11:9  Read access active timing</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="struct_x_t_i_m_i_n_g___b_i_t_s.html#a83a135b6f84838a8a394666b661f9f45">   30</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_x_t_i_m_i_n_g___b_i_t_s.html#a83a135b6f84838a8a394666b661f9f45">XRDLEAD</a>:2;     <span class="comment">// 13:12 Read access lead timing</span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="struct_x_t_i_m_i_n_g___b_i_t_s.html#a61f45a3bc106d45554e6e39fbe6420e3">   31</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_x_t_i_m_i_n_g___b_i_t_s.html#a61f45a3bc106d45554e6e39fbe6420e3">USEREADY</a>:1;    <span class="comment">// 14    Extend access using HW waitstates</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="struct_x_t_i_m_i_n_g___b_i_t_s.html#a3ee07928af2eaa2b769adaa0158ed78e">   32</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_x_t_i_m_i_n_g___b_i_t_s.html#a3ee07928af2eaa2b769adaa0158ed78e">READYMODE</a>:1;   <span class="comment">// 15    Ready mode</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="struct_x_t_i_m_i_n_g___b_i_t_s.html#aa1406a416e102ea67968cdd2592d6287">   33</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_x_t_i_m_i_n_g___b_i_t_s.html#aa1406a416e102ea67968cdd2592d6287">XSIZE</a>:2;       <span class="comment">// 17:16 XINTF bus width - must be written as 11b</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="struct_x_t_i_m_i_n_g___b_i_t_s.html#aca715630098f6426433522297813c98d">   34</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_x_t_i_m_i_n_g___b_i_t_s.html#aca715630098f6426433522297813c98d">rsvd1</a>:4;       <span class="comment">// 21:18 reserved</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="struct_x_t_i_m_i_n_g___b_i_t_s.html#a3612bf254cc007f151be5ae87b1e9aac">   35</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_x_t_i_m_i_n_g___b_i_t_s.html#a3612bf254cc007f151be5ae87b1e9aac">X2TIMING</a>:1;    <span class="comment">// 22    Double lead/active/trail timing</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="struct_x_t_i_m_i_n_g___b_i_t_s.html#a303a75ac28528211644b7e8cd5f3540b">   36</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_x_t_i_m_i_n_g___b_i_t_s.html#a303a75ac28528211644b7e8cd5f3540b">rsvd3</a>:9;       <span class="comment">// 31:23 reserved</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;};</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="union_x_t_i_m_i_n_g___r_e_g.html">   39</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_x_t_i_m_i_n_g___r_e_g.html">XTIMING_REG</a> {</div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="union_x_t_i_m_i_n_g___r_e_g.html#aed5e05822ee11207c6a5becf6530200d">   40</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>               <a class="code" href="union_x_t_i_m_i_n_g___r_e_g.html#aed5e05822ee11207c6a5becf6530200d">all</a>;</div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="union_x_t_i_m_i_n_g___r_e_g.html#af8a425cb35f29293162c12926138c929">   41</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_x_t_i_m_i_n_g___b_i_t_s.html">XTIMING_BITS</a>  <a class="code" href="union_x_t_i_m_i_n_g___r_e_g.html#af8a425cb35f29293162c12926138c929">bit</a>;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;};</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">// XINTF control register bit definitions:</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="struct_x_i_n_t_c_n_f2___b_i_t_s.html">   45</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_x_i_n_t_c_n_f2___b_i_t_s.html">XINTCNF2_BITS</a> {    <span class="comment">// bits  description</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#a6e3c860916adc222c1dce775d180ff92">   46</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#a6e3c860916adc222c1dce775d180ff92">WRBUFF</a>:2;       <span class="comment">// 1:0   Write buffer depth</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#a0c6e434197ce245ce7c497b70dce32aa">   47</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#a0c6e434197ce245ce7c497b70dce32aa">CLKMODE</a>:1;      <span class="comment">// 2     Ratio for XCLKOUT with respect to XTIMCLK</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#ac1b354196e90bcbdfe7f5a19b088bb84">   48</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#ac1b354196e90bcbdfe7f5a19b088bb84">CLKOFF</a>:1;       <span class="comment">// 3     Disable XCLKOUT</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#a8eec181a28847d8d7157b9c1bcb54ef7">   49</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#a8eec181a28847d8d7157b9c1bcb54ef7">rsvd1</a>:2;        <span class="comment">// 5:4   reserved</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#a187a4c73e241198c6a391dda32e99975">   50</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#a187a4c73e241198c6a391dda32e99975">WLEVEL</a>:2;       <span class="comment">// 7:6   Current level of the write buffer</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#aa9bb65537cc2371c45e6b45b4d5ca20d">   51</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#aa9bb65537cc2371c45e6b45b4d5ca20d">rsvd2</a>:1;        <span class="comment">// 8     reserved</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#a044d022f640c250585c505e91cd90d0c">   52</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#a044d022f640c250585c505e91cd90d0c">HOLD</a>:1;         <span class="comment">// 9     Hold enable/disable</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#a703e68fa6f36db2e4a12b2d5380ee4c3">   53</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#a703e68fa6f36db2e4a12b2d5380ee4c3">HOLDS</a>:1;        <span class="comment">// 10    Current state of HOLDn input</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#ac17cd8d6ad307e2ea3c4198b65954558">   54</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#ac17cd8d6ad307e2ea3c4198b65954558">HOLDAS</a>:1;       <span class="comment">// 11    Current state of HOLDAn output</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#a089b90ea271bbfaffb3767825148c421">   55</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#a089b90ea271bbfaffb3767825148c421">rsvd3</a>:4;        <span class="comment">// 15:12 reserved</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#a73ee1ee03fb6f0c270f1b2cc80454696">   56</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#a73ee1ee03fb6f0c270f1b2cc80454696">XTIMCLK</a>:3;      <span class="comment">// 18:16 Ratio for XTIMCLK</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#aed115364020468ece0fcb6e2db9602b7">   57</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#aed115364020468ece0fcb6e2db9602b7">rsvd4</a>:13;       <span class="comment">// 31:19 reserved</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;};</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="union_x_i_n_t_c_n_f2___r_e_g.html">   60</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_x_i_n_t_c_n_f2___r_e_g.html">XINTCNF2_REG</a> {</div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="union_x_i_n_t_c_n_f2___r_e_g.html#a1ec5b07bcf6de0b4af7f8a524d0a0709">   61</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>                <a class="code" href="union_x_i_n_t_c_n_f2___r_e_g.html#a1ec5b07bcf6de0b4af7f8a524d0a0709">all</a>;</div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="union_x_i_n_t_c_n_f2___r_e_g.html#af52a04cfc3f0d13073d5c7c4e1e9aa4e">   62</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_x_i_n_t_c_n_f2___b_i_t_s.html">XINTCNF2_BITS</a>  <a class="code" href="union_x_i_n_t_c_n_f2___r_e_g.html#af52a04cfc3f0d13073d5c7c4e1e9aa4e">bit</a>;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;};</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">// XINTF bank switching register bit definitions:</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_x_b_a_n_k___b_i_t_s.html">   66</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_x_b_a_n_k___b_i_t_s.html">XBANK_BITS</a> {      <span class="comment">// bits  description</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct_x_b_a_n_k___b_i_t_s.html#a1df79af9d7a12059c747dac5c64183b5">   67</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_x_b_a_n_k___b_i_t_s.html#a1df79af9d7a12059c747dac5c64183b5">BANK</a>:3;       <span class="comment">// 2:0   Zone for which banking is enabled</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_x_b_a_n_k___b_i_t_s.html#a58b19085c8c651e658a81ac78382007e">   68</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_x_b_a_n_k___b_i_t_s.html#a58b19085c8c651e658a81ac78382007e">BCYC</a>:3;       <span class="comment">// 5:3   XTIMCLK cycles to add</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct_x_b_a_n_k___b_i_t_s.html#a4a99af7871b2c81857440e1c414f3247">   69</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_x_b_a_n_k___b_i_t_s.html#a4a99af7871b2c81857440e1c414f3247">rsvd</a>:10;      <span class="comment">// 15:6  reserved</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;};</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="union_x_b_a_n_k___r_e_g.html">   72</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_x_b_a_n_k___r_e_g.html">XBANK_REG</a> {</div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="union_x_b_a_n_k___r_e_g.html#a87d80c83de17e6d336b75415a1bf95b6">   73</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>             <a class="code" href="union_x_b_a_n_k___r_e_g.html#a87d80c83de17e6d336b75415a1bf95b6">all</a>;</div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="union_x_b_a_n_k___r_e_g.html#a0ed39b6c7031cc1744063cae850a6865">   74</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_x_b_a_n_k___b_i_t_s.html">XBANK_BITS</a>  <a class="code" href="union_x_b_a_n_k___r_e_g.html#a0ed39b6c7031cc1744063cae850a6865">bit</a>;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;};</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="struct_x_r_e_s_e_t___b_i_t_s.html">   77</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_x_r_e_s_e_t___b_i_t_s.html">XRESET_BITS</a> {</div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="struct_x_r_e_s_e_t___b_i_t_s.html#afc5be5f2f2c424e17613ab5a6478f4da">   78</a></span>&#160;    <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_x_r_e_s_e_t___b_i_t_s.html#afc5be5f2f2c424e17613ab5a6478f4da">XHARDRESET</a>:1;</div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="struct_x_r_e_s_e_t___b_i_t_s.html#a43e3a0a6e150647e8ad502a6d2dc7622">   79</a></span>&#160;    <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_x_r_e_s_e_t___b_i_t_s.html#a43e3a0a6e150647e8ad502a6d2dc7622">rsvd1</a>:15;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;};</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="union_x_r_e_s_e_t___r_e_g.html">   82</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_x_r_e_s_e_t___r_e_g.html">XRESET_REG</a> {</div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="union_x_r_e_s_e_t___r_e_g.html#afa49a3be20fec7dad9f47784cea95578">   83</a></span>&#160;    <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>            <a class="code" href="union_x_r_e_s_e_t___r_e_g.html#afa49a3be20fec7dad9f47784cea95578">all</a>;</div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="union_x_r_e_s_e_t___r_e_g.html#a688c2a51e8c8067b2c314f8f1a548fbd">   84</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct_x_r_e_s_e_t___b_i_t_s.html">XRESET_BITS</a> <a class="code" href="union_x_r_e_s_e_t___r_e_g.html#a688c2a51e8c8067b2c314f8f1a548fbd">bit</a>;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;};</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">// XINTF Register File:</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="struct_x_i_n_t_f___r_e_g_s.html">   91</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_x_i_n_t_f___r_e_g_s.html">XINTF_REGS</a> {</div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="struct_x_i_n_t_f___r_e_g_s.html#a261c89f3a3df0059be9cb5597ad2b217">   92</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_x_t_i_m_i_n_g___r_e_g.html">XTIMING_REG</a> <a class="code" href="struct_x_i_n_t_f___r_e_g_s.html#a261c89f3a3df0059be9cb5597ad2b217">XTIMING0</a>;</div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="struct_x_i_n_t_f___r_e_g_s.html#ad408511b2878bcea4444f2fd04afe736">   93</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code" href="struct_x_i_n_t_f___r_e_g_s.html#ad408511b2878bcea4444f2fd04afe736">rsvd1</a>[5];</div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="struct_x_i_n_t_f___r_e_g_s.html#a61b20e6b1f46c7f3e9f46a556a770c72">   94</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_x_t_i_m_i_n_g___r_e_g.html">XTIMING_REG</a> <a class="code" href="struct_x_i_n_t_f___r_e_g_s.html#a61b20e6b1f46c7f3e9f46a556a770c72">XTIMING6</a>;</div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="struct_x_i_n_t_f___r_e_g_s.html#a69e67c437ce8b32823659b4208954b36">   95</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_x_t_i_m_i_n_g___r_e_g.html">XTIMING_REG</a> <a class="code" href="struct_x_i_n_t_f___r_e_g_s.html#a69e67c437ce8b32823659b4208954b36">XTIMING7</a>;</div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="struct_x_i_n_t_f___r_e_g_s.html#ab63d62cacb96c44ba73e03a176c5f42c">   96</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code" href="struct_x_i_n_t_f___r_e_g_s.html#ab63d62cacb96c44ba73e03a176c5f42c">rsvd2</a>[2];</div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="struct_x_i_n_t_f___r_e_g_s.html#afadbe18633332d1ad3eda9a2c25512a1">   97</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_x_i_n_t_c_n_f2___r_e_g.html">XINTCNF2_REG</a> <a class="code" href="struct_x_i_n_t_f___r_e_g_s.html#afadbe18633332d1ad3eda9a2c25512a1">XINTCNF2</a>;</div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="struct_x_i_n_t_f___r_e_g_s.html#ac95b0b29961cac47cc52086232501ebf">   98</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code" href="struct_x_i_n_t_f___r_e_g_s.html#ac95b0b29961cac47cc52086232501ebf">rsvd3</a>;</div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="struct_x_i_n_t_f___r_e_g_s.html#a518593af5f9bfcd05a2fedf6f046a32d">   99</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_x_b_a_n_k___r_e_g.html">XBANK_REG</a>    <a class="code" href="struct_x_i_n_t_f___r_e_g_s.html#a518593af5f9bfcd05a2fedf6f046a32d">XBANK</a>;</div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="struct_x_i_n_t_f___r_e_g_s.html#a75a3b59bdb62fb361a3445ea8a42127c">  100</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_x_i_n_t_f___r_e_g_s.html#a75a3b59bdb62fb361a3445ea8a42127c">rsvd4</a>;</div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="struct_x_i_n_t_f___r_e_g_s.html#afbfc06e0b3afe21c1f721fb4ba8c580b">  101</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_x_i_n_t_f___r_e_g_s.html#afbfc06e0b3afe21c1f721fb4ba8c580b">XREVISION</a>;</div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="struct_x_i_n_t_f___r_e_g_s.html#afa7ebe71510d22015e1a3783aaa9a6d2">  102</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_x_i_n_t_f___r_e_g_s.html#afa7ebe71510d22015e1a3783aaa9a6d2">rsvd5</a>[2];</div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="struct_x_i_n_t_f___r_e_g_s.html#ac345ccf4fe9f87cba59e6bd4a6516f99">  103</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_x_r_e_s_e_t___r_e_g.html">XRESET_REG</a>   <a class="code" href="struct_x_i_n_t_f___r_e_g_s.html#ac345ccf4fe9f87cba59e6bd4a6516f99">XRESET</a>;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;};</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">// XINTF External References &amp; Function Declarations:</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="struct_x_i_n_t_f___r_e_g_s.html">XINTF_REGS</a> <a class="code" href="_d_s_p2833x___xintf_8h.html#a5f50ff78b49038e2ca1bc91398a34aa8">XintfRegs</a>;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;}</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* extern &quot;C&quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#endif  // end of DSP2833x_XINTF_H definition</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">//===========================================================================</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">// No more.</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">//===========================================================================</span></div>
<div class="ttc" id="union_x_i_n_t_c_n_f2___r_e_g_html"><div class="ttname"><a href="union_x_i_n_t_c_n_f2___r_e_g.html">XINTCNF2_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:60</div></div>
<div class="ttc" id="union_x_r_e_s_e_t___r_e_g_html_afa49a3be20fec7dad9f47784cea95578"><div class="ttname"><a href="union_x_r_e_s_e_t___r_e_g.html#afa49a3be20fec7dad9f47784cea95578">XRESET_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:83</div></div>
<div class="ttc" id="struct_x_i_n_t_c_n_f2___b_i_t_s_html_ac17cd8d6ad307e2ea3c4198b65954558"><div class="ttname"><a href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#ac17cd8d6ad307e2ea3c4198b65954558">XINTCNF2_BITS::HOLDAS</a></div><div class="ttdeci">Uint16 HOLDAS</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:54</div></div>
<div class="ttc" id="struct_x_t_i_m_i_n_g___b_i_t_s_html_a303a75ac28528211644b7e8cd5f3540b"><div class="ttname"><a href="struct_x_t_i_m_i_n_g___b_i_t_s.html#a303a75ac28528211644b7e8cd5f3540b">XTIMING_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:36</div></div>
<div class="ttc" id="struct_x_i_n_t_f___r_e_g_s_html_ad408511b2878bcea4444f2fd04afe736"><div class="ttname"><a href="struct_x_i_n_t_f___r_e_g_s.html#ad408511b2878bcea4444f2fd04afe736">XINTF_REGS::rsvd1</a></div><div class="ttdeci">Uint32 rsvd1[5]</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:93</div></div>
<div class="ttc" id="union_x_b_a_n_k___r_e_g_html_a87d80c83de17e6d336b75415a1bf95b6"><div class="ttname"><a href="union_x_b_a_n_k___r_e_g.html#a87d80c83de17e6d336b75415a1bf95b6">XBANK_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:73</div></div>
<div class="ttc" id="struct_x_i_n_t_f___r_e_g_s_html"><div class="ttname"><a href="struct_x_i_n_t_f___r_e_g_s.html">XINTF_REGS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:91</div></div>
<div class="ttc" id="struct_x_i_n_t_f___r_e_g_s_html_a75a3b59bdb62fb361a3445ea8a42127c"><div class="ttname"><a href="struct_x_i_n_t_f___r_e_g_s.html#a75a3b59bdb62fb361a3445ea8a42127c">XINTF_REGS::rsvd4</a></div><div class="ttdeci">Uint16 rsvd4</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:100</div></div>
<div class="ttc" id="struct_x_t_i_m_i_n_g___b_i_t_s_html"><div class="ttname"><a href="struct_x_t_i_m_i_n_g___b_i_t_s.html">XTIMING_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:24</div></div>
<div class="ttc" id="struct_x_i_n_t_f___r_e_g_s_html_a61b20e6b1f46c7f3e9f46a556a770c72"><div class="ttname"><a href="struct_x_i_n_t_f___r_e_g_s.html#a61b20e6b1f46c7f3e9f46a556a770c72">XINTF_REGS::XTIMING6</a></div><div class="ttdeci">union XTIMING_REG XTIMING6</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:94</div></div>
<div class="ttc" id="struct_x_t_i_m_i_n_g___b_i_t_s_html_aa1406a416e102ea67968cdd2592d6287"><div class="ttname"><a href="struct_x_t_i_m_i_n_g___b_i_t_s.html#aa1406a416e102ea67968cdd2592d6287">XTIMING_BITS::XSIZE</a></div><div class="ttdeci">Uint16 XSIZE</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:33</div></div>
<div class="ttc" id="struct_x_i_n_t_c_n_f2___b_i_t_s_html_a703e68fa6f36db2e4a12b2d5380ee4c3"><div class="ttname"><a href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#a703e68fa6f36db2e4a12b2d5380ee4c3">XINTCNF2_BITS::HOLDS</a></div><div class="ttdeci">Uint16 HOLDS</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:53</div></div>
<div class="ttc" id="struct_x_i_n_t_f___r_e_g_s_html_a69e67c437ce8b32823659b4208954b36"><div class="ttname"><a href="struct_x_i_n_t_f___r_e_g_s.html#a69e67c437ce8b32823659b4208954b36">XINTF_REGS::XTIMING7</a></div><div class="ttdeci">union XTIMING_REG XTIMING7</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:95</div></div>
<div class="ttc" id="struct_x_i_n_t_f___r_e_g_s_html_afbfc06e0b3afe21c1f721fb4ba8c580b"><div class="ttname"><a href="struct_x_i_n_t_f___r_e_g_s.html#afbfc06e0b3afe21c1f721fb4ba8c580b">XINTF_REGS::XREVISION</a></div><div class="ttdeci">Uint16 XREVISION</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:101</div></div>
<div class="ttc" id="struct_x_i_n_t_c_n_f2___b_i_t_s_html_a089b90ea271bbfaffb3767825148c421"><div class="ttname"><a href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#a089b90ea271bbfaffb3767825148c421">XINTCNF2_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:55</div></div>
<div class="ttc" id="struct_x_t_i_m_i_n_g___b_i_t_s_html_a83a135b6f84838a8a394666b661f9f45"><div class="ttname"><a href="struct_x_t_i_m_i_n_g___b_i_t_s.html#a83a135b6f84838a8a394666b661f9f45">XTIMING_BITS::XRDLEAD</a></div><div class="ttdeci">Uint16 XRDLEAD</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:30</div></div>
<div class="ttc" id="struct_x_i_n_t_f___r_e_g_s_html_a518593af5f9bfcd05a2fedf6f046a32d"><div class="ttname"><a href="struct_x_i_n_t_f___r_e_g_s.html#a518593af5f9bfcd05a2fedf6f046a32d">XINTF_REGS::XBANK</a></div><div class="ttdeci">union XBANK_REG XBANK</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:99</div></div>
<div class="ttc" id="struct_x_i_n_t_f___r_e_g_s_html_ac345ccf4fe9f87cba59e6bd4a6516f99"><div class="ttname"><a href="struct_x_i_n_t_f___r_e_g_s.html#ac345ccf4fe9f87cba59e6bd4a6516f99">XINTF_REGS::XRESET</a></div><div class="ttdeci">union XRESET_REG XRESET</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:103</div></div>
<div class="ttc" id="union_x_b_a_n_k___r_e_g_html"><div class="ttname"><a href="union_x_b_a_n_k___r_e_g.html">XBANK_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:72</div></div>
<div class="ttc" id="struct_x_r_e_s_e_t___b_i_t_s_html_afc5be5f2f2c424e17613ab5a6478f4da"><div class="ttname"><a href="struct_x_r_e_s_e_t___b_i_t_s.html#afc5be5f2f2c424e17613ab5a6478f4da">XRESET_BITS::XHARDRESET</a></div><div class="ttdeci">Uint16 XHARDRESET</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:78</div></div>
<div class="ttc" id="union_x_b_a_n_k___r_e_g_html_a0ed39b6c7031cc1744063cae850a6865"><div class="ttname"><a href="union_x_b_a_n_k___r_e_g.html#a0ed39b6c7031cc1744063cae850a6865">XBANK_REG::bit</a></div><div class="ttdeci">struct XBANK_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:74</div></div>
<div class="ttc" id="union_x_r_e_s_e_t___r_e_g_html"><div class="ttname"><a href="union_x_r_e_s_e_t___r_e_g.html">XRESET_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:82</div></div>
<div class="ttc" id="struct_x_i_n_t_c_n_f2___b_i_t_s_html_a0c6e434197ce245ce7c497b70dce32aa"><div class="ttname"><a href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#a0c6e434197ce245ce7c497b70dce32aa">XINTCNF2_BITS::CLKMODE</a></div><div class="ttdeci">Uint16 CLKMODE</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:47</div></div>
<div class="ttc" id="struct_x_t_i_m_i_n_g___b_i_t_s_html_a3612bf254cc007f151be5ae87b1e9aac"><div class="ttname"><a href="struct_x_t_i_m_i_n_g___b_i_t_s.html#a3612bf254cc007f151be5ae87b1e9aac">XTIMING_BITS::X2TIMING</a></div><div class="ttdeci">Uint16 X2TIMING</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:35</div></div>
<div class="ttc" id="struct_x_r_e_s_e_t___b_i_t_s_html"><div class="ttname"><a href="struct_x_r_e_s_e_t___b_i_t_s.html">XRESET_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:77</div></div>
<div class="ttc" id="union_x_i_n_t_c_n_f2___r_e_g_html_a1ec5b07bcf6de0b4af7f8a524d0a0709"><div class="ttname"><a href="union_x_i_n_t_c_n_f2___r_e_g.html#a1ec5b07bcf6de0b4af7f8a524d0a0709">XINTCNF2_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:61</div></div>
<div class="ttc" id="_d_s_p2833x___device_8h_html_aba99025e657f892beb7ff31cecf64653"><div class="ttname"><a href="_d_s_p2833x___device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a></div><div class="ttdeci">unsigned long Uint32</div><div class="ttdef"><b>Definition:</b> DSP2833x_Device.h:96</div></div>
<div class="ttc" id="struct_x_i_n_t_c_n_f2___b_i_t_s_html"><div class="ttname"><a href="struct_x_i_n_t_c_n_f2___b_i_t_s.html">XINTCNF2_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:45</div></div>
<div class="ttc" id="struct_x_b_a_n_k___b_i_t_s_html_a58b19085c8c651e658a81ac78382007e"><div class="ttname"><a href="struct_x_b_a_n_k___b_i_t_s.html#a58b19085c8c651e658a81ac78382007e">XBANK_BITS::BCYC</a></div><div class="ttdeci">Uint16 BCYC</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:68</div></div>
<div class="ttc" id="struct_x_i_n_t_c_n_f2___b_i_t_s_html_a6e3c860916adc222c1dce775d180ff92"><div class="ttname"><a href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#a6e3c860916adc222c1dce775d180ff92">XINTCNF2_BITS::WRBUFF</a></div><div class="ttdeci">Uint16 WRBUFF</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:46</div></div>
<div class="ttc" id="struct_x_i_n_t_f___r_e_g_s_html_ac95b0b29961cac47cc52086232501ebf"><div class="ttname"><a href="struct_x_i_n_t_f___r_e_g_s.html#ac95b0b29961cac47cc52086232501ebf">XINTF_REGS::rsvd3</a></div><div class="ttdeci">Uint32 rsvd3</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:98</div></div>
<div class="ttc" id="struct_x_b_a_n_k___b_i_t_s_html_a1df79af9d7a12059c747dac5c64183b5"><div class="ttname"><a href="struct_x_b_a_n_k___b_i_t_s.html#a1df79af9d7a12059c747dac5c64183b5">XBANK_BITS::BANK</a></div><div class="ttdeci">Uint16 BANK</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:67</div></div>
<div class="ttc" id="struct_x_b_a_n_k___b_i_t_s_html"><div class="ttname"><a href="struct_x_b_a_n_k___b_i_t_s.html">XBANK_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:66</div></div>
<div class="ttc" id="struct_x_r_e_s_e_t___b_i_t_s_html_a43e3a0a6e150647e8ad502a6d2dc7622"><div class="ttname"><a href="struct_x_r_e_s_e_t___b_i_t_s.html#a43e3a0a6e150647e8ad502a6d2dc7622">XRESET_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:79</div></div>
<div class="ttc" id="struct_x_t_i_m_i_n_g___b_i_t_s_html_aeec8f1bf94bdb8a5b9951fe4e27249cb"><div class="ttname"><a href="struct_x_t_i_m_i_n_g___b_i_t_s.html#aeec8f1bf94bdb8a5b9951fe4e27249cb">XTIMING_BITS::XRDTRAIL</a></div><div class="ttdeci">Uint16 XRDTRAIL</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:28</div></div>
<div class="ttc" id="struct_x_i_n_t_f___r_e_g_s_html_afa7ebe71510d22015e1a3783aaa9a6d2"><div class="ttname"><a href="struct_x_i_n_t_f___r_e_g_s.html#afa7ebe71510d22015e1a3783aaa9a6d2">XINTF_REGS::rsvd5</a></div><div class="ttdeci">Uint16 rsvd5[2]</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:102</div></div>
<div class="ttc" id="struct_x_i_n_t_f___r_e_g_s_html_afadbe18633332d1ad3eda9a2c25512a1"><div class="ttname"><a href="struct_x_i_n_t_f___r_e_g_s.html#afadbe18633332d1ad3eda9a2c25512a1">XINTF_REGS::XINTCNF2</a></div><div class="ttdeci">union XINTCNF2_REG XINTCNF2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:97</div></div>
<div class="ttc" id="struct_x_i_n_t_c_n_f2___b_i_t_s_html_ac1b354196e90bcbdfe7f5a19b088bb84"><div class="ttname"><a href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#ac1b354196e90bcbdfe7f5a19b088bb84">XINTCNF2_BITS::CLKOFF</a></div><div class="ttdeci">Uint16 CLKOFF</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:48</div></div>
<div class="ttc" id="union_x_t_i_m_i_n_g___r_e_g_html"><div class="ttname"><a href="union_x_t_i_m_i_n_g___r_e_g.html">XTIMING_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:39</div></div>
<div class="ttc" id="struct_x_i_n_t_c_n_f2___b_i_t_s_html_aa9bb65537cc2371c45e6b45b4d5ca20d"><div class="ttname"><a href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#aa9bb65537cc2371c45e6b45b4d5ca20d">XINTCNF2_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:51</div></div>
<div class="ttc" id="union_x_t_i_m_i_n_g___r_e_g_html_aed5e05822ee11207c6a5becf6530200d"><div class="ttname"><a href="union_x_t_i_m_i_n_g___r_e_g.html#aed5e05822ee11207c6a5becf6530200d">XTIMING_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:40</div></div>
<div class="ttc" id="struct_x_t_i_m_i_n_g___b_i_t_s_html_a3ee07928af2eaa2b769adaa0158ed78e"><div class="ttname"><a href="struct_x_t_i_m_i_n_g___b_i_t_s.html#a3ee07928af2eaa2b769adaa0158ed78e">XTIMING_BITS::READYMODE</a></div><div class="ttdeci">Uint16 READYMODE</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:32</div></div>
<div class="ttc" id="struct_x_t_i_m_i_n_g___b_i_t_s_html_aca715630098f6426433522297813c98d"><div class="ttname"><a href="struct_x_t_i_m_i_n_g___b_i_t_s.html#aca715630098f6426433522297813c98d">XTIMING_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:34</div></div>
<div class="ttc" id="struct_x_i_n_t_c_n_f2___b_i_t_s_html_aed115364020468ece0fcb6e2db9602b7"><div class="ttname"><a href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#aed115364020468ece0fcb6e2db9602b7">XINTCNF2_BITS::rsvd4</a></div><div class="ttdeci">Uint16 rsvd4</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:57</div></div>
<div class="ttc" id="struct_x_i_n_t_c_n_f2___b_i_t_s_html_a187a4c73e241198c6a391dda32e99975"><div class="ttname"><a href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#a187a4c73e241198c6a391dda32e99975">XINTCNF2_BITS::WLEVEL</a></div><div class="ttdeci">Uint16 WLEVEL</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:50</div></div>
<div class="ttc" id="union_x_t_i_m_i_n_g___r_e_g_html_af8a425cb35f29293162c12926138c929"><div class="ttname"><a href="union_x_t_i_m_i_n_g___r_e_g.html#af8a425cb35f29293162c12926138c929">XTIMING_REG::bit</a></div><div class="ttdeci">struct XTIMING_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:41</div></div>
<div class="ttc" id="struct_x_i_n_t_c_n_f2___b_i_t_s_html_a044d022f640c250585c505e91cd90d0c"><div class="ttname"><a href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#a044d022f640c250585c505e91cd90d0c">XINTCNF2_BITS::HOLD</a></div><div class="ttdeci">Uint16 HOLD</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:52</div></div>
<div class="ttc" id="union_x_r_e_s_e_t___r_e_g_html_a688c2a51e8c8067b2c314f8f1a548fbd"><div class="ttname"><a href="union_x_r_e_s_e_t___r_e_g.html#a688c2a51e8c8067b2c314f8f1a548fbd">XRESET_REG::bit</a></div><div class="ttdeci">struct XRESET_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:84</div></div>
<div class="ttc" id="struct_x_i_n_t_f___r_e_g_s_html_a261c89f3a3df0059be9cb5597ad2b217"><div class="ttname"><a href="struct_x_i_n_t_f___r_e_g_s.html#a261c89f3a3df0059be9cb5597ad2b217">XINTF_REGS::XTIMING0</a></div><div class="ttdeci">union XTIMING_REG XTIMING0</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:92</div></div>
<div class="ttc" id="struct_x_i_n_t_c_n_f2___b_i_t_s_html_a73ee1ee03fb6f0c270f1b2cc80454696"><div class="ttname"><a href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#a73ee1ee03fb6f0c270f1b2cc80454696">XINTCNF2_BITS::XTIMCLK</a></div><div class="ttdeci">Uint16 XTIMCLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:56</div></div>
<div class="ttc" id="struct_x_t_i_m_i_n_g___b_i_t_s_html_a3b41af4a435f4025abd1e218afff6148"><div class="ttname"><a href="struct_x_t_i_m_i_n_g___b_i_t_s.html#a3b41af4a435f4025abd1e218afff6148">XTIMING_BITS::XRDACTIVE</a></div><div class="ttdeci">Uint16 XRDACTIVE</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:29</div></div>
<div class="ttc" id="struct_x_i_n_t_c_n_f2___b_i_t_s_html_a8eec181a28847d8d7157b9c1bcb54ef7"><div class="ttname"><a href="struct_x_i_n_t_c_n_f2___b_i_t_s.html#a8eec181a28847d8d7157b9c1bcb54ef7">XINTCNF2_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:49</div></div>
<div class="ttc" id="struct_x_t_i_m_i_n_g___b_i_t_s_html_a5caf499f9738f7b50ac2c6dadcf6763a"><div class="ttname"><a href="struct_x_t_i_m_i_n_g___b_i_t_s.html#a5caf499f9738f7b50ac2c6dadcf6763a">XTIMING_BITS::XWRTRAIL</a></div><div class="ttdeci">Uint16 XWRTRAIL</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:25</div></div>
<div class="ttc" id="union_x_i_n_t_c_n_f2___r_e_g_html_af52a04cfc3f0d13073d5c7c4e1e9aa4e"><div class="ttname"><a href="union_x_i_n_t_c_n_f2___r_e_g.html#af52a04cfc3f0d13073d5c7c4e1e9aa4e">XINTCNF2_REG::bit</a></div><div class="ttdeci">struct XINTCNF2_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:62</div></div>
<div class="ttc" id="_d_s_p2833x___xintf_8h_html_a5f50ff78b49038e2ca1bc91398a34aa8"><div class="ttname"><a href="_d_s_p2833x___xintf_8h.html#a5f50ff78b49038e2ca1bc91398a34aa8">XintfRegs</a></div><div class="ttdeci">volatile struct XINTF_REGS XintfRegs</div><div class="ttdef"><b>Definition:</b> DSP2833x_GlobalVariableDefs.c:429</div></div>
<div class="ttc" id="struct_x_i_n_t_f___r_e_g_s_html_ab63d62cacb96c44ba73e03a176c5f42c"><div class="ttname"><a href="struct_x_i_n_t_f___r_e_g_s.html#ab63d62cacb96c44ba73e03a176c5f42c">XINTF_REGS::rsvd2</a></div><div class="ttdeci">Uint32 rsvd2[2]</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:96</div></div>
<div class="ttc" id="struct_x_b_a_n_k___b_i_t_s_html_a4a99af7871b2c81857440e1c414f3247"><div class="ttname"><a href="struct_x_b_a_n_k___b_i_t_s.html#a4a99af7871b2c81857440e1c414f3247">XBANK_BITS::rsvd</a></div><div class="ttdeci">Uint16 rsvd</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:69</div></div>
<div class="ttc" id="_d_s_p2833x___device_8h_html_a59a9f6be4562c327cbfb4f7e8e18f08b"><div class="ttname"><a href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a></div><div class="ttdeci">unsigned int Uint16</div><div class="ttdef"><b>Definition:</b> DSP2833x_Device.h:95</div></div>
<div class="ttc" id="struct_x_t_i_m_i_n_g___b_i_t_s_html_a61f45a3bc106d45554e6e39fbe6420e3"><div class="ttname"><a href="struct_x_t_i_m_i_n_g___b_i_t_s.html#a61f45a3bc106d45554e6e39fbe6420e3">XTIMING_BITS::USEREADY</a></div><div class="ttdeci">Uint16 USEREADY</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:31</div></div>
<div class="ttc" id="struct_x_t_i_m_i_n_g___b_i_t_s_html_a865db5b0fcc4e2a37833447d40b7650c"><div class="ttname"><a href="struct_x_t_i_m_i_n_g___b_i_t_s.html#a865db5b0fcc4e2a37833447d40b7650c">XTIMING_BITS::XWRACTIVE</a></div><div class="ttdeci">Uint16 XWRACTIVE</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:26</div></div>
<div class="ttc" id="struct_x_t_i_m_i_n_g___b_i_t_s_html_a6c6c7def2ffe2bf0b1ac1848e2c8fab4"><div class="ttname"><a href="struct_x_t_i_m_i_n_g___b_i_t_s.html#a6c6c7def2ffe2bf0b1ac1848e2c8fab4">XTIMING_BITS::XWRLEAD</a></div><div class="ttdeci">Uint16 XWRLEAD</div><div class="ttdef"><b>Definition:</b> DSP2833x_Xintf.h:27</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat May 16 2015 06:32:55 for MSE Controller by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
