<def f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1503' ll='1506' type='bool llvm::TargetInstrInfo::analyzeCompare(const llvm::MachineInstr &amp; MI, llvm::Register &amp; SrcReg, llvm::Register &amp; SrcReg2, int &amp; Mask, int &amp; Value) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1499'>/// For a comparison instruction, return the source registers
  /// in SrcReg and SrcReg2 if having two register operands, and the value it
  /// compares against in CmpValue. Return true if the comparison instruction
  /// can be analyzed.</doc>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='615' u='c' c='_ZN12_GLOBAL__N_117PeepholeOptimizer16optimizeCmpInstrERN4llvm12MachineInstrE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='1110' c='_ZNK4llvm16AArch64InstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='2772' c='_ZNK4llvm16ARMBaseInstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1793' c='_ZNK4llvm16HexagonInstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_'/>
<ovr f='llvm/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp' l='177' c='_ZNK4llvm14LanaiInstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='2322' c='_ZNK4llvm12PPCInstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='516' c='_ZNK4llvm16SystemZInstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_'/>
<ovr f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='3859' c='_ZNK4llvm12X86InstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_'/>
