Chiang, C., Wong, C. K., and Sarrafzaeh, M. 1994. A weighted Steiner trees-based global router with simultaneous length and density minimization. IEEE Trans. Comput.-Aided. Des. Integr. Circ. Syst. 13, 1461--1469.
Chiang, C. and Chiang, C. S. 2002. Octilinear Steiner tree construction. In Proceedings of the 45th IEEE Midwest Symposium on Circuits and Systems. 211--216.
Charles Chiang , Qing Su , Ching-Shoei Chiang, Wirelength reduction by using diagonal wire, Proceedings of the 13th ACM Great Lakes symposium on VLSI, April 28-29, 2003, Washington, D. C., USA[doi>10.1145/764808.764836]
Cong, J., Kahng, A. B., Robins, G., Sarrafzaeh, M., and Wong, C. K. 1992. Provably good performance-driven global routing. IEEE Trans. Comput.-Aided. Des. Integr. Circ. Syst. 11, 739--752.
Chris S. Coulston, Constructing exact octagonal steiner minimal trees, Proceedings of the 13th ACM Great Lakes symposium on VLSI, April 28-29, 2003, Washington, D. C., USA[doi>10.1145/764808.764810]
Garey, M. and Johnson, D. 1977. The rectilinear Steiner tree problem is NP-complete. SIAM J. Appl. Math., 826--834.
Xianlong Hong , Tianxiong Xue , Ernest S. Kuh , Chung-Kuan Cheng , Jin Huang, Performance-driven Steiner tree algorithm for global routing, Proceedings of the 30th international Design Automation Conference, p.177-181, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.164658]
Huibo Hou , Jiang Hu , S. S. Sapatnekar, Non-Hanan routing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.4, p.436-444, November 2006[doi>10.1109/43.752927]
Jiang Hu , Sachin S. Sapatnekar, A timing-constrained algorithm for simultaneous global routing of multiple nets, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Andrew B. Kahng , Ion I. MÄƒndoiu , Alexander Z. Zelikovsky, Highly scalable algorithms for rectilinear and octilinear Steiner trees, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119955]
Sarrafzaeh, M. and Wong, C. K. 1992. Hierarchical Steiner tree construction in uniform orientations. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 11, 1095--1103.
Steven L. Teig, The X architecture: not your father's diagonal wiring, Proceedings of the 2002 international workshop on System-level interconnect prediction, April 06-07, 2002, San Diego, California, USA[doi>10.1145/505348.505355]
Yan, J. T., Wang, T. Y., and Lee, Y. C. 2005. Timing-driven Steiner tree construction based on feasible assignment of hidden Steiner points. In Proceedings of the IEEE International Symposium on Circuits and Systems. 1370--1373.
Jin-Tai Yan , Shun-Hua Lin, Timing-constrained congestion-driven global routing, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan
Qi Zhu , Hai Zhou , Tong Jing , Xianlong Hong , Yang Yang, Efficient octilinear Steiner tree construction based on spanning graphs, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan
