--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml unoxt2_top.twx unoxt2_top.ncd -o unoxt2_top.twr
unoxt2_top.pcf

Design file:              unoxt2_top.ncd
Physical constraint file: unoxt2_top.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint PATH "TS_IGNORE1_path" TIG; ignored 
   during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_IGNORE3_path" TIG; ignored 
   during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk50 = PERIOD TIMEGRP "clock_50_i" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk50 = PERIOD TIMEGRP "clock_50_i" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.948ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: dcm_system/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: dcm_system/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: dcm_system/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: dcm_system/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: dcm_system/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: dcm_system/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: dcm_system/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: dcm_system/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: dcm_system/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_IGNORE1_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_IGNORE2_path" TIG;

 10890710 paths analyzed, 345 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point sys_inst/sndval_30 (SLICE_X24Y56.CIN), 1814364 paths
--------------------------------------------------------------------------------
Delay (setup path):     17.942ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3 (FF)
  Destination:          sys_inst/sndval_30 (FF)
  Data Path Delay:      17.118ns (Levels of Logic = 12)
  Clock Path Skew:      -0.556ns (1.820 - 2.376)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3 to sys_inst/sndval_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.DQ       Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3
    SLICE_X12Y37.B3      net (fanout=4)        1.607   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
    SLICE_X12Y37.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51
    SLICE_X14Y36.A3      net (fanout=2)        0.569   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<7>
    SLICE_X14Y36.AMUX    Topaa                 0.456   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<0>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X14Y37.C5      net (fanout=2)        0.430   sys_inst/ADDERTREE_INTERNAL_Madd_01
    SLICE_X14Y37.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s<4>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X14Y41.B3      net (fanout=2)        1.256   sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X14Y41.CQ      Tad_logic             1.128   sys_inst/ADDERTREE_INTERNAL_Madd_32
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>1
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_cy<0>_2
                                                       sys_inst/ADDERTREE_INTERNAL_Madd_22_rt
    SLICE_X12Y49.A1      net (fanout=1)        1.424   sys_inst/ADDERTREE_INTERNAL_Madd_22
    SLICE_X12Y49.AMUX    Tilo                  0.298   sys_inst/n0114<11>
                                                       sys_inst/Madd_n0114_Madd2
    SLICE_X12Y49.B5      net (fanout=2)        0.764   sys_inst/Madd_n0114_Madd2
    SLICE_X12Y49.CQ      Tad_logic             1.087   sys_inst/n0114<11>
                                                       sys_inst/Madd_n0114_Madd_lut<0>8
                                                       sys_inst/Madd_n0114_Madd_cy<0>_10
                                                       sys_inst/n0114<10>_rt
    SLICE_X13Y52.A4      net (fanout=1)        0.700   sys_inst/n0114<10>
    SLICE_X13Y52.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/rhy_oen
                                                       sys_inst/Mmux_sndamp21
    SLICE_X22Y52.B2      net (fanout=1)        2.516   sys_inst/sndamp<10>
    SLICE_X22Y52.CMUX    Topbc                 0.640   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_lut<5>
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.A4      net (fanout=1)        0.517   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.A       Tilo                  0.254   audioext_l_o_OBUF
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X24Y55.B2      net (fanout=3)        0.970   audioext_l_o_OBUF
    SLICE_X24Y55.BMUX    Tilo                  0.298   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X24Y55.CX      net (fanout=2)        0.490   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X24Y55.COUT    Tcxcy                 0.134   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>_26
    SLICE_X24Y56.CIN     net (fanout=1)        0.082   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>27
    SLICE_X24Y56.CLK     Tcinck                0.319   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor<0>_30
                                                       sys_inst/sndval_30
    -------------------------------------------------  ---------------------------
    Total                                     17.118ns (5.793ns logic, 11.325ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     17.918ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3 (FF)
  Destination:          sys_inst/sndval_30 (FF)
  Data Path Delay:      17.094ns (Levels of Logic = 12)
  Clock Path Skew:      -0.556ns (1.820 - 2.376)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3 to sys_inst/sndval_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.DQ       Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3
    SLICE_X12Y37.B3      net (fanout=4)        1.607   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
    SLICE_X12Y37.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51
    SLICE_X14Y36.A3      net (fanout=2)        0.569   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<7>
    SLICE_X14Y36.AMUX    Topaa                 0.456   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<0>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X14Y37.C5      net (fanout=2)        0.430   sys_inst/ADDERTREE_INTERNAL_Madd_01
    SLICE_X14Y37.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s<4>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X14Y41.B3      net (fanout=2)        1.256   sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X14Y41.CQ      Tad_logic             1.128   sys_inst/ADDERTREE_INTERNAL_Madd_32
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>1
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_cy<0>_2
                                                       sys_inst/ADDERTREE_INTERNAL_Madd_22_rt
    SLICE_X12Y49.A1      net (fanout=1)        1.424   sys_inst/ADDERTREE_INTERNAL_Madd_22
    SLICE_X12Y49.AMUX    Tilo                  0.298   sys_inst/n0114<11>
                                                       sys_inst/Madd_n0114_Madd2
    SLICE_X12Y49.B5      net (fanout=2)        0.764   sys_inst/Madd_n0114_Madd2
    SLICE_X12Y49.CQ      Tad_logic             1.087   sys_inst/n0114<11>
                                                       sys_inst/Madd_n0114_Madd_lut<0>8
                                                       sys_inst/Madd_n0114_Madd_cy<0>_10
                                                       sys_inst/n0114<10>_rt
    SLICE_X13Y52.A4      net (fanout=1)        0.700   sys_inst/n0114<10>
    SLICE_X13Y52.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/rhy_oen
                                                       sys_inst/Mmux_sndamp21
    SLICE_X22Y52.B2      net (fanout=1)        2.516   sys_inst/sndamp<10>
    SLICE_X22Y52.CMUX    Topbc                 0.616   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_lutdi5
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.A4      net (fanout=1)        0.517   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.A       Tilo                  0.254   audioext_l_o_OBUF
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X24Y55.B2      net (fanout=3)        0.970   audioext_l_o_OBUF
    SLICE_X24Y55.BMUX    Tilo                  0.298   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X24Y55.CX      net (fanout=2)        0.490   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X24Y55.COUT    Tcxcy                 0.134   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>_26
    SLICE_X24Y56.CIN     net (fanout=1)        0.082   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>27
    SLICE_X24Y56.CLK     Tcinck                0.319   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor<0>_30
                                                       sys_inst/sndval_30
    -------------------------------------------------  ---------------------------
    Total                                     17.094ns (5.769ns logic, 11.325ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     17.889ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3 (FF)
  Destination:          sys_inst/sndval_30 (FF)
  Data Path Delay:      17.065ns (Levels of Logic = 12)
  Clock Path Skew:      -0.556ns (1.820 - 2.376)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3 to sys_inst/sndval_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.DQ       Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3
    SLICE_X12Y37.B3      net (fanout=4)        1.607   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
    SLICE_X12Y37.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51
    SLICE_X14Y36.A3      net (fanout=2)        0.569   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<7>
    SLICE_X14Y36.AMUX    Topaa                 0.456   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<0>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X14Y37.C5      net (fanout=2)        0.430   sys_inst/ADDERTREE_INTERNAL_Madd_01
    SLICE_X14Y37.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s<4>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X14Y41.B3      net (fanout=2)        1.256   sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X14Y41.CQ      Tad_logic             1.128   sys_inst/ADDERTREE_INTERNAL_Madd_32
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>1
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_cy<0>_2
                                                       sys_inst/ADDERTREE_INTERNAL_Madd_22_rt
    SLICE_X12Y49.A1      net (fanout=1)        1.424   sys_inst/ADDERTREE_INTERNAL_Madd_22
    SLICE_X12Y49.AMUX    Tilo                  0.298   sys_inst/n0114<11>
                                                       sys_inst/Madd_n0114_Madd2
    SLICE_X12Y49.B5      net (fanout=2)        0.764   sys_inst/Madd_n0114_Madd2
    SLICE_X12Y49.BQ      Tad_logic             0.902   sys_inst/n0114<11>
                                                       sys_inst/Madd_n0114_Madd_lut<0>8
                                                       sys_inst/Madd_n0114_Madd_cy<0>_10
                                                       sys_inst/n0114<9>_rt
    SLICE_X13Y50.A2      net (fanout=1)        0.985   sys_inst/n0114<9>
    SLICE_X13Y50.AMUX    Tilo                  0.337   sys_inst/sndamp<12>
                                                       sys_inst/Mmux_sndamp161
    SLICE_X22Y52.A4      net (fanout=1)        2.295   sys_inst/sndamp<9>
    SLICE_X22Y52.CMUX    Topac                 0.630   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_lut<4>
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.A4      net (fanout=1)        0.517   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.A       Tilo                  0.254   audioext_l_o_OBUF
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X24Y55.B2      net (fanout=3)        0.970   audioext_l_o_OBUF
    SLICE_X24Y55.BMUX    Tilo                  0.298   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X24Y55.CX      net (fanout=2)        0.490   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X24Y55.COUT    Tcxcy                 0.134   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>_26
    SLICE_X24Y56.CIN     net (fanout=1)        0.082   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>27
    SLICE_X24Y56.CLK     Tcinck                0.319   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor<0>_30
                                                       sys_inst/sndval_30
    -------------------------------------------------  ---------------------------
    Total                                     17.065ns (5.676ns logic, 11.389ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/sndval_31 (SLICE_X24Y56.CIN), 1814364 paths
--------------------------------------------------------------------------------
Delay (setup path):     17.942ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3 (FF)
  Destination:          sys_inst/sndval_31 (FF)
  Data Path Delay:      17.118ns (Levels of Logic = 12)
  Clock Path Skew:      -0.556ns (1.820 - 2.376)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3 to sys_inst/sndval_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.DQ       Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3
    SLICE_X12Y37.B3      net (fanout=4)        1.607   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
    SLICE_X12Y37.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51
    SLICE_X14Y36.A3      net (fanout=2)        0.569   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<7>
    SLICE_X14Y36.AMUX    Topaa                 0.456   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<0>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X14Y37.C5      net (fanout=2)        0.430   sys_inst/ADDERTREE_INTERNAL_Madd_01
    SLICE_X14Y37.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s<4>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X14Y41.B3      net (fanout=2)        1.256   sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X14Y41.CQ      Tad_logic             1.128   sys_inst/ADDERTREE_INTERNAL_Madd_32
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>1
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_cy<0>_2
                                                       sys_inst/ADDERTREE_INTERNAL_Madd_22_rt
    SLICE_X12Y49.A1      net (fanout=1)        1.424   sys_inst/ADDERTREE_INTERNAL_Madd_22
    SLICE_X12Y49.AMUX    Tilo                  0.298   sys_inst/n0114<11>
                                                       sys_inst/Madd_n0114_Madd2
    SLICE_X12Y49.B5      net (fanout=2)        0.764   sys_inst/Madd_n0114_Madd2
    SLICE_X12Y49.CQ      Tad_logic             1.087   sys_inst/n0114<11>
                                                       sys_inst/Madd_n0114_Madd_lut<0>8
                                                       sys_inst/Madd_n0114_Madd_cy<0>_10
                                                       sys_inst/n0114<10>_rt
    SLICE_X13Y52.A4      net (fanout=1)        0.700   sys_inst/n0114<10>
    SLICE_X13Y52.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/rhy_oen
                                                       sys_inst/Mmux_sndamp21
    SLICE_X22Y52.B2      net (fanout=1)        2.516   sys_inst/sndamp<10>
    SLICE_X22Y52.CMUX    Topbc                 0.640   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_lut<5>
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.A4      net (fanout=1)        0.517   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.A       Tilo                  0.254   audioext_l_o_OBUF
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X24Y55.B2      net (fanout=3)        0.970   audioext_l_o_OBUF
    SLICE_X24Y55.BMUX    Tilo                  0.298   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X24Y55.CX      net (fanout=2)        0.490   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X24Y55.COUT    Tcxcy                 0.134   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>_26
    SLICE_X24Y56.CIN     net (fanout=1)        0.082   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>27
    SLICE_X24Y56.CLK     Tcinck                0.319   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor<0>_30
                                                       sys_inst/sndval_31
    -------------------------------------------------  ---------------------------
    Total                                     17.118ns (5.793ns logic, 11.325ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     17.918ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3 (FF)
  Destination:          sys_inst/sndval_31 (FF)
  Data Path Delay:      17.094ns (Levels of Logic = 12)
  Clock Path Skew:      -0.556ns (1.820 - 2.376)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3 to sys_inst/sndval_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.DQ       Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3
    SLICE_X12Y37.B3      net (fanout=4)        1.607   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
    SLICE_X12Y37.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51
    SLICE_X14Y36.A3      net (fanout=2)        0.569   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<7>
    SLICE_X14Y36.AMUX    Topaa                 0.456   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<0>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X14Y37.C5      net (fanout=2)        0.430   sys_inst/ADDERTREE_INTERNAL_Madd_01
    SLICE_X14Y37.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s<4>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X14Y41.B3      net (fanout=2)        1.256   sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X14Y41.CQ      Tad_logic             1.128   sys_inst/ADDERTREE_INTERNAL_Madd_32
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>1
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_cy<0>_2
                                                       sys_inst/ADDERTREE_INTERNAL_Madd_22_rt
    SLICE_X12Y49.A1      net (fanout=1)        1.424   sys_inst/ADDERTREE_INTERNAL_Madd_22
    SLICE_X12Y49.AMUX    Tilo                  0.298   sys_inst/n0114<11>
                                                       sys_inst/Madd_n0114_Madd2
    SLICE_X12Y49.B5      net (fanout=2)        0.764   sys_inst/Madd_n0114_Madd2
    SLICE_X12Y49.CQ      Tad_logic             1.087   sys_inst/n0114<11>
                                                       sys_inst/Madd_n0114_Madd_lut<0>8
                                                       sys_inst/Madd_n0114_Madd_cy<0>_10
                                                       sys_inst/n0114<10>_rt
    SLICE_X13Y52.A4      net (fanout=1)        0.700   sys_inst/n0114<10>
    SLICE_X13Y52.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/rhy_oen
                                                       sys_inst/Mmux_sndamp21
    SLICE_X22Y52.B2      net (fanout=1)        2.516   sys_inst/sndamp<10>
    SLICE_X22Y52.CMUX    Topbc                 0.616   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_lutdi5
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.A4      net (fanout=1)        0.517   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.A       Tilo                  0.254   audioext_l_o_OBUF
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X24Y55.B2      net (fanout=3)        0.970   audioext_l_o_OBUF
    SLICE_X24Y55.BMUX    Tilo                  0.298   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X24Y55.CX      net (fanout=2)        0.490   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X24Y55.COUT    Tcxcy                 0.134   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>_26
    SLICE_X24Y56.CIN     net (fanout=1)        0.082   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>27
    SLICE_X24Y56.CLK     Tcinck                0.319   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor<0>_30
                                                       sys_inst/sndval_31
    -------------------------------------------------  ---------------------------
    Total                                     17.094ns (5.769ns logic, 11.325ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     17.889ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3 (FF)
  Destination:          sys_inst/sndval_31 (FF)
  Data Path Delay:      17.065ns (Levels of Logic = 12)
  Clock Path Skew:      -0.556ns (1.820 - 2.376)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3 to sys_inst/sndval_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.DQ       Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3
    SLICE_X12Y37.B3      net (fanout=4)        1.607   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
    SLICE_X12Y37.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51
    SLICE_X14Y36.A3      net (fanout=2)        0.569   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<7>
    SLICE_X14Y36.AMUX    Topaa                 0.456   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<0>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X14Y37.C5      net (fanout=2)        0.430   sys_inst/ADDERTREE_INTERNAL_Madd_01
    SLICE_X14Y37.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s<4>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X14Y41.B3      net (fanout=2)        1.256   sys_inst/ADDERTREE_INTERNAL_Madd2
    SLICE_X14Y41.CQ      Tad_logic             1.128   sys_inst/ADDERTREE_INTERNAL_Madd_32
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>1
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_cy<0>_2
                                                       sys_inst/ADDERTREE_INTERNAL_Madd_22_rt
    SLICE_X12Y49.A1      net (fanout=1)        1.424   sys_inst/ADDERTREE_INTERNAL_Madd_22
    SLICE_X12Y49.AMUX    Tilo                  0.298   sys_inst/n0114<11>
                                                       sys_inst/Madd_n0114_Madd2
    SLICE_X12Y49.B5      net (fanout=2)        0.764   sys_inst/Madd_n0114_Madd2
    SLICE_X12Y49.BQ      Tad_logic             0.902   sys_inst/n0114<11>
                                                       sys_inst/Madd_n0114_Madd_lut<0>8
                                                       sys_inst/Madd_n0114_Madd_cy<0>_10
                                                       sys_inst/n0114<9>_rt
    SLICE_X13Y50.A2      net (fanout=1)        0.985   sys_inst/n0114<9>
    SLICE_X13Y50.AMUX    Tilo                  0.337   sys_inst/sndamp<12>
                                                       sys_inst/Mmux_sndamp161
    SLICE_X22Y52.A4      net (fanout=1)        2.295   sys_inst/sndamp<9>
    SLICE_X22Y52.CMUX    Topac                 0.630   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_lut<4>
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.A4      net (fanout=1)        0.517   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.A       Tilo                  0.254   audioext_l_o_OBUF
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X24Y55.B2      net (fanout=3)        0.970   audioext_l_o_OBUF
    SLICE_X24Y55.BMUX    Tilo                  0.298   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X24Y55.CX      net (fanout=2)        0.490   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X24Y55.COUT    Tcxcy                 0.134   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>_26
    SLICE_X24Y56.CIN     net (fanout=1)        0.082   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>27
    SLICE_X24Y56.CLK     Tcinck                0.319   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor<0>_30
                                                       sys_inst/sndval_31
    -------------------------------------------------  ---------------------------
    Total                                     17.065ns (5.676ns logic, 11.389ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (SLICE_X23Y50.D1), 136 paths
--------------------------------------------------------------------------------
Delay (setup path):     17.933ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_1 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (FF)
  Data Path Delay:      17.176ns (Levels of Logic = 8)
  Clock Path Skew:      -0.489ns (1.843 - 2.332)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_1 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y12.BQ      Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_1
    SLICE_X17Y12.C2      net (fanout=1)        1.731   sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte<1>
    SLICE_X17Y12.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/bios/istandy<7>
    SLICE_X32Y45.A2      net (fanout=22)       4.569   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_video
    SLICE_X32Y45.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X29Y46.D5      net (fanout=9)        1.148   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X29Y46.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0
    SLICE_X28Y47.C2      net (fanout=1)        0.680   N851
    SLICE_X28Y47.C       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X28Y47.D5      net (fanout=1)        0.251   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21
    SLICE_X28Y47.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X22Y49.B2      net (fanout=3)        1.339   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X22Y49.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X13Y56.A3      net (fanout=1)        2.336   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X13Y56.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    SLICE_X23Y50.D1      net (fanout=1)        2.511   sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga<2>
    SLICE_X23Y50.CLK     Tas                   0.373   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT101
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    -------------------------------------------------  ---------------------------
    Total                                     17.176ns (2.611ns logic, 14.565ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     17.635ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_1 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (FF)
  Data Path Delay:      16.878ns (Levels of Logic = 7)
  Clock Path Skew:      -0.489ns (1.843 - 2.332)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_1 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y12.BQ      Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_1
    SLICE_X17Y12.C2      net (fanout=1)        1.731   sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte<1>
    SLICE_X17Y12.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/bios/istandy<7>
    SLICE_X32Y45.A2      net (fanout=22)       4.569   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_video
    SLICE_X32Y45.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X32Y45.C1      net (fanout=9)        0.551   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X32Y45.C       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out23
    SLICE_X28Y47.D1      net (fanout=1)        1.489   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X28Y47.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X22Y49.B2      net (fanout=3)        1.339   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X22Y49.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X13Y56.A3      net (fanout=1)        2.336   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X13Y56.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    SLICE_X23Y50.D1      net (fanout=1)        2.511   sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga<2>
    SLICE_X23Y50.CLK     Tas                   0.373   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT101
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    -------------------------------------------------  ---------------------------
    Total                                     16.878ns (2.352ns logic, 14.526ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     17.264ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_1 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (FF)
  Data Path Delay:      16.507ns (Levels of Logic = 7)
  Clock Path Skew:      -0.489ns (1.843 - 2.332)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_1 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y12.BQ      Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_1
    SLICE_X17Y12.C2      net (fanout=1)        1.731   sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte<1>
    SLICE_X17Y12.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/bios/istandy<7>
    SLICE_X32Y45.A2      net (fanout=22)       4.569   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_video
    SLICE_X32Y45.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X28Y47.B1      net (fanout=9)        1.422   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X28Y47.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out6_SW0
    SLICE_X28Y47.A3      net (fanout=1)        0.468   N535
    SLICE_X28Y47.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out6
    SLICE_X22Y49.B4      net (fanout=3)        1.118   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<2>
    SLICE_X22Y49.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X13Y56.A3      net (fanout=1)        2.336   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X13Y56.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    SLICE_X23Y50.D1      net (fanout=1)        2.511   sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga<2>
    SLICE_X23Y50.CLK     Tas                   0.373   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT101
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    -------------------------------------------------  ---------------------------
    Total                                     16.507ns (2.352ns logic, 14.155ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_IGNORE2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/bus_iow_synced_l (SLICE_X27Y40.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.271ns (datapath - clock path skew - uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/prev_io_write_n (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/bus_iow_synced_l (FF)
  Data Path Delay:      0.633ns (Levels of Logic = 0)
  Clock Path Skew:      0.094ns (0.817 - 0.723)
  Source Clock:         clk_50 rising at 120.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/prev_io_write_n to sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/bus_iow_synced_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y38.AQ      Tcko                  0.200   sys_inst/u_CHIPSET/u_PERIPHERALS/prev_io_write_n
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/prev_io_write_n
    SLICE_X27Y40.DX      net (fanout=3)        0.374   sys_inst/u_CHIPSET/u_PERIPHERALS/prev_io_write_n
    SLICE_X27Y40.CLK     Tckdi       (-Th)    -0.059   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/bus_iow_synced_l
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/bus_iow_synced_l
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.259ns logic, 0.374ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_4 (SLICE_X12Y35.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.487ns (datapath - clock path skew - uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_page_data_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_4 (FF)
  Data Path Delay:      0.826ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.940 - 0.869)
  Source Clock:         clk_50 rising at 120.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_page_data_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y33.AQ      Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_page_data<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_page_data_0
    SLICE_X12Y35.A4      net (fanout=1)        0.438   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_page_data<0>
    SLICE_X12Y35.CLK     Tah         (-Th)    -0.190   sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/Mmux_n043561
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_4
    -------------------------------------------------  ---------------------------
    Total                                      0.826ns (0.388ns logic, 0.438ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_4 (SLICE_X23Y45.CE), 32 paths
--------------------------------------------------------------------------------
Delay (hold path):      0.672ns (datapath - clock path skew - uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_2 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_4 (FF)
  Data Path Delay:      1.024ns (Levels of Logic = 1)
  Clock Path Skew:      0.084ns (0.852 - 0.768)
  Source Clock:         clk_50 rising at 120.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_2 to sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.CQ      Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_2
    SLICE_X26Y45.B5      net (fanout=7)        0.327   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<2>
    SLICE_X26Y45.B       Tilo                  0.156   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/_n0173_inv1
    SLICE_X23Y45.CE      net (fanout=2)        0.162   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/_n0173_inv
    SLICE_X23Y45.CLK     Tckce       (-Th)    -0.181   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.024ns (0.535ns logic, 0.489ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.965ns (datapath - clock path skew - uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_1 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_4 (FF)
  Data Path Delay:      1.317ns (Levels of Logic = 1)
  Clock Path Skew:      0.084ns (0.852 - 0.768)
  Source Clock:         clk_50 rising at 120.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_1 to sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.BQ      Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_1
    SLICE_X26Y45.B2      net (fanout=7)        0.620   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<1>
    SLICE_X26Y45.B       Tilo                  0.156   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/_n0173_inv1
    SLICE_X23Y45.CE      net (fanout=2)        0.162   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/_n0173_inv
    SLICE_X23Y45.CLK     Tckce       (-Th)    -0.181   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.317ns (0.535ns logic, 0.782ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.196ns (datapath - clock path skew - uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_3 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_4 (FF)
  Data Path Delay:      1.548ns (Levels of Logic = 2)
  Clock Path Skew:      0.084ns (0.852 - 0.768)
  Source Clock:         clk_50 rising at 120.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_3 to sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.DQ      Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_3
    SLICE_X26Y45.C6      net (fanout=10)       0.438   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<3>
    SLICE_X26Y45.C       Tilo                  0.156   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs2
    SLICE_X26Y45.B3      net (fanout=1)        0.257   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs
    SLICE_X26Y45.B       Tilo                  0.156   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/_n0173_inv1
    SLICE_X23Y45.CE      net (fanout=2)        0.162   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/_n0173_inv
    SLICE_X23Y45.CLK     Tckce       (-Th)    -0.181   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.548ns (0.691ns logic, 0.857ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_IGNORE3_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_IGNORE4_path" TIG;

 247 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_0 (SLICE_X31Y43.AX), 28 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.161ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_1 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_0 (FF)
  Data Path Delay:      6.449ns (Levels of Logic = 4)
  Clock Path Skew:      -0.444ns (1.799 - 2.243)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_1 to sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y45.BQ      Tcko                  0.525   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_1
    SLICE_X32Y49.D5      net (fanout=33)       1.781   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr<1>
    SLICE_X32Y49.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_disp<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out14
    SLICE_X31Y45.A6      net (fanout=1)        0.716   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out13
    SLICE_X31Y45.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out15
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out15
    SLICE_X31Y45.B2      net (fanout=1)        0.998   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out14
    SLICE_X31Y45.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out15
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out16
    SLICE_X31Y46.A5      net (fanout=1)        0.414   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out15
    SLICE_X31Y46.AMUX    Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/display_enable_del<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out17
    SLICE_X31Y43.AX      net (fanout=1)        0.811   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT<0>
    SLICE_X31Y43.CLK     Tdick                 0.114   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_0
    -------------------------------------------------  ---------------------------
    Total                                      6.449ns (1.729ns logic, 4.720ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.158ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_1 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_0 (FF)
  Data Path Delay:      6.446ns (Levels of Logic = 4)
  Clock Path Skew:      -0.444ns (1.799 - 2.243)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_1 to sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y45.BQ      Tcko                  0.525   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_1
    SLICE_X32Y48.C1      net (fanout=33)       1.746   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr<1>
    SLICE_X32Y48.C       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_syncwidth<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out13
    SLICE_X31Y45.A4      net (fanout=1)        0.748   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out12
    SLICE_X31Y45.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out15
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out15
    SLICE_X31Y45.B2      net (fanout=1)        0.998   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out14
    SLICE_X31Y45.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out15
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out16
    SLICE_X31Y46.A5      net (fanout=1)        0.414   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out15
    SLICE_X31Y46.AMUX    Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/display_enable_del<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out17
    SLICE_X31Y43.AX      net (fanout=1)        0.811   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT<0>
    SLICE_X31Y43.CLK     Tdick                 0.114   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_0
    -------------------------------------------------  ---------------------------
    Total                                      6.446ns (1.729ns logic, 4.717ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.906ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_disp_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_0 (FF)
  Data Path Delay:      6.184ns (Levels of Logic = 4)
  Clock Path Skew:      -0.454ns (1.799 - 2.253)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_disp_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y44.AQ      Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_disp<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_disp_0
    SLICE_X32Y48.C6      net (fanout=3)        1.579   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_disp<0>
    SLICE_X32Y48.C       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_syncwidth<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out13
    SLICE_X31Y45.A4      net (fanout=1)        0.748   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out12
    SLICE_X31Y45.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out15
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out15
    SLICE_X31Y45.B2      net (fanout=1)        0.998   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out14
    SLICE_X31Y45.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out15
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out16
    SLICE_X31Y46.A5      net (fanout=1)        0.414   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out15
    SLICE_X31Y46.AMUX    Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/display_enable_del<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out17
    SLICE_X31Y43.AX      net (fanout=1)        0.811   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT<0>
    SLICE_X31Y43.CLK     Tdick                 0.114   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_0
    -------------------------------------------------  ---------------------------
    Total                                      6.184ns (1.634ns logic, 4.550ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X0Y8.ENB), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.082ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Data Path Delay:      6.585ns (Levels of Logic = 3)
  Clock Path Skew:      -0.229ns (2.003 - 2.232)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y45.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X20Y35.A2      net (fanout=14)       1.582   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X20Y35.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR<20>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o1
    SLICE_X19Y33.D4      net (fanout=3)        0.715   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o
    SLICE_X19Y33.DMUX    Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR<15>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/n0436<14>3
    SLICE_X8Y23.D5       net (fanout=10)       1.686   sys_inst/u_CHIPSET/u_PERIPHERALS/n0436<14>
    SLICE_X8Y23.DMUX     Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_enb
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out281
    RAMB16_X0Y8.ENB      net (fanout=1)        1.006   sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_enb
    RAMB16_X0Y8.CLKB     Trcck_ENB             0.250   sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      6.585ns (1.596ns logic, 4.989ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.020ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Data Path Delay:      6.523ns (Levels of Logic = 3)
  Clock Path Skew:      -0.229ns (2.003 - 2.232)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1 to sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y45.BQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1
    SLICE_X20Y35.A4      net (fanout=7)        1.520   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<1>
    SLICE_X20Y35.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR<20>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o1
    SLICE_X19Y33.D4      net (fanout=3)        0.715   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o
    SLICE_X19Y33.DMUX    Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR<15>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/n0436<14>3
    SLICE_X8Y23.D5       net (fanout=10)       1.686   sys_inst/u_CHIPSET/u_PERIPHERALS/n0436<14>
    SLICE_X8Y23.DMUX     Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_enb
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out281
    RAMB16_X0Y8.ENB      net (fanout=1)        1.006   sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_enb
    RAMB16_X0Y8.CLKB     Trcck_ENB             0.250   sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      6.523ns (1.596ns logic, 4.927ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X0Y10.ENB), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.071ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Data Path Delay:      6.567ns (Levels of Logic = 3)
  Clock Path Skew:      -0.236ns (1.996 - 2.232)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y45.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X20Y35.A2      net (fanout=14)       1.582   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X20Y35.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR<20>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o1
    SLICE_X19Y33.D4      net (fanout=3)        0.715   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o
    SLICE_X19Y33.DMUX    Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR<15>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/n0436<14>3
    SLICE_X8Y23.D5       net (fanout=10)       1.686   sys_inst/u_CHIPSET/u_PERIPHERALS/n0436<14>
    SLICE_X8Y23.D        Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_enb
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out291
    RAMB16_X0Y10.ENB     net (fanout=1)        1.051   sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_enb
    RAMB16_X0Y10.CLKB    Trcck_ENB             0.250   sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      6.567ns (1.533ns logic, 5.034ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.009ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Data Path Delay:      6.505ns (Levels of Logic = 3)
  Clock Path Skew:      -0.236ns (1.996 - 2.232)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1 to sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y45.BQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1
    SLICE_X20Y35.A4      net (fanout=7)        1.520   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<1>
    SLICE_X20Y35.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR<20>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o1
    SLICE_X19Y33.D4      net (fanout=3)        0.715   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o
    SLICE_X19Y33.DMUX    Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR<15>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/n0436<14>3
    SLICE_X8Y23.D5       net (fanout=10)       1.686   sys_inst/u_CHIPSET/u_PERIPHERALS/n0436<14>
    SLICE_X8Y23.D        Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_enb
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out291
    RAMB16_X0Y10.ENB     net (fanout=1)        1.051   sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_enb
    RAMB16_X0Y10.CLKB    Trcck_ENB             0.250   sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      6.505ns (1.533ns logic, 4.972ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_IGNORE4_path" TIG;
--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_2 (SLICE_X26Y44.B2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.419ns (datapath - clock path skew - uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_2 (FF)
  Data Path Delay:      0.763ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (0.828 - 0.752)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4 to sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y45.DQ      Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr<4>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4
    SLICE_X26Y44.B2      net (fanout=10)       0.368   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr<4>
    SLICE_X26Y44.CLK     Tah         (-Th)    -0.197   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out36
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.395ns logic, 0.368ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4 (SLICE_X27Y42.A3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.478ns (datapath - clock path skew - uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4 (FF)
  Data Path Delay:      0.818ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.824 - 0.752)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4 to sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y45.DQ      Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr<4>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4
    SLICE_X27Y42.A3      net (fanout=10)       0.405   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr<4>
    SLICE_X27Y42.CLK     Tah         (-Th)    -0.215   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out56
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.818ns (0.413ns logic, 0.405ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3 (SLICE_X26Y44.C6), 25 paths
--------------------------------------------------------------------------------
Delay (hold path):      0.557ns (datapath - clock path skew - uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_3 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3 (FF)
  Data Path Delay:      0.901ns (Levels of Logic = 2)
  Clock Path Skew:      0.076ns (0.828 - 0.752)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_3 to sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y45.DQ      Tcko                  0.234   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_3
    SLICE_X26Y44.D3      net (fanout=22)       0.303   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr<3>
    SLICE_X26Y44.D       Tilo                  0.156   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out45
    SLICE_X26Y44.C6      net (fanout=1)        0.011   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out44
    SLICE_X26Y44.CLK     Tah         (-Th)    -0.197   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out47
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.901ns (0.587ns logic, 0.314ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.693ns (datapath - clock path skew - uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_3 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3 (FF)
  Data Path Delay:      1.052ns (Levels of Logic = 3)
  Clock Path Skew:      0.091ns (0.828 - 0.737)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_3 to sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y43.DQ      Tcko                  0.200   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_3
    SLICE_X28Y43.D5      net (fanout=2)        0.201   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a<3>
    SLICE_X28Y43.D       Tilo                  0.142   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out41
    SLICE_X26Y44.D6      net (fanout=1)        0.145   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out4
    SLICE_X26Y44.D       Tilo                  0.156   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out45
    SLICE_X26Y44.C6      net (fanout=1)        0.011   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out44
    SLICE_X26Y44.CLK     Tah         (-Th)    -0.197   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out47
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.052ns (0.695ns logic, 0.357ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.701ns (datapath - clock path skew - uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3 (FF)
  Data Path Delay:      1.045ns (Levels of Logic = 2)
  Clock Path Skew:      0.076ns (0.828 - 0.752)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y45.AQ      Tcko                  0.234   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_0
    SLICE_X26Y44.D1      net (fanout=31)       0.447   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr<0>
    SLICE_X26Y44.D       Tilo                  0.156   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out45
    SLICE_X26Y44.C6      net (fanout=1)        0.011   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out44
    SLICE_X26Y44.CLK     Tah         (-Th)    -0.197   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out47
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.045ns (0.587ns logic, 0.458ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_system_clkout2 = PERIOD TIMEGRP "dcm_system_clkout2" 
TS_clk50 /         0.571428571 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36798 paths analyzed, 1332 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.991ns.
--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (SLICE_X23Y50.D1), 1070 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (FF)
  Requirement:          35.000ns
  Data Path Delay:      17.839ns (Levels of Logic = 10)
  Clock Path Skew:      -0.004ns (0.550 - 0.554)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y45.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X44Y39.D3      net (fanout=14)       2.283   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X44Y39.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>11
    SLICE_X32Y43.D2      net (fanout=6)        1.592   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
    SLICE_X32Y43.CMUX    Topdc                 0.402   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X32Y43.B1      net (fanout=4)        1.390   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X32Y43.BMUX    Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X32Y45.A1      net (fanout=1)        0.976   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X32Y45.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X29Y46.D5      net (fanout=9)        1.148   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X29Y46.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0
    SLICE_X28Y47.C2      net (fanout=1)        0.680   N851
    SLICE_X28Y47.C       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X28Y47.D5      net (fanout=1)        0.251   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21
    SLICE_X28Y47.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X22Y49.B2      net (fanout=3)        1.339   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X22Y49.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X13Y56.A3      net (fanout=1)        2.336   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X13Y56.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    SLICE_X23Y50.D1      net (fanout=1)        2.511   sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga<2>
    SLICE_X23Y50.CLK     Tas                   0.373   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT101
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    -------------------------------------------------  ---------------------------
    Total                                     17.839ns (3.333ns logic, 14.506ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (FF)
  Requirement:          35.000ns
  Data Path Delay:      17.830ns (Levels of Logic = 10)
  Clock Path Skew:      -0.004ns (0.550 - 0.554)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y45.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X44Y39.D3      net (fanout=14)       2.283   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X44Y39.DMUX    Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>1
    SLICE_X32Y43.D4      net (fanout=6)        1.520   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>
    SLICE_X32Y43.CMUX    Topdc                 0.402   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X32Y43.B1      net (fanout=4)        1.390   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X32Y43.BMUX    Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X32Y45.A1      net (fanout=1)        0.976   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X32Y45.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X29Y46.D5      net (fanout=9)        1.148   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X29Y46.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0
    SLICE_X28Y47.C2      net (fanout=1)        0.680   N851
    SLICE_X28Y47.C       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X28Y47.D5      net (fanout=1)        0.251   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21
    SLICE_X28Y47.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X22Y49.B2      net (fanout=3)        1.339   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X22Y49.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X13Y56.A3      net (fanout=1)        2.336   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X13Y56.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    SLICE_X23Y50.D1      net (fanout=1)        2.511   sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga<2>
    SLICE_X23Y50.CLK     Tas                   0.373   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT101
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    -------------------------------------------------  ---------------------------
    Total                                     17.830ns (3.396ns logic, 14.434ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (FF)
  Requirement:          35.000ns
  Data Path Delay:      17.789ns (Levels of Logic = 10)
  Clock Path Skew:      -0.004ns (0.550 - 0.554)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y45.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X44Y39.D3      net (fanout=14)       2.283   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X44Y39.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>11
    SLICE_X32Y43.C2      net (fanout=6)        1.541   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
    SLICE_X32Y43.CMUX    Tilo                  0.403   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X32Y43.B1      net (fanout=4)        1.390   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X32Y43.BMUX    Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X32Y45.A1      net (fanout=1)        0.976   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X32Y45.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X29Y46.D5      net (fanout=9)        1.148   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X29Y46.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0
    SLICE_X28Y47.C2      net (fanout=1)        0.680   N851
    SLICE_X28Y47.C       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X28Y47.D5      net (fanout=1)        0.251   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21
    SLICE_X28Y47.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X22Y49.B2      net (fanout=3)        1.339   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X22Y49.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X13Y56.A3      net (fanout=1)        2.336   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X13Y56.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    SLICE_X23Y50.D1      net (fanout=1)        2.511   sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga<2>
    SLICE_X23Y50.CLK     Tas                   0.373   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT101
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    -------------------------------------------------  ---------------------------
    Total                                     17.789ns (3.334ns logic, 14.455ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7 (SLICE_X23Y50.D1), 1070 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7 (FF)
  Requirement:          35.000ns
  Data Path Delay:      17.730ns (Levels of Logic = 10)
  Clock Path Skew:      -0.004ns (0.550 - 0.554)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y45.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X44Y39.D3      net (fanout=14)       2.283   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X44Y39.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>11
    SLICE_X32Y43.D2      net (fanout=6)        1.592   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
    SLICE_X32Y43.CMUX    Topdc                 0.402   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X32Y43.B1      net (fanout=4)        1.390   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X32Y43.BMUX    Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X32Y45.A1      net (fanout=1)        0.976   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X32Y45.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X29Y46.D5      net (fanout=9)        1.148   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X29Y46.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0
    SLICE_X28Y47.C2      net (fanout=1)        0.680   N851
    SLICE_X28Y47.C       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X28Y47.D5      net (fanout=1)        0.251   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21
    SLICE_X28Y47.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X22Y49.B2      net (fanout=3)        1.339   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X22Y49.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X13Y56.A3      net (fanout=1)        2.336   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X13Y56.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    SLICE_X23Y50.D1      net (fanout=1)        2.511   sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga<2>
    SLICE_X23Y50.CLK     Tas                   0.264   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT111
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7
    -------------------------------------------------  ---------------------------
    Total                                     17.730ns (3.224ns logic, 14.506ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7 (FF)
  Requirement:          35.000ns
  Data Path Delay:      17.721ns (Levels of Logic = 10)
  Clock Path Skew:      -0.004ns (0.550 - 0.554)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y45.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X44Y39.D3      net (fanout=14)       2.283   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X44Y39.DMUX    Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>1
    SLICE_X32Y43.D4      net (fanout=6)        1.520   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>
    SLICE_X32Y43.CMUX    Topdc                 0.402   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X32Y43.B1      net (fanout=4)        1.390   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X32Y43.BMUX    Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X32Y45.A1      net (fanout=1)        0.976   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X32Y45.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X29Y46.D5      net (fanout=9)        1.148   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X29Y46.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0
    SLICE_X28Y47.C2      net (fanout=1)        0.680   N851
    SLICE_X28Y47.C       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X28Y47.D5      net (fanout=1)        0.251   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21
    SLICE_X28Y47.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X22Y49.B2      net (fanout=3)        1.339   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X22Y49.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X13Y56.A3      net (fanout=1)        2.336   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X13Y56.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    SLICE_X23Y50.D1      net (fanout=1)        2.511   sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga<2>
    SLICE_X23Y50.CLK     Tas                   0.264   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT111
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7
    -------------------------------------------------  ---------------------------
    Total                                     17.721ns (3.287ns logic, 14.434ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7 (FF)
  Requirement:          35.000ns
  Data Path Delay:      17.680ns (Levels of Logic = 10)
  Clock Path Skew:      -0.004ns (0.550 - 0.554)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y45.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X44Y39.D3      net (fanout=14)       2.283   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X44Y39.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>11
    SLICE_X32Y43.C2      net (fanout=6)        1.541   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
    SLICE_X32Y43.CMUX    Tilo                  0.403   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X32Y43.B1      net (fanout=4)        1.390   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X32Y43.BMUX    Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X32Y45.A1      net (fanout=1)        0.976   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X32Y45.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X29Y46.D5      net (fanout=9)        1.148   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X29Y46.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0
    SLICE_X28Y47.C2      net (fanout=1)        0.680   N851
    SLICE_X28Y47.C       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X28Y47.D5      net (fanout=1)        0.251   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21
    SLICE_X28Y47.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X22Y49.B2      net (fanout=3)        1.339   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X22Y49.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X13Y56.A3      net (fanout=1)        2.336   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X13Y56.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    SLICE_X23Y50.D1      net (fanout=1)        2.511   sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga<2>
    SLICE_X23Y50.CLK     Tas                   0.264   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT111
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7
    -------------------------------------------------  ---------------------------
    Total                                     17.680ns (3.225ns logic, 14.455ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_13 (SLICE_X13Y56.A3), 863 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_13 (FF)
  Requirement:          35.000ns
  Data Path Delay:      15.069ns (Levels of Logic = 9)
  Clock Path Skew:      0.068ns (0.622 - 0.554)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y45.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X44Y39.D3      net (fanout=14)       2.283   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X44Y39.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>11
    SLICE_X32Y43.D2      net (fanout=6)        1.592   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
    SLICE_X32Y43.CMUX    Topdc                 0.402   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X32Y43.B1      net (fanout=4)        1.390   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X32Y43.BMUX    Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X32Y45.A1      net (fanout=1)        0.976   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X32Y45.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X29Y46.D5      net (fanout=9)        1.148   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X29Y46.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0
    SLICE_X28Y47.C2      net (fanout=1)        0.680   N851
    SLICE_X28Y47.C       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X28Y47.D5      net (fanout=1)        0.251   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21
    SLICE_X28Y47.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X22Y49.B2      net (fanout=3)        1.339   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X22Y49.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X13Y56.A3      net (fanout=1)        2.336   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X13Y56.CLK     Tas                   0.373   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_13
    -------------------------------------------------  ---------------------------
    Total                                     15.069ns (3.074ns logic, 11.995ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_13 (FF)
  Requirement:          35.000ns
  Data Path Delay:      15.060ns (Levels of Logic = 9)
  Clock Path Skew:      0.068ns (0.622 - 0.554)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y45.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X44Y39.D3      net (fanout=14)       2.283   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X44Y39.DMUX    Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>1
    SLICE_X32Y43.D4      net (fanout=6)        1.520   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>
    SLICE_X32Y43.CMUX    Topdc                 0.402   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X32Y43.B1      net (fanout=4)        1.390   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X32Y43.BMUX    Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X32Y45.A1      net (fanout=1)        0.976   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X32Y45.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X29Y46.D5      net (fanout=9)        1.148   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X29Y46.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0
    SLICE_X28Y47.C2      net (fanout=1)        0.680   N851
    SLICE_X28Y47.C       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X28Y47.D5      net (fanout=1)        0.251   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21
    SLICE_X28Y47.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X22Y49.B2      net (fanout=3)        1.339   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X22Y49.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X13Y56.A3      net (fanout=1)        2.336   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X13Y56.CLK     Tas                   0.373   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_13
    -------------------------------------------------  ---------------------------
    Total                                     15.060ns (3.137ns logic, 11.923ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_13 (FF)
  Requirement:          35.000ns
  Data Path Delay:      15.019ns (Levels of Logic = 9)
  Clock Path Skew:      0.068ns (0.622 - 0.554)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y45.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X44Y39.D3      net (fanout=14)       2.283   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X44Y39.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>11
    SLICE_X32Y43.C2      net (fanout=6)        1.541   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
    SLICE_X32Y43.CMUX    Tilo                  0.403   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X32Y43.B1      net (fanout=4)        1.390   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X32Y43.BMUX    Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X32Y45.A1      net (fanout=1)        0.976   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X32Y45.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X29Y46.D5      net (fanout=9)        1.148   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X29Y46.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0
    SLICE_X28Y47.C2      net (fanout=1)        0.680   N851
    SLICE_X28Y47.C       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X28Y47.D5      net (fanout=1)        0.251   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21
    SLICE_X28Y47.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X22Y49.B2      net (fanout=3)        1.339   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X22Y49.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X13Y56.A3      net (fanout=1)        2.336   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X13Y56.CLK     Tas                   0.373   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_13
    -------------------------------------------------  ---------------------------
    Total                                     15.019ns (3.075ns logic, 11.944ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_system_clkout2 = PERIOD TIMEGRP "dcm_system_clkout2" TS_clk50 /
        0.571428571 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/SP (SLICE_X22Y49.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.220ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor_3 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.222ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor_3 to sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.DQ      Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor_3
    SLICE_X22Y49.DI      net (fanout=2)        0.026   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor<3>
    SLICE_X22Y49.CLK     Tdh         (-Th)     0.002   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.222ns (0.196ns logic, 0.026ns route)
                                                       (88.3% logic, 11.7% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette1/DP (SLICE_X22Y49.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette1/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.192 - 0.191)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette1/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y46.AQ      Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_0
    SLICE_X22Y49.D2      net (fanout=3)        0.492   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg<0>
    SLICE_X22Y49.CLK     Tah         (-Th)     0.295   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette1/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (-0.097ns logic, 0.492ns route)
                                                       (-24.6% logic, 124.6% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette2/DP (SLICE_X22Y49.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette2/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.192 - 0.191)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette2/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y46.AQ      Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_0
    SLICE_X22Y49.D2      net (fanout=3)        0.492   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg<0>
    SLICE_X22Y49.CLK     Tah         (-Th)     0.295   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette2/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (-0.097ns logic, 0.492ns route)
                                                       (-24.6% logic, 124.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_system_clkout2 = PERIOD TIMEGRP "dcm_system_clkout2" TS_clk50 /
        0.571428571 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 31.430ns (period - min period limit)
  Period: 35.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom1/CLKA
  Logical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom1/CLKA
  Location pin: RAMB16_X2Y18.CLKA
  Clock network: clk_28_571
--------------------------------------------------------------------------------
Slack: 31.430ns (period - min period limit)
  Period: 35.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom2/CLKA
  Logical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom2/CLKA
  Location pin: RAMB16_X2Y20.CLKA
  Clock network: clk_28_571
--------------------------------------------------------------------------------
Slack: 31.430ns (period - min period limit)
  Period: 35.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: clk_28_571
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_system_clkout4 = PERIOD TIMEGRP "dcm_system_clkout4" 
TS_clk50 /         0.071428571 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_system_clkout4 = PERIOD TIMEGRP "dcm_system_clkout4" TS_clk50 /
        0.071428571 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 277.334ns (period - min period limit)
  Period: 280.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: dcm_system/clkout5_buf/I0
  Logical resource: dcm_system/clkout5_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: dcm_system/clkout4
--------------------------------------------------------------------------------
Slack: 278.601ns (period - min period limit)
  Period: 280.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: sys_inst/clk_opl2_ff_3/CLK
  Logical resource: sys_inst/Mshreg_clk_opl2_ff_2/CLK
  Location pin: SLICE_X26Y39.CLK
  Clock network: clk_50
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_system_clkout3 = PERIOD TIMEGRP "dcm_system_clkout3" 
TS_clk50 /         0.296296296 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_system_clkout3 = PERIOD TIMEGRP "dcm_system_clkout3" TS_clk50 /
        0.296296296 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 64.834ns (period - min period limit)
  Period: 67.500ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: dcm_system/clkout4_buf/I0
  Logical resource: dcm_system/clkout4_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: dcm_system/clkout3
--------------------------------------------------------------------------------
Slack: 66.101ns (period - min period limit)
  Period: 67.500ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: sys_inst/clk_uart_ff_3/CLK
  Logical resource: sys_inst/Mshreg_clk_uart_ff_2/CLK
  Location pin: SLICE_X38Y42.CLK
  Clock network: clk_50
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_system_clkout1 = PERIOD TIMEGRP "dcm_system_clkout1" 
TS_clk50 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19351184 paths analyzed, 19750 endpoints analyzed, 77 failing endpoints
 77 timing errors detected. (77 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.630ns.
--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_4 (SLICE_X31Y34.B1), 14930 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_5 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.038ns (Levels of Logic = 11)
  Clock Path Skew:      -0.523ns (1.797 - 2.320)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_5 to sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.BQ      Tcko                  0.476   sys_inst/cpu_address<6>
                                                       sys_inst/cpu_address_5
    SLICE_X17Y28.C6      net (fanout=4)        0.524   sys_inst/cpu_address<5>
    SLICE_X17Y28.C       Tilo                  0.259   sys_inst/u_CHIPSET/address<5>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address161
    SLICE_X23Y27.D2      net (fanout=51)       1.387   sys_inst/u_CHIPSET/address<5>
    SLICE_X23Y27.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/prev_read_signal
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1
    SLICE_X26Y34.C6      net (fanout=7)        0.849   sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n
    SLICE_X26Y34.CMUX    Tilo                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24
    SLICE_X30Y34.B5      net (fanout=2)        0.960   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In
    SLICE_X30Y34.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541
    SLICE_X30Y34.A5      net (fanout=8)        0.260   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054
    SLICE_X30Y34.A       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o1
    SLICE_X30Y32.D6      net (fanout=3)        0.497   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o
    SLICE_X30Y32.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<1>3
    SLICE_X30Y33.B4      net (fanout=1)        0.493   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<1>
    SLICE_X30Y33.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_10_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<1>1
    SLICE_X32Y34.D4      net (fanout=4)        0.536   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<1>
    SLICE_X32Y34.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
    SLICE_X32Y33.B5      net (fanout=1)        0.417   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
    SLICE_X32Y33.BMUX    Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_2_f71
    SLICE_X31Y33.B2      net (fanout=5)        0.800   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_13_o
    SLICE_X31Y33.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service131
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service121
    SLICE_X31Y34.B1      net (fanout=2)        0.710   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service12
    SLICE_X31Y34.CLK     Tas                   0.373   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_rotate_mode
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service51
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_4
    -------------------------------------------------  ---------------------------
    Total                                     11.038ns (3.605ns logic, 7.433ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_5 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.944ns (Levels of Logic = 11)
  Clock Path Skew:      -0.523ns (1.797 - 2.320)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_5 to sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.BQ      Tcko                  0.476   sys_inst/cpu_address<6>
                                                       sys_inst/cpu_address_5
    SLICE_X17Y28.C6      net (fanout=4)        0.524   sys_inst/cpu_address<5>
    SLICE_X17Y28.C       Tilo                  0.259   sys_inst/u_CHIPSET/address<5>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address161
    SLICE_X23Y27.D2      net (fanout=51)       1.387   sys_inst/u_CHIPSET/address<5>
    SLICE_X23Y27.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/prev_read_signal
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1
    SLICE_X26Y34.C6      net (fanout=7)        0.849   sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n
    SLICE_X26Y34.CMUX    Tilo                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24
    SLICE_X30Y34.B5      net (fanout=2)        0.960   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In
    SLICE_X30Y34.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541
    SLICE_X30Y34.A5      net (fanout=8)        0.260   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054
    SLICE_X30Y34.A       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o1
    SLICE_X31Y32.C6      net (fanout=3)        0.497   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o
    SLICE_X31Y32.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<0>3
    SLICE_X31Y32.D5      net (fanout=2)        0.240   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<0>
    SLICE_X31Y32.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<0>1
    SLICE_X32Y34.D5      net (fanout=3)        0.685   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<0>
    SLICE_X32Y34.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
    SLICE_X32Y33.B5      net (fanout=1)        0.417   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
    SLICE_X32Y33.BMUX    Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_2_f71
    SLICE_X31Y33.B2      net (fanout=5)        0.800   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_13_o
    SLICE_X31Y33.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service131
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service121
    SLICE_X31Y34.B1      net (fanout=2)        0.710   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service12
    SLICE_X31Y34.CLK     Tas                   0.373   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_rotate_mode
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service51
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_4
    -------------------------------------------------  ---------------------------
    Total                                     10.944ns (3.615ns logic, 7.329ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_7 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.913ns (Levels of Logic = 11)
  Clock Path Skew:      -0.528ns (1.797 - 2.325)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_7 to sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.DQ      Tcko                  0.476   sys_inst/cpu_address<7>
                                                       sys_inst/cpu_address_7
    SLICE_X16Y28.A5      net (fanout=9)        0.668   sys_inst/cpu_address<7>
    SLICE_X16Y28.A       Tilo                  0.235   sys_inst/cpu_address<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111
    SLICE_X23Y27.D4      net (fanout=14)       1.142   sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11
    SLICE_X23Y27.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/prev_read_signal
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1
    SLICE_X26Y34.C6      net (fanout=7)        0.849   sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n
    SLICE_X26Y34.CMUX    Tilo                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24
    SLICE_X30Y34.B5      net (fanout=2)        0.960   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In
    SLICE_X30Y34.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541
    SLICE_X30Y34.A5      net (fanout=8)        0.260   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054
    SLICE_X30Y34.A       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o1
    SLICE_X30Y32.D6      net (fanout=3)        0.497   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o
    SLICE_X30Y32.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<1>3
    SLICE_X30Y33.B4      net (fanout=1)        0.493   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<1>
    SLICE_X30Y33.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_10_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<1>1
    SLICE_X32Y34.D4      net (fanout=4)        0.536   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<1>
    SLICE_X32Y34.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
    SLICE_X32Y33.B5      net (fanout=1)        0.417   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
    SLICE_X32Y33.BMUX    Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_2_f71
    SLICE_X31Y33.B2      net (fanout=5)        0.800   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_13_o
    SLICE_X31Y33.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service131
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service121
    SLICE_X31Y34.B1      net (fanout=2)        0.710   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service12
    SLICE_X31Y34.CLK     Tas                   0.373   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_rotate_mode
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service51
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_4
    -------------------------------------------------  ---------------------------
    Total                                     10.913ns (3.581ns logic, 7.332ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_0 (SLICE_X34Y34.A5), 14930 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_5 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.031ns (Levels of Logic = 11)
  Clock Path Skew:      -0.503ns (1.817 - 2.320)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_5 to sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.BQ      Tcko                  0.476   sys_inst/cpu_address<6>
                                                       sys_inst/cpu_address_5
    SLICE_X17Y28.C6      net (fanout=4)        0.524   sys_inst/cpu_address<5>
    SLICE_X17Y28.C       Tilo                  0.259   sys_inst/u_CHIPSET/address<5>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address161
    SLICE_X23Y27.D2      net (fanout=51)       1.387   sys_inst/u_CHIPSET/address<5>
    SLICE_X23Y27.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/prev_read_signal
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1
    SLICE_X26Y34.C6      net (fanout=7)        0.849   sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n
    SLICE_X26Y34.CMUX    Tilo                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24
    SLICE_X30Y34.B5      net (fanout=2)        0.960   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In
    SLICE_X30Y34.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541
    SLICE_X30Y34.A5      net (fanout=8)        0.260   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054
    SLICE_X30Y34.A       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o1
    SLICE_X30Y32.D6      net (fanout=3)        0.497   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o
    SLICE_X30Y32.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<1>3
    SLICE_X30Y33.B4      net (fanout=1)        0.493   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<1>
    SLICE_X30Y33.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_10_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<1>1
    SLICE_X32Y34.D4      net (fanout=4)        0.536   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<1>
    SLICE_X32Y34.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
    SLICE_X32Y33.B5      net (fanout=1)        0.417   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
    SLICE_X32Y33.BMUX    Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_2_f71
    SLICE_X31Y33.B2      net (fanout=5)        0.800   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_13_o
    SLICE_X31Y33.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service131
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service121
    SLICE_X34Y34.A5      net (fanout=2)        0.737   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service12
    SLICE_X34Y34.CLK     Tas                   0.339   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service11
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_0
    -------------------------------------------------  ---------------------------
    Total                                     11.031ns (3.571ns logic, 7.460ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_5 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.937ns (Levels of Logic = 11)
  Clock Path Skew:      -0.503ns (1.817 - 2.320)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_5 to sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.BQ      Tcko                  0.476   sys_inst/cpu_address<6>
                                                       sys_inst/cpu_address_5
    SLICE_X17Y28.C6      net (fanout=4)        0.524   sys_inst/cpu_address<5>
    SLICE_X17Y28.C       Tilo                  0.259   sys_inst/u_CHIPSET/address<5>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address161
    SLICE_X23Y27.D2      net (fanout=51)       1.387   sys_inst/u_CHIPSET/address<5>
    SLICE_X23Y27.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/prev_read_signal
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1
    SLICE_X26Y34.C6      net (fanout=7)        0.849   sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n
    SLICE_X26Y34.CMUX    Tilo                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24
    SLICE_X30Y34.B5      net (fanout=2)        0.960   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In
    SLICE_X30Y34.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541
    SLICE_X30Y34.A5      net (fanout=8)        0.260   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054
    SLICE_X30Y34.A       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o1
    SLICE_X31Y32.C6      net (fanout=3)        0.497   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o
    SLICE_X31Y32.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<0>3
    SLICE_X31Y32.D5      net (fanout=2)        0.240   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<0>
    SLICE_X31Y32.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<0>1
    SLICE_X32Y34.D5      net (fanout=3)        0.685   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<0>
    SLICE_X32Y34.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
    SLICE_X32Y33.B5      net (fanout=1)        0.417   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
    SLICE_X32Y33.BMUX    Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_2_f71
    SLICE_X31Y33.B2      net (fanout=5)        0.800   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_13_o
    SLICE_X31Y33.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service131
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service121
    SLICE_X34Y34.A5      net (fanout=2)        0.737   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service12
    SLICE_X34Y34.CLK     Tas                   0.339   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service11
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_0
    -------------------------------------------------  ---------------------------
    Total                                     10.937ns (3.581ns logic, 7.356ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_7 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.906ns (Levels of Logic = 11)
  Clock Path Skew:      -0.508ns (1.817 - 2.325)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_7 to sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.DQ      Tcko                  0.476   sys_inst/cpu_address<7>
                                                       sys_inst/cpu_address_7
    SLICE_X16Y28.A5      net (fanout=9)        0.668   sys_inst/cpu_address<7>
    SLICE_X16Y28.A       Tilo                  0.235   sys_inst/cpu_address<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111
    SLICE_X23Y27.D4      net (fanout=14)       1.142   sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11
    SLICE_X23Y27.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/prev_read_signal
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1
    SLICE_X26Y34.C6      net (fanout=7)        0.849   sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n
    SLICE_X26Y34.CMUX    Tilo                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24
    SLICE_X30Y34.B5      net (fanout=2)        0.960   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In
    SLICE_X30Y34.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541
    SLICE_X30Y34.A5      net (fanout=8)        0.260   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054
    SLICE_X30Y34.A       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o1
    SLICE_X30Y32.D6      net (fanout=3)        0.497   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o
    SLICE_X30Y32.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<1>3
    SLICE_X30Y33.B4      net (fanout=1)        0.493   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<1>
    SLICE_X30Y33.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_10_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<1>1
    SLICE_X32Y34.D4      net (fanout=4)        0.536   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<1>
    SLICE_X32Y34.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
    SLICE_X32Y33.B5      net (fanout=1)        0.417   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
    SLICE_X32Y33.BMUX    Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_2_f71
    SLICE_X31Y33.B2      net (fanout=5)        0.800   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_13_o
    SLICE_X31Y33.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service131
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service121
    SLICE_X34Y34.A5      net (fanout=2)        0.737   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service12
    SLICE_X34Y34.CLK     Tas                   0.339   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service11
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_0
    -------------------------------------------------  ---------------------------
    Total                                     10.906ns (3.547ns logic, 7.359ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1 (SLICE_X34Y34.D1), 14930 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_5 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.994ns (Levels of Logic = 11)
  Clock Path Skew:      -0.503ns (1.817 - 2.320)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_5 to sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.BQ      Tcko                  0.476   sys_inst/cpu_address<6>
                                                       sys_inst/cpu_address_5
    SLICE_X17Y28.C6      net (fanout=4)        0.524   sys_inst/cpu_address<5>
    SLICE_X17Y28.C       Tilo                  0.259   sys_inst/u_CHIPSET/address<5>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address161
    SLICE_X23Y27.D2      net (fanout=51)       1.387   sys_inst/u_CHIPSET/address<5>
    SLICE_X23Y27.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/prev_read_signal
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1
    SLICE_X26Y34.C6      net (fanout=7)        0.849   sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n
    SLICE_X26Y34.CMUX    Tilo                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24
    SLICE_X30Y34.B5      net (fanout=2)        0.960   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In
    SLICE_X30Y34.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541
    SLICE_X30Y34.A5      net (fanout=8)        0.260   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054
    SLICE_X30Y34.A       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o1
    SLICE_X30Y32.D6      net (fanout=3)        0.497   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o
    SLICE_X30Y32.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<1>3
    SLICE_X30Y33.B4      net (fanout=1)        0.493   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<1>
    SLICE_X30Y33.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_10_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<1>1
    SLICE_X30Y34.D4      net (fanout=4)        0.514   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<1>
    SLICE_X30Y34.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3
    SLICE_X31Y33.C4      net (fanout=1)        0.504   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3
    SLICE_X31Y33.CMUX    Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service131
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_2_f71
    SLICE_X34Y34.B6      net (fanout=5)        0.667   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_11_o
    SLICE_X34Y34.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service21
    SLICE_X34Y34.D1      net (fanout=2)        0.605   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service2
    SLICE_X34Y34.CLK     Tas                   0.449   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service26_F
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service26
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1
    -------------------------------------------------  ---------------------------
    Total                                     10.994ns (3.734ns logic, 7.260ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_5 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.910ns (Levels of Logic = 11)
  Clock Path Skew:      -0.503ns (1.817 - 2.320)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_5 to sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.BQ      Tcko                  0.476   sys_inst/cpu_address<6>
                                                       sys_inst/cpu_address_5
    SLICE_X17Y28.C6      net (fanout=4)        0.524   sys_inst/cpu_address<5>
    SLICE_X17Y28.C       Tilo                  0.259   sys_inst/u_CHIPSET/address<5>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address161
    SLICE_X23Y27.D2      net (fanout=51)       1.387   sys_inst/u_CHIPSET/address<5>
    SLICE_X23Y27.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/prev_read_signal
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1
    SLICE_X26Y34.C6      net (fanout=7)        0.849   sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n
    SLICE_X26Y34.CMUX    Tilo                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24
    SLICE_X30Y34.B5      net (fanout=2)        0.960   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In
    SLICE_X30Y34.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541
    SLICE_X30Y34.A5      net (fanout=8)        0.260   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054
    SLICE_X30Y34.A       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o1
    SLICE_X30Y32.D6      net (fanout=3)        0.497   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o
    SLICE_X30Y32.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<1>3
    SLICE_X30Y33.B4      net (fanout=1)        0.493   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<1>
    SLICE_X30Y33.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_10_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<1>1
    SLICE_X32Y34.D4      net (fanout=4)        0.536   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<1>
    SLICE_X32Y34.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
    SLICE_X32Y33.B5      net (fanout=1)        0.417   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
    SLICE_X32Y33.BMUX    Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_2_f71
    SLICE_X34Y34.B3      net (fanout=5)        0.706   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_13_o
    SLICE_X34Y34.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service21
    SLICE_X34Y34.D1      net (fanout=2)        0.605   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service2
    SLICE_X34Y34.CLK     Tas                   0.449   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service26_F
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service26
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1
    -------------------------------------------------  ---------------------------
    Total                                     10.910ns (3.676ns logic, 7.234ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_7 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.869ns (Levels of Logic = 11)
  Clock Path Skew:      -0.508ns (1.817 - 2.325)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_7 to sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.DQ      Tcko                  0.476   sys_inst/cpu_address<7>
                                                       sys_inst/cpu_address_7
    SLICE_X16Y28.A5      net (fanout=9)        0.668   sys_inst/cpu_address<7>
    SLICE_X16Y28.A       Tilo                  0.235   sys_inst/cpu_address<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111
    SLICE_X23Y27.D4      net (fanout=14)       1.142   sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11
    SLICE_X23Y27.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/prev_read_signal
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1
    SLICE_X26Y34.C6      net (fanout=7)        0.849   sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n
    SLICE_X26Y34.CMUX    Tilo                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24
    SLICE_X30Y34.B5      net (fanout=2)        0.960   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In
    SLICE_X30Y34.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541
    SLICE_X30Y34.A5      net (fanout=8)        0.260   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054
    SLICE_X30Y34.A       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o1
    SLICE_X30Y32.D6      net (fanout=3)        0.497   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o
    SLICE_X30Y32.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<1>3
    SLICE_X30Y33.B4      net (fanout=1)        0.493   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<1>
    SLICE_X30Y33.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_10_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<1>1
    SLICE_X30Y34.D4      net (fanout=4)        0.514   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<1>
    SLICE_X30Y34.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3
    SLICE_X31Y33.C4      net (fanout=1)        0.504   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3
    SLICE_X31Y33.CMUX    Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service131
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_2_f71
    SLICE_X34Y34.B6      net (fanout=5)        0.667   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_11_o
    SLICE_X34Y34.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service21
    SLICE_X34Y34.D1      net (fanout=2)        0.605   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service2
    SLICE_X34Y34.CLK     Tas                   0.449   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service26_F
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service26
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1
    -------------------------------------------------  ---------------------------
    Total                                     10.869ns (3.710ns logic, 7.159ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_system_clkout1 = PERIOD TIMEGRP "dcm_system_clkout1" TS_clk50 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/stable_address_3 (SLICE_X16Y25.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.191ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/cpu_address_3 (FF)
  Destination:          sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/stable_address_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.524ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.908 - 0.829)
  Source Clock:         clk_100 rising at 20.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/cpu_address_3 to sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/stable_address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.DQ      Tcko                  0.198   sys_inst/cpu_address<3>
                                                       sys_inst/cpu_address_3
    SLICE_X16Y25.C6      net (fanout=5)        0.136   sys_inst/cpu_address<3>
    SLICE_X16Y25.CLK     Tah         (-Th)    -0.190   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/stable_address<3>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address141
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/stable_address_3
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (0.388ns logic, 0.136ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_14 (SLICE_X21Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.194ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/cpu_address_14 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.859 - 0.777)
  Source Clock:         clk_100 rising at 20.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/cpu_address_14 to sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y34.AQ      Tcko                  0.200   sys_inst/cpu_address<15>
                                                       sys_inst/cpu_address_14
    SLICE_X21Y33.A6      net (fanout=1)        0.115   sys_inst/cpu_address<14>
    SLICE_X21Y33.CLK     Tah         (-Th)    -0.215   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<14>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address61
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_14
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.415ns logic, 0.115ns route)
                                                       (78.3% logic, 21.7% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_22_17 (SLICE_X10Y55.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_22_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_22_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.246ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.032 - 0.030)
  Source Clock:         clk_50 rising at 20.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_22_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_22_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y55.AQ      Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_20_17
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_22_0
    SLICE_X10Y55.AI      net (fanout=1)        0.018   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_22_0
    SLICE_X10Y55.CLK     Tdh         (-Th)    -0.030   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_19_171
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_22_17
    -------------------------------------------------  ---------------------------
    Total                                      0.246ns (0.228ns logic, 0.018ns route)
                                                       (92.7% logic, 7.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_system_clkout1 = PERIOD TIMEGRP "dcm_system_clkout1" TS_clk50 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y14.CLKB
  Clock network: clk_50
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y12.CLKB
  Clock network: clk_50
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y22.CLKB
  Clock network: clk_50
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_system_clkout0 = PERIOD TIMEGRP "dcm_system_clkout0" 
TS_clk50 / 2 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 205230 paths analyzed, 3290 endpoints analyzed, 73 failing endpoints
 73 timing errors detected. (73 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.228ns.
--------------------------------------------------------------------------------

Paths for end point sys_inst/B1/EU_CORE/eu_register_r1_15 (SLICE_X45Y59.DX), 963 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_r1_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.064ns (Levels of Logic = 9)
  Clock Path Skew:      -0.046ns (0.358 - 0.404)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 to sys_inst/B1/EU_CORE/eu_register_r1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y26.DOA2    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
    SLICE_X48Y55.CX      net (fanout=55)       1.460   sys_inst/B1/EU_CORE/eu_rom_data<22>
    SLICE_X48Y55.BMUX    Tcxb                  0.220   sys_inst/B1/EU_CORE/eu_register_si<3>
                                                       sys_inst/B1/EU_CORE/mux24_4_f7
                                                       sys_inst/B1/EU_CORE/mux24_2_f8
    SLICE_X49Y56.D1      net (fanout=5)        0.799   sys_inst/B1/EU_CORE/eu_operand0<2>1
    SLICE_X49Y56.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<7>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y56.C6      net (fanout=3)        0.151   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<7>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X47Y56.C6      net (fanout=3)        0.362   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X47Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X47Y56.D5      net (fanout=3)        0.246   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X47Y56.DMUX    Tilo                  0.337   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X45Y57.C5      net (fanout=2)        0.702   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X45Y57.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<15>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X45Y57.B6      net (fanout=3)        0.364   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X45Y57.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<15>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X47Y57.C6      net (fanout=3)        0.608   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X47Y57.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_overflow16
                                                       sys_inst/B1/EU_CORE/carry<15>1
    SLICE_X40Y57.CX      net (fanout=2)        0.837   sys_inst/B1/EU_CORE/carry<15>
    SLICE_X40Y57.CMUX    Tcxc                  0.192   sys_inst/B1/EU_CORE/eu_register_dx<15>
                                                       sys_inst/B1/EU_CORE/Mmux_n045772
    SLICE_X45Y59.DX      net (fanout=16)       1.018   sys_inst/B1/EU_CORE/n0457<15>
    SLICE_X45Y59.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_r1<15>
                                                       sys_inst/B1/EU_CORE/eu_register_r1_15
    -------------------------------------------------  ---------------------------
    Total                                     11.064ns (4.517ns logic, 6.547ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_r1_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.025ns (Levels of Logic = 9)
  Clock Path Skew:      -0.043ns (0.358 - 0.401)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1 to sys_inst/B1/EU_CORE/eu_register_r1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y28.DOA2    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1
    SLICE_X46Y58.A4      net (fanout=5)        1.144   sys_inst/B1/EU_CORE/eu_rom_data<2>
    SLICE_X46Y58.BMUX    Topab                 0.456   sys_inst/B1/EU_CORE/eu_register_r2<7>
                                                       sys_inst/B1/EU_CORE/mux8_4
                                                       sys_inst/B1/EU_CORE/mux8_3_f7
                                                       sys_inst/B1/EU_CORE/mux8_2_f8
    SLICE_X49Y56.D3      net (fanout=3)        0.840   sys_inst/B1/EU_CORE/eu_operand1<2>
    SLICE_X49Y56.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<7>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y56.C6      net (fanout=3)        0.151   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<7>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X47Y56.C6      net (fanout=3)        0.362   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X47Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X47Y56.D5      net (fanout=3)        0.246   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X47Y56.DMUX    Tilo                  0.337   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X45Y57.C5      net (fanout=2)        0.702   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X45Y57.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<15>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X45Y57.B6      net (fanout=3)        0.364   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X45Y57.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<15>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X47Y57.C6      net (fanout=3)        0.608   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X47Y57.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_overflow16
                                                       sys_inst/B1/EU_CORE/carry<15>1
    SLICE_X40Y57.CX      net (fanout=2)        0.837   sys_inst/B1/EU_CORE/carry<15>
    SLICE_X40Y57.CMUX    Tcxc                  0.192   sys_inst/B1/EU_CORE/eu_register_dx<15>
                                                       sys_inst/B1/EU_CORE/Mmux_n045772
    SLICE_X45Y59.DX      net (fanout=16)       1.018   sys_inst/B1/EU_CORE/n0457<15>
    SLICE_X45Y59.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_r1<15>
                                                       sys_inst/B1/EU_CORE/eu_register_r1_15
    -------------------------------------------------  ---------------------------
    Total                                     11.025ns (4.753ns logic, 6.272ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_r1_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.978ns (Levels of Logic = 9)
  Clock Path Skew:      -0.051ns (0.358 - 0.409)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 to sys_inst/B1/EU_CORE/eu_register_r1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y30.DOA0    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
    SLICE_X46Y58.A5      net (fanout=65)       1.097   sys_inst/B1/EU_CORE/eu_rom_data<16>
    SLICE_X46Y58.BMUX    Topab                 0.456   sys_inst/B1/EU_CORE/eu_register_r2<7>
                                                       sys_inst/B1/EU_CORE/mux8_4
                                                       sys_inst/B1/EU_CORE/mux8_3_f7
                                                       sys_inst/B1/EU_CORE/mux8_2_f8
    SLICE_X49Y56.D3      net (fanout=3)        0.840   sys_inst/B1/EU_CORE/eu_operand1<2>
    SLICE_X49Y56.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<7>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y56.C6      net (fanout=3)        0.151   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<7>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X47Y56.C6      net (fanout=3)        0.362   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X47Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X47Y56.D5      net (fanout=3)        0.246   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X47Y56.DMUX    Tilo                  0.337   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X45Y57.C5      net (fanout=2)        0.702   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X45Y57.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<15>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X45Y57.B6      net (fanout=3)        0.364   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X45Y57.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<15>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X47Y57.C6      net (fanout=3)        0.608   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X47Y57.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_overflow16
                                                       sys_inst/B1/EU_CORE/carry<15>1
    SLICE_X40Y57.CX      net (fanout=2)        0.837   sys_inst/B1/EU_CORE/carry<15>
    SLICE_X40Y57.CMUX    Tcxc                  0.192   sys_inst/B1/EU_CORE/eu_register_dx<15>
                                                       sys_inst/B1/EU_CORE/Mmux_n045772
    SLICE_X45Y59.DX      net (fanout=16)       1.018   sys_inst/B1/EU_CORE/n0457<15>
    SLICE_X45Y59.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_r1<15>
                                                       sys_inst/B1/EU_CORE/eu_register_r1_15
    -------------------------------------------------  ---------------------------
    Total                                     10.978ns (4.753ns logic, 6.225ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/B1/EU_CORE/eu_register_bx_15 (SLICE_X45Y55.DX), 963 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_bx_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.044ns (Levels of Logic = 9)
  Clock Path Skew:      -0.054ns (0.350 - 0.404)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 to sys_inst/B1/EU_CORE/eu_register_bx_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y26.DOA2    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
    SLICE_X48Y55.CX      net (fanout=55)       1.460   sys_inst/B1/EU_CORE/eu_rom_data<22>
    SLICE_X48Y55.BMUX    Tcxb                  0.220   sys_inst/B1/EU_CORE/eu_register_si<3>
                                                       sys_inst/B1/EU_CORE/mux24_4_f7
                                                       sys_inst/B1/EU_CORE/mux24_2_f8
    SLICE_X49Y56.D1      net (fanout=5)        0.799   sys_inst/B1/EU_CORE/eu_operand0<2>1
    SLICE_X49Y56.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<7>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y56.C6      net (fanout=3)        0.151   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<7>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X47Y56.C6      net (fanout=3)        0.362   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X47Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X47Y56.D5      net (fanout=3)        0.246   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X47Y56.DMUX    Tilo                  0.337   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X45Y57.C5      net (fanout=2)        0.702   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X45Y57.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<15>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X45Y57.B6      net (fanout=3)        0.364   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X45Y57.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<15>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X47Y57.C6      net (fanout=3)        0.608   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X47Y57.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_overflow16
                                                       sys_inst/B1/EU_CORE/carry<15>1
    SLICE_X40Y57.CX      net (fanout=2)        0.837   sys_inst/B1/EU_CORE/carry<15>
    SLICE_X40Y57.CMUX    Tcxc                  0.192   sys_inst/B1/EU_CORE/eu_register_dx<15>
                                                       sys_inst/B1/EU_CORE/Mmux_n045772
    SLICE_X45Y55.DX      net (fanout=16)       0.998   sys_inst/B1/EU_CORE/n0457<15>
    SLICE_X45Y55.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_bx<15>
                                                       sys_inst/B1/EU_CORE/eu_register_bx_15
    -------------------------------------------------  ---------------------------
    Total                                     11.044ns (4.517ns logic, 6.527ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_bx_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.005ns (Levels of Logic = 9)
  Clock Path Skew:      -0.051ns (0.350 - 0.401)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1 to sys_inst/B1/EU_CORE/eu_register_bx_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y28.DOA2    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1
    SLICE_X46Y58.A4      net (fanout=5)        1.144   sys_inst/B1/EU_CORE/eu_rom_data<2>
    SLICE_X46Y58.BMUX    Topab                 0.456   sys_inst/B1/EU_CORE/eu_register_r2<7>
                                                       sys_inst/B1/EU_CORE/mux8_4
                                                       sys_inst/B1/EU_CORE/mux8_3_f7
                                                       sys_inst/B1/EU_CORE/mux8_2_f8
    SLICE_X49Y56.D3      net (fanout=3)        0.840   sys_inst/B1/EU_CORE/eu_operand1<2>
    SLICE_X49Y56.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<7>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y56.C6      net (fanout=3)        0.151   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<7>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X47Y56.C6      net (fanout=3)        0.362   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X47Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X47Y56.D5      net (fanout=3)        0.246   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X47Y56.DMUX    Tilo                  0.337   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X45Y57.C5      net (fanout=2)        0.702   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X45Y57.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<15>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X45Y57.B6      net (fanout=3)        0.364   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X45Y57.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<15>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X47Y57.C6      net (fanout=3)        0.608   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X47Y57.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_overflow16
                                                       sys_inst/B1/EU_CORE/carry<15>1
    SLICE_X40Y57.CX      net (fanout=2)        0.837   sys_inst/B1/EU_CORE/carry<15>
    SLICE_X40Y57.CMUX    Tcxc                  0.192   sys_inst/B1/EU_CORE/eu_register_dx<15>
                                                       sys_inst/B1/EU_CORE/Mmux_n045772
    SLICE_X45Y55.DX      net (fanout=16)       0.998   sys_inst/B1/EU_CORE/n0457<15>
    SLICE_X45Y55.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_bx<15>
                                                       sys_inst/B1/EU_CORE/eu_register_bx_15
    -------------------------------------------------  ---------------------------
    Total                                     11.005ns (4.753ns logic, 6.252ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_bx_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.958ns (Levels of Logic = 9)
  Clock Path Skew:      -0.059ns (0.350 - 0.409)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 to sys_inst/B1/EU_CORE/eu_register_bx_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y30.DOA0    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
    SLICE_X46Y58.A5      net (fanout=65)       1.097   sys_inst/B1/EU_CORE/eu_rom_data<16>
    SLICE_X46Y58.BMUX    Topab                 0.456   sys_inst/B1/EU_CORE/eu_register_r2<7>
                                                       sys_inst/B1/EU_CORE/mux8_4
                                                       sys_inst/B1/EU_CORE/mux8_3_f7
                                                       sys_inst/B1/EU_CORE/mux8_2_f8
    SLICE_X49Y56.D3      net (fanout=3)        0.840   sys_inst/B1/EU_CORE/eu_operand1<2>
    SLICE_X49Y56.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<7>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y56.C6      net (fanout=3)        0.151   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<7>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X47Y56.C6      net (fanout=3)        0.362   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X47Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X47Y56.D5      net (fanout=3)        0.246   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X47Y56.DMUX    Tilo                  0.337   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X45Y57.C5      net (fanout=2)        0.702   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X45Y57.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<15>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X45Y57.B6      net (fanout=3)        0.364   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X45Y57.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<15>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X47Y57.C6      net (fanout=3)        0.608   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X47Y57.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_overflow16
                                                       sys_inst/B1/EU_CORE/carry<15>1
    SLICE_X40Y57.CX      net (fanout=2)        0.837   sys_inst/B1/EU_CORE/carry<15>
    SLICE_X40Y57.CMUX    Tcxc                  0.192   sys_inst/B1/EU_CORE/eu_register_dx<15>
                                                       sys_inst/B1/EU_CORE/Mmux_n045772
    SLICE_X45Y55.DX      net (fanout=16)       0.998   sys_inst/B1/EU_CORE/n0457<15>
    SLICE_X45Y55.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_bx<15>
                                                       sys_inst/B1/EU_CORE/eu_register_bx_15
    -------------------------------------------------  ---------------------------
    Total                                     10.958ns (4.753ns logic, 6.205ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/B1/EU_CORE/eu_register_sp_15 (SLICE_X45Y60.CX), 963 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_sp_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.049ns (Levels of Logic = 9)
  Clock Path Skew:      -0.043ns (0.361 - 0.404)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 to sys_inst/B1/EU_CORE/eu_register_sp_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y26.DOA2    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
    SLICE_X48Y55.CX      net (fanout=55)       1.460   sys_inst/B1/EU_CORE/eu_rom_data<22>
    SLICE_X48Y55.BMUX    Tcxb                  0.220   sys_inst/B1/EU_CORE/eu_register_si<3>
                                                       sys_inst/B1/EU_CORE/mux24_4_f7
                                                       sys_inst/B1/EU_CORE/mux24_2_f8
    SLICE_X49Y56.D1      net (fanout=5)        0.799   sys_inst/B1/EU_CORE/eu_operand0<2>1
    SLICE_X49Y56.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<7>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y56.C6      net (fanout=3)        0.151   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<7>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X47Y56.C6      net (fanout=3)        0.362   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X47Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X47Y56.D5      net (fanout=3)        0.246   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X47Y56.DMUX    Tilo                  0.337   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X45Y57.C5      net (fanout=2)        0.702   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X45Y57.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<15>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X45Y57.B6      net (fanout=3)        0.364   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X45Y57.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<15>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X47Y57.C6      net (fanout=3)        0.608   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X47Y57.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_overflow16
                                                       sys_inst/B1/EU_CORE/carry<15>1
    SLICE_X40Y57.CX      net (fanout=2)        0.837   sys_inst/B1/EU_CORE/carry<15>
    SLICE_X40Y57.CMUX    Tcxc                  0.192   sys_inst/B1/EU_CORE/eu_register_dx<15>
                                                       sys_inst/B1/EU_CORE/Mmux_n045772
    SLICE_X45Y60.CX      net (fanout=16)       1.003   sys_inst/B1/EU_CORE/n0457<15>
    SLICE_X45Y60.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_sp<12>
                                                       sys_inst/B1/EU_CORE/eu_register_sp_15
    -------------------------------------------------  ---------------------------
    Total                                     11.049ns (4.517ns logic, 6.532ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_sp_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.010ns (Levels of Logic = 9)
  Clock Path Skew:      -0.040ns (0.361 - 0.401)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1 to sys_inst/B1/EU_CORE/eu_register_sp_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y28.DOA2    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1
    SLICE_X46Y58.A4      net (fanout=5)        1.144   sys_inst/B1/EU_CORE/eu_rom_data<2>
    SLICE_X46Y58.BMUX    Topab                 0.456   sys_inst/B1/EU_CORE/eu_register_r2<7>
                                                       sys_inst/B1/EU_CORE/mux8_4
                                                       sys_inst/B1/EU_CORE/mux8_3_f7
                                                       sys_inst/B1/EU_CORE/mux8_2_f8
    SLICE_X49Y56.D3      net (fanout=3)        0.840   sys_inst/B1/EU_CORE/eu_operand1<2>
    SLICE_X49Y56.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<7>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y56.C6      net (fanout=3)        0.151   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<7>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X47Y56.C6      net (fanout=3)        0.362   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X47Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X47Y56.D5      net (fanout=3)        0.246   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X47Y56.DMUX    Tilo                  0.337   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X45Y57.C5      net (fanout=2)        0.702   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X45Y57.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<15>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X45Y57.B6      net (fanout=3)        0.364   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X45Y57.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<15>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X47Y57.C6      net (fanout=3)        0.608   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X47Y57.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_overflow16
                                                       sys_inst/B1/EU_CORE/carry<15>1
    SLICE_X40Y57.CX      net (fanout=2)        0.837   sys_inst/B1/EU_CORE/carry<15>
    SLICE_X40Y57.CMUX    Tcxc                  0.192   sys_inst/B1/EU_CORE/eu_register_dx<15>
                                                       sys_inst/B1/EU_CORE/Mmux_n045772
    SLICE_X45Y60.CX      net (fanout=16)       1.003   sys_inst/B1/EU_CORE/n0457<15>
    SLICE_X45Y60.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_sp<12>
                                                       sys_inst/B1/EU_CORE/eu_register_sp_15
    -------------------------------------------------  ---------------------------
    Total                                     11.010ns (4.753ns logic, 6.257ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_sp_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.963ns (Levels of Logic = 9)
  Clock Path Skew:      -0.048ns (0.361 - 0.409)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 to sys_inst/B1/EU_CORE/eu_register_sp_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y30.DOA0    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
    SLICE_X46Y58.A5      net (fanout=65)       1.097   sys_inst/B1/EU_CORE/eu_rom_data<16>
    SLICE_X46Y58.BMUX    Topab                 0.456   sys_inst/B1/EU_CORE/eu_register_r2<7>
                                                       sys_inst/B1/EU_CORE/mux8_4
                                                       sys_inst/B1/EU_CORE/mux8_3_f7
                                                       sys_inst/B1/EU_CORE/mux8_2_f8
    SLICE_X49Y56.D3      net (fanout=3)        0.840   sys_inst/B1/EU_CORE/eu_operand1<2>
    SLICE_X49Y56.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<7>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y56.C6      net (fanout=3)        0.151   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<7>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X47Y56.C6      net (fanout=3)        0.362   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X47Y56.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X47Y56.D5      net (fanout=3)        0.246   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X47Y56.DMUX    Tilo                  0.337   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X45Y57.C5      net (fanout=2)        0.702   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X45Y57.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<15>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X45Y57.B6      net (fanout=3)        0.364   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X45Y57.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<15>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X47Y57.C6      net (fanout=3)        0.608   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X47Y57.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_overflow16
                                                       sys_inst/B1/EU_CORE/carry<15>1
    SLICE_X40Y57.CX      net (fanout=2)        0.837   sys_inst/B1/EU_CORE/carry<15>
    SLICE_X40Y57.CMUX    Tcxc                  0.192   sys_inst/B1/EU_CORE/eu_register_dx<15>
                                                       sys_inst/B1/EU_CORE/Mmux_n045772
    SLICE_X45Y60.CX      net (fanout=16)       1.003   sys_inst/B1/EU_CORE/n0457<15>
    SLICE_X45Y60.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_sp<12>
                                                       sys_inst/B1/EU_CORE/eu_register_sp_15
    -------------------------------------------------  ---------------------------
    Total                                     10.963ns (4.753ns logic, 6.210ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_system_clkout0 = PERIOD TIMEGRP "dcm_system_clkout0" TS_clk50 / 2 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 (RAMB16_X2Y30.ADDRA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.283ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/B1/EU_CORE/eu_rom_address_10 (FF)
  Destination:          sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.289ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.173 - 0.167)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sys_inst/B1/EU_CORE/eu_rom_address_10 to sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y61.CQ      Tcko                  0.198   sys_inst/B1/EU_CORE/eu_rom_address<11>
                                                       sys_inst/B1/EU_CORE/eu_rom_address_10
    RAMB16_X2Y30.ADDRA12 net (fanout=11)       0.157   sys_inst/B1/EU_CORE/eu_rom_address<10>
    RAMB16_X2Y30.CLKA    Trckc_ADDRA (-Th)     0.066   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
    -------------------------------------------------  ---------------------------
    Total                                      0.289ns (0.132ns logic, 0.157ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 (RAMB16_X2Y30.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/B1/EU_CORE/eu_rom_address_8 (FF)
  Destination:          sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.173 - 0.167)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sys_inst/B1/EU_CORE/eu_rom_address_8 to sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y61.AQ      Tcko                  0.198   sys_inst/B1/EU_CORE/eu_rom_address<11>
                                                       sys_inst/B1/EU_CORE/eu_rom_address_8
    RAMB16_X2Y30.ADDRA10 net (fanout=11)       0.162   sys_inst/B1/EU_CORE/eu_rom_address<8>
    RAMB16_X2Y30.CLKA    Trckc_ADDRA (-Th)     0.066   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (0.132ns logic, 0.162ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 (RAMB16_X2Y30.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/B1/EU_CORE/eu_rom_address_9 (FF)
  Destination:          sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.295ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.173 - 0.167)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sys_inst/B1/EU_CORE/eu_rom_address_9 to sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y61.BQ      Tcko                  0.198   sys_inst/B1/EU_CORE/eu_rom_address<11>
                                                       sys_inst/B1/EU_CORE/eu_rom_address_9
    RAMB16_X2Y30.ADDRA11 net (fanout=11)       0.163   sys_inst/B1/EU_CORE/eu_rom_address<9>
    RAMB16_X2Y30.CLKA    Trckc_ADDRA (-Th)     0.066   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
    -------------------------------------------------  ---------------------------
    Total                                      0.295ns (0.132ns logic, 0.163ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_system_clkout0 = PERIOD TIMEGRP "dcm_system_clkout0" TS_clk50 / 2 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1/CLKA
  Logical resource: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1/CLKA
  Location pin: RAMB16_X2Y28.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory2/CLKA
  Logical resource: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory2/CLKA
  Location pin: RAMB16_X2Y32.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory3/CLKA
  Logical resource: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory3/CLKA
  Location pin: RAMB16_X2Y34.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk50                       |     20.000ns|      5.000ns|     23.630ns|            0|          150|            0|     19593212|
| TS_dcm_system_clkout2         |     35.000ns|     17.991ns|          N/A|            0|            0|        36798|            0|
| TS_dcm_system_clkout4         |    280.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
| TS_dcm_system_clkout3         |     67.500ns|      2.666ns|          N/A|            0|            0|            0|            0|
| TS_dcm_system_clkout1         |     20.000ns|     23.630ns|          N/A|           77|            0|     19351184|            0|
| TS_dcm_system_clkout0         |     10.000ns|     11.228ns|          N/A|           73|            0|       205230|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock_50_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_50_i     |   19.015|    9.499|    1.990|    4.445|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 150  Score: 82448  (Setup/Max: 82448, Hold: 0)

Constraints cover 30484169 paths, 0 nets, and 34839 connections

Design statistics:
   Minimum period:  23.630ns{1}   (Maximum frequency:  42.319MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Mar 04 21:39:48 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4744 MB



