Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jan 24 02:31:52 2024
| Host         : Lenovo-Jochem running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       300         
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
DPIR-1     Warning           Asynchronous driver check                                         32          
LUTAR-1    Warning           LUT drives async reset alert                                      2           
TIMING-20  Warning           Non-clocked latch                                                 34          
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (371)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (508)
5. checking no_input_delay (11)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (371)
--------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_1[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_1[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_2[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_2[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: enable (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 246 register/latch pins with no clock driven by root clock pin: design_1_i/beeld_generator_0/U0/clk25_reg/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: design_1_i/clk_divider_0/U0/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (508)
--------------------------------------------------
 There are 508 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.148        0.000                      0                  335        0.177        0.000                      0                  335        2.000        0.000                       0                   188  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clock                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clk_out2_design_1_clk_wiz_0_0  {0.000 10.000}       20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        5.148        0.000                      0                  334        0.177        0.000                      0                  334        4.500        0.000                       0                   181  
  clk_out2_design_1_clk_wiz_0_0       16.708        0.000                      0                    1        0.996        0.000                      0                    1        9.500        0.000                       0                     3  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_out1_design_1_clk_wiz_0_0                                 
(none)                         clkfbout_design_1_clk_wiz_0_0                                 
(none)                                                        clk_out1_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 1.146ns (25.364%)  route 3.372ns (74.636%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 8.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.768    -0.948    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X98Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y77         FDCE (Prop_fdce_C_Q)         0.478    -0.470 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/Q
                         net (fo=3, routed)           1.005     0.535    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg_n_0_[7]
    SLICE_X95Y75         LUT4 (Prop_lut4_I3_O)        0.296     0.831 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.263     1.094    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X95Y75         LUT5 (Prop_lut5_I4_O)        0.124     1.218 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.574     1.792    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X95Y79         LUT6 (Prop_lut6_I1_O)        0.124     1.916 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.864     2.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value3
    SLICE_X98Y77         LUT3 (Prop_lut3_I0_O)        0.124     2.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.665     3.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X95Y79         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.597     8.428    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X95Y79         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[16]/C
                         clock pessimism              0.567     8.995    
                         clock uncertainty           -0.072     8.923    
    SLICE_X95Y79         FDCE (Setup_fdce_C_CE)      -0.205     8.718    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[16]
  -------------------------------------------------------------------
                         required time                          8.718    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                  5.148    

Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 1.146ns (25.364%)  route 3.372ns (74.636%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 8.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.768    -0.948    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X98Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y77         FDCE (Prop_fdce_C_Q)         0.478    -0.470 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/Q
                         net (fo=3, routed)           1.005     0.535    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg_n_0_[7]
    SLICE_X95Y75         LUT4 (Prop_lut4_I3_O)        0.296     0.831 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.263     1.094    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X95Y75         LUT5 (Prop_lut5_I4_O)        0.124     1.218 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.574     1.792    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X95Y79         LUT6 (Prop_lut6_I1_O)        0.124     1.916 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.864     2.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value3
    SLICE_X98Y77         LUT3 (Prop_lut3_I0_O)        0.124     2.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.665     3.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X95Y79         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.597     8.428    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X95Y79         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[17]/C
                         clock pessimism              0.567     8.995    
                         clock uncertainty           -0.072     8.923    
    SLICE_X95Y79         FDCE (Setup_fdce_C_CE)      -0.205     8.718    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[17]
  -------------------------------------------------------------------
                         required time                          8.718    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                  5.148    

Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 1.146ns (25.364%)  route 3.372ns (74.636%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 8.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.768    -0.948    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X98Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y77         FDCE (Prop_fdce_C_Q)         0.478    -0.470 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/Q
                         net (fo=3, routed)           1.005     0.535    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg_n_0_[7]
    SLICE_X95Y75         LUT4 (Prop_lut4_I3_O)        0.296     0.831 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.263     1.094    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X95Y75         LUT5 (Prop_lut5_I4_O)        0.124     1.218 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.574     1.792    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X95Y79         LUT6 (Prop_lut6_I1_O)        0.124     1.916 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.864     2.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value3
    SLICE_X98Y77         LUT3 (Prop_lut3_I0_O)        0.124     2.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.665     3.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X95Y79         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.597     8.428    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X95Y79         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[18]/C
                         clock pessimism              0.567     8.995    
                         clock uncertainty           -0.072     8.923    
    SLICE_X95Y79         FDCE (Setup_fdce_C_CE)      -0.205     8.718    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[18]
  -------------------------------------------------------------------
                         required time                          8.718    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                  5.148    

Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 1.146ns (25.364%)  route 3.372ns (74.636%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 8.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.768    -0.948    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X98Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y77         FDCE (Prop_fdce_C_Q)         0.478    -0.470 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/Q
                         net (fo=3, routed)           1.005     0.535    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg_n_0_[7]
    SLICE_X95Y75         LUT4 (Prop_lut4_I3_O)        0.296     0.831 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.263     1.094    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X95Y75         LUT5 (Prop_lut5_I4_O)        0.124     1.218 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.574     1.792    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X95Y79         LUT6 (Prop_lut6_I1_O)        0.124     1.916 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.864     2.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value3
    SLICE_X98Y77         LUT3 (Prop_lut3_I0_O)        0.124     2.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.665     3.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X95Y79         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.597     8.428    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X95Y79         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[19]/C
                         clock pessimism              0.567     8.995    
                         clock uncertainty           -0.072     8.923    
    SLICE_X95Y79         FDCE (Setup_fdce_C_CE)      -0.205     8.718    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[19]
  -------------------------------------------------------------------
                         required time                          8.718    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                  5.148    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 1.146ns (25.460%)  route 3.355ns (74.540%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.768    -0.948    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X98Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y77         FDCE (Prop_fdce_C_Q)         0.478    -0.470 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/Q
                         net (fo=3, routed)           1.005     0.535    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg_n_0_[7]
    SLICE_X95Y75         LUT4 (Prop_lut4_I3_O)        0.296     0.831 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.263     1.094    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X95Y75         LUT5 (Prop_lut5_I4_O)        0.124     1.218 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.574     1.792    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X95Y79         LUT6 (Prop_lut6_I1_O)        0.124     1.916 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.864     2.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value3
    SLICE_X98Y77         LUT3 (Prop_lut3_I0_O)        0.124     2.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.648     3.553    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X95Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.591     8.422    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X95Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/C
                         clock pessimism              0.567     8.989    
                         clock uncertainty           -0.072     8.917    
    SLICE_X95Y75         FDCE (Setup_fdce_C_CE)      -0.205     8.712    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -3.553    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 1.146ns (25.460%)  route 3.355ns (74.540%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.768    -0.948    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X98Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y77         FDCE (Prop_fdce_C_Q)         0.478    -0.470 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/Q
                         net (fo=3, routed)           1.005     0.535    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg_n_0_[7]
    SLICE_X95Y75         LUT4 (Prop_lut4_I3_O)        0.296     0.831 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.263     1.094    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X95Y75         LUT5 (Prop_lut5_I4_O)        0.124     1.218 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.574     1.792    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X95Y79         LUT6 (Prop_lut6_I1_O)        0.124     1.916 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.864     2.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value3
    SLICE_X98Y77         LUT3 (Prop_lut3_I0_O)        0.124     2.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.648     3.553    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X95Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.591     8.422    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X95Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/C
                         clock pessimism              0.567     8.989    
                         clock uncertainty           -0.072     8.917    
    SLICE_X95Y75         FDCE (Setup_fdce_C_CE)      -0.205     8.712    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -3.553    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 1.146ns (25.460%)  route 3.355ns (74.540%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.768    -0.948    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X98Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y77         FDCE (Prop_fdce_C_Q)         0.478    -0.470 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/Q
                         net (fo=3, routed)           1.005     0.535    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg_n_0_[7]
    SLICE_X95Y75         LUT4 (Prop_lut4_I3_O)        0.296     0.831 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.263     1.094    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X95Y75         LUT5 (Prop_lut5_I4_O)        0.124     1.218 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.574     1.792    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X95Y79         LUT6 (Prop_lut6_I1_O)        0.124     1.916 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.864     2.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value3
    SLICE_X98Y77         LUT3 (Prop_lut3_I0_O)        0.124     2.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.648     3.553    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X95Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.591     8.422    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X95Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[4]/C
                         clock pessimism              0.567     8.989    
                         clock uncertainty           -0.072     8.917    
    SLICE_X95Y75         FDCE (Setup_fdce_C_CE)      -0.205     8.712    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[4]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -3.553    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 1.146ns (25.460%)  route 3.355ns (74.540%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.768    -0.948    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X98Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y77         FDCE (Prop_fdce_C_Q)         0.478    -0.470 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/Q
                         net (fo=3, routed)           1.005     0.535    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg_n_0_[7]
    SLICE_X95Y75         LUT4 (Prop_lut4_I3_O)        0.296     0.831 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.263     1.094    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X95Y75         LUT5 (Prop_lut5_I4_O)        0.124     1.218 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.574     1.792    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X95Y79         LUT6 (Prop_lut6_I1_O)        0.124     1.916 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.864     2.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value3
    SLICE_X98Y77         LUT3 (Prop_lut3_I0_O)        0.124     2.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.648     3.553    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X95Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.591     8.422    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X95Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[5]/C
                         clock pessimism              0.567     8.989    
                         clock uncertainty           -0.072     8.917    
    SLICE_X95Y75         FDCE (Setup_fdce_C_CE)      -0.205     8.712    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[5]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -3.553    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 1.146ns (25.461%)  route 3.355ns (74.539%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.768    -0.948    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X98Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y77         FDCE (Prop_fdce_C_Q)         0.478    -0.470 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/Q
                         net (fo=3, routed)           1.005     0.535    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg_n_0_[7]
    SLICE_X95Y75         LUT4 (Prop_lut4_I3_O)        0.296     0.831 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.263     1.094    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X95Y75         LUT5 (Prop_lut5_I4_O)        0.124     1.218 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.574     1.792    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X95Y79         LUT6 (Prop_lut6_I1_O)        0.124     1.916 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.864     2.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value3
    SLICE_X98Y77         LUT3 (Prop_lut3_I0_O)        0.124     2.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.648     3.553    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X95Y76         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.593     8.424    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X95Y76         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[0]/C
                         clock pessimism              0.567     8.991    
                         clock uncertainty           -0.072     8.919    
    SLICE_X95Y76         FDCE (Setup_fdce_C_CE)      -0.205     8.714    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[0]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -3.553    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 1.146ns (25.461%)  route 3.355ns (74.539%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.768    -0.948    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X98Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y77         FDCE (Prop_fdce_C_Q)         0.478    -0.470 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/Q
                         net (fo=3, routed)           1.005     0.535    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg_n_0_[7]
    SLICE_X95Y75         LUT4 (Prop_lut4_I3_O)        0.296     0.831 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.263     1.094    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X95Y75         LUT5 (Prop_lut5_I4_O)        0.124     1.218 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.574     1.792    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X95Y79         LUT6 (Prop_lut6_I1_O)        0.124     1.916 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.864     2.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value3
    SLICE_X98Y77         LUT3 (Prop_lut3_I0_O)        0.124     2.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.648     3.553    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X95Y76         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.593     8.424    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X95Y76         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[10]/C
                         clock pessimism              0.567     8.991    
                         clock uncertainty           -0.072     8.919    
    SLICE_X95Y76         FDCE (Setup_fdce_C_CE)      -0.205     8.714    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[10]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -3.553    
  -------------------------------------------------------------------
                         slack                                  5.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.627    -0.604    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X113Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/Q
                         net (fo=8, routed)           0.132    -0.332    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]
    SLICE_X112Y70        LUT4 (Prop_lut4_I2_O)        0.048    -0.284 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp[3]
    SLICE_X112Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.897    -0.843    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]/C
                         clock pessimism              0.251    -0.591    
    SLICE_X112Y70        FDRE (Hold_fdre_C_D)         0.131    -0.460    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.627    -0.604    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X113Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/Q
                         net (fo=8, routed)           0.132    -0.332    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]
    SLICE_X112Y70        LUT3 (Prop_lut3_I1_O)        0.045    -0.287 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp[2]
    SLICE_X112Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.897    -0.843    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]/C
                         clock pessimism              0.251    -0.591    
    SLICE_X112Y70        FDRE (Hold_fdre_C_D)         0.120    -0.471    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.627    -0.604    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X113Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/Q
                         net (fo=8, routed)           0.136    -0.328    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]
    SLICE_X112Y70        LUT5 (Prop_lut5_I1_O)        0.045    -0.283 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp[4]
    SLICE_X112Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.897    -0.843    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[4]/C
                         clock pessimism              0.251    -0.591    
    SLICE_X112Y70        FDRE (Hold_fdre_C_D)         0.121    -0.470    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.634    -0.597    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y61        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/Q
                         net (fo=2, routed)           0.110    -0.323    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]
    SLICE_X111Y60        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.906    -0.834    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y60        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X111Y60        FDRE (Hold_fdre_C_D)         0.066    -0.515    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.122%)  route 0.140ns (42.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.626    -0.605    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X113Y71        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[7]/Q
                         net (fo=4, routed)           0.140    -0.325    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[7]
    SLICE_X112Y71        LUT6 (Prop_lut6_I1_O)        0.045    -0.280 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.280    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp[9]
    SLICE_X112Y71        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.896    -0.844    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y71        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
                         clock pessimism              0.251    -0.592    
    SLICE_X112Y71        FDRE (Hold_fdre_C_D)         0.120    -0.472    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.630    -0.601    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X110Y67        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDRE (Prop_fdre_C_Q)         0.128    -0.473 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/Q
                         net (fo=1, routed)           0.062    -0.412    design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r
    SLICE_X110Y67        LUT2 (Prop_lut2_I1_O)        0.099    -0.313 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_i_1/O
                         net (fo=1, routed)           0.000    -0.313    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected0
    SLICE_X110Y67        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.900    -0.840    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X110Y67        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/C
                         clock pessimism              0.238    -0.601    
    SLICE_X110Y67        FDRE (Hold_fdre_C_D)         0.091    -0.510    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.634    -0.597    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y61        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/Q
                         net (fo=3, routed)           0.073    -0.377    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]
    SLICE_X112Y61        LUT6 (Prop_lut6_I5_O)        0.098    -0.279 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.279    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp__0[9]
    SLICE_X112Y61        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.906    -0.834    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y61        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/C
                         clock pessimism              0.236    -0.597    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.476    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.664%)  route 0.125ns (43.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.634    -0.597    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y60        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]/Q
                         net (fo=6, routed)           0.125    -0.308    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]
    SLICE_X110Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.907    -0.833    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X110Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[5]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X110Y59        FDRE (Hold_fdre_C_D)         0.072    -0.508    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[5]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.246%)  route 0.122ns (42.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.634    -0.597    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y60        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[2]/Q
                         net (fo=6, routed)           0.122    -0.311    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[2]
    SLICE_X110Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.907    -0.833    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X110Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[2]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X110Y59        FDRE (Hold_fdre_C_D)         0.066    -0.514    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[2]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.231%)  route 0.138ns (45.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.634    -0.597    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y60        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]/Q
                         net (fo=8, routed)           0.138    -0.295    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]
    SLICE_X110Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.907    -0.833    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X110Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X110Y59        FDRE (Hold_fdre_C_D)         0.070    -0.510    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.996ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.708ns  (required time - arrival time)
  Source:                 design_1_i/beeld_generator_0/U0/clk25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/beeld_generator_0/U0/clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.743ns (22.592%)  route 2.546ns (77.408%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.686ns = ( 18.314 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.656    -1.060    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.542 f  design_1_i/beeld_generator_0/U0/clk25_reg/Q
                         net (fo=1, routed)           0.731     0.189    design_1_i/beeld_generator_0/U0/pxlCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.290 f  design_1_i/beeld_generator_0/U0/pxlCLK_BUFG_inst/O
                         net (fo=247, routed)         1.815     2.104    design_1_i/beeld_generator_0/U0/pxlCLK_BUFG
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.228 r  design_1_i/beeld_generator_0/U0/clk25_i_1/O
                         net (fo=1, routed)           0.000     2.228    design_1_i/beeld_generator_0/U0/p_0_in
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.482    18.314    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
                         clock pessimism              0.626    18.940    
                         clock uncertainty           -0.080    18.860    
    SLICE_X50Y46         FDRE (Setup_fdre_C_D)        0.077    18.937    design_1_i/beeld_generator_0/U0/clk25_reg
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                          -2.228    
  -------------------------------------------------------------------
                         slack                                 16.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 design_1_i/beeld_generator_0/U0/clk25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/beeld_generator_0/U0/clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.235ns (21.049%)  route 0.881ns (78.951%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.558    -0.674    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.510 f  design_1_i/beeld_generator_0/U0/clk25_reg/Q
                         net (fo=1, routed)           0.267    -0.242    design_1_i/beeld_generator_0/U0/pxlCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.216 f  design_1_i/beeld_generator_0/U0/pxlCLK_BUFG_inst/O
                         net (fo=247, routed)         0.614     0.398    design_1_i/beeld_generator_0/U0/pxlCLK_BUFG
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.443 r  design_1_i/beeld_generator_0/U0/clk25_i_1/O
                         net (fo=1, routed)           0.000     0.443    design_1_i/beeld_generator_0/U0/p_0_in
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.825    -0.915    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
                         clock pessimism              0.241    -0.674    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.120    -0.554    design_1_i/beeld_generator_0/U0/clk25_reg
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           0.443    
  -------------------------------------------------------------------
                         slack                                  0.996    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           487 Endpoints
Min Delay           487 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/y_dir_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.623ns  (logic 22.849ns (42.611%)  route 30.774ns (57.389%))
  Logic Levels:           53  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=2 LUT2=1 LUT3=6 LUT4=7 LUT5=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y63        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/G
    SLICE_X104Y63        LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/Q
                         net (fo=4, routed)           0.978     1.778    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[7]
    SLICE_X103Y61        LUT1 (Prop_lut1_I0_O)        0.124     1.902 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_13/O
                         net (fo=1, routed)           0.000     1.902    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_13_n_0
    SLICE_X103Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.300 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.300    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X103Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.414    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y63        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.653 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.575     3.228    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[15]_P[7])
                                                      4.019     7.247 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[7]
                         net (fo=20, routed)          3.178    10.425    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_98
    SLICE_X104Y71        LUT3 (Prop_lut3_I1_O)        0.152    10.577 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_103/O
                         net (fo=2, routed)           0.300    10.877    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_103_n_0
    SLICE_X104Y71        LUT4 (Prop_lut4_I3_O)        0.348    11.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_107/O
                         net (fo=1, routed)           0.000    11.225    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_107_n_0
    SLICE_X104Y71        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.605 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.605    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.920 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/O[3]
                         net (fo=3, routed)           1.586    13.506    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_4
    SLICE_X106Y68        LUT3 (Prop_lut3_I0_O)        0.307    13.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.077    14.891    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_39_n_0
    SLICE_X103Y68        LUT5 (Prop_lut5_I4_O)        0.150    15.041 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           0.502    15.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_14_n_0
    SLICE_X105Y68        LUT6 (Prop_lut6_I0_O)        0.326    15.869 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    15.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_18_n_0
    SLICE_X105Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.419 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X105Y69        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.732 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/O[3]
                         net (fo=10, routed)          1.633    18.365    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_4
    SLICE_X105Y74        LUT3 (Prop_lut3_I0_O)        0.336    18.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_169/O
                         net (fo=2, routed)           1.163    19.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_169_n_0
    SLICE_X105Y74        LUT4 (Prop_lut4_I3_O)        0.327    20.191 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_172/O
                         net (fo=1, routed)           0.000    20.191    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_172_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.592 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.009    20.601    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.715 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    20.715    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.028 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/O[3]
                         net (fo=3, routed)           1.071    22.099    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_4
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.306    22.405 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_87/O
                         net (fo=1, routed)           0.000    22.405    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_87_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.955 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.955    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X106Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.069 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.967    24.035    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y76        LUT3 (Prop_lut3_I0_O)        0.124    24.159 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.152    25.312    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X109Y71        LUT5 (Prop_lut5_I2_O)        0.124    25.436 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           1.008    26.444    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X112Y72        LUT6 (Prop_lut6_I4_O)        0.124    26.568 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=1, routed)           1.204    27.772    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_B[2]_P[11])
                                                      3.656    31.428 r  design_1_i/TEMP_positie_peddels/U0/position_y_10/P[11]
                         net (fo=6, routed)           1.710    33.138    design_1_i/TEMP_positie_peddels/U0/position_y_10_n_94
    SLICE_X87Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    33.523 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.009    33.532    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_6_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.646 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.646    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.760 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.760    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.094 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[5]_INST_0_i_2/O[1]
                         net (fo=13, routed)          1.711    35.805    design_1_i/TEMP_positie_peddels/U0/position_y_1[5]_INST_0_i_2_n_6
    SLICE_X85Y70         LUT2 (Prop_lut2_I1_O)        0.303    36.108 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    36.108    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_124_n_0
    SLICE_X85Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.509 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_109/CO[3]
                         net (fo=1, routed)           0.000    36.509    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_109_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.843 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_86/O[1]
                         net (fo=2, routed)           1.141    37.984    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_86_n_6
    SLICE_X85Y75         LUT3 (Prop_lut3_I1_O)        0.331    38.315 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_50/O
                         net (fo=2, routed)           0.725    39.040    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_50_n_0
    SLICE_X85Y75         LUT4 (Prop_lut4_I3_O)        0.326    39.366 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_54/O
                         net (fo=1, routed)           0.000    39.366    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_54_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.916 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.916    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_25_n_0
    SLICE_X85Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.030 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.030    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_10_n_0
    SLICE_X85Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.364 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.846    41.210    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_2_n_6
    SLICE_X86Y76         LUT4 (Prop_lut4_I2_O)        0.303    41.513 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    41.513    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_8_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    42.087 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           0.829    42.917    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X90Y76         LUT3 (Prop_lut3_I0_O)        0.310    43.227 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           1.221    44.448    design_1_i/TEMP_positie_peddels/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I0_O)        0.124    44.572 f  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0/O
                         net (fo=20, routed)          1.438    46.010    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[4]
    SLICE_X85Y64         LUT1 (Prop_lut1_I0_O)        0.124    46.134 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_14/O
                         net (fo=1, routed)           0.000    46.134    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_14_n_0
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    46.740 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_9/O[3]
                         net (fo=4, routed)           1.108    47.848    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links43_out[7]
    SLICE_X84Y69         LUT4 (Prop_lut4_I2_O)        0.306    48.154 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_5/O
                         net (fo=1, routed)           0.000    48.154    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_5_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.555 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry/CO[3]
                         net (fo=1, routed)           0.000    48.555    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.826 f  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry__0/CO[0]
                         net (fo=1, routed)           0.705    49.531    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links315_in
    SLICE_X86Y79         LUT4 (Prop_lut4_I0_O)        0.373    49.904 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_6/O
                         net (fo=2, routed)           1.092    50.996    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links18_out
    SLICE_X90Y83         LUT6 (Prop_lut6_I1_O)        0.124    51.120 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    51.120    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2_n_0
    SLICE_X90Y83         MUXF7 (Prop_muxf7_I1_O)      0.247    51.367 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.167    52.534    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X97Y89         LUT6 (Prop_lut6_I4_O)        0.298    52.832 r  design_1_i/positie_balletje_0/U0/y_dir_i_2/O
                         net (fo=1, routed)           0.667    53.499    design_1_i/positie_balletje_0/U0/y_dir_i_2_n_0
    SLICE_X97Y89         LUT6 (Prop_lut6_I0_O)        0.124    53.623 r  design_1_i/positie_balletje_0/U0/y_dir_i_1/O
                         net (fo=1, routed)           0.000    53.623    design_1_i/positie_balletje_0/U0/y_dir_i_1_n_0
    SLICE_X97Y89         FDPE                                         r  design_1_i/positie_balletje_0/U0/y_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.474ns  (logic 22.725ns (42.497%)  route 30.749ns (57.503%))
  Logic Levels:           52  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=2 LUT2=1 LUT3=6 LUT4=7 LUT5=3 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y63        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/G
    SLICE_X104Y63        LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/Q
                         net (fo=4, routed)           0.978     1.778    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[7]
    SLICE_X103Y61        LUT1 (Prop_lut1_I0_O)        0.124     1.902 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_13/O
                         net (fo=1, routed)           0.000     1.902    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_13_n_0
    SLICE_X103Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.300 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.300    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X103Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.414    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y63        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.653 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.575     3.228    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[15]_P[7])
                                                      4.019     7.247 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[7]
                         net (fo=20, routed)          3.178    10.425    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_98
    SLICE_X104Y71        LUT3 (Prop_lut3_I1_O)        0.152    10.577 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_103/O
                         net (fo=2, routed)           0.300    10.877    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_103_n_0
    SLICE_X104Y71        LUT4 (Prop_lut4_I3_O)        0.348    11.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_107/O
                         net (fo=1, routed)           0.000    11.225    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_107_n_0
    SLICE_X104Y71        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.605 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.605    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.920 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/O[3]
                         net (fo=3, routed)           1.586    13.506    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_4
    SLICE_X106Y68        LUT3 (Prop_lut3_I0_O)        0.307    13.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.077    14.891    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_39_n_0
    SLICE_X103Y68        LUT5 (Prop_lut5_I4_O)        0.150    15.041 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           0.502    15.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_14_n_0
    SLICE_X105Y68        LUT6 (Prop_lut6_I0_O)        0.326    15.869 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    15.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_18_n_0
    SLICE_X105Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.419 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X105Y69        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.732 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/O[3]
                         net (fo=10, routed)          1.633    18.365    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_4
    SLICE_X105Y74        LUT3 (Prop_lut3_I0_O)        0.336    18.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_169/O
                         net (fo=2, routed)           1.163    19.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_169_n_0
    SLICE_X105Y74        LUT4 (Prop_lut4_I3_O)        0.327    20.191 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_172/O
                         net (fo=1, routed)           0.000    20.191    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_172_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.592 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.009    20.601    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.715 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    20.715    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.028 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/O[3]
                         net (fo=3, routed)           1.071    22.099    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_4
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.306    22.405 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_87/O
                         net (fo=1, routed)           0.000    22.405    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_87_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.955 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.955    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X106Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.069 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.967    24.035    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y76        LUT3 (Prop_lut3_I0_O)        0.124    24.159 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.152    25.312    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X109Y71        LUT5 (Prop_lut5_I2_O)        0.124    25.436 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           1.008    26.444    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X112Y72        LUT6 (Prop_lut6_I4_O)        0.124    26.568 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=1, routed)           1.204    27.772    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_B[2]_P[11])
                                                      3.656    31.428 r  design_1_i/TEMP_positie_peddels/U0/position_y_10/P[11]
                         net (fo=6, routed)           1.710    33.138    design_1_i/TEMP_positie_peddels/U0/position_y_10_n_94
    SLICE_X87Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    33.523 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.009    33.532    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_6_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.646 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.646    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.760 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.760    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.094 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[5]_INST_0_i_2/O[1]
                         net (fo=13, routed)          1.711    35.805    design_1_i/TEMP_positie_peddels/U0/position_y_1[5]_INST_0_i_2_n_6
    SLICE_X85Y70         LUT2 (Prop_lut2_I1_O)        0.303    36.108 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    36.108    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_124_n_0
    SLICE_X85Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.509 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_109/CO[3]
                         net (fo=1, routed)           0.000    36.509    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_109_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.843 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_86/O[1]
                         net (fo=2, routed)           1.141    37.984    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_86_n_6
    SLICE_X85Y75         LUT3 (Prop_lut3_I1_O)        0.331    38.315 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_50/O
                         net (fo=2, routed)           0.725    39.040    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_50_n_0
    SLICE_X85Y75         LUT4 (Prop_lut4_I3_O)        0.326    39.366 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_54/O
                         net (fo=1, routed)           0.000    39.366    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_54_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.916 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.916    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_25_n_0
    SLICE_X85Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.030 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.030    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_10_n_0
    SLICE_X85Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.364 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.846    41.210    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_2_n_6
    SLICE_X86Y76         LUT4 (Prop_lut4_I2_O)        0.303    41.513 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    41.513    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_8_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    42.087 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           0.829    42.917    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X90Y76         LUT3 (Prop_lut3_I0_O)        0.310    43.227 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           1.221    44.448    design_1_i/TEMP_positie_peddels/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I0_O)        0.124    44.572 f  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0/O
                         net (fo=20, routed)          1.438    46.010    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[4]
    SLICE_X85Y64         LUT1 (Prop_lut1_I0_O)        0.124    46.134 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_14/O
                         net (fo=1, routed)           0.000    46.134    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_14_n_0
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    46.740 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_9/O[3]
                         net (fo=4, routed)           1.108    47.848    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links43_out[7]
    SLICE_X84Y69         LUT4 (Prop_lut4_I2_O)        0.306    48.154 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_5/O
                         net (fo=1, routed)           0.000    48.154    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_5_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.555 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry/CO[3]
                         net (fo=1, routed)           0.000    48.555    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.826 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry__0/CO[0]
                         net (fo=1, routed)           0.705    49.531    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links315_in
    SLICE_X86Y79         LUT4 (Prop_lut4_I0_O)        0.373    49.904 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_6/O
                         net (fo=2, routed)           1.092    50.996    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links18_out
    SLICE_X90Y83         LUT6 (Prop_lut6_I1_O)        0.124    51.120 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    51.120    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2_n_0
    SLICE_X90Y83         MUXF7 (Prop_muxf7_I1_O)      0.247    51.367 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.337    52.704    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X97Y89         LUT5 (Prop_lut5_I3_O)        0.298    53.002 r  design_1_i/positie_balletje_0/U0/angle[2]_i_1/O
                         net (fo=1, routed)           0.472    53.474    design_1_i/positie_balletje_0/U0/angle[2]_i_1_n_0
    SLICE_X98Y89         FDCE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.376ns  (logic 22.725ns (42.575%)  route 30.651ns (57.424%))
  Logic Levels:           52  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=2 LUT2=1 LUT3=6 LUT4=7 LUT5=2 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y63        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/G
    SLICE_X104Y63        LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/Q
                         net (fo=4, routed)           0.978     1.778    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[7]
    SLICE_X103Y61        LUT1 (Prop_lut1_I0_O)        0.124     1.902 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_13/O
                         net (fo=1, routed)           0.000     1.902    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_13_n_0
    SLICE_X103Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.300 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.300    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X103Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.414    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y63        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.653 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.575     3.228    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[15]_P[7])
                                                      4.019     7.247 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[7]
                         net (fo=20, routed)          3.178    10.425    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_98
    SLICE_X104Y71        LUT3 (Prop_lut3_I1_O)        0.152    10.577 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_103/O
                         net (fo=2, routed)           0.300    10.877    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_103_n_0
    SLICE_X104Y71        LUT4 (Prop_lut4_I3_O)        0.348    11.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_107/O
                         net (fo=1, routed)           0.000    11.225    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_107_n_0
    SLICE_X104Y71        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.605 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.605    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.920 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/O[3]
                         net (fo=3, routed)           1.586    13.506    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_4
    SLICE_X106Y68        LUT3 (Prop_lut3_I0_O)        0.307    13.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.077    14.891    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_39_n_0
    SLICE_X103Y68        LUT5 (Prop_lut5_I4_O)        0.150    15.041 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           0.502    15.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_14_n_0
    SLICE_X105Y68        LUT6 (Prop_lut6_I0_O)        0.326    15.869 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    15.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_18_n_0
    SLICE_X105Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.419 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X105Y69        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.732 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/O[3]
                         net (fo=10, routed)          1.633    18.365    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_4
    SLICE_X105Y74        LUT3 (Prop_lut3_I0_O)        0.336    18.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_169/O
                         net (fo=2, routed)           1.163    19.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_169_n_0
    SLICE_X105Y74        LUT4 (Prop_lut4_I3_O)        0.327    20.191 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_172/O
                         net (fo=1, routed)           0.000    20.191    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_172_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.592 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.009    20.601    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.715 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    20.715    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.028 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/O[3]
                         net (fo=3, routed)           1.071    22.099    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_4
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.306    22.405 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_87/O
                         net (fo=1, routed)           0.000    22.405    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_87_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.955 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.955    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X106Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.069 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.967    24.035    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y76        LUT3 (Prop_lut3_I0_O)        0.124    24.159 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.152    25.312    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X109Y71        LUT5 (Prop_lut5_I2_O)        0.124    25.436 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           1.008    26.444    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X112Y72        LUT6 (Prop_lut6_I4_O)        0.124    26.568 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=1, routed)           1.204    27.772    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_B[2]_P[11])
                                                      3.656    31.428 r  design_1_i/TEMP_positie_peddels/U0/position_y_10/P[11]
                         net (fo=6, routed)           1.710    33.138    design_1_i/TEMP_positie_peddels/U0/position_y_10_n_94
    SLICE_X87Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    33.523 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.009    33.532    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_6_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.646 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.646    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.760 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.760    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.094 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[5]_INST_0_i_2/O[1]
                         net (fo=13, routed)          1.711    35.805    design_1_i/TEMP_positie_peddels/U0/position_y_1[5]_INST_0_i_2_n_6
    SLICE_X85Y70         LUT2 (Prop_lut2_I1_O)        0.303    36.108 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    36.108    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_124_n_0
    SLICE_X85Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.509 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_109/CO[3]
                         net (fo=1, routed)           0.000    36.509    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_109_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.843 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_86/O[1]
                         net (fo=2, routed)           1.141    37.984    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_86_n_6
    SLICE_X85Y75         LUT3 (Prop_lut3_I1_O)        0.331    38.315 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_50/O
                         net (fo=2, routed)           0.725    39.040    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_50_n_0
    SLICE_X85Y75         LUT4 (Prop_lut4_I3_O)        0.326    39.366 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_54/O
                         net (fo=1, routed)           0.000    39.366    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_54_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.916 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.916    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_25_n_0
    SLICE_X85Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.030 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.030    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_10_n_0
    SLICE_X85Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.364 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.846    41.210    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_2_n_6
    SLICE_X86Y76         LUT4 (Prop_lut4_I2_O)        0.303    41.513 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    41.513    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_8_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    42.087 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           0.829    42.917    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X90Y76         LUT3 (Prop_lut3_I0_O)        0.310    43.227 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           1.221    44.448    design_1_i/TEMP_positie_peddels/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I0_O)        0.124    44.572 f  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0/O
                         net (fo=20, routed)          1.438    46.010    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[4]
    SLICE_X85Y64         LUT1 (Prop_lut1_I0_O)        0.124    46.134 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_14/O
                         net (fo=1, routed)           0.000    46.134    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_14_n_0
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    46.740 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_9/O[3]
                         net (fo=4, routed)           1.108    47.848    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links43_out[7]
    SLICE_X84Y69         LUT4 (Prop_lut4_I2_O)        0.306    48.154 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_5/O
                         net (fo=1, routed)           0.000    48.154    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_5_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.555 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry/CO[3]
                         net (fo=1, routed)           0.000    48.555    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.826 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry__0/CO[0]
                         net (fo=1, routed)           0.705    49.531    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links315_in
    SLICE_X86Y79         LUT4 (Prop_lut4_I0_O)        0.373    49.904 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_6/O
                         net (fo=2, routed)           1.092    50.996    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links18_out
    SLICE_X90Y83         LUT6 (Prop_lut6_I1_O)        0.124    51.120 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    51.120    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2_n_0
    SLICE_X90Y83         MUXF7 (Prop_muxf7_I1_O)      0.247    51.367 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.203    52.570    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X97Y89         LUT6 (Prop_lut6_I4_O)        0.298    52.868 r  design_1_i/positie_balletje_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.508    53.376    design_1_i/positie_balletje_0/U0/angle_0
    SLICE_X98Y89         FDCE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.212ns  (logic 22.725ns (42.707%)  route 30.487ns (57.293%))
  Logic Levels:           52  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=2 LUT2=1 LUT3=6 LUT4=7 LUT5=2 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y63        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/G
    SLICE_X104Y63        LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/Q
                         net (fo=4, routed)           0.978     1.778    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[7]
    SLICE_X103Y61        LUT1 (Prop_lut1_I0_O)        0.124     1.902 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_13/O
                         net (fo=1, routed)           0.000     1.902    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_13_n_0
    SLICE_X103Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.300 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.300    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X103Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.414    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y63        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.653 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.575     3.228    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[15]_P[7])
                                                      4.019     7.247 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[7]
                         net (fo=20, routed)          3.178    10.425    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_98
    SLICE_X104Y71        LUT3 (Prop_lut3_I1_O)        0.152    10.577 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_103/O
                         net (fo=2, routed)           0.300    10.877    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_103_n_0
    SLICE_X104Y71        LUT4 (Prop_lut4_I3_O)        0.348    11.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_107/O
                         net (fo=1, routed)           0.000    11.225    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_107_n_0
    SLICE_X104Y71        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.605 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.605    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.920 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/O[3]
                         net (fo=3, routed)           1.586    13.506    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_4
    SLICE_X106Y68        LUT3 (Prop_lut3_I0_O)        0.307    13.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.077    14.891    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_39_n_0
    SLICE_X103Y68        LUT5 (Prop_lut5_I4_O)        0.150    15.041 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           0.502    15.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_14_n_0
    SLICE_X105Y68        LUT6 (Prop_lut6_I0_O)        0.326    15.869 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    15.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_18_n_0
    SLICE_X105Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.419 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X105Y69        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.732 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/O[3]
                         net (fo=10, routed)          1.633    18.365    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_4
    SLICE_X105Y74        LUT3 (Prop_lut3_I0_O)        0.336    18.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_169/O
                         net (fo=2, routed)           1.163    19.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_169_n_0
    SLICE_X105Y74        LUT4 (Prop_lut4_I3_O)        0.327    20.191 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_172/O
                         net (fo=1, routed)           0.000    20.191    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_172_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.592 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.009    20.601    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.715 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    20.715    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.028 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/O[3]
                         net (fo=3, routed)           1.071    22.099    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_4
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.306    22.405 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_87/O
                         net (fo=1, routed)           0.000    22.405    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_87_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.955 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.955    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X106Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.069 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.967    24.035    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y76        LUT3 (Prop_lut3_I0_O)        0.124    24.159 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.152    25.312    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X109Y71        LUT5 (Prop_lut5_I2_O)        0.124    25.436 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           1.008    26.444    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X112Y72        LUT6 (Prop_lut6_I4_O)        0.124    26.568 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=1, routed)           1.204    27.772    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_B[2]_P[11])
                                                      3.656    31.428 r  design_1_i/TEMP_positie_peddels/U0/position_y_10/P[11]
                         net (fo=6, routed)           1.710    33.138    design_1_i/TEMP_positie_peddels/U0/position_y_10_n_94
    SLICE_X87Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    33.523 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.009    33.532    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_6_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.646 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.646    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.760 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.760    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.094 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[5]_INST_0_i_2/O[1]
                         net (fo=13, routed)          1.711    35.805    design_1_i/TEMP_positie_peddels/U0/position_y_1[5]_INST_0_i_2_n_6
    SLICE_X85Y70         LUT2 (Prop_lut2_I1_O)        0.303    36.108 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    36.108    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_124_n_0
    SLICE_X85Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.509 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_109/CO[3]
                         net (fo=1, routed)           0.000    36.509    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_109_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.843 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_86/O[1]
                         net (fo=2, routed)           1.141    37.984    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_86_n_6
    SLICE_X85Y75         LUT3 (Prop_lut3_I1_O)        0.331    38.315 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_50/O
                         net (fo=2, routed)           0.725    39.040    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_50_n_0
    SLICE_X85Y75         LUT4 (Prop_lut4_I3_O)        0.326    39.366 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_54/O
                         net (fo=1, routed)           0.000    39.366    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_54_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.916 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.916    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_25_n_0
    SLICE_X85Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.030 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.030    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_10_n_0
    SLICE_X85Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.364 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.846    41.210    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_2_n_6
    SLICE_X86Y76         LUT4 (Prop_lut4_I2_O)        0.303    41.513 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    41.513    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_8_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    42.087 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           0.829    42.917    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X90Y76         LUT3 (Prop_lut3_I0_O)        0.310    43.227 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           1.221    44.448    design_1_i/TEMP_positie_peddels/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I0_O)        0.124    44.572 f  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0/O
                         net (fo=20, routed)          1.438    46.010    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[4]
    SLICE_X85Y64         LUT1 (Prop_lut1_I0_O)        0.124    46.134 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_14/O
                         net (fo=1, routed)           0.000    46.134    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_14_n_0
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    46.740 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_9/O[3]
                         net (fo=4, routed)           1.108    47.848    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links43_out[7]
    SLICE_X84Y69         LUT4 (Prop_lut4_I2_O)        0.306    48.154 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_5/O
                         net (fo=1, routed)           0.000    48.154    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_5_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.555 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry/CO[3]
                         net (fo=1, routed)           0.000    48.555    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.826 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry__0/CO[0]
                         net (fo=1, routed)           0.705    49.531    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links315_in
    SLICE_X86Y79         LUT4 (Prop_lut4_I0_O)        0.373    49.904 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_6/O
                         net (fo=2, routed)           1.092    50.996    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links18_out
    SLICE_X90Y83         LUT6 (Prop_lut6_I1_O)        0.124    51.120 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    51.120    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2_n_0
    SLICE_X90Y83         MUXF7 (Prop_muxf7_I1_O)      0.247    51.367 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.203    52.570    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X97Y89         LUT6 (Prop_lut6_I4_O)        0.298    52.868 r  design_1_i/positie_balletje_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.344    53.212    design_1_i/positie_balletje_0/U0/angle_0
    SLICE_X96Y90         FDCE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.212ns  (logic 22.725ns (42.707%)  route 30.487ns (57.293%))
  Logic Levels:           52  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=2 LUT2=1 LUT3=6 LUT4=7 LUT5=2 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y63        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/G
    SLICE_X104Y63        LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/Q
                         net (fo=4, routed)           0.978     1.778    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[7]
    SLICE_X103Y61        LUT1 (Prop_lut1_I0_O)        0.124     1.902 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_13/O
                         net (fo=1, routed)           0.000     1.902    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_13_n_0
    SLICE_X103Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.300 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.300    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X103Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.414    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y63        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.653 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.575     3.228    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[15]_P[7])
                                                      4.019     7.247 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[7]
                         net (fo=20, routed)          3.178    10.425    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_98
    SLICE_X104Y71        LUT3 (Prop_lut3_I1_O)        0.152    10.577 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_103/O
                         net (fo=2, routed)           0.300    10.877    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_103_n_0
    SLICE_X104Y71        LUT4 (Prop_lut4_I3_O)        0.348    11.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_107/O
                         net (fo=1, routed)           0.000    11.225    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_107_n_0
    SLICE_X104Y71        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.605 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.605    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.920 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/O[3]
                         net (fo=3, routed)           1.586    13.506    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_4
    SLICE_X106Y68        LUT3 (Prop_lut3_I0_O)        0.307    13.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.077    14.891    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_39_n_0
    SLICE_X103Y68        LUT5 (Prop_lut5_I4_O)        0.150    15.041 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           0.502    15.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_14_n_0
    SLICE_X105Y68        LUT6 (Prop_lut6_I0_O)        0.326    15.869 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    15.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_18_n_0
    SLICE_X105Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.419 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X105Y69        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.732 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/O[3]
                         net (fo=10, routed)          1.633    18.365    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_4
    SLICE_X105Y74        LUT3 (Prop_lut3_I0_O)        0.336    18.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_169/O
                         net (fo=2, routed)           1.163    19.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_169_n_0
    SLICE_X105Y74        LUT4 (Prop_lut4_I3_O)        0.327    20.191 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_172/O
                         net (fo=1, routed)           0.000    20.191    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_172_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.592 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.009    20.601    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.715 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    20.715    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.028 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/O[3]
                         net (fo=3, routed)           1.071    22.099    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_4
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.306    22.405 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_87/O
                         net (fo=1, routed)           0.000    22.405    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_87_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.955 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.955    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X106Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.069 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.967    24.035    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y76        LUT3 (Prop_lut3_I0_O)        0.124    24.159 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.152    25.312    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X109Y71        LUT5 (Prop_lut5_I2_O)        0.124    25.436 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           1.008    26.444    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X112Y72        LUT6 (Prop_lut6_I4_O)        0.124    26.568 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=1, routed)           1.204    27.772    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_B[2]_P[11])
                                                      3.656    31.428 r  design_1_i/TEMP_positie_peddels/U0/position_y_10/P[11]
                         net (fo=6, routed)           1.710    33.138    design_1_i/TEMP_positie_peddels/U0/position_y_10_n_94
    SLICE_X87Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    33.523 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.009    33.532    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_6_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.646 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.646    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.760 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.760    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.094 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[5]_INST_0_i_2/O[1]
                         net (fo=13, routed)          1.711    35.805    design_1_i/TEMP_positie_peddels/U0/position_y_1[5]_INST_0_i_2_n_6
    SLICE_X85Y70         LUT2 (Prop_lut2_I1_O)        0.303    36.108 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    36.108    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_124_n_0
    SLICE_X85Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.509 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_109/CO[3]
                         net (fo=1, routed)           0.000    36.509    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_109_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.843 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_86/O[1]
                         net (fo=2, routed)           1.141    37.984    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_86_n_6
    SLICE_X85Y75         LUT3 (Prop_lut3_I1_O)        0.331    38.315 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_50/O
                         net (fo=2, routed)           0.725    39.040    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_50_n_0
    SLICE_X85Y75         LUT4 (Prop_lut4_I3_O)        0.326    39.366 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_54/O
                         net (fo=1, routed)           0.000    39.366    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_54_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.916 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.916    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_25_n_0
    SLICE_X85Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.030 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.030    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_10_n_0
    SLICE_X85Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.364 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.846    41.210    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_2_n_6
    SLICE_X86Y76         LUT4 (Prop_lut4_I2_O)        0.303    41.513 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    41.513    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_8_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    42.087 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           0.829    42.917    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X90Y76         LUT3 (Prop_lut3_I0_O)        0.310    43.227 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           1.221    44.448    design_1_i/TEMP_positie_peddels/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I0_O)        0.124    44.572 f  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0/O
                         net (fo=20, routed)          1.438    46.010    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[4]
    SLICE_X85Y64         LUT1 (Prop_lut1_I0_O)        0.124    46.134 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_14/O
                         net (fo=1, routed)           0.000    46.134    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_14_n_0
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    46.740 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_9/O[3]
                         net (fo=4, routed)           1.108    47.848    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links43_out[7]
    SLICE_X84Y69         LUT4 (Prop_lut4_I2_O)        0.306    48.154 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_5/O
                         net (fo=1, routed)           0.000    48.154    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_5_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.555 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry/CO[3]
                         net (fo=1, routed)           0.000    48.555    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.826 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry__0/CO[0]
                         net (fo=1, routed)           0.705    49.531    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links315_in
    SLICE_X86Y79         LUT4 (Prop_lut4_I0_O)        0.373    49.904 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_6/O
                         net (fo=2, routed)           1.092    50.996    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links18_out
    SLICE_X90Y83         LUT6 (Prop_lut6_I1_O)        0.124    51.120 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    51.120    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2_n_0
    SLICE_X90Y83         MUXF7 (Prop_muxf7_I1_O)      0.247    51.367 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.203    52.570    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X97Y89         LUT6 (Prop_lut6_I4_O)        0.298    52.868 r  design_1_i/positie_balletje_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.344    53.212    design_1_i/positie_balletje_0/U0/angle_0
    SLICE_X96Y90         FDPE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.212ns  (logic 22.725ns (42.707%)  route 30.487ns (57.293%))
  Logic Levels:           52  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=2 LUT2=1 LUT3=6 LUT4=7 LUT5=2 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y63        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/G
    SLICE_X104Y63        LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/Q
                         net (fo=4, routed)           0.978     1.778    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[7]
    SLICE_X103Y61        LUT1 (Prop_lut1_I0_O)        0.124     1.902 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_13/O
                         net (fo=1, routed)           0.000     1.902    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_13_n_0
    SLICE_X103Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.300 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.300    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X103Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.414    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y63        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.653 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.575     3.228    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[15]_P[7])
                                                      4.019     7.247 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[7]
                         net (fo=20, routed)          3.178    10.425    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_98
    SLICE_X104Y71        LUT3 (Prop_lut3_I1_O)        0.152    10.577 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_103/O
                         net (fo=2, routed)           0.300    10.877    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_103_n_0
    SLICE_X104Y71        LUT4 (Prop_lut4_I3_O)        0.348    11.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_107/O
                         net (fo=1, routed)           0.000    11.225    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_107_n_0
    SLICE_X104Y71        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.605 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.605    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.920 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/O[3]
                         net (fo=3, routed)           1.586    13.506    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_4
    SLICE_X106Y68        LUT3 (Prop_lut3_I0_O)        0.307    13.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.077    14.891    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_39_n_0
    SLICE_X103Y68        LUT5 (Prop_lut5_I4_O)        0.150    15.041 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           0.502    15.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_14_n_0
    SLICE_X105Y68        LUT6 (Prop_lut6_I0_O)        0.326    15.869 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    15.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_18_n_0
    SLICE_X105Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.419 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X105Y69        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.732 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/O[3]
                         net (fo=10, routed)          1.633    18.365    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_4
    SLICE_X105Y74        LUT3 (Prop_lut3_I0_O)        0.336    18.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_169/O
                         net (fo=2, routed)           1.163    19.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_169_n_0
    SLICE_X105Y74        LUT4 (Prop_lut4_I3_O)        0.327    20.191 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_172/O
                         net (fo=1, routed)           0.000    20.191    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_172_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.592 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.009    20.601    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.715 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    20.715    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.028 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/O[3]
                         net (fo=3, routed)           1.071    22.099    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_4
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.306    22.405 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_87/O
                         net (fo=1, routed)           0.000    22.405    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_87_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.955 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.955    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X106Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.069 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.967    24.035    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y76        LUT3 (Prop_lut3_I0_O)        0.124    24.159 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.152    25.312    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X109Y71        LUT5 (Prop_lut5_I2_O)        0.124    25.436 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           1.008    26.444    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X112Y72        LUT6 (Prop_lut6_I4_O)        0.124    26.568 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=1, routed)           1.204    27.772    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_B[2]_P[11])
                                                      3.656    31.428 r  design_1_i/TEMP_positie_peddels/U0/position_y_10/P[11]
                         net (fo=6, routed)           1.710    33.138    design_1_i/TEMP_positie_peddels/U0/position_y_10_n_94
    SLICE_X87Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    33.523 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.009    33.532    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_6_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.646 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.646    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.760 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.760    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.094 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[5]_INST_0_i_2/O[1]
                         net (fo=13, routed)          1.711    35.805    design_1_i/TEMP_positie_peddels/U0/position_y_1[5]_INST_0_i_2_n_6
    SLICE_X85Y70         LUT2 (Prop_lut2_I1_O)        0.303    36.108 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    36.108    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_124_n_0
    SLICE_X85Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.509 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_109/CO[3]
                         net (fo=1, routed)           0.000    36.509    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_109_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.843 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_86/O[1]
                         net (fo=2, routed)           1.141    37.984    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_86_n_6
    SLICE_X85Y75         LUT3 (Prop_lut3_I1_O)        0.331    38.315 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_50/O
                         net (fo=2, routed)           0.725    39.040    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_50_n_0
    SLICE_X85Y75         LUT4 (Prop_lut4_I3_O)        0.326    39.366 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_54/O
                         net (fo=1, routed)           0.000    39.366    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_54_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.916 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.916    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_25_n_0
    SLICE_X85Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.030 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.030    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_10_n_0
    SLICE_X85Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.364 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.846    41.210    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_2_n_6
    SLICE_X86Y76         LUT4 (Prop_lut4_I2_O)        0.303    41.513 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    41.513    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_8_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    42.087 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           0.829    42.917    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X90Y76         LUT3 (Prop_lut3_I0_O)        0.310    43.227 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           1.221    44.448    design_1_i/TEMP_positie_peddels/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I0_O)        0.124    44.572 f  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0/O
                         net (fo=20, routed)          1.438    46.010    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[4]
    SLICE_X85Y64         LUT1 (Prop_lut1_I0_O)        0.124    46.134 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_14/O
                         net (fo=1, routed)           0.000    46.134    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_14_n_0
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    46.740 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_9/O[3]
                         net (fo=4, routed)           1.108    47.848    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links43_out[7]
    SLICE_X84Y69         LUT4 (Prop_lut4_I2_O)        0.306    48.154 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_5/O
                         net (fo=1, routed)           0.000    48.154    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_5_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.555 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry/CO[3]
                         net (fo=1, routed)           0.000    48.555    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.826 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry__0/CO[0]
                         net (fo=1, routed)           0.705    49.531    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links315_in
    SLICE_X86Y79         LUT4 (Prop_lut4_I0_O)        0.373    49.904 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_6/O
                         net (fo=2, routed)           1.092    50.996    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links18_out
    SLICE_X90Y83         LUT6 (Prop_lut6_I1_O)        0.124    51.120 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    51.120    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2_n_0
    SLICE_X90Y83         MUXF7 (Prop_muxf7_I1_O)      0.247    51.367 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.203    52.570    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X97Y89         LUT6 (Prop_lut6_I4_O)        0.298    52.868 r  design_1_i/positie_balletje_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.344    53.212    design_1_i/positie_balletje_0/U0/angle_0
    SLICE_X96Y90         FDPE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/y_pos_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.049ns  (logic 22.124ns (41.705%)  route 30.925ns (58.295%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=2 LUT2=3 LUT3=6 LUT4=5 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y63        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/G
    SLICE_X104Y63        LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/Q
                         net (fo=4, routed)           0.978     1.778    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[7]
    SLICE_X103Y61        LUT1 (Prop_lut1_I0_O)        0.124     1.902 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_13/O
                         net (fo=1, routed)           0.000     1.902    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_13_n_0
    SLICE_X103Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.300 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.300    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X103Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.414    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y63        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.653 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.575     3.228    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[15]_P[7])
                                                      4.019     7.247 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[7]
                         net (fo=20, routed)          3.178    10.425    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_98
    SLICE_X104Y71        LUT3 (Prop_lut3_I1_O)        0.152    10.577 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_103/O
                         net (fo=2, routed)           0.300    10.877    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_103_n_0
    SLICE_X104Y71        LUT4 (Prop_lut4_I3_O)        0.348    11.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_107/O
                         net (fo=1, routed)           0.000    11.225    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_107_n_0
    SLICE_X104Y71        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.605 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.605    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.920 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/O[3]
                         net (fo=3, routed)           1.586    13.506    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_4
    SLICE_X106Y68        LUT3 (Prop_lut3_I0_O)        0.307    13.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.077    14.891    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_39_n_0
    SLICE_X103Y68        LUT5 (Prop_lut5_I4_O)        0.150    15.041 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           0.502    15.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_14_n_0
    SLICE_X105Y68        LUT6 (Prop_lut6_I0_O)        0.326    15.869 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    15.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_18_n_0
    SLICE_X105Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.419 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X105Y69        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.732 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/O[3]
                         net (fo=10, routed)          1.633    18.365    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_4
    SLICE_X105Y74        LUT3 (Prop_lut3_I0_O)        0.336    18.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_169/O
                         net (fo=2, routed)           1.163    19.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_169_n_0
    SLICE_X105Y74        LUT4 (Prop_lut4_I3_O)        0.327    20.191 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_172/O
                         net (fo=1, routed)           0.000    20.191    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_172_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.592 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.009    20.601    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.715 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    20.715    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.028 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/O[3]
                         net (fo=3, routed)           1.071    22.099    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_4
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.306    22.405 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_87/O
                         net (fo=1, routed)           0.000    22.405    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_87_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.955 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.955    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X106Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.069 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.967    24.035    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y76        LUT3 (Prop_lut3_I0_O)        0.124    24.159 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.152    25.312    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X109Y71        LUT5 (Prop_lut5_I2_O)        0.124    25.436 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           1.008    26.444    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X112Y72        LUT6 (Prop_lut6_I4_O)        0.124    26.568 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=1, routed)           1.204    27.772    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_B[2]_P[11])
                                                      3.656    31.428 r  design_1_i/TEMP_positie_peddels/U0/position_y_10/P[11]
                         net (fo=6, routed)           1.710    33.138    design_1_i/TEMP_positie_peddels/U0/position_y_10_n_94
    SLICE_X87Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    33.523 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.009    33.532    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_6_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.646 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.646    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.760 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.760    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.094 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[5]_INST_0_i_2/O[1]
                         net (fo=13, routed)          1.711    35.805    design_1_i/TEMP_positie_peddels/U0/position_y_1[5]_INST_0_i_2_n_6
    SLICE_X85Y70         LUT2 (Prop_lut2_I1_O)        0.303    36.108 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    36.108    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_124_n_0
    SLICE_X85Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.509 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_109/CO[3]
                         net (fo=1, routed)           0.000    36.509    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_109_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.843 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_86/O[1]
                         net (fo=2, routed)           1.141    37.984    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_86_n_6
    SLICE_X85Y75         LUT3 (Prop_lut3_I1_O)        0.331    38.315 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_50/O
                         net (fo=2, routed)           0.725    39.040    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_50_n_0
    SLICE_X85Y75         LUT4 (Prop_lut4_I3_O)        0.326    39.366 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_54/O
                         net (fo=1, routed)           0.000    39.366    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_54_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.916 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.916    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_25_n_0
    SLICE_X85Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.030 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.030    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_10_n_0
    SLICE_X85Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.364 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.846    41.210    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_2_n_6
    SLICE_X86Y76         LUT4 (Prop_lut4_I2_O)        0.303    41.513 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    41.513    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_8_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    42.087 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           0.829    42.917    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X90Y76         LUT3 (Prop_lut3_I0_O)        0.310    43.227 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           1.221    44.448    design_1_i/TEMP_positie_peddels/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I0_O)        0.124    44.572 f  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0/O
                         net (fo=20, routed)          1.660    46.232    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[4]
    SLICE_X91Y68         LUT1 (Prop_lut1_I0_O)        0.124    46.356 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    46.356    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__4_carry__0_i_4_n_0
    SLICE_X91Y68         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    46.962 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__4_carry__0/O[3]
                         net (fo=1, routed)           0.881    47.843    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__4_carry__0_n_4
    SLICE_X90Y68         LUT2 (Prop_lut2_I1_O)        0.306    48.149 r  design_1_i/aanraking_herkennen_0/U0/p_1_out__19_carry__0_i_1/O
                         net (fo=1, routed)           0.000    48.149    design_1_i/aanraking_herkennen_0/U0/p_1_out__19_carry__0_i_1_n_0
    SLICE_X90Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.525 r  design_1_i/aanraking_herkennen_0/U0/p_1_out__19_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.525    design_1_i/aanraking_herkennen_0/U0/p_1_out__19_carry__0_n_0
    SLICE_X90Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.682 f  design_1_i/aanraking_herkennen_0/U0/p_1_out__19_carry__1/CO[1]
                         net (fo=2, routed)           1.282    49.964    design_1_i/aanraking_herkennen_0/U0/p_1_out__19_carry__1_n_2
    SLICE_X95Y84         LUT6 (Prop_lut6_I1_O)        0.332    50.296 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=26, routed)          1.149    51.446    design_1_i/positie_balletje_0/U0/side_touch
    SLICE_X96Y88         LUT2 (Prop_lut2_I1_O)        0.124    51.570 r  design_1_i/positie_balletje_0/U0/angle[3]_i_3/O
                         net (fo=16, routed)          1.355    52.925    design_1_i/positie_balletje_0/U0/angle[3]_i_3_n_0
    SLICE_X95Y82         LUT5 (Prop_lut5_I1_O)        0.124    53.049 r  design_1_i/positie_balletje_0/U0/y_pos[3]_C_i_1/O
                         net (fo=1, routed)           0.000    53.049    design_1_i/positie_balletje_0/U0/y_pos[3]_C_i_1_n_0
    SLICE_X95Y82         FDCE                                         r  design_1_i/positie_balletje_0/U0/y_pos_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.019ns  (logic 22.751ns (42.911%)  route 30.268ns (57.089%))
  Logic Levels:           52  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=2 LUT2=1 LUT3=6 LUT4=7 LUT5=3 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y63        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/G
    SLICE_X104Y63        LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/Q
                         net (fo=4, routed)           0.978     1.778    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[7]
    SLICE_X103Y61        LUT1 (Prop_lut1_I0_O)        0.124     1.902 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_13/O
                         net (fo=1, routed)           0.000     1.902    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_13_n_0
    SLICE_X103Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.300 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.300    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X103Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.414    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y63        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.653 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.575     3.228    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[15]_P[7])
                                                      4.019     7.247 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[7]
                         net (fo=20, routed)          3.178    10.425    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_98
    SLICE_X104Y71        LUT3 (Prop_lut3_I1_O)        0.152    10.577 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_103/O
                         net (fo=2, routed)           0.300    10.877    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_103_n_0
    SLICE_X104Y71        LUT4 (Prop_lut4_I3_O)        0.348    11.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_107/O
                         net (fo=1, routed)           0.000    11.225    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_107_n_0
    SLICE_X104Y71        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.605 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.605    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.920 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/O[3]
                         net (fo=3, routed)           1.586    13.506    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_4
    SLICE_X106Y68        LUT3 (Prop_lut3_I0_O)        0.307    13.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.077    14.891    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_39_n_0
    SLICE_X103Y68        LUT5 (Prop_lut5_I4_O)        0.150    15.041 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           0.502    15.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_14_n_0
    SLICE_X105Y68        LUT6 (Prop_lut6_I0_O)        0.326    15.869 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    15.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_18_n_0
    SLICE_X105Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.419 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X105Y69        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.732 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/O[3]
                         net (fo=10, routed)          1.633    18.365    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_4
    SLICE_X105Y74        LUT3 (Prop_lut3_I0_O)        0.336    18.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_169/O
                         net (fo=2, routed)           1.163    19.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_169_n_0
    SLICE_X105Y74        LUT4 (Prop_lut4_I3_O)        0.327    20.191 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_172/O
                         net (fo=1, routed)           0.000    20.191    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_172_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.592 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.009    20.601    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.715 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    20.715    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.028 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/O[3]
                         net (fo=3, routed)           1.071    22.099    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_4
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.306    22.405 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_87/O
                         net (fo=1, routed)           0.000    22.405    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_87_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.955 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.955    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X106Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.069 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.967    24.035    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y76        LUT3 (Prop_lut3_I0_O)        0.124    24.159 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.152    25.312    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X109Y71        LUT5 (Prop_lut5_I2_O)        0.124    25.436 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           1.008    26.444    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X112Y72        LUT6 (Prop_lut6_I4_O)        0.124    26.568 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=1, routed)           1.204    27.772    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_B[2]_P[11])
                                                      3.656    31.428 r  design_1_i/TEMP_positie_peddels/U0/position_y_10/P[11]
                         net (fo=6, routed)           1.710    33.138    design_1_i/TEMP_positie_peddels/U0/position_y_10_n_94
    SLICE_X87Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    33.523 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.009    33.532    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_6_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.646 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.646    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.760 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.760    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.094 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[5]_INST_0_i_2/O[1]
                         net (fo=13, routed)          1.711    35.805    design_1_i/TEMP_positie_peddels/U0/position_y_1[5]_INST_0_i_2_n_6
    SLICE_X85Y70         LUT2 (Prop_lut2_I1_O)        0.303    36.108 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    36.108    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_124_n_0
    SLICE_X85Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.509 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_109/CO[3]
                         net (fo=1, routed)           0.000    36.509    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_109_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.843 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_86/O[1]
                         net (fo=2, routed)           1.141    37.984    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_86_n_6
    SLICE_X85Y75         LUT3 (Prop_lut3_I1_O)        0.331    38.315 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_50/O
                         net (fo=2, routed)           0.725    39.040    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_50_n_0
    SLICE_X85Y75         LUT4 (Prop_lut4_I3_O)        0.326    39.366 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_54/O
                         net (fo=1, routed)           0.000    39.366    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_54_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.916 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.916    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_25_n_0
    SLICE_X85Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.030 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.030    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_10_n_0
    SLICE_X85Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.364 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.846    41.210    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_2_n_6
    SLICE_X86Y76         LUT4 (Prop_lut4_I2_O)        0.303    41.513 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    41.513    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_8_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    42.087 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           0.829    42.917    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X90Y76         LUT3 (Prop_lut3_I0_O)        0.310    43.227 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           1.221    44.448    design_1_i/TEMP_positie_peddels/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I0_O)        0.124    44.572 f  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0/O
                         net (fo=20, routed)          1.438    46.010    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[4]
    SLICE_X85Y64         LUT1 (Prop_lut1_I0_O)        0.124    46.134 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_14/O
                         net (fo=1, routed)           0.000    46.134    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_14_n_0
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    46.740 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_9/O[3]
                         net (fo=4, routed)           1.108    47.848    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links43_out[7]
    SLICE_X84Y69         LUT4 (Prop_lut4_I2_O)        0.306    48.154 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_5/O
                         net (fo=1, routed)           0.000    48.154    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_5_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.555 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry/CO[3]
                         net (fo=1, routed)           0.000    48.555    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.826 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry__0/CO[0]
                         net (fo=1, routed)           0.705    49.531    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links315_in
    SLICE_X86Y79         LUT4 (Prop_lut4_I0_O)        0.373    49.904 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_6/O
                         net (fo=2, routed)           1.092    50.996    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links18_out
    SLICE_X90Y83         LUT6 (Prop_lut6_I1_O)        0.124    51.120 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    51.120    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2_n_0
    SLICE_X90Y83         MUXF7 (Prop_muxf7_I1_O)      0.247    51.367 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.328    52.695    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X96Y90         LUT5 (Prop_lut5_I2_O)        0.324    53.019 r  design_1_i/positie_balletje_0/U0/angle[3]_i_2/O
                         net (fo=1, routed)           0.000    53.019    design_1_i/positie_balletje_0/U0/angle[3]_i_2_n_0
    SLICE_X96Y90         FDPE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/y_pos_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.017ns  (logic 22.124ns (41.730%)  route 30.893ns (58.270%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=2 LUT2=3 LUT3=6 LUT4=5 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y63        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/G
    SLICE_X104Y63        LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/Q
                         net (fo=4, routed)           0.978     1.778    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[7]
    SLICE_X103Y61        LUT1 (Prop_lut1_I0_O)        0.124     1.902 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_13/O
                         net (fo=1, routed)           0.000     1.902    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_13_n_0
    SLICE_X103Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.300 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.300    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X103Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.414    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y63        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.653 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.575     3.228    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[15]_P[7])
                                                      4.019     7.247 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[7]
                         net (fo=20, routed)          3.178    10.425    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_98
    SLICE_X104Y71        LUT3 (Prop_lut3_I1_O)        0.152    10.577 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_103/O
                         net (fo=2, routed)           0.300    10.877    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_103_n_0
    SLICE_X104Y71        LUT4 (Prop_lut4_I3_O)        0.348    11.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_107/O
                         net (fo=1, routed)           0.000    11.225    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_107_n_0
    SLICE_X104Y71        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.605 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.605    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.920 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/O[3]
                         net (fo=3, routed)           1.586    13.506    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_4
    SLICE_X106Y68        LUT3 (Prop_lut3_I0_O)        0.307    13.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.077    14.891    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_39_n_0
    SLICE_X103Y68        LUT5 (Prop_lut5_I4_O)        0.150    15.041 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           0.502    15.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_14_n_0
    SLICE_X105Y68        LUT6 (Prop_lut6_I0_O)        0.326    15.869 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    15.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_18_n_0
    SLICE_X105Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.419 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X105Y69        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.732 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/O[3]
                         net (fo=10, routed)          1.633    18.365    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_4
    SLICE_X105Y74        LUT3 (Prop_lut3_I0_O)        0.336    18.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_169/O
                         net (fo=2, routed)           1.163    19.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_169_n_0
    SLICE_X105Y74        LUT4 (Prop_lut4_I3_O)        0.327    20.191 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_172/O
                         net (fo=1, routed)           0.000    20.191    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_172_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.592 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.009    20.601    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.715 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    20.715    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.028 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/O[3]
                         net (fo=3, routed)           1.071    22.099    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_4
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.306    22.405 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_87/O
                         net (fo=1, routed)           0.000    22.405    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_87_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.955 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.955    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X106Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.069 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.967    24.035    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y76        LUT3 (Prop_lut3_I0_O)        0.124    24.159 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.152    25.312    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X109Y71        LUT5 (Prop_lut5_I2_O)        0.124    25.436 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           1.008    26.444    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X112Y72        LUT6 (Prop_lut6_I4_O)        0.124    26.568 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=1, routed)           1.204    27.772    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_B[2]_P[11])
                                                      3.656    31.428 r  design_1_i/TEMP_positie_peddels/U0/position_y_10/P[11]
                         net (fo=6, routed)           1.710    33.138    design_1_i/TEMP_positie_peddels/U0/position_y_10_n_94
    SLICE_X87Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    33.523 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.009    33.532    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_6_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.646 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.646    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.760 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.760    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.094 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[5]_INST_0_i_2/O[1]
                         net (fo=13, routed)          1.711    35.805    design_1_i/TEMP_positie_peddels/U0/position_y_1[5]_INST_0_i_2_n_6
    SLICE_X85Y70         LUT2 (Prop_lut2_I1_O)        0.303    36.108 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    36.108    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_124_n_0
    SLICE_X85Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.509 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_109/CO[3]
                         net (fo=1, routed)           0.000    36.509    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_109_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.843 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_86/O[1]
                         net (fo=2, routed)           1.141    37.984    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_86_n_6
    SLICE_X85Y75         LUT3 (Prop_lut3_I1_O)        0.331    38.315 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_50/O
                         net (fo=2, routed)           0.725    39.040    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_50_n_0
    SLICE_X85Y75         LUT4 (Prop_lut4_I3_O)        0.326    39.366 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_54/O
                         net (fo=1, routed)           0.000    39.366    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_54_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.916 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.916    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_25_n_0
    SLICE_X85Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.030 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.030    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_10_n_0
    SLICE_X85Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.364 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.846    41.210    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_2_n_6
    SLICE_X86Y76         LUT4 (Prop_lut4_I2_O)        0.303    41.513 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    41.513    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_8_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    42.087 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           0.829    42.917    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X90Y76         LUT3 (Prop_lut3_I0_O)        0.310    43.227 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           1.221    44.448    design_1_i/TEMP_positie_peddels/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I0_O)        0.124    44.572 f  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0/O
                         net (fo=20, routed)          1.660    46.232    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[4]
    SLICE_X91Y68         LUT1 (Prop_lut1_I0_O)        0.124    46.356 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    46.356    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__4_carry__0_i_4_n_0
    SLICE_X91Y68         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    46.962 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__4_carry__0/O[3]
                         net (fo=1, routed)           0.881    47.843    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__4_carry__0_n_4
    SLICE_X90Y68         LUT2 (Prop_lut2_I1_O)        0.306    48.149 r  design_1_i/aanraking_herkennen_0/U0/p_1_out__19_carry__0_i_1/O
                         net (fo=1, routed)           0.000    48.149    design_1_i/aanraking_herkennen_0/U0/p_1_out__19_carry__0_i_1_n_0
    SLICE_X90Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.525 r  design_1_i/aanraking_herkennen_0/U0/p_1_out__19_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.525    design_1_i/aanraking_herkennen_0/U0/p_1_out__19_carry__0_n_0
    SLICE_X90Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.682 f  design_1_i/aanraking_herkennen_0/U0/p_1_out__19_carry__1/CO[1]
                         net (fo=2, routed)           1.282    49.964    design_1_i/aanraking_herkennen_0/U0/p_1_out__19_carry__1_n_2
    SLICE_X95Y84         LUT6 (Prop_lut6_I1_O)        0.332    50.296 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=26, routed)          1.149    51.446    design_1_i/positie_balletje_0/U0/side_touch
    SLICE_X96Y88         LUT2 (Prop_lut2_I1_O)        0.124    51.570 r  design_1_i/positie_balletje_0/U0/angle[3]_i_3/O
                         net (fo=16, routed)          1.324    52.893    design_1_i/positie_balletje_0/U0/angle[3]_i_3_n_0
    SLICE_X95Y82         LUT5 (Prop_lut5_I1_O)        0.124    53.017 r  design_1_i/positie_balletje_0/U0/y_pos[2]_C_i_1/O
                         net (fo=1, routed)           0.000    53.017    design_1_i/positie_balletje_0/U0/y_pos[2]_C_i_1_n_0
    SLICE_X95Y82         FDCE                                         r  design_1_i/positie_balletje_0/U0/y_pos_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.993ns  (logic 22.725ns (42.883%)  route 30.268ns (57.117%))
  Logic Levels:           52  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=2 LUT2=1 LUT3=6 LUT4=7 LUT5=3 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y63        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/G
    SLICE_X104Y63        LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/Q
                         net (fo=4, routed)           0.978     1.778    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[7]
    SLICE_X103Y61        LUT1 (Prop_lut1_I0_O)        0.124     1.902 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_13/O
                         net (fo=1, routed)           0.000     1.902    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_13_n_0
    SLICE_X103Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.300 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.300    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X103Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.414    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y63        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.653 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.575     3.228    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[15]_P[7])
                                                      4.019     7.247 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[7]
                         net (fo=20, routed)          3.178    10.425    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_98
    SLICE_X104Y71        LUT3 (Prop_lut3_I1_O)        0.152    10.577 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_103/O
                         net (fo=2, routed)           0.300    10.877    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_103_n_0
    SLICE_X104Y71        LUT4 (Prop_lut4_I3_O)        0.348    11.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_107/O
                         net (fo=1, routed)           0.000    11.225    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_107_n_0
    SLICE_X104Y71        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.605 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.605    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.920 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/O[3]
                         net (fo=3, routed)           1.586    13.506    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_4
    SLICE_X106Y68        LUT3 (Prop_lut3_I0_O)        0.307    13.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.077    14.891    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_39_n_0
    SLICE_X103Y68        LUT5 (Prop_lut5_I4_O)        0.150    15.041 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           0.502    15.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_14_n_0
    SLICE_X105Y68        LUT6 (Prop_lut6_I0_O)        0.326    15.869 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    15.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_18_n_0
    SLICE_X105Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.419 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X105Y69        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.732 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/O[3]
                         net (fo=10, routed)          1.633    18.365    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_4
    SLICE_X105Y74        LUT3 (Prop_lut3_I0_O)        0.336    18.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_169/O
                         net (fo=2, routed)           1.163    19.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_169_n_0
    SLICE_X105Y74        LUT4 (Prop_lut4_I3_O)        0.327    20.191 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_172/O
                         net (fo=1, routed)           0.000    20.191    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_172_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.592 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.009    20.601    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.715 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    20.715    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.028 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/O[3]
                         net (fo=3, routed)           1.071    22.099    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_4
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.306    22.405 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_87/O
                         net (fo=1, routed)           0.000    22.405    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_87_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.955 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.955    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X106Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.069 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.967    24.035    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y76        LUT3 (Prop_lut3_I0_O)        0.124    24.159 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.152    25.312    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X109Y71        LUT5 (Prop_lut5_I2_O)        0.124    25.436 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           1.008    26.444    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X112Y72        LUT6 (Prop_lut6_I4_O)        0.124    26.568 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=1, routed)           1.204    27.772    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_B[2]_P[11])
                                                      3.656    31.428 r  design_1_i/TEMP_positie_peddels/U0/position_y_10/P[11]
                         net (fo=6, routed)           1.710    33.138    design_1_i/TEMP_positie_peddels/U0/position_y_10_n_94
    SLICE_X87Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    33.523 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.009    33.532    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_6_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.646 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.646    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.760 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.760    design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.094 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[5]_INST_0_i_2/O[1]
                         net (fo=13, routed)          1.711    35.805    design_1_i/TEMP_positie_peddels/U0/position_y_1[5]_INST_0_i_2_n_6
    SLICE_X85Y70         LUT2 (Prop_lut2_I1_O)        0.303    36.108 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    36.108    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_124_n_0
    SLICE_X85Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.509 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_109/CO[3]
                         net (fo=1, routed)           0.000    36.509    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_109_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.843 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_86/O[1]
                         net (fo=2, routed)           1.141    37.984    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_86_n_6
    SLICE_X85Y75         LUT3 (Prop_lut3_I1_O)        0.331    38.315 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_50/O
                         net (fo=2, routed)           0.725    39.040    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_50_n_0
    SLICE_X85Y75         LUT4 (Prop_lut4_I3_O)        0.326    39.366 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_54/O
                         net (fo=1, routed)           0.000    39.366    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_54_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.916 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.916    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_25_n_0
    SLICE_X85Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.030 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.030    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_10_n_0
    SLICE_X85Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.364 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.846    41.210    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_2_n_6
    SLICE_X86Y76         LUT4 (Prop_lut4_I2_O)        0.303    41.513 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    41.513    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_8_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    42.087 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           0.829    42.917    design_1_i/TEMP_positie_peddels/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X90Y76         LUT3 (Prop_lut3_I0_O)        0.310    43.227 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           1.221    44.448    design_1_i/TEMP_positie_peddels/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I0_O)        0.124    44.572 f  design_1_i/TEMP_positie_peddels/U0/position_y_1[4]_INST_0/O
                         net (fo=20, routed)          1.438    46.010    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[4]
    SLICE_X85Y64         LUT1 (Prop_lut1_I0_O)        0.124    46.134 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_14/O
                         net (fo=1, routed)           0.000    46.134    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_14_n_0
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    46.740 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_9/O[3]
                         net (fo=4, routed)           1.108    47.848    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links43_out[7]
    SLICE_X84Y69         LUT4 (Prop_lut4_I2_O)        0.306    48.154 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_5/O
                         net (fo=1, routed)           0.000    48.154    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_i_5_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.555 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry/CO[3]
                         net (fo=1, routed)           0.000    48.555    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.826 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__11_carry__0/CO[0]
                         net (fo=1, routed)           0.705    49.531    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links315_in
    SLICE_X86Y79         LUT4 (Prop_lut4_I0_O)        0.373    49.904 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_6/O
                         net (fo=2, routed)           1.092    50.996    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links18_out
    SLICE_X90Y83         LUT6 (Prop_lut6_I1_O)        0.124    51.120 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    51.120    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2_n_0
    SLICE_X90Y83         MUXF7 (Prop_muxf7_I1_O)      0.247    51.367 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.328    52.695    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X96Y90         LUT5 (Prop_lut5_I3_O)        0.298    52.993 r  design_1_i/positie_balletje_0/U0/angle[1]_i_1/O
                         net (fo=1, routed)           0.000    52.993    design_1_i/positie_balletje_0/U0/angle[1]_i_1_n_0
    SLICE_X96Y90         FDPE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/vs_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/beeld_generator_0/U0/VSYNC_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y91         FDCE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/vs_reg/C
    SLICE_X94Y91         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/beeld_generator_0/U0/vs_reg/Q
                         net (fo=1, routed)           0.056     0.220    design_1_i/beeld_generator_0/U0/vs
    SLICE_X94Y91         FDCE                                         r  design_1_i/beeld_generator_0/U0/VSYNC_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_balletje/U0/vpxl_o_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TEMP_tekenen_peddel_L/U0/vpxl_o_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y80         FDRE                         0.000     0.000 r  design_1_i/tekenen_balletje/U0/vpxl_o_reg[4]/C
    SLICE_X99Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/tekenen_balletje/U0/vpxl_o_reg[4]/Q
                         net (fo=5, routed)           0.099     0.240    design_1_i/TEMP_tekenen_peddel_L/U0/vpxl_i[4]
    SLICE_X101Y79        FDRE                                         r  design_1_i/TEMP_tekenen_peddel_L/U0/vpxl_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_balletje/U0/vpxl_o_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TEMP_tekenen_peddel_L/U0/vpxl_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.214%)  route 0.119ns (45.786%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y79         FDRE                         0.000     0.000 r  design_1_i/tekenen_balletje/U0/vpxl_o_reg[3]/C
    SLICE_X99Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/tekenen_balletje/U0/vpxl_o_reg[3]/Q
                         net (fo=5, routed)           0.119     0.260    design_1_i/TEMP_tekenen_peddel_L/U0/vpxl_i[3]
    SLICE_X101Y79        FDRE                                         r  design_1_i/TEMP_tekenen_peddel_L/U0/vpxl_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelR_0/U0/CR_velue_times_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelR_0/U0/CoorR_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y81        FDRE                         0.000     0.000 r  design_1_i/Coor_PixelR_0/U0/CR_velue_times_reg[0]/C
    SLICE_X105Y81        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelR_0/U0/CR_velue_times_reg[0]/Q
                         net (fo=7, routed)           0.120     0.261    design_1_i/Coor_PixelR_0/U0/CR_velue_times_reg_n_0_[0]
    SLICE_X105Y80        FDRE                                         r  design_1_i/Coor_PixelR_0/U0/CoorR_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lijn_tekenen_0/U0/hpxl_o_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y85        FDRE                         0.000     0.000 r  design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[8]/C
    SLICE_X107Y85        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[8]/Q
                         net (fo=3, routed)           0.128     0.269    design_1_i/lijn_tekenen_0/U0/hpxl_i[8]
    SLICE_X107Y87        FDRE                                         r  design_1_i/lijn_tekenen_0/U0/hpxl_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_balletje/U0/VSYNC_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TEMP_tekenen_peddel_L/U0/VSYNC_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y94         FDRE                         0.000     0.000 r  design_1_i/tekenen_balletje/U0/VSYNC_o_reg/C
    SLICE_X96Y94         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/tekenen_balletje/U0/VSYNC_o_reg/Q
                         net (fo=1, routed)           0.112     0.276    design_1_i/TEMP_tekenen_peddel_L/U0/VSYNC_i
    SLICE_X96Y94         FDRE                                         r  design_1_i/TEMP_tekenen_peddel_L/U0/VSYNC_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lijn_tekenen_0/U0/hpxl_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.471%)  route 0.138ns (49.529%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDRE                         0.000     0.000 r  design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[3]/C
    SLICE_X107Y84        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[3]/Q
                         net (fo=3, routed)           0.138     0.279    design_1_i/lijn_tekenen_0/U0/hpxl_i[3]
    SLICE_X108Y84        FDRE                                         r  design_1_i/lijn_tekenen_0/U0/hpxl_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_balletje/U0/hpxl_o_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.217%)  route 0.140ns (49.783%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y84        FDRE                         0.000     0.000 r  design_1_i/tekenen_balletje/U0/hpxl_o_reg[3]/C
    SLICE_X105Y84        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/tekenen_balletje/U0/hpxl_o_reg[3]/Q
                         net (fo=5, routed)           0.140     0.281    design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_i[3]
    SLICE_X104Y84        FDRE                                         r  design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/positie_balletje_0/U0/top_bottom_touch_r_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/positie_balletje_0/U0/y_dir_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.209ns (74.295%)  route 0.072ns (25.705%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y89         FDRE                         0.000     0.000 r  design_1_i/positie_balletje_0/U0/top_bottom_touch_r_reg/C
    SLICE_X96Y89         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/positie_balletje_0/U0/top_bottom_touch_r_reg/Q
                         net (fo=3, routed)           0.072     0.236    design_1_i/positie_balletje_0/U0/top_bottom_touch_r
    SLICE_X97Y89         LUT6 (Prop_lut6_I2_O)        0.045     0.281 r  design_1_i/positie_balletje_0/U0/y_dir_i_1/O
                         net (fo=1, routed)           0.000     0.281    design_1_i/positie_balletje_0/U0/y_dir_i_1_n_0
    SLICE_X97Y89         FDPE                                         r  design_1_i/positie_balletje_0/U0/y_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.805%)  route 0.142ns (50.195%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y83        FDRE                         0.000     0.000 r  design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_o_reg[0]/C
    SLICE_X106Y83        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_o_reg[0]/Q
                         net (fo=5, routed)           0.142     0.283    design_1_i/Coor_PixelR_0/U0/HPixel[0]
    SLICE_X107Y84        FDRE                                         r  design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.094ns  (logic 14.543ns (43.944%)  route 18.551ns (56.056%))
  Logic Levels:           30  (CARRY4=16 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.782    -0.934    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y58         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.416 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.984     0.568    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.419 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.421    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518     5.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[6]
                         net (fo=30, routed)          2.786     8.724    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_99
    SLICE_X97Y66         LUT3 (Prop_lut3_I0_O)        0.124     8.848 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_188/O
                         net (fo=1, routed)           0.466     9.314    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_188_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.864 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.179 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90/O[3]
                         net (fo=2, routed)           0.659    10.838    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90_n_4
    SLICE_X95Y67         LUT3 (Prop_lut3_I0_O)        0.335    11.173 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_42/O
                         net (fo=2, routed)           1.310    12.483    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_42_n_0
    SLICE_X95Y67         LUT4 (Prop_lut4_I3_O)        0.326    12.809 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_46/O
                         net (fo=1, routed)           0.000    12.809    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_46_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.359    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.473 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.473    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.587 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.587    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.701    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.815    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_47_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.149 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_44/O[1]
                         net (fo=2, routed)           0.994    15.144    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_44_n_6
    SLICE_X99Y67         LUT3 (Prop_lut3_I0_O)        0.332    15.476 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_13/O
                         net (fo=2, routed)           1.148    16.623    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_13_n_0
    SLICE_X99Y67         LUT4 (Prop_lut4_I3_O)        0.327    16.950 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_17/O
                         net (fo=1, routed)           0.000    16.950    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_17_n_0
    SLICE_X99Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_0
    SLICE_X99Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.590 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_68/O[2]
                         net (fo=23, routed)          2.166    19.756    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_68_n_5
    SLICE_X96Y74         LUT3 (Prop_lut3_I2_O)        0.328    20.084 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_74/O
                         net (fo=4, routed)           1.134    21.218    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_74_n_0
    SLICE_X97Y72         LUT4 (Prop_lut4_I0_O)        0.328    21.546 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    21.546    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_223_n_0
    SLICE_X97Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    22.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X97Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.318 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[0]
                         net (fo=3, routed)           1.253    23.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_7
    SLICE_X101Y77        LUT3 (Prop_lut3_I1_O)        0.299    23.869 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149/O
                         net (fo=2, routed)           0.558    24.427    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149_n_0
    SLICE_X101Y76        LUT5 (Prop_lut5_I4_O)        0.118    24.545 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54/O
                         net (fo=2, routed)           1.195    25.741    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54_n_0
    SLICE_X101Y73        LUT6 (Prop_lut6_I0_O)        0.326    26.067 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58/O
                         net (fo=1, routed)           0.000    26.067    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.912 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[3]
                         net (fo=3, routed)           1.401    28.312    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_4
    SLICE_X99Y80         LUT4 (Prop_lut4_I1_O)        0.306    28.618 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    28.618    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X99Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.019 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.942    31.233    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X105Y62        LUT6 (Prop_lut6_I4_O)        0.373    31.606 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1/O
                         net (fo=1, routed)           0.554    32.160    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1_n_0
    SLICE_X104Y61        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.079ns  (logic 14.543ns (43.965%)  route 18.536ns (56.035%))
  Logic Levels:           30  (CARRY4=16 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.782    -0.934    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y58         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.416 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.984     0.568    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.419 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.421    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518     5.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[6]
                         net (fo=30, routed)          2.786     8.724    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_99
    SLICE_X97Y66         LUT3 (Prop_lut3_I0_O)        0.124     8.848 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_188/O
                         net (fo=1, routed)           0.466     9.314    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_188_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.864 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.179 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90/O[3]
                         net (fo=2, routed)           0.659    10.838    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90_n_4
    SLICE_X95Y67         LUT3 (Prop_lut3_I0_O)        0.335    11.173 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_42/O
                         net (fo=2, routed)           1.310    12.483    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_42_n_0
    SLICE_X95Y67         LUT4 (Prop_lut4_I3_O)        0.326    12.809 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_46/O
                         net (fo=1, routed)           0.000    12.809    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_46_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.359    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.473 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.473    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.587 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.587    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.701    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.815    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_47_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.149 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_44/O[1]
                         net (fo=2, routed)           0.994    15.144    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_44_n_6
    SLICE_X99Y67         LUT3 (Prop_lut3_I0_O)        0.332    15.476 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_13/O
                         net (fo=2, routed)           1.148    16.623    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_13_n_0
    SLICE_X99Y67         LUT4 (Prop_lut4_I3_O)        0.327    16.950 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_17/O
                         net (fo=1, routed)           0.000    16.950    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_17_n_0
    SLICE_X99Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_0
    SLICE_X99Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.590 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_68/O[2]
                         net (fo=23, routed)          2.166    19.756    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_68_n_5
    SLICE_X96Y74         LUT3 (Prop_lut3_I2_O)        0.328    20.084 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_74/O
                         net (fo=4, routed)           1.134    21.218    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_74_n_0
    SLICE_X97Y72         LUT4 (Prop_lut4_I0_O)        0.328    21.546 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    21.546    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_223_n_0
    SLICE_X97Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    22.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X97Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.318 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[0]
                         net (fo=3, routed)           1.253    23.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_7
    SLICE_X101Y77        LUT3 (Prop_lut3_I1_O)        0.299    23.869 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149/O
                         net (fo=2, routed)           0.558    24.427    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149_n_0
    SLICE_X101Y76        LUT5 (Prop_lut5_I4_O)        0.118    24.545 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54/O
                         net (fo=2, routed)           1.195    25.741    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54_n_0
    SLICE_X101Y73        LUT6 (Prop_lut6_I0_O)        0.326    26.067 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58/O
                         net (fo=1, routed)           0.000    26.067    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.912 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[3]
                         net (fo=3, routed)           1.401    28.312    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_4
    SLICE_X99Y80         LUT4 (Prop_lut4_I1_O)        0.306    28.618 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    28.618    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X99Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.019 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.828    31.118    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X105Y63        LUT6 (Prop_lut6_I4_O)        0.373    31.491 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]_i_1/O
                         net (fo=1, routed)           0.653    32.144    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]_i_1_n_0
    SLICE_X104Y63        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.056ns  (logic 14.543ns (43.995%)  route 18.513ns (56.005%))
  Logic Levels:           30  (CARRY4=16 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.782    -0.934    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y58         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.416 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.984     0.568    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.419 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.421    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518     5.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[6]
                         net (fo=30, routed)          2.786     8.724    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_99
    SLICE_X97Y66         LUT3 (Prop_lut3_I0_O)        0.124     8.848 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_188/O
                         net (fo=1, routed)           0.466     9.314    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_188_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.864 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.179 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90/O[3]
                         net (fo=2, routed)           0.659    10.838    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90_n_4
    SLICE_X95Y67         LUT3 (Prop_lut3_I0_O)        0.335    11.173 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_42/O
                         net (fo=2, routed)           1.310    12.483    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_42_n_0
    SLICE_X95Y67         LUT4 (Prop_lut4_I3_O)        0.326    12.809 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_46/O
                         net (fo=1, routed)           0.000    12.809    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_46_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.359    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.473 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.473    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.587 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.587    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.701    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.815    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_47_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.149 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_44/O[1]
                         net (fo=2, routed)           0.994    15.144    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_44_n_6
    SLICE_X99Y67         LUT3 (Prop_lut3_I0_O)        0.332    15.476 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_13/O
                         net (fo=2, routed)           1.148    16.623    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_13_n_0
    SLICE_X99Y67         LUT4 (Prop_lut4_I3_O)        0.327    16.950 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_17/O
                         net (fo=1, routed)           0.000    16.950    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_17_n_0
    SLICE_X99Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_0
    SLICE_X99Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.590 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_68/O[2]
                         net (fo=23, routed)          2.166    19.756    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_68_n_5
    SLICE_X96Y74         LUT3 (Prop_lut3_I2_O)        0.328    20.084 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_74/O
                         net (fo=4, routed)           1.134    21.218    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_74_n_0
    SLICE_X97Y72         LUT4 (Prop_lut4_I0_O)        0.328    21.546 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    21.546    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_223_n_0
    SLICE_X97Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    22.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X97Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.318 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[0]
                         net (fo=3, routed)           1.253    23.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_7
    SLICE_X101Y77        LUT3 (Prop_lut3_I1_O)        0.299    23.869 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149/O
                         net (fo=2, routed)           0.558    24.427    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149_n_0
    SLICE_X101Y76        LUT5 (Prop_lut5_I4_O)        0.118    24.545 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54/O
                         net (fo=2, routed)           1.195    25.741    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54_n_0
    SLICE_X101Y73        LUT6 (Prop_lut6_I0_O)        0.326    26.067 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58/O
                         net (fo=1, routed)           0.000    26.067    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.912 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[3]
                         net (fo=3, routed)           1.401    28.312    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_4
    SLICE_X99Y80         LUT4 (Prop_lut4_I1_O)        0.306    28.618 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    28.618    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X99Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.019 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.994    31.285    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X103Y65        LUT6 (Prop_lut6_I3_O)        0.373    31.658 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]_i_1/O
                         net (fo=1, routed)           0.464    32.121    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]_i_1_n_0
    SLICE_X103Y64        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.029ns  (logic 14.543ns (44.031%)  route 18.486ns (55.969%))
  Logic Levels:           30  (CARRY4=16 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.782    -0.934    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y58         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.416 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.984     0.568    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.419 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.421    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518     5.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[6]
                         net (fo=30, routed)          2.786     8.724    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_99
    SLICE_X97Y66         LUT3 (Prop_lut3_I0_O)        0.124     8.848 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_188/O
                         net (fo=1, routed)           0.466     9.314    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_188_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.864 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.179 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90/O[3]
                         net (fo=2, routed)           0.659    10.838    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90_n_4
    SLICE_X95Y67         LUT3 (Prop_lut3_I0_O)        0.335    11.173 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_42/O
                         net (fo=2, routed)           1.310    12.483    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_42_n_0
    SLICE_X95Y67         LUT4 (Prop_lut4_I3_O)        0.326    12.809 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_46/O
                         net (fo=1, routed)           0.000    12.809    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_46_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.359    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.473 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.473    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.587 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.587    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.701    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.815    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_47_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.149 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_44/O[1]
                         net (fo=2, routed)           0.994    15.144    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_44_n_6
    SLICE_X99Y67         LUT3 (Prop_lut3_I0_O)        0.332    15.476 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_13/O
                         net (fo=2, routed)           1.148    16.623    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_13_n_0
    SLICE_X99Y67         LUT4 (Prop_lut4_I3_O)        0.327    16.950 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_17/O
                         net (fo=1, routed)           0.000    16.950    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_17_n_0
    SLICE_X99Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_0
    SLICE_X99Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.590 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_68/O[2]
                         net (fo=23, routed)          2.166    19.756    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_68_n_5
    SLICE_X96Y74         LUT3 (Prop_lut3_I2_O)        0.328    20.084 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_74/O
                         net (fo=4, routed)           1.134    21.218    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_74_n_0
    SLICE_X97Y72         LUT4 (Prop_lut4_I0_O)        0.328    21.546 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    21.546    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_223_n_0
    SLICE_X97Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    22.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X97Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.318 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[0]
                         net (fo=3, routed)           1.253    23.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_7
    SLICE_X101Y77        LUT3 (Prop_lut3_I1_O)        0.299    23.869 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149/O
                         net (fo=2, routed)           0.558    24.427    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149_n_0
    SLICE_X101Y76        LUT5 (Prop_lut5_I4_O)        0.118    24.545 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54/O
                         net (fo=2, routed)           1.195    25.741    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54_n_0
    SLICE_X101Y73        LUT6 (Prop_lut6_I0_O)        0.326    26.067 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58/O
                         net (fo=1, routed)           0.000    26.067    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.912 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[3]
                         net (fo=3, routed)           1.401    28.312    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_4
    SLICE_X99Y80         LUT4 (Prop_lut4_I1_O)        0.306    28.618 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    28.618    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X99Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.019 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.857    31.147    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X103Y64        LUT6 (Prop_lut6_I3_O)        0.373    31.520 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]_i_1/O
                         net (fo=1, routed)           0.574    32.094    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]_i_1_n_0
    SLICE_X103Y63        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.015ns  (logic 14.543ns (44.049%)  route 18.472ns (55.951%))
  Logic Levels:           30  (CARRY4=16 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.782    -0.934    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y58         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.416 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.984     0.568    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.419 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.421    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518     5.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[6]
                         net (fo=30, routed)          2.786     8.724    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_99
    SLICE_X97Y66         LUT3 (Prop_lut3_I0_O)        0.124     8.848 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_188/O
                         net (fo=1, routed)           0.466     9.314    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_188_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.864 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.179 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90/O[3]
                         net (fo=2, routed)           0.659    10.838    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90_n_4
    SLICE_X95Y67         LUT3 (Prop_lut3_I0_O)        0.335    11.173 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_42/O
                         net (fo=2, routed)           1.310    12.483    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_42_n_0
    SLICE_X95Y67         LUT4 (Prop_lut4_I3_O)        0.326    12.809 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_46/O
                         net (fo=1, routed)           0.000    12.809    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_46_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.359    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.473 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.473    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.587 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.587    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.701    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.815    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_47_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.149 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_44/O[1]
                         net (fo=2, routed)           0.994    15.144    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_44_n_6
    SLICE_X99Y67         LUT3 (Prop_lut3_I0_O)        0.332    15.476 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_13/O
                         net (fo=2, routed)           1.148    16.623    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_13_n_0
    SLICE_X99Y67         LUT4 (Prop_lut4_I3_O)        0.327    16.950 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_17/O
                         net (fo=1, routed)           0.000    16.950    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_17_n_0
    SLICE_X99Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_0
    SLICE_X99Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.590 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_68/O[2]
                         net (fo=23, routed)          2.166    19.756    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_68_n_5
    SLICE_X96Y74         LUT3 (Prop_lut3_I2_O)        0.328    20.084 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_74/O
                         net (fo=4, routed)           1.134    21.218    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_74_n_0
    SLICE_X97Y72         LUT4 (Prop_lut4_I0_O)        0.328    21.546 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    21.546    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_223_n_0
    SLICE_X97Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    22.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X97Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.318 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[0]
                         net (fo=3, routed)           1.253    23.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_7
    SLICE_X101Y77        LUT3 (Prop_lut3_I1_O)        0.299    23.869 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149/O
                         net (fo=2, routed)           0.558    24.427    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149_n_0
    SLICE_X101Y76        LUT5 (Prop_lut5_I4_O)        0.118    24.545 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54/O
                         net (fo=2, routed)           1.195    25.741    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54_n_0
    SLICE_X101Y73        LUT6 (Prop_lut6_I0_O)        0.326    26.067 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58/O
                         net (fo=1, routed)           0.000    26.067    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.912 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[3]
                         net (fo=3, routed)           1.401    28.312    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_4
    SLICE_X99Y80         LUT4 (Prop_lut4_I1_O)        0.306    28.618 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    28.618    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X99Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.019 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.620    30.910    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X103Y64        LUT6 (Prop_lut6_I4_O)        0.373    31.283 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]_i_1/O
                         net (fo=1, routed)           0.797    32.081    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]_i_1_n_0
    SLICE_X103Y63        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.944ns  (logic 14.543ns (44.145%)  route 18.401ns (55.855%))
  Logic Levels:           30  (CARRY4=16 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.782    -0.934    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y58         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.416 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.984     0.568    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.419 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.421    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518     5.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[6]
                         net (fo=30, routed)          2.786     8.724    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_99
    SLICE_X97Y66         LUT3 (Prop_lut3_I0_O)        0.124     8.848 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_188/O
                         net (fo=1, routed)           0.466     9.314    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_188_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.864 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.179 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90/O[3]
                         net (fo=2, routed)           0.659    10.838    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90_n_4
    SLICE_X95Y67         LUT3 (Prop_lut3_I0_O)        0.335    11.173 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_42/O
                         net (fo=2, routed)           1.310    12.483    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_42_n_0
    SLICE_X95Y67         LUT4 (Prop_lut4_I3_O)        0.326    12.809 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_46/O
                         net (fo=1, routed)           0.000    12.809    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_46_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.359    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.473 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.473    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.587 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.587    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.701    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.815    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_47_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.149 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_44/O[1]
                         net (fo=2, routed)           0.994    15.144    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_44_n_6
    SLICE_X99Y67         LUT3 (Prop_lut3_I0_O)        0.332    15.476 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_13/O
                         net (fo=2, routed)           1.148    16.623    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_13_n_0
    SLICE_X99Y67         LUT4 (Prop_lut4_I3_O)        0.327    16.950 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_17/O
                         net (fo=1, routed)           0.000    16.950    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_17_n_0
    SLICE_X99Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_0
    SLICE_X99Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.590 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_68/O[2]
                         net (fo=23, routed)          2.166    19.756    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_68_n_5
    SLICE_X96Y74         LUT3 (Prop_lut3_I2_O)        0.328    20.084 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_74/O
                         net (fo=4, routed)           1.134    21.218    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_74_n_0
    SLICE_X97Y72         LUT4 (Prop_lut4_I0_O)        0.328    21.546 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    21.546    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_223_n_0
    SLICE_X97Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    22.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X97Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.318 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[0]
                         net (fo=3, routed)           1.253    23.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_7
    SLICE_X101Y77        LUT3 (Prop_lut3_I1_O)        0.299    23.869 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149/O
                         net (fo=2, routed)           0.558    24.427    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149_n_0
    SLICE_X101Y76        LUT5 (Prop_lut5_I4_O)        0.118    24.545 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54/O
                         net (fo=2, routed)           1.195    25.741    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54_n_0
    SLICE_X101Y73        LUT6 (Prop_lut6_I0_O)        0.326    26.067 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58/O
                         net (fo=1, routed)           0.000    26.067    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.912 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[3]
                         net (fo=3, routed)           1.401    28.312    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_4
    SLICE_X99Y80         LUT4 (Prop_lut4_I1_O)        0.306    28.618 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    28.618    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X99Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.019 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.826    31.116    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X105Y63        LUT6 (Prop_lut6_I3_O)        0.373    31.489 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1/O
                         net (fo=1, routed)           0.520    32.010    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1_n_0
    SLICE_X104Y63        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.924ns  (logic 14.543ns (44.171%)  route 18.381ns (55.829%))
  Logic Levels:           30  (CARRY4=16 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.782    -0.934    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y58         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.416 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.984     0.568    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.419 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.421    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518     5.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[6]
                         net (fo=30, routed)          2.786     8.724    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_99
    SLICE_X97Y66         LUT3 (Prop_lut3_I0_O)        0.124     8.848 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_188/O
                         net (fo=1, routed)           0.466     9.314    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_188_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.864 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.179 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90/O[3]
                         net (fo=2, routed)           0.659    10.838    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90_n_4
    SLICE_X95Y67         LUT3 (Prop_lut3_I0_O)        0.335    11.173 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_42/O
                         net (fo=2, routed)           1.310    12.483    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_42_n_0
    SLICE_X95Y67         LUT4 (Prop_lut4_I3_O)        0.326    12.809 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_46/O
                         net (fo=1, routed)           0.000    12.809    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_46_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.359    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.473 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.473    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.587 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.587    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.701    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.815    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_47_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.149 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_44/O[1]
                         net (fo=2, routed)           0.994    15.144    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_44_n_6
    SLICE_X99Y67         LUT3 (Prop_lut3_I0_O)        0.332    15.476 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_13/O
                         net (fo=2, routed)           1.148    16.623    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_13_n_0
    SLICE_X99Y67         LUT4 (Prop_lut4_I3_O)        0.327    16.950 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_17/O
                         net (fo=1, routed)           0.000    16.950    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_17_n_0
    SLICE_X99Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_0
    SLICE_X99Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.590 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_68/O[2]
                         net (fo=23, routed)          2.166    19.756    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_68_n_5
    SLICE_X96Y74         LUT3 (Prop_lut3_I2_O)        0.328    20.084 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_74/O
                         net (fo=4, routed)           1.134    21.218    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_74_n_0
    SLICE_X97Y72         LUT4 (Prop_lut4_I0_O)        0.328    21.546 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    21.546    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_223_n_0
    SLICE_X97Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    22.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X97Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.318 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[0]
                         net (fo=3, routed)           1.253    23.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_7
    SLICE_X101Y77        LUT3 (Prop_lut3_I1_O)        0.299    23.869 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149/O
                         net (fo=2, routed)           0.558    24.427    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149_n_0
    SLICE_X101Y76        LUT5 (Prop_lut5_I4_O)        0.118    24.545 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54/O
                         net (fo=2, routed)           1.195    25.741    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54_n_0
    SLICE_X101Y73        LUT6 (Prop_lut6_I0_O)        0.326    26.067 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58/O
                         net (fo=1, routed)           0.000    26.067    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.912 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[3]
                         net (fo=3, routed)           1.401    28.312    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_4
    SLICE_X99Y80         LUT4 (Prop_lut4_I1_O)        0.306    28.618 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    28.618    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X99Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.019 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.995    31.286    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X103Y65        LUT6 (Prop_lut6_I3_O)        0.373    31.659 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1/O
                         net (fo=1, routed)           0.331    31.990    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1_n_0
    SLICE_X103Y64        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.857ns  (logic 14.543ns (44.262%)  route 18.314ns (55.738%))
  Logic Levels:           30  (CARRY4=16 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.782    -0.934    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y58         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.416 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.984     0.568    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.419 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.421    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518     5.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[6]
                         net (fo=30, routed)          2.786     8.724    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_99
    SLICE_X97Y66         LUT3 (Prop_lut3_I0_O)        0.124     8.848 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_188/O
                         net (fo=1, routed)           0.466     9.314    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_188_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.864 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.179 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90/O[3]
                         net (fo=2, routed)           0.659    10.838    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90_n_4
    SLICE_X95Y67         LUT3 (Prop_lut3_I0_O)        0.335    11.173 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_42/O
                         net (fo=2, routed)           1.310    12.483    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_42_n_0
    SLICE_X95Y67         LUT4 (Prop_lut4_I3_O)        0.326    12.809 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_46/O
                         net (fo=1, routed)           0.000    12.809    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_46_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.359    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.473 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.473    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.587 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.587    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.701    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.815    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_47_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.149 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_44/O[1]
                         net (fo=2, routed)           0.994    15.144    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_44_n_6
    SLICE_X99Y67         LUT3 (Prop_lut3_I0_O)        0.332    15.476 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_13/O
                         net (fo=2, routed)           1.148    16.623    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_13_n_0
    SLICE_X99Y67         LUT4 (Prop_lut4_I3_O)        0.327    16.950 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_17/O
                         net (fo=1, routed)           0.000    16.950    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_17_n_0
    SLICE_X99Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_0
    SLICE_X99Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.590 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_68/O[2]
                         net (fo=23, routed)          2.166    19.756    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_68_n_5
    SLICE_X96Y74         LUT3 (Prop_lut3_I2_O)        0.328    20.084 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_74/O
                         net (fo=4, routed)           1.134    21.218    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_74_n_0
    SLICE_X97Y72         LUT4 (Prop_lut4_I0_O)        0.328    21.546 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    21.546    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_223_n_0
    SLICE_X97Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    22.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X97Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.318 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[0]
                         net (fo=3, routed)           1.253    23.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_7
    SLICE_X101Y77        LUT3 (Prop_lut3_I1_O)        0.299    23.869 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149/O
                         net (fo=2, routed)           0.558    24.427    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149_n_0
    SLICE_X101Y76        LUT5 (Prop_lut5_I4_O)        0.118    24.545 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54/O
                         net (fo=2, routed)           1.195    25.741    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54_n_0
    SLICE_X101Y73        LUT6 (Prop_lut6_I0_O)        0.326    26.067 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58/O
                         net (fo=1, routed)           0.000    26.067    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.912 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[3]
                         net (fo=3, routed)           1.401    28.312    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_4
    SLICE_X99Y80         LUT4 (Prop_lut4_I1_O)        0.306    28.618 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    28.618    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X99Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.019 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.623    30.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X103Y64        LUT6 (Prop_lut6_I4_O)        0.373    31.286 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]_i_1/O
                         net (fo=1, routed)           0.636    31.922    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]_i_1_n_0
    SLICE_X103Y63        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.855ns  (logic 14.543ns (44.264%)  route 18.312ns (55.736%))
  Logic Levels:           30  (CARRY4=16 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.782    -0.934    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y58         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.416 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.984     0.568    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.419 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.421    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518     5.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[6]
                         net (fo=30, routed)          2.786     8.724    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_99
    SLICE_X97Y66         LUT3 (Prop_lut3_I0_O)        0.124     8.848 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_188/O
                         net (fo=1, routed)           0.466     9.314    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_188_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.864 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.179 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90/O[3]
                         net (fo=2, routed)           0.659    10.838    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90_n_4
    SLICE_X95Y67         LUT3 (Prop_lut3_I0_O)        0.335    11.173 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_42/O
                         net (fo=2, routed)           1.310    12.483    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_42_n_0
    SLICE_X95Y67         LUT4 (Prop_lut4_I3_O)        0.326    12.809 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_46/O
                         net (fo=1, routed)           0.000    12.809    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_46_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.359    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.473 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.473    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.587 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.587    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.701    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.815    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_47_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.149 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_44/O[1]
                         net (fo=2, routed)           0.994    15.144    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_44_n_6
    SLICE_X99Y67         LUT3 (Prop_lut3_I0_O)        0.332    15.476 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_13/O
                         net (fo=2, routed)           1.148    16.623    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_13_n_0
    SLICE_X99Y67         LUT4 (Prop_lut4_I3_O)        0.327    16.950 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_17/O
                         net (fo=1, routed)           0.000    16.950    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_17_n_0
    SLICE_X99Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_0
    SLICE_X99Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.590 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_68/O[2]
                         net (fo=23, routed)          2.166    19.756    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_68_n_5
    SLICE_X96Y74         LUT3 (Prop_lut3_I2_O)        0.328    20.084 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_74/O
                         net (fo=4, routed)           1.134    21.218    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_74_n_0
    SLICE_X97Y72         LUT4 (Prop_lut4_I0_O)        0.328    21.546 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    21.546    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_223_n_0
    SLICE_X97Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    22.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X97Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.318 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[0]
                         net (fo=3, routed)           1.253    23.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_7
    SLICE_X101Y77        LUT3 (Prop_lut3_I1_O)        0.299    23.869 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149/O
                         net (fo=2, routed)           0.558    24.427    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149_n_0
    SLICE_X101Y76        LUT5 (Prop_lut5_I4_O)        0.118    24.545 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54/O
                         net (fo=2, routed)           1.195    25.741    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54_n_0
    SLICE_X101Y73        LUT6 (Prop_lut6_I0_O)        0.326    26.067 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58/O
                         net (fo=1, routed)           0.000    26.067    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.912 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[3]
                         net (fo=3, routed)           1.401    28.312    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_4
    SLICE_X99Y80         LUT4 (Prop_lut4_I1_O)        0.306    28.618 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    28.618    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X99Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.019 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.667    30.957    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X105Y64        LUT6 (Prop_lut6_I4_O)        0.373    31.330 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1/O
                         net (fo=1, routed)           0.590    31.921    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1_n_0
    SLICE_X104Y63        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.804ns  (logic 14.543ns (44.333%)  route 18.261ns (55.667%))
  Logic Levels:           30  (CARRY4=16 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.782    -0.934    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y58         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.416 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.984     0.568    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.419 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.421    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518     5.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[6]
                         net (fo=30, routed)          2.786     8.724    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_99
    SLICE_X97Y66         LUT3 (Prop_lut3_I0_O)        0.124     8.848 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_188/O
                         net (fo=1, routed)           0.466     9.314    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_188_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.864 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.179 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90/O[3]
                         net (fo=2, routed)           0.659    10.838    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90_n_4
    SLICE_X95Y67         LUT3 (Prop_lut3_I0_O)        0.335    11.173 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_42/O
                         net (fo=2, routed)           1.310    12.483    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_42_n_0
    SLICE_X95Y67         LUT4 (Prop_lut4_I3_O)        0.326    12.809 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_46/O
                         net (fo=1, routed)           0.000    12.809    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_46_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.359    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.473 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.473    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.587 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.587    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.701    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_12_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.815 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.815    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_47_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.149 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_44/O[1]
                         net (fo=2, routed)           0.994    15.144    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_44_n_6
    SLICE_X99Y67         LUT3 (Prop_lut3_I0_O)        0.332    15.476 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_13/O
                         net (fo=2, routed)           1.148    16.623    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_13_n_0
    SLICE_X99Y67         LUT4 (Prop_lut4_I3_O)        0.327    16.950 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_17/O
                         net (fo=1, routed)           0.000    16.950    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_17_n_0
    SLICE_X99Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_0
    SLICE_X99Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.590 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_68/O[2]
                         net (fo=23, routed)          2.166    19.756    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_68_n_5
    SLICE_X96Y74         LUT3 (Prop_lut3_I2_O)        0.328    20.084 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_74/O
                         net (fo=4, routed)           1.134    21.218    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_74_n_0
    SLICE_X97Y72         LUT4 (Prop_lut4_I0_O)        0.328    21.546 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    21.546    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_223_n_0
    SLICE_X97Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    22.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X97Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.318 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[0]
                         net (fo=3, routed)           1.253    23.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_7
    SLICE_X101Y77        LUT3 (Prop_lut3_I1_O)        0.299    23.869 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149/O
                         net (fo=2, routed)           0.558    24.427    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149_n_0
    SLICE_X101Y76        LUT5 (Prop_lut5_I4_O)        0.118    24.545 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54/O
                         net (fo=2, routed)           1.195    25.741    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54_n_0
    SLICE_X101Y73        LUT6 (Prop_lut6_I0_O)        0.326    26.067 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58/O
                         net (fo=1, routed)           0.000    26.067    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58_n_0
    SLICE_X101Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X101Y74        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.912 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[3]
                         net (fo=3, routed)           1.401    28.312    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_4
    SLICE_X99Y80         LUT4 (Prop_lut4_I1_O)        0.306    28.618 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    28.618    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X99Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.019 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.731    31.021    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X105Y62        LUT6 (Prop_lut6_I3_O)        0.373    31.394 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]_i_1/O
                         net (fo=1, routed)           0.475    31.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]_i_1_n_0
    SLICE_X104Y61        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.790ns  (logic 0.337ns (42.642%)  route 0.453ns (57.358%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.591    -1.578    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y75         FDCE (Prop_fdce_C_Q)         0.337    -1.241 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=23, routed)          0.453    -0.788    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm__0
    SLICE_X96Y76         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.059ns  (logic 0.367ns (34.661%)  route 0.692ns (65.339%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.591    -1.578    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y75         FDCE (Prop_fdce_C_Q)         0.367    -1.211 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.692    -0.519    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X94Y75         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.615ns  (logic 0.467ns (28.917%)  route 1.148ns (71.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.591    -1.578    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y75         FDCE (Prop_fdce_C_Q)         0.367    -1.211 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.148    -0.063    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X103Y64        LUT6 (Prop_lut6_I5_O)        0.100     0.037 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.037    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]_i_1_n_0
    SLICE_X103Y64        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.729ns  (logic 0.184ns (25.245%)  route 0.545ns (74.755%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.594    -0.637    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.496 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.347    -0.149    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X95Y76         LUT1 (Prop_lut1_I0_O)        0.043    -0.106 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg_i_1/O
                         net (fo=1, routed)           0.198     0.091    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg_i_1_n_0
    SLICE_X94Y75         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.747ns  (logic 0.467ns (26.735%)  route 1.280ns (73.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.591    -1.578    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y75         FDCE (Prop_fdce_C_Q)         0.367    -1.211 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.003    -0.209    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X105Y62        LUT6 (Prop_lut6_I0_O)        0.100    -0.109 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]_i_1/O
                         net (fo=1, routed)           0.277     0.169    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]_i_1_n_0
    SLICE_X104Y61        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.925ns  (logic 0.186ns (20.110%)  route 0.739ns (79.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.594    -0.637    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.496 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.548     0.051    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X105Y62        LUT6 (Prop_lut6_I0_O)        0.045     0.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1/O
                         net (fo=1, routed)           0.191     0.288    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1_n_0
    SLICE_X104Y61        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.951ns  (logic 0.186ns (19.563%)  route 0.765ns (80.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.594    -0.637    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.496 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.553     0.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X103Y64        LUT6 (Prop_lut6_I0_O)        0.045     0.101 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]_i_1/O
                         net (fo=1, routed)           0.212     0.313    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]_i_1_n_0
    SLICE_X103Y63        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.983ns  (logic 0.186ns (18.927%)  route 0.797ns (81.073%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.594    -0.637    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.496 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.634     0.138    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X105Y63        LUT6 (Prop_lut6_I5_O)        0.045     0.183 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1/O
                         net (fo=1, routed)           0.162     0.345    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1_n_0
    SLICE_X104Y63        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.186ns (18.701%)  route 0.809ns (81.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.594    -0.637    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.496 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.615     0.119    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X105Y64        LUT6 (Prop_lut6_I0_O)        0.045     0.164 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1/O
                         net (fo=1, routed)           0.193     0.357    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1_n_0
    SLICE_X104Y63        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.996ns  (logic 0.186ns (18.676%)  route 0.810ns (81.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.594    -0.637    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.496 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.621     0.125    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X103Y64        LUT6 (Prop_lut6_I5_O)        0.045     0.170 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]_i_1/O
                         net (fo=1, routed)           0.189     0.359    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]_i_1_n_0
    SLICE_X103Y63        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay           222 Endpoints
Min Delay           222 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.267ns  (logic 1.781ns (21.540%)  route 6.486ns (78.460%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           2.932     4.464    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y76        LUT5 (Prop_lut5_I3_O)        0.124     4.588 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           1.575     6.163    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X97Y75         LUT3 (Prop_lut3_I1_O)        0.124     6.287 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          1.979     8.267    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter0
    SLICE_X92Y56         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.606    -1.563    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y56         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[4]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.267ns  (logic 1.781ns (21.540%)  route 6.486ns (78.460%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           2.932     4.464    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y76        LUT5 (Prop_lut5_I3_O)        0.124     4.588 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           1.575     6.163    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X97Y75         LUT3 (Prop_lut3_I1_O)        0.124     6.287 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          1.979     8.267    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter0
    SLICE_X92Y56         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.606    -1.563    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y56         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[5]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.267ns  (logic 1.781ns (21.540%)  route 6.486ns (78.460%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           2.932     4.464    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y76        LUT5 (Prop_lut5_I3_O)        0.124     4.588 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           1.575     6.163    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X97Y75         LUT3 (Prop_lut3_I1_O)        0.124     6.287 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          1.979     8.267    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter0
    SLICE_X92Y56         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.606    -1.563    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y56         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[6]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.267ns  (logic 1.781ns (21.540%)  route 6.486ns (78.460%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           2.932     4.464    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y76        LUT5 (Prop_lut5_I3_O)        0.124     4.588 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           1.575     6.163    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X97Y75         LUT3 (Prop_lut3_I1_O)        0.124     6.287 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          1.979     8.267    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter0
    SLICE_X92Y56         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.606    -1.563    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y56         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.128ns  (logic 1.781ns (21.906%)  route 6.348ns (78.094%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           2.932     4.464    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y76        LUT5 (Prop_lut5_I3_O)        0.124     4.588 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           1.575     6.163    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X97Y75         LUT3 (Prop_lut3_I1_O)        0.124     6.287 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          1.841     8.128    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter0
    SLICE_X92Y55         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.606    -1.563    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y55         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[0]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.128ns  (logic 1.781ns (21.906%)  route 6.348ns (78.094%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           2.932     4.464    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y76        LUT5 (Prop_lut5_I3_O)        0.124     4.588 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           1.575     6.163    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X97Y75         LUT3 (Prop_lut3_I1_O)        0.124     6.287 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          1.841     8.128    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter0
    SLICE_X92Y55         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.606    -1.563    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y55         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[1]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.128ns  (logic 1.781ns (21.906%)  route 6.348ns (78.094%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           2.932     4.464    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y76        LUT5 (Prop_lut5_I3_O)        0.124     4.588 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           1.575     6.163    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X97Y75         LUT3 (Prop_lut3_I1_O)        0.124     6.287 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          1.841     8.128    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter0
    SLICE_X92Y55         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.606    -1.563    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y55         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[2]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.128ns  (logic 1.781ns (21.906%)  route 6.348ns (78.094%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           2.932     4.464    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y76        LUT5 (Prop_lut5_I3_O)        0.124     4.588 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           1.575     6.163    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X97Y75         LUT3 (Prop_lut3_I1_O)        0.124     6.287 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          1.841     8.128    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter0
    SLICE_X92Y55         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.606    -1.563    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y55         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[3]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.126ns  (logic 1.781ns (21.914%)  route 6.345ns (78.086%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           2.932     4.464    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y76        LUT5 (Prop_lut5_I3_O)        0.124     4.588 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           1.575     6.163    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X97Y75         LUT3 (Prop_lut3_I1_O)        0.124     6.287 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          1.838     8.126    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter0
    SLICE_X92Y58         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.605    -1.564    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y58         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.126ns  (logic 1.781ns (21.914%)  route 6.345ns (78.086%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           2.932     4.464    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y76        LUT5 (Prop_lut5_I3_O)        0.124     4.588 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           1.575     6.163    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X97Y75         LUT3 (Prop_lut3_I1_O)        0.124     6.287 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          1.838     8.126    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter0
    SLICE_X92Y58         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.605    -1.564    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y58         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.280ns (63.877%)  route 0.158ns (36.123%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y75         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X94Y75         LDCE (EnToQ_ldce_G_Q)        0.235     0.235 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.158     0.393    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X95Y75         LUT4 (Prop_lut4_I2_O)        0.045     0.438 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[2]_i_1/O
                         net (fo=1, routed)           0.000     0.438    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[2]_i_1_n_0
    SLICE_X95Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.861    -0.879    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X95Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.280ns (63.877%)  route 0.158ns (36.123%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y75         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X94Y75         LDCE (EnToQ_ldce_G_Q)        0.235     0.235 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.158     0.393    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X95Y75         LUT4 (Prop_lut4_I2_O)        0.045     0.438 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[4]_i_1/O
                         net (fo=1, routed)           0.000     0.438    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[4]_i_1_n_0
    SLICE_X95Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.861    -0.879    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X95Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.280ns (63.877%)  route 0.158ns (36.123%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y75         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X94Y75         LDCE (EnToQ_ldce_G_Q)        0.235     0.235 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.158     0.393    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X95Y75         LUT4 (Prop_lut4_I2_O)        0.045     0.438 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[5]_i_1/O
                         net (fo=1, routed)           0.000     0.438    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[5]_i_1_n_0
    SLICE_X95Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.861    -0.879    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X95Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.281ns (63.959%)  route 0.158ns (36.041%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y75         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X94Y75         LDCE (EnToQ_ldce_G_Q)        0.235     0.235 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.158     0.393    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X95Y75         LUT4 (Prop_lut4_I2_O)        0.046     0.439 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[3]_i_1/O
                         net (fo=1, routed)           0.000     0.439    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[3]_i_1_n_0
    SLICE_X95Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.861    -0.879    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X95Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.222ns (44.653%)  route 0.275ns (55.347%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y76         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
    SLICE_X96Y76         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.275     0.453    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next
    SLICE_X97Y75         LUT5 (Prop_lut5_I0_O)        0.044     0.497 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.497    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/next_state[1]
    SLICE_X97Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.861    -0.879    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.223ns (44.764%)  route 0.275ns (55.236%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y76         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
    SLICE_X96Y76         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.275     0.453    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next
    SLICE_X97Y75         LUT5 (Prop_lut5_I0_O)        0.045     0.498 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.498    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/next_state[0]
    SLICE_X97Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.861    -0.879    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.280ns (51.831%)  route 0.260ns (48.169%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y75         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X94Y75         LDCE (EnToQ_ldce_G_Q)        0.235     0.235 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.260     0.495    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X97Y75         LUT3 (Prop_lut3_I0_O)        0.045     0.540 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_i_1/O
                         net (fo=1, routed)           0.000     0.540    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value12_out
    SLICE_X97Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.861    -0.879    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_reg/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.278ns (40.095%)  route 0.415ns (59.905%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y75         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X94Y75         LDCE (EnToQ_ldce_G_Q)        0.235     0.235 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.415     0.650    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X98Y77         LUT4 (Prop_lut4_I2_O)        0.043     0.693 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[13]_i_1/O
                         net (fo=1, routed)           0.000     0.693    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[13]_i_1_n_0
    SLICE_X98Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.865    -0.875    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X98Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.278ns (40.095%)  route 0.415ns (59.905%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y75         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X94Y75         LDCE (EnToQ_ldce_G_Q)        0.235     0.235 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.415     0.650    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X98Y77         LUT4 (Prop_lut4_I2_O)        0.043     0.693 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[15]_i_1/O
                         net (fo=1, routed)           0.000     0.693    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[15]_i_1_n_0
    SLICE_X98Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.865    -0.875    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X98Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.280ns (40.267%)  route 0.415ns (59.733%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y75         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X94Y75         LDCE (EnToQ_ldce_G_Q)        0.235     0.235 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.415     0.650    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X98Y77         LUT4 (Prop_lut4_I2_O)        0.045     0.695 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[12]_i_1/O
                         net (fo=1, routed)           0.000     0.695    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[12]_i_1_n_0
    SLICE_X98Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.865    -0.875    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X98Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[12]/C





