/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [14:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  reg [20:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [33:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [18:0] celloutsig_1_11z;
  reg [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [16:0] celloutsig_1_16z;
  wire [13:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_1z ? in_data[50] : celloutsig_0_3z[18];
  assign celloutsig_1_9z = celloutsig_1_5z[3] ? celloutsig_1_4z[3] : celloutsig_1_6z[1];
  assign celloutsig_1_10z = celloutsig_1_3z[1] ? celloutsig_1_7z[1] : celloutsig_1_1z;
  assign celloutsig_1_13z = !(in_data[132] ? celloutsig_1_4z[0] : celloutsig_1_2z);
  assign celloutsig_1_19z = !(celloutsig_1_5z[13] ? celloutsig_1_16z[16] : celloutsig_1_8z);
  assign celloutsig_0_8z = !(celloutsig_0_1z ? in_data[86] : celloutsig_0_7z[22]);
  assign celloutsig_0_5z = ~(celloutsig_0_4z | celloutsig_0_0z);
  assign celloutsig_0_6z = ~(celloutsig_0_5z | celloutsig_0_4z);
  assign celloutsig_0_9z = ~(celloutsig_0_1z | celloutsig_0_6z);
  assign celloutsig_1_8z = ~(in_data[114] | celloutsig_1_3z[0]);
  assign celloutsig_0_0z = in_data[81] | in_data[41];
  assign celloutsig_0_10z = ~(in_data[65] ^ in_data[20]);
  assign celloutsig_1_18z = { celloutsig_1_6z[9:4], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_10z } + celloutsig_1_16z[14:1];
  assign celloutsig_0_16z = { celloutsig_0_7z[16:3], celloutsig_0_1z } + { celloutsig_0_7z[16:4], celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_1_4z = { celloutsig_1_0z[6:2], celloutsig_1_1z } + { celloutsig_1_0z[6:3], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_16z = { celloutsig_1_6z[10:2], celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_9z } & celloutsig_1_11z[17:1];
  assign celloutsig_1_15z = celloutsig_1_4z[3:0] <= { in_data[154:153], celloutsig_1_1z, celloutsig_1_13z };
  assign celloutsig_0_17z = ! { celloutsig_0_3z[13:4], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_1_5z = { celloutsig_1_0z[12:2], celloutsig_1_3z } % { 1'h1, celloutsig_1_0z[10:0], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_5z[5:3], celloutsig_1_1z } % { 1'h1, celloutsig_1_0z[11:9] };
  assign celloutsig_1_3z = celloutsig_1_1z ? celloutsig_1_0z[5:3] : 3'h0;
  assign celloutsig_1_2z = in_data[178:167] !== in_data[107:96];
  assign celloutsig_0_1z = | in_data[64:60];
  assign celloutsig_1_1z = | celloutsig_1_0z[7:4];
  assign celloutsig_1_11z = { in_data[132:115], celloutsig_1_8z } >> { in_data[119:116], celloutsig_1_6z };
  assign celloutsig_1_0z = in_data[181:169] ~^ in_data[160:148];
  assign celloutsig_1_6z = in_data[132:118] ~^ { celloutsig_1_4z[5], celloutsig_1_0z, celloutsig_1_2z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_3z = 21'h000000;
    else if (!celloutsig_1_19z) celloutsig_0_3z = in_data[66:46];
  always_latch
    if (clkin_data[64]) celloutsig_0_7z = 34'h000000000;
    else if (!celloutsig_1_19z) celloutsig_0_7z = { in_data[36:24], celloutsig_0_3z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_12z = 6'h00;
    else if (clkin_data[0]) celloutsig_1_12z = celloutsig_1_11z[9:4];
  assign { out_data[141:128], out_data[96], out_data[46:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
