INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/lab4-3.gen/sources_1/ip/ROM_D/sim/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/VGA/VGA.srcs/sources_1/new/Hex2Ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexTo8SEG
INFO: [VRFC 10-311] analyzing module Hex2Seg
INFO: [VRFC 10-2458] undeclared symbol a, assumed default net type wire [C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v:51]
INFO: [VRFC 10-2458] undeclared symbol b, assumed default net type wire [C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v:51]
INFO: [VRFC 10-2458] undeclared symbol c, assumed default net type wire [C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v:51]
INFO: [VRFC 10-2458] undeclared symbol d, assumed default net type wire [C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v:51]
INFO: [VRFC 10-2458] undeclared symbol e, assumed default net type wire [C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v:51]
INFO: [VRFC 10-2458] undeclared symbol f, assumed default net type wire [C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v:51]
INFO: [VRFC 10-2458] undeclared symbol g, assumed default net type wire [C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v:51]
INFO: [VRFC 10-2458] undeclared symbol p, assumed default net type wire [C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/MC14495_ZJU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC14495_ZJU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/MUX2T1_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/P2S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU
INFO: [VRFC 10-2458] undeclared symbol ALU_operation, assumed default net type wire [C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/SCPU.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/SSeg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSeg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/SSeg_map.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSeg_map
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/VGA/VGA.srcs/sources_1/new/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/VGA/VGA.srcs/sources_1/new/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/VGA/VGA.srcs/sources_1/new/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/VGA/VGA.srcs/sources_1/new/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/CSSTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE
INFO: [VRFC 10-2458] undeclared symbol GPIOe0000000_we, assumed default net type wire [C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/CSSTE.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/lab4-3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
