$date
	Sun Oct 23 00:05:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#238422
b100 &
b100 %
1$
b100 !
1"
#238423
0"
#238426
b10 &
b10 %
#238430
b1 &
1#
b1 %
#238434
b0 &
b0 %
0#
0$
#1202225
b1001 !
1"
#1202226
b1001 &
b1001 %
1$
#1202227
0"
#1202230
b11100 &
b11100 %
#1202234
b1110 &
b1110 %
#1202238
b111 &
b111 %
#1202242
b10110 &
b10110 %
#1202246
b1011 &
b1011 %
#1202250
b100010 &
b100010 %
#1202254
b10001 &
b10001 %
#1202258
b110100 &
b110100 %
#1202262
b11010 &
b11010 %
#1202266
b1101 &
b1101 %
#1202270
b101000 &
b101000 %
#1202274
b10100 &
b10100 %
#1202278
b1010 &
b1010 %
#1202282
b101 &
b101 %
#1202286
b10000 &
b10000 %
#1202290
b1000 &
b1000 %
#1202294
b100 &
b100 %
#1202298
b10 &
b10 %
#1202302
b1 &
1#
b1 %
#1202306
b0 &
b0 %
0#
0$
#2279774
b1 &
b1 %
1$
b1 !
1"
#2279775
0"
#2279778
1#
#2279782
b0 &
0#
b0 %
0$
#4500012
