#-----------------------------------------------------------
# Vivado v2012.2 (64-bit)
# Build 193397 by xbuild on Sat Jul 14 10:37:32 MDT 2012
# Start of session at: Thu Aug 30 22:02:01 2012
# Process ID: 6584
# Log file: C:/training/des_7/labs/clocking/kintex7/vhdl/wave_gen.srcs/sources_1/ip/char_fifo/tmp\vivado.log
# Journal file: C:/training/des_7/labs/clocking/kintex7/vhdl/wave_gen.srcs/sources_1/ip/char_fifo/tmp\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-81] Feature available: Rodin_Implementation
INFO: [Common 17-81] Feature available: Rodin_Synthesis
INFO: [Device 21-36] Loading parts and site information from C:/XILINX~2.0/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/XILINX~2.0/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/XILINX~2.0/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]

source C:/Xilinx_P28xd.2.0/14.2/ISE_DS/ISE/coregen/tcl/Generation/rt_fpga_synth.tcl -notrace
COREGEN RODIN SYNTHESIS PROTOTYPE
char_fifo
Ignoring -ifmt mixed
XST OPTIONS
xstOptions(-arch)                  = kintex7
xstOptions(-bus_delimiter)         = <>
xstOptions(-ent)                   = char_fifo
xstOptions(-hdl_compilation_order) = user
xstOptions(-ifmt)                  = VHDL
xstOptions(-ifn)                   = ./_cg/_dbg/char_fifo.prj
xstOptions(-iob)                   = False
xstOptions(-iobuf)                 = NO
xstOptions(-lso)                   = ./_cg/_dbg/_default.lso
xstOptions(-ofmt)                  = NGC
xstOptions(-ofn)                   = ./_cg/_dbg/char_fifo.ngc
xstOptions(-p)                     = xc7k70t-2fbg484
xstOptions(-top)                   = char_fifo
xstOptions(-work_lib)              = work
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_gen_v7_1_xst_comp.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_gen_v7_1_defaults.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_gen_v7_1_pkg.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_gen_getinit_pkg.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_min_area_pkg.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_gen_bindec.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_gen_mux.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_gen_prim_wrapper_s6.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_gen_prim_wrapper_s6_init.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_gen_prim_wrapper_s3adsp.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_gen_prim_wrapper_s3adsp_init.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_gen_prim_wrapper_s3a.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_gen_prim_wrapper_s3a_init.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_gen_prim_wrapper_v6.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_gen_prim_wrapper_v6_init.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_gen_prim_wrapper_v5.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_gen_prim_wrapper_v5_init.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_gen_prim_wrapper_v4.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_gen_prim_wrapper_v4_init.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_gen_prim_wrapper_s3.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_gen_prim_wrapper_s3_init.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_gen_prim_width.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_gen_generic_cstr.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_gen_ecc_encoder.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_gen_ecc_decoder.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_input_block.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_output_block.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_axi_read_fsm.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_axi_read_wrapper.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_axi_write_fsm.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_axi_write_wrapper.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_axi_regs_fwd.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_gen_top.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_gen_v7_1_xst.vhd"
blk_mem_gen_v7_1 "./blk_mem_gen_v7_1/blk_mem_gen_v7_1.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/fifo_generator_v9_2_pkg.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/fifo_generator_v9_2_defaults.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/fifo_generator_v9_2_xst_comp.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/common/input_blk.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/common/output_blk.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/common/synchronizer_ff.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/common/shft_wrapper.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/common/shft_ram.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/dmem.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/memory.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/compare.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/wr_bin_cntr.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/rd_bin_cntr.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/updn_cntr.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/rd_status_flags_as.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/rd_status_flags_ss.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/common/rd_pe_as.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/common/rd_pe_ss.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/rd_handshaking_flags.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/rd_dc_as.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/rd_dc_fwft_ext_as.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/dc_ss.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/dc_ss_fwft.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/rd_fwft.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/rd_logic.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/rd_logic_pkt_fifo.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/reset_blk_ramfifo.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/clk_x_pntrs.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/wr_status_flags_as.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/wr_status_flags_ss.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/common/wr_pf_as.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/common/wr_pf_ss.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/wr_handshaking_flags.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/wr_dc_as.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/wr_dc_fwft_ext_as.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/wr_logic.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/wr_logic_pkt_fifo.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/wr_status_flags_sshft.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/rd_status_flags_sshft.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/wr_pf_sshft.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/rd_pe_sshft.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/logic_sshft.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/async_fifo.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/fifo_generator_ramfifo.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/builtin/fifo_generator_v9_2_comps_builtin.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/builtin/delay.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/builtin/clk_x_pntrs_builtin.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/builtin/bin_cntr.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/builtin/logic_builtin.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/builtin/reset_builtin.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/builtin/builtin_prim.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/builtin/builtin_extdepth.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/builtin/builtin_top.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/builtin/builtin_prim_v6.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/builtin/builtin_extdepth_v6.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/builtin/builtin_extdepth_low_latency.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/builtin/builtin_top_v6.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/builtin/fifo_generator_v9_2_builtin.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/fifo16_patch/rgtw.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/fifo16_patch/wgtr.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/fifo16_patch/input_block_fifo16_patch.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/fifo16_patch/output_block_fifo16_patch.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/fifo16_patch/fifo16_patch_top.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/fifo16_patch/fifo_generator_v9_2_fifo16_patch.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/fifo_generator_top.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/ramfifo/axi_reg_slice.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/fifo_generator_v9_2_xst.vhd"
fifo_generator_v9_2 "./fifo_generator_v9_2/fifo_generator_v9_2.vhd"
work "char_fifo.vhd"
nosort


Starting synthesis...

INFO: [Common 17-78] Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
INFO: [Common 17-78] Attempting to get a license: Rodin_Synthesis
INFO: [Common 17-290] Got license for Rodin_Synthesis
INFO: [Common 17-291] Device 'xc7k70t' license available: Synthesis
Using Coregen IP in: C:/XILINX~2.0/14.2/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip
starting synthesize : Time (s): elapsed = 00:00:22 . Memory (MB): peak = 148.281 ; gain = 74.738
INFO: [Synth 8-638] synthesizing module 'char_fifo' [c:/training/des_7/labs/clocking/kintex7/vhdl/wave_gen.srcs/sources_1/ip/char_fifo/tmp/_cg/_dbg/char_fifo.vhd:75]

INFO: [Synth 8-116] binding instance 'U0' of component 'fifo_generator_v9_2' to module 'fifo_generator_v9_2__xilinx' [c:/training/des_7/labs/clocking/kintex7/vhdl/wave_gen.srcs/sources_1/ip/char_fifo/tmp/_cg/_dbg/char_fifo.vhd:293]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v9_2' [c:/xilinx~2.0/14.2/ise_ds/ise/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_2/fifo_generator_v9_2.vhd:607]

INFO: [Synth 8-638] synthesizing module 'fifo_generator_v9_2_xst' [c:/xilinx~2.0/14.2/ise_ds/ise/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_2/fifo_generator_v9_2_xst.vhd:626]

INFO: [Synth 8-638] synthesizing module 'fifo_generator_v9_2_fifo_generator_top' [c:/xilinx~2.0/14.2/ise_ds/ise/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_2/fifo_generator_top.vhd:218]

INFO: [Synth 8-638] synthesizing module 'fifo_generator_v9_2_builtin' [c:/xilinx~2.0/14.2/ise_ds/ise/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_2/builtin/fifo_generator_v9_2_builtin.vhd:200]

INFO: [Synth 8-63] RTL assertion: " DEPTH = 2048 WIDTH = 9 DEEP = 1 WIDE = 1" [c:/xilinx~2.0/14.2/ise_ds/ise/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_2/builtin/fifo_generator_v9_2_builtin.vhd:329]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v9_2_input_blk' [c:/xilinx~2.0/14.2/ise_ds/ise/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_2/common/input_blk.vhd:227]

INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v9_2_input_blk' (1#136) [c:/xilinx~2.0/14.2/ise_ds/ise/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_2/common/input_blk.vhd:227]

INFO: [Synth 8-638] synthesizing module 'fifo_generator_v9_2_reset_builtin' [c:/xilinx~2.0/14.2/ise_ds/ise/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_2/builtin/reset_builtin.vhd:103]

INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v9_2_reset_builtin' (2#136) [c:/xilinx~2.0/14.2/ise_ds/ise/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_2/builtin/reset_builtin.vhd:103]

INFO: [Synth 8-638] synthesizing module 'fifo_generator_v9_2_builtin_top_v6' [c:/xilinx~2.0/14.2/ise_ds/ise/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_2/builtin/builtin_top_v6.vhd:192]

INFO: [Synth 8-638] synthesizing module 'fifo_generator_v9_2_builtin_extdepth_v6' [c:/xilinx~2.0/14.2/ise_ds/ise/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_2/builtin/builtin_extdepth_v6.vhd:167]

INFO: [Synth 8-328] inferring memory (222x1 bits) for variable 'e_q' [c:/xilinx~2.0/14.2/ise_ds/ise/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_2/builtin/builtin_extdepth_v6.vhd:287]
INFO: [Synth 8-63] RTL assertion: "Actual FIFO Depth = 2049" [c:/xilinx~2.0/14.2/ise_ds/ise/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_2/builtin/builtin_extdepth_v6.vhd:353]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v9_2_builtin_prim_v6' [c:/xilinx~2.0/14.2/ise_ds/ise/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_2/builtin/builtin_prim_v6.vhd:139]

INFO: [Synth 8-113] binding component instance 'sngfifo18e1' to cell 'FIFO18E1' [c:/xilinx~2.0/14.2/ise_ds/ise/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_2/builtin/builtin_prim_v6.vhd:372]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v9_2_builtin_prim_v6' (3#136) [c:/xilinx~2.0/14.2/ise_ds/ise/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_2/builtin/builtin_prim_v6.vhd:139]

INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v9_2_builtin_extdepth_v6' (4#136) [c:/xilinx~2.0/14.2/ise_ds/ise/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_2/builtin/builtin_extdepth_v6.vhd:167]

INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v9_2_builtin_top_v6' (5#136) [c:/xilinx~2.0/14.2/ise_ds/ise/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_2/builtin/builtin_top_v6.vhd:192]

INFO: [Synth 8-638] synthesizing module 'fifo_generator_v9_2_output_blk' [c:/xilinx~2.0/14.2/ise_ds/ise/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_2/common/output_blk.vhd:217]

INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v9_2_output_blk' (6#136) [c:/xilinx~2.0/14.2/ise_ds/ise/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_2/common/output_blk.vhd:217]

INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v9_2_builtin' (7#136) [c:/xilinx~2.0/14.2/ise_ds/ise/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_2/builtin/fifo_generator_v9_2_builtin.vhd:200]

INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v9_2_fifo_generator_top' (8#136) [c:/xilinx~2.0/14.2/ise_ds/ise/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_2/fifo_generator_top.vhd:218]

INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v9_2_xst' (9#136) [c:/xilinx~2.0/14.2/ise_ds/ise/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_2/fifo_generator_v9_2_xst.vhd:626]

INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v9_2' (10#136) [c:/xilinx~2.0/14.2/ise_ds/ise/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v9_2/fifo_generator_v9_2.vhd:607]

INFO: [Synth 8-256] done synthesizing module 'char_fifo' (11#136) [c:/training/des_7/labs/clocking/kintex7/vhdl/wave_gen.srcs/sources_1/ip/char_fifo/tmp/_cg/_dbg/char_fifo.vhd:75]

finished synthesize : Time (s): elapsed = 00:00:54 . Memory (MB): peak = 414.340 ; gain = 340.797
Report RTL Partitions: 
-----+-------------+-----------+---------
     |RTL Partition|Replication|Instances
-----+-------------+-----------+---------
-----+-------------+-----------+---------

---------------------------------------------------------------------------------
Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg484-2
Loading clock regions from C:/XILINX~2.0/14.2/ISE_DS/PlanAhead/data\parts/xilinx/kintex7/kintex7/xc7k70t/ClockRegion.xml
Loading clock buffers from C:/XILINX~2.0/14.2/ISE_DS/PlanAhead/data\parts/xilinx/kintex7/kintex7/xc7k70t/ClockBuffers.xml
Loading clock placement rules from C:/XILINX~2.0/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/XILINX~2.0/14.2/ISE_DS/PlanAhead/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/XILINX~2.0/14.2/ISE_DS/PlanAhead/data\parts/xilinx/kintex7/kintex7/xc7k70t/fbg484/Package.xml
Loading io standards from C:/XILINX~2.0/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/XILINX~2.0/14.2/ISE_DS/PlanAhead/data\parts/xilinx/kintex7/ConfigModes.xml
Loading list of drcs for the architecture : C:/XILINX~2.0/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/kintex7/drc.xml
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB8 0 RAMB16 0 RAMB18 80 RAMB36 40
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): elapsed = 00:01:22 . Memory (MB): peak = 452.715 ; gain = 379.172
---------------------------------------------------------------------------------

No constraint files found.

---------------------------------------------------------------------------------
RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rsync.ric.wr_rst_reg_reg ) is unused and will be removed from module reg__3.
INFO: [Synth 8-3332] Sequential element (\U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rsync.ric.power_on_wr_rst_reg[5] ) is unused and will be removed from module reg__4.
INFO: [Synth 8-3332] Sequential element (\U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rsync.ric.power_on_wr_rst_reg[4] ) is unused and will be removed from module reg__4.
INFO: [Synth 8-3332] Sequential element (\U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rsync.ric.power_on_wr_rst_reg[3] ) is unused and will be removed from module reg__4.
INFO: [Synth 8-3332] Sequential element (\U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rsync.ric.power_on_wr_rst_reg[2] ) is unused and will be removed from module reg__4.
INFO: [Synth 8-3332] Sequential element (\U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rsync.ric.power_on_wr_rst_reg[1] ) is unused and will be removed from module reg__4.
INFO: [Synth 8-3332] Sequential element (\U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rsync.ric.power_on_wr_rst_reg[0] ) is unused and will be removed from module reg__4.
INFO: [Synth 8-3332] Sequential element (\U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rsync.ric.wr_rst_fb_reg[4] ) is unused and will be removed from module reg__5.
INFO: [Synth 8-3332] Sequential element (\U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rsync.ric.wr_rst_fb_reg[3] ) is unused and will be removed from module reg__5.
INFO: [Synth 8-3332] Sequential element (\U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rsync.ric.wr_rst_fb_reg[2] ) is unused and will be removed from module reg__5.
INFO: [Synth 8-3332] Sequential element (\U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rsync.ric.wr_rst_fb_reg[1] ) is unused and will be removed from module reg__5.
INFO: [Synth 8-3332] Sequential element (\U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rsync.ric.wr_rst_fb_reg[0] ) is unused and will be removed from module reg__5.
INFO: [Synth 8-3332] Sequential element (\U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/govw.govw1.OVERFLOW_reg ) is unused and will be removed from module reg__6.
INFO: [Synth 8-3332] Sequential element (\U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gunf.gunf1.guna.UNDERFLOW_reg ) is unused and will be removed from module reg__7.
INFO: [Synth 8-3332] Sequential element (\U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gwakn.WR_ACK_reg ) is unused and will be removed from module reg__8.
-------> Message [OPT-118] suppressed 5 times
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): elapsed = 00:01:22 . Memory (MB): peak = 453.090 ; gain = 379.547
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
No constraint files found.
info: Area reduced by  6.7
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): elapsed = 00:01:22 . Memory (MB): peak = 472.094 ; gain = 398.551
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): elapsed = 00:01:22 . Memory (MB): peak = 472.094 ; gain = 398.551
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rsync.ric.power_on_rd_rst_reg[5] ) is unused and will be removed from module char_fifo.
INFO: [Synth 8-3332] Sequential element (\U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rsync.ric.power_on_rd_rst_reg[4] ) is unused and will be removed from module char_fifo.
INFO: [Synth 8-3332] Sequential element (\U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rsync.ric.power_on_rd_rst_reg[3] ) is unused and will be removed from module char_fifo.
INFO: [Synth 8-3332] Sequential element (\U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rsync.ric.power_on_rd_rst_reg[2] ) is unused and will be removed from module char_fifo.
INFO: [Synth 8-3332] Sequential element (\U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rsync.ric.power_on_rd_rst_reg[1] ) is unused and will be removed from module char_fifo.
INFO: [Synth 8-3332] Sequential element (\U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rsync.ric.power_on_rd_rst_reg[0] ) is unused and will be removed from module char_fifo.
INFO: [Synth 8-3332] Sequential element (\U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rsync.ric.rd_rst_fb_reg[4] ) is unused and will be removed from module char_fifo.
INFO: [Synth 8-3332] Sequential element (\U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rsync.ric.rd_rst_fb_reg[3] ) is unused and will be removed from module char_fifo.
INFO: [Synth 8-3332] Sequential element (\U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rsync.ric.rd_rst_fb_reg[2] ) is unused and will be removed from module char_fifo.
INFO: [Synth 8-3332] Sequential element (\U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rsync.ric.rd_rst_fb_reg[1] ) is unused and will be removed from module char_fifo.
INFO: [Synth 8-3332] Sequential element (\U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rsync.ric.rd_rst_fb_reg[0] ) is unused and will be removed from module char_fifo.
-------> Message [OPT-118] suppressed 1 times
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): elapsed = 00:01:22 . Memory (MB): peak = 472.129 ; gain = 398.586
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): elapsed = 00:01:24 . Memory (MB): peak = 472.129 ; gain = 398.586
---------------------------------------------------------------------------------

Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------

---------------------------------------------------------------------------------
Rebuilding User Hierarchy
---------------------------------------------------------------------------------
Rebuild netlist hierarchy Time (s): elapsed = 00:00:00 . Memory (MB): peak = 472.129 ; gain = 0.000

---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Writing Synthesis Report
---------------------------------------------------------------------------------
Report BlackBoxes: 
-----+-------------+---------
     |BlackBox name|Instances
-----+-------------+---------
-----+-------------+---------
Report Cell Usage: 
-----+--------+-----
     |Cell    |Count
-----+--------+-----
1    |FIFO18E1|    1
2    |LUT2    |    2
3    |SRLC16E |    2
4    |FD      |    2
5    |FDPE    |    1
-----+--------+-----
Report Instance Areas: 
-----+------------------------------------------+---------------------------------------+-----
     |Instance                                  |Module                                 |Cells
-----+------------------------------------------+---------------------------------------+-----
1    |top                                       |                                       |    8
2    |  U0                                      |fifo_generator_v9_2                    |    8
3    |    xst_fifo_generator                    |fifo_generator_v9_2_xst                |    8
4    |      \gconvfifo.rf                       |fifo_generator_v9_2_fifo_generator_top |    8
5    |        \gbiv5.bi                         |fifo_generator_v9_2_builtin            |    8
6    |          rstbt                           |fifo_generator_v9_2_reset_builtin      |    6
7    |          \v6_fifo.fblk                   |fifo_generator_v9_2_builtin_top_v6     |    2
8    |            \gextw[1].gnll_fifo.inst_extd |fifo_generator_v9_2_builtin_extdepth_v6|    2
9    |              \gonep.inst_prim            |fifo_generator_v9_2_builtin_prim_v6    |    2
-----+------------------------------------------+---------------------------------------+-----
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): elapsed = 00:01:24 . Memory (MB): peak = 472.129 ; gain = 398.586
---------------------------------------------------------------------------------

Synthesis Optimization Complete: Time (s): elapsed = 00:01:21 . Memory (MB): peak = 472.129 ; gain = 357.488
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  FD => FDCE: 2 instances
  SRLC16E => SRL16E: 2 instances

Phase 0 | Netlist Checksum: 988590cf
INFO: [Common 17-83] Releasing license: Rodin_Synthesis
synth_design: Time (s): elapsed = 00:01:25 . Memory (MB): peak = 595.672 ; gain = 481.070
C:/training/des_7/labs/clocking/kintex7/vhdl/wave_gen.srcs/sources_1/ip/char_fifo/tmp/_cg/_dbg/char_fifo.edf
INFO: [Common 17-206] Exiting Vivado...
