{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 24 12:15:02 2011 " "Info: Processing started: Thu Mar 24 12:15:02 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab8 -c lab8 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab8 -c lab8 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[1\] " "Info: Assuming node \"KEY\[1\]\" is an undefined clock" {  } { { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 3 -1 0 } } { "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "KEY\[1\] " "Info: No valid register-to-register data paths exist for clock \"KEY\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "regi:regiB\|Q\[0\] KEY\[0\] KEY\[1\] 6.446 ns register " "Info: tsu for register \"regi:regiB\|Q\[0\]\" (data pin = \"KEY\[0\]\", clock pin = \"KEY\[1\]\") is 6.446 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.073 ns + Longest pin register " "Info: + Longest pin to register delay is 9.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 34 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 34; PIN Node = 'KEY\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.427 ns) + CELL(0.150 ns) 7.439 ns regi:regiA\|always0~0 2 COMB LCCOMB_X32_Y14_N20 16 " "Info: 2: + IC(6.427 ns) + CELL(0.150 ns) = 7.439 ns; Loc. = LCCOMB_X32_Y14_N20; Fanout = 16; COMB Node = 'regi:regiA\|always0~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.577 ns" { KEY[0] regi:regiA|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.660 ns) 9.073 ns regi:regiB\|Q\[0\] 3 REG LCFF_X35_Y15_N9 16 " "Info: 3: + IC(0.974 ns) + CELL(0.660 ns) = 9.073 ns; Loc. = LCFF_X35_Y15_N9; Fanout = 16; REG Node = 'regi:regiB\|Q\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { regi:regiA|always0~0 regi:regiB|Q[0] } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 18.43 % ) " "Info: Total cell delay = 1.672 ns ( 18.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.401 ns ( 81.57 % ) " "Info: Total interconnect delay = 7.401 ns ( 81.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.073 ns" { KEY[0] regi:regiA|always0~0 regi:regiB|Q[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "9.073 ns" { KEY[0] {} KEY[0]~combout {} regi:regiA|always0~0 {} regi:regiB|Q[0] {} } { 0.000ns 0.000ns 6.427ns 0.974ns } { 0.000ns 0.862ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 86 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 2.591 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[1\]\" to destination register is 2.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.591 ns regi:regiB\|Q\[0\] 4 REG LCFF_X35_Y15_N9 16 " "Info: 4: + IC(1.016 ns) + CELL(0.537 ns) = 2.591 ns; Loc. = LCFF_X35_Y15_N9; Fanout = 16; REG Node = 'regi:regiB\|Q\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { KEY[1]~clkctrl regi:regiB|Q[0] } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.20 % ) " "Info: Total cell delay = 1.534 ns ( 59.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.057 ns ( 40.80 % ) " "Info: Total interconnect delay = 1.057 ns ( 40.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.591 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regi:regiB|Q[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.591 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} regi:regiB|Q[0] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.016ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.073 ns" { KEY[0] regi:regiA|always0~0 regi:regiB|Q[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "9.073 ns" { KEY[0] {} KEY[0]~combout {} regi:regiA|always0~0 {} regi:regiB|Q[0] {} } { 0.000ns 0.000ns 6.427ns 0.974ns } { 0.000ns 0.862ns 0.150ns 0.660ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.591 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regi:regiB|Q[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.591 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} regi:regiB|Q[0] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.016ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[1\] HEX1\[1\] regi:regiA\|Q\[0\] 21.319 ns register " "Info: tco from clock \"KEY\[1\]\" to destination pin \"HEX1\[1\]\" through register \"regi:regiA\|Q\[0\]\" is 21.319 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] source 2.585 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[1\]\" to source register is 2.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.585 ns regi:regiA\|Q\[0\] 4 REG LCFF_X34_Y14_N1 15 " "Info: 4: + IC(1.010 ns) + CELL(0.537 ns) = 2.585 ns; Loc. = LCFF_X34_Y14_N1; Fanout = 15; REG Node = 'regi:regiA\|Q\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { KEY[1]~clkctrl regi:regiA|Q[0] } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.34 % ) " "Info: Total cell delay = 1.534 ns ( 59.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.051 ns ( 40.66 % ) " "Info: Total interconnect delay = 1.051 ns ( 40.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regi:regiA|Q[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.585 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} regi:regiA|Q[0] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.010ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 86 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.484 ns + Longest register pin " "Info: + Longest register to pin delay is 18.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regi:regiA\|Q\[0\] 1 REG LCFF_X34_Y14_N1 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y14_N1; Fanout = 15; REG Node = 'regi:regiA\|Q\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regi:regiA|Q[0] } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.410 ns) 1.465 ns mult8:multab\|full_adder:fa00\|Add0~1 2 COMB LCCOMB_X35_Y15_N20 4 " "Info: 2: + IC(1.055 ns) + CELL(0.410 ns) = 1.465 ns; Loc. = LCCOMB_X35_Y15_N20; Fanout = 4; COMB Node = 'mult8:multab\|full_adder:fa00\|Add0~1'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { regi:regiA|Q[0] mult8:multab|full_adder:fa00|Add0~1 } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.415 ns) 2.341 ns mult8:multab\|full_adder:fa02\|Add1~0 3 COMB LCCOMB_X35_Y15_N16 1 " "Info: 3: + IC(0.461 ns) + CELL(0.415 ns) = 2.341 ns; Loc. = LCCOMB_X35_Y15_N16; Fanout = 1; COMB Node = 'mult8:multab\|full_adder:fa02\|Add1~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { mult8:multab|full_adder:fa00|Add0~1 mult8:multab|full_adder:fa02|Add1~0 } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.438 ns) 3.079 ns mult8:multab\|full_adder:fa02\|Add1~2 4 COMB LCCOMB_X35_Y15_N18 3 " "Info: 4: + IC(0.300 ns) + CELL(0.438 ns) = 3.079 ns; Loc. = LCCOMB_X35_Y15_N18; Fanout = 3; COMB Node = 'mult8:multab\|full_adder:fa02\|Add1~2'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { mult8:multab|full_adder:fa02|Add1~0 mult8:multab|full_adder:fa02|Add1~2 } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.275 ns) 4.320 ns mult8:multab\|full_adder:fa11\|Add1~0 5 COMB LCCOMB_X33_Y14_N16 2 " "Info: 5: + IC(0.966 ns) + CELL(0.275 ns) = 4.320 ns; Loc. = LCCOMB_X33_Y14_N16; Fanout = 2; COMB Node = 'mult8:multab\|full_adder:fa11\|Add1~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { mult8:multab|full_adder:fa02|Add1~2 mult8:multab|full_adder:fa11|Add1~0 } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.150 ns) 5.208 ns mult8:multab\|full_adder:fa12\|Add1~0 6 COMB LCCOMB_X34_Y15_N2 3 " "Info: 6: + IC(0.738 ns) + CELL(0.150 ns) = 5.208 ns; Loc. = LCCOMB_X34_Y15_N2; Fanout = 3; COMB Node = 'mult8:multab\|full_adder:fa12\|Add1~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { mult8:multab|full_adder:fa11|Add1~0 mult8:multab|full_adder:fa12|Add1~0 } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 5.893 ns mult8:multab\|full_adder:fa21\|Add1~0 7 COMB LCCOMB_X34_Y15_N6 3 " "Info: 7: + IC(0.265 ns) + CELL(0.420 ns) = 5.893 ns; Loc. = LCCOMB_X34_Y15_N6; Fanout = 3; COMB Node = 'mult8:multab\|full_adder:fa21\|Add1~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { mult8:multab|full_adder:fa12|Add1~0 mult8:multab|full_adder:fa21|Add1~0 } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.438 ns) 6.612 ns mult8:multab\|full_adder:fa31\|Add1~0 8 COMB LCCOMB_X34_Y15_N18 3 " "Info: 8: + IC(0.281 ns) + CELL(0.438 ns) = 6.612 ns; Loc. = LCCOMB_X34_Y15_N18; Fanout = 3; COMB Node = 'mult8:multab\|full_adder:fa31\|Add1~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.719 ns" { mult8:multab|full_adder:fa21|Add1~0 mult8:multab|full_adder:fa31|Add1~0 } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.285 ns) + CELL(0.419 ns) 8.316 ns mult8:multab\|full_adder:fa40\|Add0~0 9 COMB LCCOMB_X38_Y14_N26 2 " "Info: 9: + IC(1.285 ns) + CELL(0.419 ns) = 8.316 ns; Loc. = LCCOMB_X38_Y14_N26; Fanout = 2; COMB Node = 'mult8:multab\|full_adder:fa40\|Add0~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { mult8:multab|full_adder:fa31|Add1~0 mult8:multab|full_adder:fa40|Add0~0 } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.438 ns) 9.961 ns mult8:multab\|full_adder:fa60\|Add0~12 10 COMB LCCOMB_X33_Y15_N30 1 " "Info: 10: + IC(1.207 ns) + CELL(0.438 ns) = 9.961 ns; Loc. = LCCOMB_X33_Y15_N30; Fanout = 1; COMB Node = 'mult8:multab\|full_adder:fa60\|Add0~12'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { mult8:multab|full_adder:fa40|Add0~0 mult8:multab|full_adder:fa60|Add0~12 } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.150 ns) 10.529 ns mult8:multab\|full_adder:fa60\|Add0~11 11 COMB LCCOMB_X32_Y15_N16 2 " "Info: 11: + IC(0.418 ns) + CELL(0.150 ns) = 10.529 ns; Loc. = LCCOMB_X32_Y15_N16; Fanout = 2; COMB Node = 'mult8:multab\|full_adder:fa60\|Add0~11'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { mult8:multab|full_adder:fa60|Add0~12 mult8:multab|full_adder:fa60|Add0~11 } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.275 ns) 11.741 ns addme:addi\|full_adder:fa7\|Add1~0 12 COMB LCCOMB_X38_Y14_N18 8 " "Info: 12: + IC(0.937 ns) + CELL(0.275 ns) = 11.741 ns; Loc. = LCCOMB_X38_Y14_N18; Fanout = 8; COMB Node = 'addme:addi\|full_adder:fa7\|Add1~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { mult8:multab|full_adder:fa60|Add0~11 addme:addi|full_adder:fa7|Add1~0 } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.991 ns) + CELL(0.275 ns) 15.007 ns char_7seg:h1\|WideOr5~0 13 COMB LCCOMB_X64_Y4_N26 1 " "Info: 13: + IC(2.991 ns) + CELL(0.275 ns) = 15.007 ns; Loc. = LCCOMB_X64_Y4_N26; Fanout = 1; COMB Node = 'char_7seg:h1\|WideOr5~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.266 ns" { addme:addi|full_adder:fa7|Add1~0 char_7seg:h1|WideOr5~0 } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(2.789 ns) 18.484 ns HEX1\[1\] 14 PIN PIN_V21 0 " "Info: 14: + IC(0.688 ns) + CELL(2.789 ns) = 18.484 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'HEX1\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.477 ns" { char_7seg:h1|WideOr5~0 HEX1[1] } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.892 ns ( 37.29 % ) " "Info: Total cell delay = 6.892 ns ( 37.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.592 ns ( 62.71 % ) " "Info: Total interconnect delay = 11.592 ns ( 62.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "18.484 ns" { regi:regiA|Q[0] mult8:multab|full_adder:fa00|Add0~1 mult8:multab|full_adder:fa02|Add1~0 mult8:multab|full_adder:fa02|Add1~2 mult8:multab|full_adder:fa11|Add1~0 mult8:multab|full_adder:fa12|Add1~0 mult8:multab|full_adder:fa21|Add1~0 mult8:multab|full_adder:fa31|Add1~0 mult8:multab|full_adder:fa40|Add0~0 mult8:multab|full_adder:fa60|Add0~12 mult8:multab|full_adder:fa60|Add0~11 addme:addi|full_adder:fa7|Add1~0 char_7seg:h1|WideOr5~0 HEX1[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "18.484 ns" { regi:regiA|Q[0] {} mult8:multab|full_adder:fa00|Add0~1 {} mult8:multab|full_adder:fa02|Add1~0 {} mult8:multab|full_adder:fa02|Add1~2 {} mult8:multab|full_adder:fa11|Add1~0 {} mult8:multab|full_adder:fa12|Add1~0 {} mult8:multab|full_adder:fa21|Add1~0 {} mult8:multab|full_adder:fa31|Add1~0 {} mult8:multab|full_adder:fa40|Add0~0 {} mult8:multab|full_adder:fa60|Add0~12 {} mult8:multab|full_adder:fa60|Add0~11 {} addme:addi|full_adder:fa7|Add1~0 {} char_7seg:h1|WideOr5~0 {} HEX1[1] {} } { 0.000ns 1.055ns 0.461ns 0.300ns 0.966ns 0.738ns 0.265ns 0.281ns 1.285ns 1.207ns 0.418ns 0.937ns 2.991ns 0.688ns } { 0.000ns 0.410ns 0.415ns 0.438ns 0.275ns 0.150ns 0.420ns 0.438ns 0.419ns 0.438ns 0.150ns 0.275ns 0.275ns 2.789ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regi:regiA|Q[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.585 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} regi:regiA|Q[0] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.010ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "18.484 ns" { regi:regiA|Q[0] mult8:multab|full_adder:fa00|Add0~1 mult8:multab|full_adder:fa02|Add1~0 mult8:multab|full_adder:fa02|Add1~2 mult8:multab|full_adder:fa11|Add1~0 mult8:multab|full_adder:fa12|Add1~0 mult8:multab|full_adder:fa21|Add1~0 mult8:multab|full_adder:fa31|Add1~0 mult8:multab|full_adder:fa40|Add0~0 mult8:multab|full_adder:fa60|Add0~12 mult8:multab|full_adder:fa60|Add0~11 addme:addi|full_adder:fa7|Add1~0 char_7seg:h1|WideOr5~0 HEX1[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "18.484 ns" { regi:regiA|Q[0] {} mult8:multab|full_adder:fa00|Add0~1 {} mult8:multab|full_adder:fa02|Add1~0 {} mult8:multab|full_adder:fa02|Add1~2 {} mult8:multab|full_adder:fa11|Add1~0 {} mult8:multab|full_adder:fa12|Add1~0 {} mult8:multab|full_adder:fa21|Add1~0 {} mult8:multab|full_adder:fa31|Add1~0 {} mult8:multab|full_adder:fa40|Add0~0 {} mult8:multab|full_adder:fa60|Add0~12 {} mult8:multab|full_adder:fa60|Add0~11 {} addme:addi|full_adder:fa7|Add1~0 {} char_7seg:h1|WideOr5~0 {} HEX1[1] {} } { 0.000ns 1.055ns 0.461ns 0.300ns 0.966ns 0.738ns 0.265ns 0.281ns 1.285ns 1.207ns 0.418ns 0.937ns 2.991ns 0.688ns } { 0.000ns 0.410ns 0.415ns 0.438ns 0.275ns 0.150ns 0.420ns 0.438ns 0.419ns 0.438ns 0.150ns 0.275ns 0.275ns 2.789ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[16\] HEX7\[3\] 13.983 ns Longest " "Info: Longest tpd from source pin \"SW\[16\]\" to destination pin \"HEX7\[3\]\" is 13.983 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[16\] 1 PIN PIN_V1 18 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 18; PIN Node = 'SW\[16\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.214 ns) + CELL(0.419 ns) 7.485 ns tmp0\[6\]~6 2 COMB LCCOMB_X29_Y17_N12 7 " "Info: 2: + IC(6.214 ns) + CELL(0.419 ns) = 7.485 ns; Loc. = LCCOMB_X29_Y17_N12; Fanout = 7; COMB Node = 'tmp0\[6\]~6'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.633 ns" { SW[16] tmp0[6]~6 } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.438 ns) 8.227 ns char_7seg:h7\|WideOr3~0 3 COMB LCCOMB_X29_Y17_N6 1 " "Info: 3: + IC(0.304 ns) + CELL(0.438 ns) = 8.227 ns; Loc. = LCCOMB_X29_Y17_N6; Fanout = 1; COMB Node = 'char_7seg:h7\|WideOr3~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { tmp0[6]~6 char_7seg:h7|WideOr3~0 } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.134 ns) + CELL(2.622 ns) 13.983 ns HEX7\[3\] 4 PIN PIN_L6 0 " "Info: 4: + IC(3.134 ns) + CELL(2.622 ns) = 13.983 ns; Loc. = PIN_L6; Fanout = 0; PIN Node = 'HEX7\[3\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.756 ns" { char_7seg:h7|WideOr3~0 HEX7[3] } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.331 ns ( 30.97 % ) " "Info: Total cell delay = 4.331 ns ( 30.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.652 ns ( 69.03 % ) " "Info: Total interconnect delay = 9.652 ns ( 69.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "13.983 ns" { SW[16] tmp0[6]~6 char_7seg:h7|WideOr3~0 HEX7[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "13.983 ns" { SW[16] {} SW[16]~combout {} tmp0[6]~6 {} char_7seg:h7|WideOr3~0 {} HEX7[3] {} } { 0.000ns 0.000ns 6.214ns 0.304ns 3.134ns } { 0.000ns 0.852ns 0.419ns 0.438ns 2.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "regi:regiD\|Q\[5\] SW\[5\] KEY\[1\] 0.433 ns register " "Info: th for register \"regi:regiD\|Q\[5\]\" (data pin = \"SW\[5\]\", clock pin = \"KEY\[1\]\") is 0.433 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 2.594 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[1\]\" to destination register is 2.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.594 ns regi:regiD\|Q\[5\] 4 REG LCFF_X38_Y14_N11 5 " "Info: 4: + IC(1.019 ns) + CELL(0.537 ns) = 2.594 ns; Loc. = LCFF_X38_Y14_N11; Fanout = 5; REG Node = 'regi:regiD\|Q\[5\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { KEY[1]~clkctrl regi:regiD|Q[5] } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.14 % ) " "Info: Total cell delay = 1.534 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.060 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.060 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.594 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regi:regiD|Q[5] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.594 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} regi:regiD|Q[5] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.019ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 86 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.427 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns SW\[5\] 1 PIN PIN_AD13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 2; PIN Node = 'SW\[5\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.366 ns) 2.427 ns regi:regiD\|Q\[5\] 2 REG LCFF_X38_Y14_N11 5 " "Info: 2: + IC(1.072 ns) + CELL(0.366 ns) = 2.427 ns; Loc. = LCFF_X38_Y14_N11; Fanout = 5; REG Node = 'regi:regiD\|Q\[5\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.438 ns" { SW[5] regi:regiD|Q[5] } "NODE_NAME" } } { "lab8.v" "" { Text "H:/eeLab2/lab6/lab8/lab8.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.355 ns ( 55.83 % ) " "Info: Total cell delay = 1.355 ns ( 55.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.072 ns ( 44.17 % ) " "Info: Total interconnect delay = 1.072 ns ( 44.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { SW[5] regi:regiD|Q[5] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.427 ns" { SW[5] {} SW[5]~combout {} regi:regiD|Q[5] {} } { 0.000ns 0.000ns 1.072ns } { 0.000ns 0.989ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.594 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regi:regiD|Q[5] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.594 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} regi:regiD|Q[5] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.019ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { SW[5] regi:regiD|Q[5] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.427 ns" { SW[5] {} SW[5]~combout {} regi:regiD|Q[5] {} } { 0.000ns 0.000ns 1.072ns } { 0.000ns 0.989ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "137 " "Info: Peak virtual memory: 137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 24 12:15:03 2011 " "Info: Processing ended: Thu Mar 24 12:15:03 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
