#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fd5acd13f30 .scope module, "adjustWater_testbench" "adjustWater_testbench" 2 2;
 .timescale 0 0;
P_0x7fd5acd0bd00 .param/l "CLOCK_PERIOD" 0 2 11, +C4<00000000000000000000000000001010>;
v0x7fd5acd29b00_0 .var "arrOutsideLvl", 3 0;
v0x7fd5acd29bc0_0 .var "clk", 0 0;
v0x7fd5acd29c50_0 .var "deptOutsideLvl", 3 0;
v0x7fd5acd29d00_0 .net "diffOkArr", 0 0, L_0x7fd5acd2a390;  1 drivers
v0x7fd5acd29dd0_0 .net "diffOkDept", 0 0, L_0x7fd5acd2a530;  1 drivers
v0x7fd5acd29ee0_0 .var "down", 0 0;
v0x7fd5acd29f70_0 .net "insideLvl", 3 0, v0x7fd5acd292e0_0;  1 drivers
v0x7fd5acd2a040_0 .var "reset", 0 0;
v0x7fd5acd2a110_0 .var "up", 0 0;
S_0x7fd5acd033e0 .scope module, "dut" "adjustWater" 2 8, 3 2 0, S_0x7fd5acd13f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "insideLvl"
    .port_info 1 /INPUT 1 "incr"
    .port_info 2 /INPUT 1 "decr"
    .port_info 3 /INPUT 4 "arrOutsideLvl"
    .port_info 4 /INPUT 4 "deptOutsideLvl"
    .port_info 5 /OUTPUT 1 "diffOkArr"
    .port_info 6 /OUTPUT 1 "diffOkDept"
    .port_info 7 /INPUT 1 "clk"
    .port_info 8 /INPUT 1 "reset"
v0x7fd5acd29400_0 .net "arrOutsideLvl", 3 0, v0x7fd5acd29b00_0;  1 drivers
v0x7fd5acd294c0_0 .net "clk", 0 0, v0x7fd5acd29bc0_0;  1 drivers
v0x7fd5acd29560_0 .net "decr", 0 0, v0x7fd5acd29ee0_0;  1 drivers
v0x7fd5acd29610_0 .net "deptOutsideLvl", 3 0, v0x7fd5acd29c50_0;  1 drivers
v0x7fd5acd296a0_0 .net "diffOkArr", 0 0, L_0x7fd5acd2a390;  alias, 1 drivers
v0x7fd5acd29770_0 .net "diffOkDept", 0 0, L_0x7fd5acd2a530;  alias, 1 drivers
v0x7fd5acd29820_0 .net "incr", 0 0, v0x7fd5acd2a110_0;  1 drivers
v0x7fd5acd298d0_0 .net "insideLvl", 3 0, v0x7fd5acd292e0_0;  alias, 1 drivers
v0x7fd5acd29980_0 .net "reset", 0 0, v0x7fd5acd2a040_0;  1 drivers
L_0x7fd5acd2a390 .cmp/eq 4, v0x7fd5acd29b00_0, v0x7fd5acd292e0_0;
L_0x7fd5acd2a530 .cmp/eq 4, v0x7fd5acd29c50_0, v0x7fd5acd292e0_0;
S_0x7fd5acd0a700 .scope module, "counter" "upDownCounter" 3 11, 4 1 0, S_0x7fd5acd033e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 1 "up"
    .port_info 2 /INPUT 1 "down"
    .port_info 3 /INPUT 1 "diffOkArriv"
    .port_info 4 /INPUT 1 "diffOkDept"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "reset"
L_0x7fd5acd2a220 .functor OR 1, v0x7fd5acd2a110_0, v0x7fd5acd29ee0_0, C4<0>, C4<0>;
L_0x7fd5acd2a290 .functor OR 1, L_0x7fd5acd2a530, L_0x7fd5acd2a390, C4<0>, C4<0>;
v0x7fd5acd178b0_0 .net "clk", 0 0, v0x7fd5acd29bc0_0;  alias, 1 drivers
v0x7fd5acd28ca0_0 .net "diffOkArriv", 0 0, L_0x7fd5acd2a390;  alias, 1 drivers
v0x7fd5acd28d40_0 .net "diffOkDept", 0 0, L_0x7fd5acd2a530;  alias, 1 drivers
v0x7fd5acd28dd0_0 .net "down", 0 0, v0x7fd5acd29ee0_0;  alias, 1 drivers
v0x7fd5acd28e70_0 .var "enable", 0 0;
v0x7fd5acd28f50_0 .net "out", 3 0, v0x7fd5acd292e0_0;  alias, 1 drivers
v0x7fd5acd29000_0 .net "reset", 0 0, v0x7fd5acd2a040_0;  alias, 1 drivers
v0x7fd5acd290a0_0 .net "start", 0 0, L_0x7fd5acd2a220;  1 drivers
v0x7fd5acd29140_0 .net "stop", 0 0, L_0x7fd5acd2a290;  1 drivers
v0x7fd5acd29250_0 .net "up", 0 0, v0x7fd5acd2a110_0;  alias, 1 drivers
v0x7fd5acd292e0_0 .var "val", 3 0;
E_0x7fd5acd14090 .event posedge, v0x7fd5acd178b0_0;
    .scope S_0x7fd5acd0a700;
T_0 ;
    %wait E_0x7fd5acd14090;
    %load/vec4 v0x7fd5acd29000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd5acd292e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5acd28e70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fd5acd28e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x7fd5acd290a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd5acd28e70_0, 0;
    %load/vec4 v0x7fd5acd29250_0;
    %load/vec4 v0x7fd5acd28dd0_0;
    %inv;
    %and;
    %load/vec4 v0x7fd5acd292e0_0;
    %cmpi/u 15, 0, 4;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %load/vec4 v0x7fd5acd292e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fd5acd292e0_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x7fd5acd28dd0_0;
    %load/vec4 v0x7fd5acd29250_0;
    %inv;
    %and;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x7fd5acd292e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v0x7fd5acd292e0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x7fd5acd292e0_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v0x7fd5acd292e0_0;
    %assign/vec4 v0x7fd5acd292e0_0, 0;
T_0.10 ;
T_0.8 ;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x7fd5acd292e0_0;
    %assign/vec4 v0x7fd5acd292e0_0, 0;
T_0.6 ;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x7fd5acd29140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5acd28e70_0, 0;
    %load/vec4 v0x7fd5acd292e0_0;
    %assign/vec4 v0x7fd5acd292e0_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0x7fd5acd29250_0;
    %load/vec4 v0x7fd5acd28dd0_0;
    %inv;
    %and;
    %load/vec4 v0x7fd5acd292e0_0;
    %cmpi/u 15, 0, 4;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %load/vec4 v0x7fd5acd292e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fd5acd292e0_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v0x7fd5acd28dd0_0;
    %load/vec4 v0x7fd5acd29250_0;
    %inv;
    %and;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x7fd5acd292e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %load/vec4 v0x7fd5acd292e0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x7fd5acd292e0_0, 0;
    %jmp T_0.16;
T_0.15 ;
    %load/vec4 v0x7fd5acd292e0_0;
    %assign/vec4 v0x7fd5acd292e0_0, 0;
T_0.16 ;
T_0.14 ;
T_0.12 ;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fd5acd13f30;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd5acd29bc0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7fd5acd13f30;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x7fd5acd29bc0_0;
    %inv;
    %store/vec4 v0x7fd5acd29bc0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fd5acd13f30;
T_3 ;
    %vpi_call 2 20 "$display", "1.arrOutsideLvl 2.deptOutsideLvl 3.up, 4.down 5.insideWaterLvl, 6.diffOkArr, 7.diffOkDept" {0 0 0};
    %vpi_call 2 21 "$monitor", "%b\011 %b\011  %b\011  %b\011 %b\011 %b\011 %b\011", v0x7fd5acd29b00_0, v0x7fd5acd29c50_0, v0x7fd5acd2a110_0, v0x7fd5acd29ee0_0, v0x7fd5acd29d00_0, v0x7fd5acd29dd0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd5acd2a040_0, 0;
    %wait E_0x7fd5acd14090;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5acd2a040_0, 0;
    %wait E_0x7fd5acd14090;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd5acd29b00_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7fd5acd29c50_0, 0;
    %wait E_0x7fd5acd14090;
    %wait E_0x7fd5acd14090;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd5acd2a110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5acd29ee0_0, 0;
    %wait E_0x7fd5acd14090;
    %wait E_0x7fd5acd14090;
    %wait E_0x7fd5acd14090;
    %wait E_0x7fd5acd14090;
    %wait E_0x7fd5acd14090;
    %wait E_0x7fd5acd14090;
    %wait E_0x7fd5acd14090;
    %wait E_0x7fd5acd14090;
    %wait E_0x7fd5acd14090;
    %wait E_0x7fd5acd14090;
    %wait E_0x7fd5acd14090;
    %wait E_0x7fd5acd14090;
    %wait E_0x7fd5acd14090;
    %wait E_0x7fd5acd14090;
    %wait E_0x7fd5acd14090;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5acd2a110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd5acd29ee0_0, 0;
    %wait E_0x7fd5acd14090;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fd5acd29b00_0, 0;
    %wait E_0x7fd5acd14090;
    %wait E_0x7fd5acd14090;
    %wait E_0x7fd5acd14090;
    %wait E_0x7fd5acd14090;
    %wait E_0x7fd5acd14090;
    %wait E_0x7fd5acd14090;
    %wait E_0x7fd5acd14090;
    %wait E_0x7fd5acd14090;
    %wait E_0x7fd5acd14090;
    %wait E_0x7fd5acd14090;
    %wait E_0x7fd5acd14090;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fd5acd13f30;
T_4 ;
    %vpi_call 2 63 "$dumpfile", "adjustWater_testbench.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "adjustWater_testbench.v";
    "./adjustWater.v";
    "./upDownCounter.v";
