Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc3s250e-5-vq100

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/one_bit_full_adder.vhd" in Library work.
Architecture behavioral of Entity one_bit_full_adder is up to date.
Compiling vhdl file "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/downcounter.vhd" in Library work.
Architecture behavioral of Entity downcounter is up to date.
Compiling vhdl file "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/four_bit_full_adder.vhd" in Library work.
Architecture behavioral of Entity four_bit_full_adder is up to date.
Compiling vhdl file "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/four_bit_nand.vhd" in Library work.
Architecture behavioral of Entity four_bit_nand is up to date.
Compiling vhdl file "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/Reg.vhd" in Library work.
Architecture behavioral of Entity reg is up to date.
Compiling vhdl file "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/alu_decode.vhd" in Library work.
Architecture behavioral of Entity alu_decode is up to date.
Compiling vhdl file "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/bitadder_1.vhd" in Library work.
Architecture behavioral of Entity bitadder_1 is up to date.
Compiling vhdl file "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/io_decode.vhd" in Library work.
Architecture behavioral of Entity io_decode is up to date.
Compiling vhdl file "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/io_mapping.vhd" in Library work.
Architecture behavioral of Entity io_mapping is up to date.
Compiling vhdl file "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/register16.vhd" in Library work.
Architecture behavioral of Entity register16 is up to date.
Compiling vhdl file "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/bitadder_16.vhd" in Library work.
Architecture behavioral of Entity bitadder_16 is up to date.
Compiling vhdl file "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/alu_complete.vhd" in Library work.
Architecture behavioral of Entity alu_complete is up to date.
Compiling vhdl file "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/control_unit_V2.vhd" in Library work.
Architecture behavioral of Entity control_unit_v2 is up to date.
Compiling vhdl file "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/register16_with_we.vhd" in Library work.
Architecture behavioral of Entity register16_with_we is up to date.
Compiling vhdl file "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/clock_divider_V2.vhd" in Library work.
Architecture behavioral of Entity clock_divider_v2 is up to date.
Compiling vhdl file "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/CPU-TopLevel.vhd" in Library work.
Entity <cpu> compiled.
Entity <cpu> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <CPU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <io_mapping> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <register16> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bitadder_16> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <alu_complete> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <control_unit_V2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <register16_with_we> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clock_divider_V2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <io_decode> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bitadder_1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <four_bit_full_adder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <four_bit_nand> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <alu_decode> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <downcounter> in library <work> (architecture <behavioral>) with generics.
	WIDTH = 15
	period = 38

Analyzing hierarchy for entity <downcounter> in library <work> (architecture <behavioral>) with generics.
	WIDTH = 4
	period = 9

Analyzing hierarchy for entity <one_bit_full_adder> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <CPU> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/CPU-TopLevel.vhd" line 271: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <i_hlt>, <reset>
Entity <CPU> analyzed. Unit <CPU> generated.

Analyzing Entity <io_mapping> in library <work> (Architecture <behavioral>).
Entity <io_mapping> analyzed. Unit <io_mapping> generated.

Analyzing Entity <io_decode> in library <work> (Architecture <behavioral>).
Entity <io_decode> analyzed. Unit <io_decode> generated.

Analyzing Entity <Reg> in library <work> (Architecture <behavioral>).
Entity <Reg> analyzed. Unit <Reg> generated.

Analyzing Entity <register16> in library <work> (Architecture <behavioral>).
Entity <register16> analyzed. Unit <register16> generated.

Analyzing Entity <bitadder_16> in library <work> (Architecture <behavioral>).
Entity <bitadder_16> analyzed. Unit <bitadder_16> generated.

Analyzing Entity <bitadder_1> in library <work> (Architecture <behavioral>).
Entity <bitadder_1> analyzed. Unit <bitadder_1> generated.

Analyzing Entity <alu_complete> in library <work> (Architecture <behavioral>).
Entity <alu_complete> analyzed. Unit <alu_complete> generated.

Analyzing Entity <four_bit_full_adder> in library <work> (Architecture <behavioral>).
Entity <four_bit_full_adder> analyzed. Unit <four_bit_full_adder> generated.

Analyzing Entity <one_bit_full_adder> in library <work> (Architecture <behavioral>).
Entity <one_bit_full_adder> analyzed. Unit <one_bit_full_adder> generated.

Analyzing Entity <four_bit_nand> in library <work> (Architecture <behavioral>).
Entity <four_bit_nand> analyzed. Unit <four_bit_nand> generated.

Analyzing Entity <alu_decode> in library <work> (Architecture <behavioral>).
Entity <alu_decode> analyzed. Unit <alu_decode> generated.

Analyzing Entity <control_unit_V2> in library <work> (Architecture <behavioral>).
Entity <control_unit_V2> analyzed. Unit <control_unit_V2> generated.

Analyzing Entity <register16_with_we> in library <work> (Architecture <behavioral>).
Entity <register16_with_we> analyzed. Unit <register16_with_we> generated.

Analyzing Entity <clock_divider_V2> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/clock_divider_V2.vhd" line 62: Unconnected output port 'value' of component 'downcounter'.
WARNING:Xst:753 - "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/clock_divider_V2.vhd" line 88: Unconnected output port 'value' of component 'downcounter'.
WARNING:Xst:753 - "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/clock_divider_V2.vhd" line 101: Unconnected output port 'value' of component 'downcounter'.
Entity <clock_divider_V2> analyzed. Unit <clock_divider_V2> generated.

Analyzing generic Entity <downcounter.1> in library <work> (Architecture <behavioral>).
	WIDTH = 15
	period = 38
Entity <downcounter.1> analyzed. Unit <downcounter.1> generated.

Analyzing generic Entity <downcounter.2> in library <work> (Architecture <behavioral>).
	WIDTH = 4
	period = 9
Entity <downcounter.2> analyzed. Unit <downcounter.2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <register16>.
    Related source file is "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/register16.vhd".
    Found 16-bit register for signal <q>.
    Found 2-bit down counter for signal <i_nibbleCount>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <register16> synthesized.


Synthesizing Unit <control_unit_V2>.
    Related source file is "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/control_unit_V2.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <received_hlt>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 3-bit up counter for signal <cycle_counter>.
    Summary:
	inferred   1 Counter(s).
Unit <control_unit_V2> synthesized.


Synthesizing Unit <register16_with_we>.
    Related source file is "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/register16_with_we.vhd".
    Found 16-bit register for signal <q>.
Unit <register16_with_we> synthesized.


Synthesizing Unit <io_decode>.
    Related source file is "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/io_decode.vhd".
    Found 4x4-bit ROM for signal <i_select>.
    Summary:
	inferred   1 ROM(s).
Unit <io_decode> synthesized.


Synthesizing Unit <Reg>.
    Related source file is "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/Reg.vhd".
    Found 4-bit register for signal <data_out>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Reg> synthesized.


Synthesizing Unit <bitadder_1>.
    Related source file is "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/bitadder_1.vhd".
    Found 1-bit xor3 for signal <s>.
    Summary:
	inferred   1 Xor(s).
Unit <bitadder_1> synthesized.


Synthesizing Unit <four_bit_nand>.
    Related source file is "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/four_bit_nand.vhd".
Unit <four_bit_nand> synthesized.


Synthesizing Unit <alu_decode>.
    Related source file is "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/alu_decode.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_fast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <i_WE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <stored_OP_Code>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <alu_decode> synthesized.


Synthesizing Unit <one_bit_full_adder>.
    Related source file is "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/one_bit_full_adder.vhd".
    Found 1-bit xor3 for signal <sum>.
    Summary:
	inferred   1 Xor(s).
Unit <one_bit_full_adder> synthesized.


Synthesizing Unit <downcounter_1>.
    Related source file is "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/downcounter.vhd".
    Found 15-bit down counter for signal <current_count>.
    Found 1-bit register for signal <i_zero>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <downcounter_1> synthesized.


Synthesizing Unit <downcounter_2>.
    Related source file is "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/downcounter.vhd".
    Found 4-bit down counter for signal <current_count>.
    Found 1-bit register for signal <i_zero>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <downcounter_2> synthesized.


Synthesizing Unit <io_mapping>.
    Related source file is "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/io_mapping.vhd".
WARNING:Xst:646 - Signal <i_reg_status_out<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_reg_enables<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_data_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit 4-to-1 multiplexer for signal <data_out>.
    Found 4-bit tristate buffer for signal <bus_data>.
    Found 4-bit tristate buffer for signal <ram_data>.
    Found 4-bit tristate buffer for signal <i_data_bus>.
    Summary:
	inferred   4 Multiplexer(s).
	inferred  12 Tristate(s).
Unit <io_mapping> synthesized.


Synthesizing Unit <bitadder_16>.
    Related source file is "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/bitadder_16.vhd".
Unit <bitadder_16> synthesized.


Synthesizing Unit <clock_divider_V2>.
    Related source file is "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/clock_divider_V2.vhd".
WARNING:Xst:646 - Signal <onehertz> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <i_clk_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_divider_V2> synthesized.


Synthesizing Unit <four_bit_full_adder>.
    Related source file is "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/four_bit_full_adder.vhd".
Unit <four_bit_full_adder> synthesized.


Synthesizing Unit <alu_complete>.
    Related source file is "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/alu_complete.vhd".
    Found 1-bit xor3 for signal <i_XORb_new>.
    Summary:
	inferred   1 Xor(s).
Unit <alu_complete> synthesized.


Synthesizing Unit <CPU>.
    Related source file is "C:/Users/Bailey/Desktop/Nibble_Knowledge_CPU(1)/CPU-TopLevel.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <i_received_hlt>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <CPU> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x4-bit ROM                                           : 1
# Counters                                             : 6
 15-bit down counter                                   : 1
 2-bit down counter                                    : 1
 3-bit up counter                                      : 1
 4-bit down counter                                    : 3
# Registers                                            : 28
 1-bit register                                        : 21
 16-bit register                                       : 1
 4-bit register                                        : 6
# Latches                                              : 2
 1-bit latch                                           : 2
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 3
 4-bit tristate buffer                                 : 3
# Xors                                                 : 21
 1-bit xor3                                            : 21

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <tenHzClock> is unconnected in block <Intern_clock>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <oneHZClock> is unconnected in block <Intern_clock>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <data_out_2> (without init value) has a constant value of 0 in block <STAT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <data_out_0> of sequential type is unconnected in block <REG_STATUS>.
WARNING:Xst:2677 - Node <data_out_1> of sequential type is unconnected in block <REG_STATUS>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x4-bit ROM                                           : 1
# Counters                                             : 6
 15-bit down counter                                   : 1
 2-bit down counter                                    : 1
 3-bit up counter                                      : 1
 4-bit down counter                                    : 3
# Registers                                            : 61
 Flip-Flops                                            : 61
# Latches                                              : 2
 1-bit latch                                           : 2
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 21
 1-bit xor3                                            : 21

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <REG_STATUS/data_out_1> of sequential type is unconnected in block <io_mapping>.
WARNING:Xst:2677 - Node <REG_STATUS/data_out_0> of sequential type is unconnected in block <io_mapping>.
WARNING:Xst:1710 - FF/Latch <STAT/data_out_2> (without init value) has a constant value of 0 in block <alu_complete>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Intern_clock/hundredHzClock/i_zero> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <Intern_clock/tenHzClock/i_zero> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <Intern_clock/oneHZClock/i_zero> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2170 - Unit bitadder_16 : the following signal(s) form a combinatorial loop: c<1>, bit4/cout_and0001, bit2/cout_and0001, bit5/cout_and0001, bit10/cout_and0001, bit11/cout_and0001, bit7/cout_and0001, bit12/cout_and0001, bit6/cout_and0001, s0<15>, bit13/cout_and0001, bit14/cout_and0001, bit15/cout_and0001, bit3/cout_and0001, bit8/cout_and0001, bit1/cout_and0000, bit9/cout_and0001.
WARNING:Xst:2042 - Unit CPU: 4 internal tristates are replaced by logic (pull-up yes): IOMAP/i_data_bus<0>, IOMAP/i_data_bus<1>, IOMAP/i_data_bus<2>, IOMAP/i_data_bus<3>.

Optimizing unit <CPU> ...

Optimizing unit <register16> ...

Optimizing unit <control_unit_V2> ...

Optimizing unit <alu_decode> ...

Optimizing unit <bitadder_16> ...

Optimizing unit <alu_complete> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 79
 Flip-Flops                                            : 79

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CPU.ngr
Top Level Output File Name         : CPU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 43

Cell Usage :
# BELS                             : 251
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 1
#      LUT2                        : 23
#      LUT3                        : 59
#      LUT3_D                      : 2
#      LUT3_L                      : 8
#      LUT4                        : 79
#      LUT4_D                      : 9
#      LUT4_L                      : 9
#      MUXCY                       : 14
#      MUXF5                       : 13
#      VCC                         : 1
#      XORCY                       : 15
# FlipFlops/Latches                : 81
#      FDC                         : 3
#      FDCE                        : 46
#      FDE                         : 4
#      FDPE                        : 5
#      FDR                         : 13
#      FDRE                        : 2
#      FDS                         : 4
#      FDSE                        : 2
#      LDC                         : 1
#      LDP                         : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 42
#      IBUF                        : 4
#      IOBUF                       : 8
#      OBUF                        : 30
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250evq100-5 

 Number of Slices:                      113  out of   2448     4%  
 Number of Slice Flip Flops:             80  out of   4896     1%  
 Number of 4 input LUTs:                207  out of   4896     4%  
 Number of IOs:                          43
 Number of bonded IOBs:                  43  out of     66    65%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+-----------------------------------------+-------+
Clock Signal                         | Clock buffer(FF name)                   | Load  |
-------------------------------------+-----------------------------------------+-------+
reset                                | IBUF+BUFG                               | 1     |
clk                                  | BUFGP                                   | 21    |
Intern_clock/i_clk_out1              | BUFG                                    | 58    |
i_hlt(cpu_alu/DECODER/HLT_and00002:O)| NONE(*)(cycle_control_unit/received_hlt)| 1     |
-------------------------------------+-----------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------+------------------------+-------+
Control Signal                       | Buffer(FF name)        | Load  |
-------------------------------------+------------------------+-------+
reset                                | IBUF                   | 55    |
i_hlt(cpu_alu/DECODER/HLT_and00002:O)| NONE(i_received_hlt)   | 1     |
-------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.380ns (Maximum Frequency: 96.341MHz)
   Minimum input arrival time before clock: 8.829ns
   Maximum output required time after clock: 8.338ns
   Maximum combinational path delay: 4.972ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.574ns (frequency: 179.409MHz)
  Total number of paths / destination ports: 381 / 25
-------------------------------------------------------------------------
Delay:               5.574ns (Levels of Logic = 3)
  Source:            Intern_clock/kiloHzClock/current_count_13 (FF)
  Destination:       Intern_clock/kiloHzClock/i_zero (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Intern_clock/kiloHzClock/current_count_13 to Intern_clock/kiloHzClock/i_zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  Intern_clock/kiloHzClock/current_count_13 (Intern_clock/kiloHzClock/current_count_13)
     LUT4:I0->O            1   0.612   0.509  Intern_clock/kiloHzClock/current_count_cmp_eq000012 (Intern_clock/kiloHzClock/current_count_cmp_eq000012)
     LUT4:I0->O           16   0.612   1.031  Intern_clock/kiloHzClock/current_count_cmp_eq000071 (Intern_clock/kiloHzClock/current_count_cmp_eq0000)
     LUT2:I0->O            1   0.612   0.357  Intern_clock/kiloHzClock/i_zero_or00001 (Intern_clock/kiloHzClock/i_zero_or0000)
     FDR:R                     0.795          Intern_clock/kiloHzClock/i_zero
    ----------------------------------------
    Total                      5.574ns (3.145ns logic, 2.429ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Intern_clock/i_clk_out1'
  Clock period: 10.380ns (frequency: 96.341MHz)
  Total number of paths / destination ports: 10165 / 113
-------------------------------------------------------------------------
Delay:               10.380ns (Levels of Logic = 9)
  Source:            cycle_control_unit/cycle_counter_0 (FF)
  Destination:       cpu_alu/A/data_out_3 (FF)
  Source Clock:      Intern_clock/i_clk_out1 rising
  Destination Clock: Intern_clock/i_clk_out1 rising

  Data Path: cycle_control_unit/cycle_counter_0 to cpu_alu/A/data_out_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.514   0.673  cycle_control_unit/cycle_counter_0 (cycle_control_unit/cycle_counter_0)
     LUT4_D:I2->O          3   0.612   0.454  cycle_control_unit/exe_and00001_1 (cycle_control_unit/exe_and00001)
     LUT4:I3->O            1   0.612   0.426  IOMAP/i_NOR_result_or00005 (IOMAP/i_NOR_result_or00005)
     LUT4_D:I1->LO         1   0.612   0.130  IOMAP/i_NOR_result_or000030 (N155)
     LUT3:I2->O            5   0.612   0.538  IOMAP/i_select<1>1 (IOMAP/DECODE/Mrom_i_select2)
     MUXF5:S->O           10   0.641   0.753  IOMAP/Mmux_data_out_2_f5 (i_data_frm_ram<0>)
     LUT4:I3->O            4   0.612   0.529  cpu_alu/i_A_in<2>112 (cpu_alu/N0)
     LUT3:I2->O            3   0.612   0.454  cpu_alu/ADDER/cell_3/cout1 (cpu_alu/i_MSB_cin)
     LUT4_L:I3->LO         1   0.612   0.103  cpu_alu/i_A_in<3>75 (cpu_alu/i_A_in<3>75)
     LUT4:I3->O            1   0.612   0.000  cpu_alu/i_A_in<3>121 (cpu_alu/i_A_in<3>)
     FDCE:D                    0.268          cpu_alu/A/data_out_3
    ----------------------------------------
    Total                     10.380ns (6.319ns logic, 4.061ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              4.027ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Intern_clock/kiloHzClock/i_zero (FF)
  Destination Clock: clk rising

  Data Path: reset to Intern_clock/kiloHzClock/i_zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            89   1.106   1.157  reset_IBUF (reset_IBUF1)
     LUT2:I1->O            1   0.612   0.357  Intern_clock/kiloHzClock/i_zero_or00001 (Intern_clock/kiloHzClock/i_zero_or0000)
     FDR:R                     0.795          Intern_clock/kiloHzClock/i_zero
    ----------------------------------------
    Total                      4.027ns (2.513ns logic, 1.514ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Intern_clock/i_clk_out1'
  Total number of paths / destination ports: 370 / 40
-------------------------------------------------------------------------
Offset:              8.829ns (Levels of Logic = 8)
  Source:            reset (PAD)
  Destination:       cpu_alu/A/data_out_3 (FF)
  Destination Clock: Intern_clock/i_clk_out1 rising

  Data Path: reset to cpu_alu/A/data_out_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            89   1.106   1.240  reset_IBUF (reset_IBUF1)
     LUT3:I0->O            1   0.612   0.426  IOMAP/i_select<0>1_SW0 (N72)
     LUT4:I1->O            1   0.612   0.000  IOMAP/Mmux_data_out_3 (IOMAP/Mmux_data_out_3)
     MUXF5:I1->O          10   0.278   0.753  IOMAP/Mmux_data_out_2_f5 (i_data_frm_ram<0>)
     LUT4:I3->O            4   0.612   0.529  cpu_alu/i_A_in<2>112 (cpu_alu/N0)
     LUT3:I2->O            3   0.612   0.454  cpu_alu/ADDER/cell_3/cout1 (cpu_alu/i_MSB_cin)
     LUT4_L:I3->LO         1   0.612   0.103  cpu_alu/i_A_in<3>75 (cpu_alu/i_A_in<3>75)
     LUT4:I3->O            1   0.612   0.000  cpu_alu/i_A_in<3>121 (cpu_alu/i_A_in<3>)
     FDCE:D                    0.268          cpu_alu/A/data_out_3
    ----------------------------------------
    Total                      8.829ns (5.324ns logic, 3.505ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            i_received_hlt (LATCH)
  Destination:       hlt_out (PAD)
  Source Clock:      reset falling

  Data Path: i_received_hlt to hlt_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              1   0.588   0.357  i_received_hlt (i_received_hlt)
     OBUF:I->O                 3.169          hlt_out_OBUF (hlt_out)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              6.144ns (Levels of Logic = 3)
  Source:            Intern_clock/i_clk_out (FF)
  Destination:       ram_write_enable (PAD)
  Source Clock:      clk rising

  Data Path: Intern_clock/i_clk_out to ram_write_enable
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              3   0.514   0.520  Intern_clock/i_clk_out (Intern_clock/i_clk_out1)
     LUT3:I1->O            1   0.612   0.360  cpu_alu/DECODER/WE_SW0 (N01)
     LUT4:I3->O            1   0.612   0.357  cpu_alu/DECODER/WE (ram_write_enable_OBUF)
     OBUF:I->O                 3.169          ram_write_enable_OBUF (ram_write_enable)
    ----------------------------------------
    Total                      6.144ns (4.907ns logic, 1.237ns route)
                                       (79.9% logic, 20.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_hlt'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              8.338ns (Levels of Logic = 4)
  Source:            cycle_control_unit/received_hlt (LATCH)
  Destination:       ram_data<3> (PAD)
  Source Clock:      i_hlt falling

  Data Path: cycle_control_unit/received_hlt to ram_data<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.588   0.690  cycle_control_unit/received_hlt (cycle_control_unit/received_hlt)
     LUT4_D:I0->O         19   0.612   0.952  cycle_control_unit/exe_and00001 (i_exe)
     LUT3_D:I2->O          3   0.612   0.603  cpu_alu/DECODER/HLT_and000011 (cpu_alu/DECODER/N11)
     LUT3:I0->O            4   0.612   0.499  IOMAP/store_inv1 (IOMAP/store_inv)
     IOBUF:T->IO               3.169          ram_data_3_IOBUF (ram_data<3>)
    ----------------------------------------
    Total                      8.338ns (5.593ns logic, 2.745ns route)
                                       (67.1% logic, 32.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Intern_clock/i_clk_out1'
  Total number of paths / destination ports: 140 / 36
-------------------------------------------------------------------------
Offset:              8.247ns (Levels of Logic = 4)
  Source:            cycle_control_unit/cycle_counter_0 (FF)
  Destination:       ram_data<3> (PAD)
  Source Clock:      Intern_clock/i_clk_out1 rising

  Data Path: cycle_control_unit/cycle_counter_0 to ram_data<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.514   0.673  cycle_control_unit/cycle_counter_0 (cycle_control_unit/cycle_counter_0)
     LUT4_D:I2->O         19   0.612   0.952  cycle_control_unit/exe_and00001 (i_exe)
     LUT3_D:I2->O          3   0.612   0.603  cpu_alu/DECODER/HLT_and000011 (cpu_alu/DECODER/N11)
     LUT3:I0->O            4   0.612   0.499  IOMAP/store_inv1 (IOMAP/store_inv)
     IOBUF:T->IO               3.169          ram_data_3_IOBUF (ram_data<3>)
    ----------------------------------------
    Total                      8.247ns (5.519ns logic, 2.728ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               4.972ns (Levels of Logic = 2)
  Source:            read_mode (PAD)
  Destination:       bus_data<3> (PAD)

  Data Path: read_mode to bus_data<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.106   0.697  read_mode_IBUF (read_mode_IBUF)
     IOBUF:T->IO               3.169          bus_data_3_IOBUF (bus_data<3>)
    ----------------------------------------
    Total                      4.972ns (4.275ns logic, 0.697ns route)
                                       (86.0% logic, 14.0% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.19 secs
 
--> 

Total memory usage is 263668 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    :    1 (   0 filtered)

