<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Applications\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy_top.v<br>
D:\Applications\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Nov 13 22:57:05 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>USB2_0_SoftPHY_Top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 151.961MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.026s, Peak memory usage = 151.961MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.172s, Peak memory usage = 151.961MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.11s, Peak memory usage = 151.961MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.197s, Peak memory usage = 151.961MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.074s, Peak memory usage = 151.961MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.061s, Peak memory usage = 151.961MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 151.961MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.011s, Peak memory usage = 151.961MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.25s, Elapsed time = 0h 0m 0.252s, Peak memory usage = 151.961MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.075s, Peak memory usage = 151.961MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.074s, Peak memory usage = 151.961MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 7s, Elapsed time = 0h 0m 7s, Peak memory usage = 180.262MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.406s, Elapsed time = 0h 0m 0.428s, Peak memory usage = 180.262MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.263s, Peak memory usage = 180.262MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 9s, Elapsed time = 0h 0m 9s, Peak memory usage = 180.262MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>39</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>38</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_IOBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>436</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>23</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>388</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>987</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>90</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>407</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>490</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>14</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>12</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES8</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES16</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER16</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDHCE</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1013(999 LUT, 14 ALU) / 138240</td>
<td><1%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>436 / 139140</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 139140</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>436 / 139140</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>2 / 340</td>
<td><1%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>fclk_i</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>fclk_i_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>clk_i</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_i_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>80.000</td>
<td>12.5</td>
<td>0.000</td>
<td>40.000</td>
<td>fclk_i_ibuf/I</td>
<td>fclk_i</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>100.000(MHz)</td>
<td>67.682(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>12.500(MHz)</td>
<td>132.057(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>280</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_8_s1/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_8_s1/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n706_s9/I0</td>
</tr>
<tr>
<td>1.786</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n706_s9/F</td>
</tr>
<tr>
<td>2.199</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n706_s7/I1</td>
</tr>
<tr>
<td>2.766</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n706_s7/F</td>
</tr>
<tr>
<td>3.179</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s3/I2</td>
</tr>
<tr>
<td>3.686</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s3/F</td>
</tr>
<tr>
<td>4.099</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s2/I2</td>
</tr>
<tr>
<td>4.606</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s2/F</td>
</tr>
<tr>
<td>5.019</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s0/I1</td>
</tr>
<tr>
<td>5.586</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s0/F</td>
</tr>
<tr>
<td>5.999</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s2/I3</td>
</tr>
<tr>
<td>6.288</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s2/F</td>
</tr>
<tr>
<td>6.700</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n593_s/I1</td>
</tr>
<tr>
<td>7.300</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n593_s/COUT</td>
</tr>
<tr>
<td>7.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n592_s/CIN</td>
</tr>
<tr>
<td>7.350</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n592_s/COUT</td>
</tr>
<tr>
<td>7.350</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n591_s/CIN</td>
</tr>
<tr>
<td>7.400</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n591_s/COUT</td>
</tr>
<tr>
<td>7.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n590_s/CIN</td>
</tr>
<tr>
<td>7.644</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n590_s/SUM</td>
</tr>
<tr>
<td>8.056</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s9/I0</td>
</tr>
<tr>
<td>8.635</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s9/F</td>
</tr>
<tr>
<td>9.048</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s8/I2</td>
</tr>
<tr>
<td>9.555</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s8/F</td>
</tr>
<tr>
<td>9.968</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1011_s13/I2</td>
</tr>
<tr>
<td>10.475</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1011_s13/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n973_s6/I3</td>
</tr>
<tr>
<td>11.176</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n973_s6/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1025_s14/I2</td>
</tr>
<tr>
<td>12.096</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1025_s14/F</td>
</tr>
<tr>
<td>12.509</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1025_s9/I1</td>
</tr>
<tr>
<td>12.659</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1025_s9/O</td>
</tr>
<tr>
<td>13.071</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1025_s5/I0</td>
</tr>
<tr>
<td>13.158</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1025_s5/O</td>
</tr>
<tr>
<td>13.570</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1101_s7/I0</td>
</tr>
<tr>
<td>14.149</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1101_s7/F</td>
</tr>
<tr>
<td>14.561</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1101_s4/I1</td>
</tr>
<tr>
<td>14.711</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1101_s4/O</td>
</tr>
<tr>
<td>15.124</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>280</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_0_s1/CLK</td>
</tr>
<tr>
<td>10.349</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.316, 49.732%; route: 7.012, 47.668%; tC2Q: 0.382, 2.600%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>280</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_8_s1/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_8_s1/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n706_s9/I0</td>
</tr>
<tr>
<td>1.786</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n706_s9/F</td>
</tr>
<tr>
<td>2.199</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n706_s7/I1</td>
</tr>
<tr>
<td>2.766</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n706_s7/F</td>
</tr>
<tr>
<td>3.179</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s3/I2</td>
</tr>
<tr>
<td>3.686</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s3/F</td>
</tr>
<tr>
<td>4.099</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s2/I2</td>
</tr>
<tr>
<td>4.606</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s2/F</td>
</tr>
<tr>
<td>5.019</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s0/I1</td>
</tr>
<tr>
<td>5.586</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s0/F</td>
</tr>
<tr>
<td>5.999</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s2/I3</td>
</tr>
<tr>
<td>6.288</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s2/F</td>
</tr>
<tr>
<td>6.700</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n593_s/I1</td>
</tr>
<tr>
<td>7.300</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n593_s/COUT</td>
</tr>
<tr>
<td>7.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n592_s/CIN</td>
</tr>
<tr>
<td>7.350</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n592_s/COUT</td>
</tr>
<tr>
<td>7.350</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n591_s/CIN</td>
</tr>
<tr>
<td>7.400</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n591_s/COUT</td>
</tr>
<tr>
<td>7.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n590_s/CIN</td>
</tr>
<tr>
<td>7.644</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n590_s/SUM</td>
</tr>
<tr>
<td>8.056</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s9/I0</td>
</tr>
<tr>
<td>8.635</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s9/F</td>
</tr>
<tr>
<td>9.048</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s8/I2</td>
</tr>
<tr>
<td>9.555</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s8/F</td>
</tr>
<tr>
<td>9.968</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1011_s13/I2</td>
</tr>
<tr>
<td>10.475</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1011_s13/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n973_s6/I3</td>
</tr>
<tr>
<td>11.176</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n973_s6/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1024_s14/I2</td>
</tr>
<tr>
<td>12.096</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1024_s14/F</td>
</tr>
<tr>
<td>12.509</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1024_s9/I1</td>
</tr>
<tr>
<td>12.659</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1024_s9/O</td>
</tr>
<tr>
<td>13.071</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1024_s5/I0</td>
</tr>
<tr>
<td>13.158</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1024_s5/O</td>
</tr>
<tr>
<td>13.570</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1100_s7/I0</td>
</tr>
<tr>
<td>14.149</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1100_s7/F</td>
</tr>
<tr>
<td>14.561</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1100_s4/I1</td>
</tr>
<tr>
<td>14.711</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1100_s4/O</td>
</tr>
<tr>
<td>15.124</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_1_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>280</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_1_s1/CLK</td>
</tr>
<tr>
<td>10.349</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.316, 49.732%; route: 7.012, 47.668%; tC2Q: 0.382, 2.600%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>280</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_8_s1/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_8_s1/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n706_s9/I0</td>
</tr>
<tr>
<td>1.786</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n706_s9/F</td>
</tr>
<tr>
<td>2.199</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n706_s7/I1</td>
</tr>
<tr>
<td>2.766</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n706_s7/F</td>
</tr>
<tr>
<td>3.179</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s3/I2</td>
</tr>
<tr>
<td>3.686</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s3/F</td>
</tr>
<tr>
<td>4.099</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s2/I2</td>
</tr>
<tr>
<td>4.606</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s2/F</td>
</tr>
<tr>
<td>5.019</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s0/I1</td>
</tr>
<tr>
<td>5.586</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s0/F</td>
</tr>
<tr>
<td>5.999</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s2/I3</td>
</tr>
<tr>
<td>6.288</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s2/F</td>
</tr>
<tr>
<td>6.700</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n593_s/I1</td>
</tr>
<tr>
<td>7.300</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n593_s/COUT</td>
</tr>
<tr>
<td>7.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n592_s/CIN</td>
</tr>
<tr>
<td>7.350</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n592_s/COUT</td>
</tr>
<tr>
<td>7.350</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n591_s/CIN</td>
</tr>
<tr>
<td>7.400</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n591_s/COUT</td>
</tr>
<tr>
<td>7.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n590_s/CIN</td>
</tr>
<tr>
<td>7.644</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n590_s/SUM</td>
</tr>
<tr>
<td>8.056</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s9/I0</td>
</tr>
<tr>
<td>8.635</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s9/F</td>
</tr>
<tr>
<td>9.048</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s8/I2</td>
</tr>
<tr>
<td>9.555</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s8/F</td>
</tr>
<tr>
<td>9.968</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1011_s13/I2</td>
</tr>
<tr>
<td>10.475</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1011_s13/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n973_s6/I3</td>
</tr>
<tr>
<td>11.176</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n973_s6/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1023_s14/I2</td>
</tr>
<tr>
<td>12.096</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1023_s14/F</td>
</tr>
<tr>
<td>12.509</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1023_s9/I1</td>
</tr>
<tr>
<td>12.659</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1023_s9/O</td>
</tr>
<tr>
<td>13.071</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1023_s5/I0</td>
</tr>
<tr>
<td>13.158</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1023_s5/O</td>
</tr>
<tr>
<td>13.570</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1099_s7/I0</td>
</tr>
<tr>
<td>14.149</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1099_s7/F</td>
</tr>
<tr>
<td>14.561</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1099_s4/I1</td>
</tr>
<tr>
<td>14.711</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1099_s4/O</td>
</tr>
<tr>
<td>15.124</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_2_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>280</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_2_s1/CLK</td>
</tr>
<tr>
<td>10.349</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_2_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.316, 49.732%; route: 7.012, 47.668%; tC2Q: 0.382, 2.600%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>280</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_8_s1/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_8_s1/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n706_s9/I0</td>
</tr>
<tr>
<td>1.786</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n706_s9/F</td>
</tr>
<tr>
<td>2.199</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n706_s7/I1</td>
</tr>
<tr>
<td>2.766</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n706_s7/F</td>
</tr>
<tr>
<td>3.179</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s3/I2</td>
</tr>
<tr>
<td>3.686</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s3/F</td>
</tr>
<tr>
<td>4.099</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s2/I2</td>
</tr>
<tr>
<td>4.606</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s2/F</td>
</tr>
<tr>
<td>5.019</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s0/I1</td>
</tr>
<tr>
<td>5.586</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s0/F</td>
</tr>
<tr>
<td>5.999</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s2/I3</td>
</tr>
<tr>
<td>6.288</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s2/F</td>
</tr>
<tr>
<td>6.700</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n593_s/I1</td>
</tr>
<tr>
<td>7.300</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n593_s/COUT</td>
</tr>
<tr>
<td>7.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n592_s/CIN</td>
</tr>
<tr>
<td>7.350</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n592_s/COUT</td>
</tr>
<tr>
<td>7.350</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n591_s/CIN</td>
</tr>
<tr>
<td>7.400</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n591_s/COUT</td>
</tr>
<tr>
<td>7.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n590_s/CIN</td>
</tr>
<tr>
<td>7.644</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n590_s/SUM</td>
</tr>
<tr>
<td>8.056</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s9/I0</td>
</tr>
<tr>
<td>8.635</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s9/F</td>
</tr>
<tr>
<td>9.048</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s8/I2</td>
</tr>
<tr>
<td>9.555</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s8/F</td>
</tr>
<tr>
<td>9.968</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1011_s13/I2</td>
</tr>
<tr>
<td>10.475</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1011_s13/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n973_s6/I3</td>
</tr>
<tr>
<td>11.176</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n973_s6/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1022_s14/I2</td>
</tr>
<tr>
<td>12.096</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1022_s14/F</td>
</tr>
<tr>
<td>12.509</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1022_s9/I1</td>
</tr>
<tr>
<td>12.659</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1022_s9/O</td>
</tr>
<tr>
<td>13.071</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1022_s5/I0</td>
</tr>
<tr>
<td>13.158</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1022_s5/O</td>
</tr>
<tr>
<td>13.570</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1098_s7/I0</td>
</tr>
<tr>
<td>14.149</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1098_s7/F</td>
</tr>
<tr>
<td>14.561</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1098_s4/I1</td>
</tr>
<tr>
<td>14.711</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1098_s4/O</td>
</tr>
<tr>
<td>15.124</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_3_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>280</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_3_s1/CLK</td>
</tr>
<tr>
<td>10.349</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_3_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.316, 49.732%; route: 7.012, 47.668%; tC2Q: 0.382, 2.600%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>280</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_8_s1/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_8_s1/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n706_s9/I0</td>
</tr>
<tr>
<td>1.786</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n706_s9/F</td>
</tr>
<tr>
<td>2.199</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n706_s7/I1</td>
</tr>
<tr>
<td>2.766</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n706_s7/F</td>
</tr>
<tr>
<td>3.179</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s3/I2</td>
</tr>
<tr>
<td>3.686</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s3/F</td>
</tr>
<tr>
<td>4.099</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s2/I2</td>
</tr>
<tr>
<td>4.606</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s2/F</td>
</tr>
<tr>
<td>5.019</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s0/I1</td>
</tr>
<tr>
<td>5.586</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s0/F</td>
</tr>
<tr>
<td>5.999</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s2/I3</td>
</tr>
<tr>
<td>6.288</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s2/F</td>
</tr>
<tr>
<td>6.700</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n593_s/I1</td>
</tr>
<tr>
<td>7.300</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n593_s/COUT</td>
</tr>
<tr>
<td>7.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n592_s/CIN</td>
</tr>
<tr>
<td>7.350</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n592_s/COUT</td>
</tr>
<tr>
<td>7.350</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n591_s/CIN</td>
</tr>
<tr>
<td>7.400</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n591_s/COUT</td>
</tr>
<tr>
<td>7.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n590_s/CIN</td>
</tr>
<tr>
<td>7.644</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n590_s/SUM</td>
</tr>
<tr>
<td>8.056</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s9/I0</td>
</tr>
<tr>
<td>8.635</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s9/F</td>
</tr>
<tr>
<td>9.048</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s8/I2</td>
</tr>
<tr>
<td>9.555</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n935_s8/F</td>
</tr>
<tr>
<td>9.968</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1011_s13/I2</td>
</tr>
<tr>
<td>10.475</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1011_s13/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n973_s6/I3</td>
</tr>
<tr>
<td>11.176</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n973_s6/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1021_s14/I2</td>
</tr>
<tr>
<td>12.096</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1021_s14/F</td>
</tr>
<tr>
<td>12.509</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1021_s9/I1</td>
</tr>
<tr>
<td>12.659</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1021_s9/O</td>
</tr>
<tr>
<td>13.071</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1021_s5/I0</td>
</tr>
<tr>
<td>13.158</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1021_s5/O</td>
</tr>
<tr>
<td>13.570</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1097_s7/I0</td>
</tr>
<tr>
<td>14.149</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1097_s7/F</td>
</tr>
<tr>
<td>14.561</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1097_s4/I1</td>
</tr>
<tr>
<td>14.711</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1097_s4/O</td>
</tr>
<tr>
<td>15.124</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_4_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>280</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_4_s1/CLK</td>
</tr>
<tr>
<td>10.349</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>usb2_0_softphy/u_usb_20_phy_utmi/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_w_data_19_4_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.316, 49.732%; route: 7.012, 47.668%; tC2Q: 0.382, 2.600%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
