[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/JKFlipflop/slpp_all/surelog.log.

[WRN:CM0010] Command line argument "-ast" ignored.

[WRN:PA0205] ${SURELOG_DIR}/tests/JKFlipflop/dut.sv:1:1: No timescale set for "JKFlipflop".

[WRN:PA0205] ${SURELOG_DIR}/tests/JKFlipflop/dut.sv:9:1: No timescale set for "D_Flipflop".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/JKFlipflop/dut.sv:9:1: Compile module "work@D_Flipflop".

[INF:CP0303] ${SURELOG_DIR}/tests/JKFlipflop/dut.sv:1:1: Compile module "work@JKFlipflop".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] ${SURELOG_DIR}/tests/JKFlipflop/dut.sv:1:33: Implicit port type (wire) for "q".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/JKFlipflop/dut.sv:1:1: Top level module "work@JKFlipflop".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 1
assignment                                             2
begin                                                  1
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                               6
cont_assign                                            2
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
event_control                                          1
function                                               9
if_else                                                1
int_typespec                                           9
int_var                                                4
io_decl                                               11
logic_net                                             20
logic_typespec                                        19
logic_var                                              1
module_inst                                            5
operation                                             11
package                                                2
port                                                  18
ref_obj                                               37
ref_typespec                                          44
task                                                   9
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
always                                                 2
assignment                                             4
begin                                                  2
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                               6
cont_assign                                            3
design                                                 1
enum_const                                            10
enum_typespec                                          2
enum_var                                               1
event_control                                          2
function                                              18
if_else                                                2
int_typespec                                           9
int_var                                                4
io_decl                                               22
logic_net                                             20
logic_typespec                                        19
logic_var                                              1
module_inst                                            5
operation                                             17
package                                                2
port                                                  27
ref_obj                                               60
ref_typespec                                          58
task                                                  18
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/JKFlipflop/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/JKFlipflop/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/JKFlipflop/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@JKFlipflop)
|vpiElaborated:1
|vpiName:work@JKFlipflop
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@JKFlipflop)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@JKFlipflop)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (work@JKFlipflop)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::new)
        |vpiParent:
        \_class_var: (work@mailbox::new), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@mailbox::new::bound)
        |vpiParent:
        \_io_decl: (bound), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new::bound
        |vpiActual:
        \_int_typespec: , line:3:19, endln:3:22
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::num)
        |vpiParent:
        \_int_var: (work@mailbox::num), line:6:14, endln:6:17
        |vpiFullName:work@mailbox::num
        |vpiActual:
        \_int_typespec: , line:6:14, endln:6:17
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_get)
        |vpiParent:
        \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
        |vpiFullName:work@mailbox::try_get
        |vpiActual:
        \_int_typespec: , line:18:14, endln:18:17
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_peek)
        |vpiParent:
        \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
        |vpiFullName:work@mailbox::try_peek
        |vpiActual:
        \_int_typespec: , line:24:14, endln:24:17
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (work@JKFlipflop)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_ref_typespec: (work@process::self)
        |vpiParent:
        \_class_var: (work@process::self), line:34:21, endln:34:28
        |vpiFullName:work@process::self
        |vpiActual:
        \_class_typespec: , line:34:21, endln:34:28
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_ref_typespec: (work@process::status)
        |vpiParent:
        \_enum_var: (work@process::status), line:37:14, endln:37:19
        |vpiFullName:work@process::status
        |vpiActual:
        \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (work@JKFlipflop)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::new)
        |vpiParent:
        \_class_var: (work@semaphore::new), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::new::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new::keyCount
        |vpiActual:
        \_int_typespec: , line:57:18, endln:57:21
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::put::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:60:18, endln:60:26
        |vpiFullName:work@semaphore::put::keyCount
        |vpiActual:
        \_int_typespec: , line:60:14, endln:60:17
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:63:18, endln:63:26
        |vpiFullName:work@semaphore::get::keyCount
        |vpiActual:
        \_int_typespec: , line:63:14, endln:63:17
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::try_get)
        |vpiParent:
        \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
        |vpiFullName:work@semaphore::try_get
        |vpiActual:
        \_int_typespec: , line:66:14, endln:66:17
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::try_get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:66:30, endln:66:38
        |vpiFullName:work@semaphore::try_get::keyCount
        |vpiActual:
        \_int_typespec: , line:66:26, endln:66:29
|uhdmallModules:
\_module_inst: work@D_Flipflop (work@D_Flipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:9:1, endln:19:10
  |vpiParent:
  \_design: (work@JKFlipflop)
  |vpiFullName:work@D_Flipflop
  |vpiDefName:work@D_Flipflop
  |vpiNet:
  \_logic_net: (work@D_Flipflop.Din), line:9:19, endln:9:22
    |vpiParent:
    \_module_inst: work@D_Flipflop (work@D_Flipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:9:1, endln:19:10
    |vpiName:Din
    |vpiFullName:work@D_Flipflop.Din
  |vpiNet:
  \_logic_net: (work@D_Flipflop.clk), line:9:23, endln:9:26
    |vpiParent:
    \_module_inst: work@D_Flipflop (work@D_Flipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:9:1, endln:19:10
    |vpiName:clk
    |vpiFullName:work@D_Flipflop.clk
  |vpiNet:
  \_logic_net: (work@D_Flipflop.reset), line:9:27, endln:9:32
    |vpiParent:
    \_module_inst: work@D_Flipflop (work@D_Flipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:9:1, endln:19:10
    |vpiName:reset
    |vpiFullName:work@D_Flipflop.reset
  |vpiNet:
  \_logic_net: (work@D_Flipflop.q), line:9:33, endln:9:34
    |vpiParent:
    \_module_inst: work@D_Flipflop (work@D_Flipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:9:1, endln:19:10
    |vpiName:q
    |vpiFullName:work@D_Flipflop.q
    |vpiNetType:48
  |vpiPort:
  \_port: (Din), line:9:19, endln:9:22
    |vpiParent:
    \_module_inst: work@D_Flipflop (work@D_Flipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:9:1, endln:19:10
    |vpiName:Din
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@D_Flipflop.Din.Din), line:9:19, endln:9:22
      |vpiParent:
      \_port: (Din), line:9:19, endln:9:22
      |vpiName:Din
      |vpiFullName:work@D_Flipflop.Din.Din
      |vpiActual:
      \_logic_net: (work@D_Flipflop.Din), line:9:19, endln:9:22
    |vpiTypedef:
    \_ref_typespec: (work@D_Flipflop.Din)
      |vpiParent:
      \_port: (Din), line:9:19, endln:9:22
      |vpiFullName:work@D_Flipflop.Din
      |vpiActual:
      \_logic_typespec: , line:10:11, endln:10:11
  |vpiPort:
  \_port: (clk), line:9:23, endln:9:26
    |vpiParent:
    \_module_inst: work@D_Flipflop (work@D_Flipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:9:1, endln:19:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@D_Flipflop.clk.clk), line:9:23, endln:9:26
      |vpiParent:
      \_port: (clk), line:9:23, endln:9:26
      |vpiName:clk
      |vpiFullName:work@D_Flipflop.clk.clk
      |vpiActual:
      \_logic_net: (work@D_Flipflop.clk), line:9:23, endln:9:26
    |vpiTypedef:
    \_ref_typespec: (work@D_Flipflop.clk)
      |vpiParent:
      \_port: (clk), line:9:23, endln:9:26
      |vpiFullName:work@D_Flipflop.clk
      |vpiActual:
      \_logic_typespec: , line:10:11, endln:10:11
  |vpiPort:
  \_port: (reset), line:9:27, endln:9:32
    |vpiParent:
    \_module_inst: work@D_Flipflop (work@D_Flipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:9:1, endln:19:10
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@D_Flipflop.reset.reset), line:9:27, endln:9:32
      |vpiParent:
      \_port: (reset), line:9:27, endln:9:32
      |vpiName:reset
      |vpiFullName:work@D_Flipflop.reset.reset
      |vpiActual:
      \_logic_net: (work@D_Flipflop.reset), line:9:27, endln:9:32
    |vpiTypedef:
    \_ref_typespec: (work@D_Flipflop.reset)
      |vpiParent:
      \_port: (reset), line:9:27, endln:9:32
      |vpiFullName:work@D_Flipflop.reset
      |vpiActual:
      \_logic_typespec: , line:10:11, endln:10:11
  |vpiPort:
  \_port: (q), line:9:33, endln:9:34
    |vpiParent:
    \_module_inst: work@D_Flipflop (work@D_Flipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:9:1, endln:19:10
    |vpiName:q
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@D_Flipflop.q.q), line:9:33, endln:9:34
      |vpiParent:
      \_port: (q), line:9:33, endln:9:34
      |vpiName:q
      |vpiFullName:work@D_Flipflop.q.q
      |vpiActual:
      \_logic_net: (work@D_Flipflop.q), line:9:33, endln:9:34
    |vpiTypedef:
    \_ref_typespec: (work@D_Flipflop.q)
      |vpiParent:
      \_port: (q), line:9:33, endln:9:34
      |vpiFullName:work@D_Flipflop.q
      |vpiActual:
      \_logic_typespec: , line:11:12, endln:11:15
  |vpiProcess:
  \_always: , line:12:5, endln:18:8
    |vpiParent:
    \_module_inst: work@D_Flipflop (work@D_Flipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:9:1, endln:19:10
    |vpiStmt:
    \_event_control: , line:12:11, endln:12:25
      |vpiParent:
      \_always: , line:12:5, endln:18:8
      |vpiCondition:
      \_operation: , line:12:13, endln:12:24
        |vpiParent:
        \_event_control: , line:12:11, endln:12:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@D_Flipflop.clk), line:12:21, endln:12:24
          |vpiParent:
          \_operation: , line:12:13, endln:12:24
          |vpiName:clk
          |vpiFullName:work@D_Flipflop.clk
          |vpiActual:
          \_logic_net: (work@D_Flipflop.clk), line:9:23, endln:9:26
      |vpiStmt:
      \_begin: (work@D_Flipflop), line:13:5, endln:18:8
        |vpiParent:
        \_event_control: , line:12:11, endln:12:25
        |vpiFullName:work@D_Flipflop
        |vpiStmt:
        \_if_else: , line:14:5, endln:17:11
          |vpiParent:
          \_begin: (work@D_Flipflop), line:13:5, endln:18:8
          |vpiCondition:
          \_ref_obj: (work@D_Flipflop.reset), line:14:8, endln:14:13
            |vpiParent:
            \_begin: (work@D_Flipflop), line:13:5, endln:18:8
            |vpiName:reset
            |vpiFullName:work@D_Flipflop.reset
            |vpiActual:
            \_logic_net: (work@D_Flipflop.reset), line:9:27, endln:9:32
          |vpiStmt:
          \_assignment: , line:15:5, endln:15:11
            |vpiParent:
            \_if_else: , line:14:5, endln:17:11
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_constant: , line:15:7, endln:15:11
              |vpiDecompile:1'b0
              |vpiSize:1
              |BIN:0
              |vpiConstType:3
            |vpiLhs:
            \_ref_obj: (work@D_Flipflop.q), line:15:5, endln:15:6
              |vpiParent:
              \_assignment: , line:15:5, endln:15:11
              |vpiName:q
              |vpiFullName:work@D_Flipflop.q
              |vpiActual:
              \_logic_net: (work@D_Flipflop.q), line:9:33, endln:9:34
          |vpiElseStmt:
          \_assignment: , line:17:5, endln:17:10
            |vpiParent:
            \_if_else: , line:14:5, endln:17:11
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_ref_obj: (work@D_Flipflop.Din), line:17:7, endln:17:10
              |vpiParent:
              \_assignment: , line:17:5, endln:17:10
              |vpiName:Din
              |vpiFullName:work@D_Flipflop.Din
              |vpiActual:
              \_logic_net: (work@D_Flipflop.Din), line:9:19, endln:9:22
            |vpiLhs:
            \_ref_obj: (work@D_Flipflop.q), line:17:5, endln:17:6
              |vpiParent:
              \_assignment: , line:17:5, endln:17:10
              |vpiName:q
              |vpiFullName:work@D_Flipflop.q
              |vpiActual:
              \_logic_net: (work@D_Flipflop.q), line:9:33, endln:9:34
    |vpiAlwaysType:1
|uhdmallModules:
\_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_design: (work@JKFlipflop)
  |vpiFullName:work@JKFlipflop
  |vpiDefName:work@JKFlipflop
  |vpiNet:
  \_logic_net: (work@JKFlipflop.w), line:4:8, endln:4:9
    |vpiParent:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@JKFlipflop.w)
      |vpiParent:
      \_logic_net: (work@JKFlipflop.w), line:4:8, endln:4:9
      |vpiFullName:work@JKFlipflop.w
      |vpiActual:
      \_logic_typespec: , line:4:3, endln:4:7
    |vpiName:w
    |vpiFullName:work@JKFlipflop.w
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@JKFlipflop.J), line:1:19, endln:1:20
    |vpiParent:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiName:J
    |vpiFullName:work@JKFlipflop.J
  |vpiNet:
  \_logic_net: (work@JKFlipflop.K), line:1:21, endln:1:22
    |vpiParent:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiName:K
    |vpiFullName:work@JKFlipflop.K
  |vpiNet:
  \_logic_net: (work@JKFlipflop.clk), line:1:23, endln:1:26
    |vpiParent:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiName:clk
    |vpiFullName:work@JKFlipflop.clk
  |vpiNet:
  \_logic_net: (work@JKFlipflop.reset), line:1:27, endln:1:32
    |vpiParent:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiName:reset
    |vpiFullName:work@JKFlipflop.reset
  |vpiNet:
  \_logic_net: (work@JKFlipflop.q), line:1:33, endln:1:34
    |vpiParent:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiName:q
    |vpiFullName:work@JKFlipflop.q
  |vpiPort:
  \_port: (J), line:1:19, endln:1:20
    |vpiParent:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiName:J
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@JKFlipflop.J.J), line:1:19, endln:1:20
      |vpiParent:
      \_port: (J), line:1:19, endln:1:20
      |vpiName:J
      |vpiFullName:work@JKFlipflop.J.J
      |vpiActual:
      \_logic_net: (work@JKFlipflop.J), line:1:19, endln:1:20
    |vpiTypedef:
    \_ref_typespec: (work@JKFlipflop.J)
      |vpiParent:
      \_port: (J), line:1:19, endln:1:20
      |vpiFullName:work@JKFlipflop.J
      |vpiActual:
      \_logic_typespec: , line:2:9, endln:2:9
  |vpiPort:
  \_port: (K), line:1:21, endln:1:22
    |vpiParent:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiName:K
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@JKFlipflop.K.K), line:1:21, endln:1:22
      |vpiParent:
      \_port: (K), line:1:21, endln:1:22
      |vpiName:K
      |vpiFullName:work@JKFlipflop.K.K
      |vpiActual:
      \_logic_net: (work@JKFlipflop.K), line:1:21, endln:1:22
    |vpiTypedef:
    \_ref_typespec: (work@JKFlipflop.K)
      |vpiParent:
      \_port: (K), line:1:21, endln:1:22
      |vpiFullName:work@JKFlipflop.K
      |vpiActual:
      \_logic_typespec: , line:2:9, endln:2:9
  |vpiPort:
  \_port: (clk), line:1:23, endln:1:26
    |vpiParent:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@JKFlipflop.clk.clk), line:1:23, endln:1:26
      |vpiParent:
      \_port: (clk), line:1:23, endln:1:26
      |vpiName:clk
      |vpiFullName:work@JKFlipflop.clk.clk
      |vpiActual:
      \_logic_net: (work@JKFlipflop.clk), line:1:23, endln:1:26
    |vpiTypedef:
    \_ref_typespec: (work@JKFlipflop.clk)
      |vpiParent:
      \_port: (clk), line:1:23, endln:1:26
      |vpiFullName:work@JKFlipflop.clk
      |vpiActual:
      \_logic_typespec: , line:2:9, endln:2:9
  |vpiPort:
  \_port: (reset), line:1:27, endln:1:32
    |vpiParent:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@JKFlipflop.reset.reset), line:1:27, endln:1:32
      |vpiParent:
      \_port: (reset), line:1:27, endln:1:32
      |vpiName:reset
      |vpiFullName:work@JKFlipflop.reset.reset
      |vpiActual:
      \_logic_net: (work@JKFlipflop.reset), line:1:27, endln:1:32
    |vpiTypedef:
    \_ref_typespec: (work@JKFlipflop.reset)
      |vpiParent:
      \_port: (reset), line:1:27, endln:1:32
      |vpiFullName:work@JKFlipflop.reset
      |vpiActual:
      \_logic_typespec: , line:2:9, endln:2:9
  |vpiPort:
  \_port: (q), line:1:33, endln:1:34
    |vpiParent:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiName:q
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@JKFlipflop.q.q), line:1:33, endln:1:34
      |vpiParent:
      \_port: (q), line:1:33, endln:1:34
      |vpiName:q
      |vpiFullName:work@JKFlipflop.q.q
      |vpiActual:
      \_logic_net: (work@JKFlipflop.q), line:1:33, endln:1:34
    |vpiTypedef:
    \_ref_typespec: (work@JKFlipflop.q)
      |vpiParent:
      \_port: (q), line:1:33, endln:1:34
      |vpiFullName:work@JKFlipflop.q
      |vpiActual:
      \_logic_typespec: , line:3:10, endln:3:10
  |vpiContAssign:
  \_cont_assign: , line:5:10, endln:5:25
    |vpiParent:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_operation: , line:5:12, endln:5:25
      |vpiParent:
      \_cont_assign: , line:5:10, endln:5:25
      |vpiOpType:29
      |vpiOperand:
      \_operation: , line:5:13, endln:5:17
        |vpiParent:
        \_operation: , line:5:12, endln:5:25
        |vpiOpType:28
        |vpiOperand:
        \_ref_obj: (work@JKFlipflop.J), line:5:13, endln:5:14
          |vpiParent:
          \_operation: , line:5:13, endln:5:17
          |vpiName:J
          |vpiFullName:work@JKFlipflop.J
          |vpiActual:
          \_logic_net: (work@JKFlipflop.J), line:1:19, endln:1:20
        |vpiOperand:
        \_operation: , line:5:15, endln:5:17
          |vpiParent:
          \_operation: , line:5:13, endln:5:17
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@JKFlipflop.q), line:5:16, endln:5:17
            |vpiParent:
            \_operation: , line:5:15, endln:5:17
            |vpiName:q
            |vpiFullName:work@JKFlipflop.q
            |vpiActual:
            \_logic_net: (work@JKFlipflop.q), line:1:33, endln:1:34
      |vpiOperand:
      \_operation: , line:5:20, endln:5:24
        |vpiParent:
        \_operation: , line:5:12, endln:5:25
        |vpiOpType:28
        |vpiOperand:
        \_operation: , line:5:20, endln:5:22
          |vpiParent:
          \_operation: , line:5:20, endln:5:24
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@JKFlipflop.K), line:5:21, endln:5:22
            |vpiParent:
            \_operation: , line:5:20, endln:5:22
            |vpiName:K
            |vpiFullName:work@JKFlipflop.K
            |vpiActual:
            \_logic_net: (work@JKFlipflop.K), line:1:21, endln:1:22
        |vpiOperand:
        \_ref_obj: (work@JKFlipflop.q), line:5:23, endln:5:24
          |vpiParent:
          \_operation: , line:5:20, endln:5:24
          |vpiName:q
          |vpiFullName:work@JKFlipflop.q
          |vpiActual:
          \_logic_net: (work@JKFlipflop.q), line:1:33, endln:1:34
    |vpiLhs:
    \_ref_obj: (work@JKFlipflop.w), line:5:10, endln:5:11
      |vpiParent:
      \_cont_assign: , line:5:10, endln:5:25
      |vpiName:w
      |vpiFullName:work@JKFlipflop.w
      |vpiActual:
      \_logic_net: (work@JKFlipflop.w), line:4:8, endln:4:9
|uhdmtopModules:
\_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
  |vpiName:work@JKFlipflop
  |vpiDefName:work@JKFlipflop
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@JKFlipflop.w), line:4:8, endln:4:9
    |vpiParent:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@JKFlipflop.w)
      |vpiParent:
      \_logic_net: (work@JKFlipflop.w), line:4:8, endln:4:9
      |vpiFullName:work@JKFlipflop.w
      |vpiActual:
      \_logic_typespec: , line:4:3, endln:4:7
    |vpiName:w
    |vpiFullName:work@JKFlipflop.w
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@JKFlipflop.J), line:1:19, endln:1:20
    |vpiParent:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@JKFlipflop.J)
      |vpiParent:
      \_logic_net: (work@JKFlipflop.J), line:1:19, endln:1:20
      |vpiFullName:work@JKFlipflop.J
      |vpiActual:
      \_logic_typespec: , line:2:9, endln:2:9
    |vpiName:J
    |vpiFullName:work@JKFlipflop.J
  |vpiNet:
  \_logic_net: (work@JKFlipflop.K), line:1:21, endln:1:22
    |vpiParent:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@JKFlipflop.K)
      |vpiParent:
      \_logic_net: (work@JKFlipflop.K), line:1:21, endln:1:22
      |vpiFullName:work@JKFlipflop.K
      |vpiActual:
      \_logic_typespec: , line:2:9, endln:2:9
    |vpiName:K
    |vpiFullName:work@JKFlipflop.K
  |vpiNet:
  \_logic_net: (work@JKFlipflop.clk), line:1:23, endln:1:26
    |vpiParent:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@JKFlipflop.clk)
      |vpiParent:
      \_logic_net: (work@JKFlipflop.clk), line:1:23, endln:1:26
      |vpiFullName:work@JKFlipflop.clk
      |vpiActual:
      \_logic_typespec: , line:2:9, endln:2:9
    |vpiName:clk
    |vpiFullName:work@JKFlipflop.clk
  |vpiNet:
  \_logic_net: (work@JKFlipflop.reset), line:1:27, endln:1:32
    |vpiParent:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@JKFlipflop.reset)
      |vpiParent:
      \_logic_net: (work@JKFlipflop.reset), line:1:27, endln:1:32
      |vpiFullName:work@JKFlipflop.reset
      |vpiActual:
      \_logic_typespec: , line:2:9, endln:2:9
    |vpiName:reset
    |vpiFullName:work@JKFlipflop.reset
  |vpiNet:
  \_logic_net: (work@JKFlipflop.q), line:1:33, endln:1:34
    |vpiParent:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@JKFlipflop.q)
      |vpiParent:
      \_logic_net: (work@JKFlipflop.q), line:1:33, endln:1:34
      |vpiFullName:work@JKFlipflop.q
      |vpiActual:
      \_logic_typespec: , line:3:10, endln:3:10
    |vpiName:q
    |vpiFullName:work@JKFlipflop.q
  |vpiTopModule:1
  |vpiPort:
  \_port: (J), line:1:19, endln:1:20
    |vpiParent:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiName:J
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@JKFlipflop.J), line:1:19, endln:1:20
      |vpiParent:
      \_port: (J), line:1:19, endln:1:20
      |vpiName:J
      |vpiFullName:work@JKFlipflop.J
      |vpiActual:
      \_logic_net: (work@JKFlipflop.J), line:1:19, endln:1:20
    |vpiTypedef:
    \_ref_typespec: (work@JKFlipflop.J)
      |vpiParent:
      \_port: (J), line:1:19, endln:1:20
      |vpiFullName:work@JKFlipflop.J
      |vpiActual:
      \_logic_typespec: , line:2:9, endln:2:9
    |vpiInstance:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
  |vpiPort:
  \_port: (K), line:1:21, endln:1:22
    |vpiParent:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiName:K
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@JKFlipflop.K), line:1:21, endln:1:22
      |vpiParent:
      \_port: (K), line:1:21, endln:1:22
      |vpiName:K
      |vpiFullName:work@JKFlipflop.K
      |vpiActual:
      \_logic_net: (work@JKFlipflop.K), line:1:21, endln:1:22
    |vpiTypedef:
    \_ref_typespec: (work@JKFlipflop.K)
      |vpiParent:
      \_port: (K), line:1:21, endln:1:22
      |vpiFullName:work@JKFlipflop.K
      |vpiActual:
      \_logic_typespec: , line:2:9, endln:2:9
    |vpiInstance:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
  |vpiPort:
  \_port: (clk), line:1:23, endln:1:26
    |vpiParent:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@JKFlipflop.clk), line:1:23, endln:1:26
      |vpiParent:
      \_port: (clk), line:1:23, endln:1:26
      |vpiName:clk
      |vpiFullName:work@JKFlipflop.clk
      |vpiActual:
      \_logic_net: (work@JKFlipflop.clk), line:1:23, endln:1:26
    |vpiTypedef:
    \_ref_typespec: (work@JKFlipflop.clk)
      |vpiParent:
      \_port: (clk), line:1:23, endln:1:26
      |vpiFullName:work@JKFlipflop.clk
      |vpiActual:
      \_logic_typespec: , line:2:9, endln:2:9
    |vpiInstance:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
  |vpiPort:
  \_port: (reset), line:1:27, endln:1:32
    |vpiParent:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@JKFlipflop.reset), line:1:27, endln:1:32
      |vpiParent:
      \_port: (reset), line:1:27, endln:1:32
      |vpiName:reset
      |vpiFullName:work@JKFlipflop.reset
      |vpiActual:
      \_logic_net: (work@JKFlipflop.reset), line:1:27, endln:1:32
    |vpiTypedef:
    \_ref_typespec: (work@JKFlipflop.reset)
      |vpiParent:
      \_port: (reset), line:1:27, endln:1:32
      |vpiFullName:work@JKFlipflop.reset
      |vpiActual:
      \_logic_typespec: , line:2:9, endln:2:9
    |vpiInstance:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
  |vpiPort:
  \_port: (q), line:1:33, endln:1:34
    |vpiParent:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiName:q
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@JKFlipflop.q), line:1:33, endln:1:34
      |vpiParent:
      \_port: (q), line:1:33, endln:1:34
      |vpiName:q
      |vpiFullName:work@JKFlipflop.q
      |vpiActual:
      \_logic_net: (work@JKFlipflop.q), line:1:33, endln:1:34
    |vpiTypedef:
    \_ref_typespec: (work@JKFlipflop.q)
      |vpiParent:
      \_port: (q), line:1:33, endln:1:34
      |vpiFullName:work@JKFlipflop.q
      |vpiActual:
      \_logic_typespec: , line:3:10, endln:3:10
    |vpiInstance:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
  |vpiModule:
  \_module_inst: work@D_Flipflop (work@JKFlipflop.dff), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:6:3, endln:6:33
    |vpiParent:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiName:dff
    |vpiFullName:work@JKFlipflop.dff
    |vpiDefName:work@D_Flipflop
    |vpiDefFile:${SURELOG_DIR}/tests/JKFlipflop/dut.sv
    |vpiDefLineNo:9
    |vpiNet:
    \_logic_net: (work@JKFlipflop.dff.Din), line:9:19, endln:9:22
      |vpiParent:
      \_module_inst: work@D_Flipflop (work@JKFlipflop.dff), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:6:3, endln:6:33
      |vpiTypespec:
      \_ref_typespec: (work@JKFlipflop.dff.Din)
        |vpiParent:
        \_logic_net: (work@JKFlipflop.dff.Din), line:9:19, endln:9:22
        |vpiFullName:work@JKFlipflop.dff.Din
        |vpiActual:
        \_logic_typespec: , line:10:11, endln:10:11
      |vpiName:Din
      |vpiFullName:work@JKFlipflop.dff.Din
    |vpiNet:
    \_logic_net: (work@JKFlipflop.dff.clk), line:9:23, endln:9:26
      |vpiParent:
      \_module_inst: work@D_Flipflop (work@JKFlipflop.dff), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:6:3, endln:6:33
      |vpiTypespec:
      \_ref_typespec: (work@JKFlipflop.dff.clk)
        |vpiParent:
        \_logic_net: (work@JKFlipflop.dff.clk), line:9:23, endln:9:26
        |vpiFullName:work@JKFlipflop.dff.clk
        |vpiActual:
        \_logic_typespec: , line:10:11, endln:10:11
      |vpiName:clk
      |vpiFullName:work@JKFlipflop.dff.clk
    |vpiNet:
    \_logic_net: (work@JKFlipflop.dff.reset), line:9:27, endln:9:32
      |vpiParent:
      \_module_inst: work@D_Flipflop (work@JKFlipflop.dff), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:6:3, endln:6:33
      |vpiTypespec:
      \_ref_typespec: (work@JKFlipflop.dff.reset)
        |vpiParent:
        \_logic_net: (work@JKFlipflop.dff.reset), line:9:27, endln:9:32
        |vpiFullName:work@JKFlipflop.dff.reset
        |vpiActual:
        \_logic_typespec: , line:10:11, endln:10:11
      |vpiName:reset
      |vpiFullName:work@JKFlipflop.dff.reset
    |vpiNet:
    \_logic_net: (work@JKFlipflop.dff.q), line:9:33, endln:9:34
      |vpiParent:
      \_module_inst: work@D_Flipflop (work@JKFlipflop.dff), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:6:3, endln:6:33
      |vpiTypespec:
      \_ref_typespec: (work@JKFlipflop.dff.q)
        |vpiParent:
        \_logic_net: (work@JKFlipflop.dff.q), line:9:33, endln:9:34
        |vpiFullName:work@JKFlipflop.dff.q
        |vpiActual:
        \_logic_typespec: , line:11:12, endln:11:15
      |vpiName:q
      |vpiFullName:work@JKFlipflop.dff.q
      |vpiNetType:48
    |vpiInstance:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiPort:
    \_port: (Din), line:9:19, endln:9:22
      |vpiParent:
      \_module_inst: work@D_Flipflop (work@JKFlipflop.dff), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:6:3, endln:6:33
      |vpiName:Din
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@JKFlipflop.w), line:6:18, endln:6:19
        |vpiParent:
        \_port: (Din), line:9:19, endln:9:22
        |vpiName:w
        |vpiFullName:work@JKFlipflop.w
        |vpiActual:
        \_logic_net: (work@JKFlipflop.w), line:4:8, endln:4:9
      |vpiLowConn:
      \_ref_obj: (work@JKFlipflop.dff.Din), line:9:19, endln:9:22
        |vpiParent:
        \_port: (Din), line:9:19, endln:9:22
        |vpiName:Din
        |vpiFullName:work@JKFlipflop.dff.Din
        |vpiActual:
        \_logic_net: (work@JKFlipflop.dff.Din), line:9:19, endln:9:22
      |vpiTypedef:
      \_ref_typespec: (work@JKFlipflop.dff.Din)
        |vpiParent:
        \_port: (Din), line:9:19, endln:9:22
        |vpiFullName:work@JKFlipflop.dff.Din
        |vpiActual:
        \_logic_typespec: , line:10:11, endln:10:11
      |vpiInstance:
      \_module_inst: work@D_Flipflop (work@JKFlipflop.dff), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:6:3, endln:6:33
    |vpiPort:
    \_port: (clk), line:9:23, endln:9:26
      |vpiParent:
      \_module_inst: work@D_Flipflop (work@JKFlipflop.dff), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:6:3, endln:6:33
      |vpiName:clk
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@JKFlipflop.clk), line:6:20, endln:6:23
        |vpiParent:
        \_port: (clk), line:9:23, endln:9:26
        |vpiName:clk
        |vpiFullName:work@JKFlipflop.clk
        |vpiActual:
        \_logic_net: (work@JKFlipflop.dff.clk), line:9:23, endln:9:26
      |vpiLowConn:
      \_ref_obj: (work@JKFlipflop.dff.clk), line:9:23, endln:9:26
        |vpiParent:
        \_port: (clk), line:9:23, endln:9:26
        |vpiName:clk
        |vpiFullName:work@JKFlipflop.dff.clk
        |vpiActual:
        \_logic_net: (work@JKFlipflop.dff.clk), line:9:23, endln:9:26
      |vpiTypedef:
      \_ref_typespec: (work@JKFlipflop.dff.clk)
        |vpiParent:
        \_port: (clk), line:9:23, endln:9:26
        |vpiFullName:work@JKFlipflop.dff.clk
        |vpiActual:
        \_logic_typespec: , line:10:11, endln:10:11
      |vpiInstance:
      \_module_inst: work@D_Flipflop (work@JKFlipflop.dff), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:6:3, endln:6:33
    |vpiPort:
    \_port: (reset), line:9:27, endln:9:32
      |vpiParent:
      \_module_inst: work@D_Flipflop (work@JKFlipflop.dff), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:6:3, endln:6:33
      |vpiName:reset
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@JKFlipflop.reset), line:6:24, endln:6:29
        |vpiParent:
        \_port: (reset), line:9:27, endln:9:32
        |vpiName:reset
        |vpiFullName:work@JKFlipflop.reset
        |vpiActual:
        \_logic_net: (work@JKFlipflop.dff.reset), line:9:27, endln:9:32
      |vpiLowConn:
      \_ref_obj: (work@JKFlipflop.dff.reset), line:9:27, endln:9:32
        |vpiParent:
        \_port: (reset), line:9:27, endln:9:32
        |vpiName:reset
        |vpiFullName:work@JKFlipflop.dff.reset
        |vpiActual:
        \_logic_net: (work@JKFlipflop.dff.reset), line:9:27, endln:9:32
      |vpiTypedef:
      \_ref_typespec: (work@JKFlipflop.dff.reset)
        |vpiParent:
        \_port: (reset), line:9:27, endln:9:32
        |vpiFullName:work@JKFlipflop.dff.reset
        |vpiActual:
        \_logic_typespec: , line:10:11, endln:10:11
      |vpiInstance:
      \_module_inst: work@D_Flipflop (work@JKFlipflop.dff), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:6:3, endln:6:33
    |vpiPort:
    \_port: (q), line:9:33, endln:9:34
      |vpiParent:
      \_module_inst: work@D_Flipflop (work@JKFlipflop.dff), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:6:3, endln:6:33
      |vpiName:q
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@JKFlipflop.q), line:6:30, endln:6:31
        |vpiParent:
        \_port: (q), line:9:33, endln:9:34
        |vpiName:q
        |vpiFullName:work@JKFlipflop.q
        |vpiActual:
        \_logic_net: (work@JKFlipflop.dff.q), line:9:33, endln:9:34
      |vpiLowConn:
      \_ref_obj: (work@JKFlipflop.dff.q), line:9:33, endln:9:34
        |vpiParent:
        \_port: (q), line:9:33, endln:9:34
        |vpiName:q
        |vpiFullName:work@JKFlipflop.dff.q
        |vpiActual:
        \_logic_net: (work@JKFlipflop.dff.q), line:9:33, endln:9:34
      |vpiTypedef:
      \_ref_typespec: (work@JKFlipflop.dff.q)
        |vpiParent:
        \_port: (q), line:9:33, endln:9:34
        |vpiFullName:work@JKFlipflop.dff.q
        |vpiActual:
        \_logic_typespec: , line:11:12, endln:11:15
      |vpiInstance:
      \_module_inst: work@D_Flipflop (work@JKFlipflop.dff), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:6:3, endln:6:33
    |vpiProcess:
    \_always: , line:12:5, endln:18:8
      |vpiParent:
      \_module_inst: work@D_Flipflop (work@JKFlipflop.dff), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:6:3, endln:6:33
      |vpiStmt:
      \_event_control: , line:12:11, endln:12:25
        |vpiParent:
        \_always: , line:12:5, endln:18:8
        |vpiCondition:
        \_operation: , line:12:13, endln:12:24
          |vpiParent:
          \_event_control: , line:12:11, endln:12:25
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@JKFlipflop.dff.clk), line:12:21, endln:12:24
            |vpiParent:
            \_operation: , line:12:13, endln:12:24
            |vpiName:clk
            |vpiFullName:work@JKFlipflop.dff.clk
            |vpiActual:
            \_logic_net: (work@JKFlipflop.dff.clk), line:9:23, endln:9:26
        |vpiStmt:
        \_begin: (work@JKFlipflop.dff), line:13:5, endln:18:8
          |vpiParent:
          \_event_control: , line:12:11, endln:12:25
          |vpiFullName:work@JKFlipflop.dff
          |vpiStmt:
          \_if_else: , line:14:5, endln:17:11
            |vpiParent:
            \_begin: (work@JKFlipflop.dff), line:13:5, endln:18:8
            |vpiCondition:
            \_ref_obj: (work@JKFlipflop.dff.reset), line:14:8, endln:14:13
              |vpiParent:
              \_if_else: , line:14:5, endln:17:11
              |vpiName:reset
              |vpiFullName:work@JKFlipflop.dff.reset
              |vpiActual:
              \_logic_net: (work@JKFlipflop.dff.reset), line:9:27, endln:9:32
            |vpiStmt:
            \_assignment: , line:15:5, endln:15:11
              |vpiParent:
              \_if_else: , line:14:5, endln:17:11
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_constant: , line:15:7, endln:15:11
              |vpiLhs:
              \_ref_obj: (work@JKFlipflop.dff.q), line:15:5, endln:15:6
                |vpiParent:
                \_assignment: , line:15:5, endln:15:11
                |vpiName:q
                |vpiFullName:work@JKFlipflop.dff.q
                |vpiActual:
                \_logic_net: (work@JKFlipflop.dff.q), line:9:33, endln:9:34
            |vpiElseStmt:
            \_assignment: , line:17:5, endln:17:10
              |vpiParent:
              \_if_else: , line:14:5, endln:17:11
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@JKFlipflop.dff.Din), line:17:7, endln:17:10
                |vpiParent:
                \_assignment: , line:17:5, endln:17:10
                |vpiName:Din
                |vpiFullName:work@JKFlipflop.dff.Din
                |vpiActual:
                \_logic_net: (work@JKFlipflop.dff.Din), line:9:19, endln:9:22
              |vpiLhs:
              \_ref_obj: (work@JKFlipflop.dff.q), line:17:5, endln:17:6
                |vpiParent:
                \_assignment: , line:17:5, endln:17:10
                |vpiName:q
                |vpiFullName:work@JKFlipflop.dff.q
                |vpiActual:
                \_logic_net: (work@JKFlipflop.dff.q), line:9:33, endln:9:34
      |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:5:10, endln:5:25
    |vpiParent:
    \_module_inst: work@JKFlipflop (work@JKFlipflop), file:${SURELOG_DIR}/tests/JKFlipflop/dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_operation: , line:5:12, endln:5:25
      |vpiParent:
      \_cont_assign: , line:5:10, endln:5:25
      |vpiOpType:29
      |vpiOperand:
      \_operation: , line:5:13, endln:5:17
        |vpiParent:
        \_operation: , line:5:12, endln:5:25
        |vpiOpType:28
        |vpiOperand:
        \_ref_obj: (work@JKFlipflop.J), line:5:13, endln:5:14
          |vpiParent:
          \_operation: , line:5:13, endln:5:17
          |vpiName:J
          |vpiFullName:work@JKFlipflop.J
          |vpiActual:
          \_logic_net: (work@JKFlipflop.J), line:1:19, endln:1:20
        |vpiOperand:
        \_operation: , line:5:15, endln:5:17
          |vpiParent:
          \_operation: , line:5:13, endln:5:17
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@JKFlipflop.q), line:5:16, endln:5:17
            |vpiParent:
            \_operation: , line:5:15, endln:5:17
            |vpiName:q
            |vpiFullName:work@JKFlipflop.q
            |vpiActual:
            \_logic_net: (work@JKFlipflop.q), line:1:33, endln:1:34
      |vpiOperand:
      \_operation: , line:5:20, endln:5:24
        |vpiParent:
        \_operation: , line:5:12, endln:5:25
        |vpiOpType:28
        |vpiOperand:
        \_operation: , line:5:20, endln:5:22
          |vpiParent:
          \_operation: , line:5:20, endln:5:24
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@JKFlipflop.K), line:5:21, endln:5:22
            |vpiParent:
            \_operation: , line:5:20, endln:5:22
            |vpiName:K
            |vpiFullName:work@JKFlipflop.K
            |vpiActual:
            \_logic_net: (work@JKFlipflop.K), line:1:21, endln:1:22
        |vpiOperand:
        \_ref_obj: (work@JKFlipflop.q), line:5:23, endln:5:24
          |vpiParent:
          \_operation: , line:5:20, endln:5:24
          |vpiName:q
          |vpiFullName:work@JKFlipflop.q
          |vpiActual:
          \_logic_net: (work@JKFlipflop.q), line:1:33, endln:1:34
    |vpiLhs:
    \_ref_obj: (work@JKFlipflop.w), line:5:10, endln:5:11
      |vpiParent:
      \_cont_assign: , line:5:10, endln:5:25
      |vpiName:w
      |vpiFullName:work@JKFlipflop.w
      |vpiActual:
      \_logic_net: (work@JKFlipflop.w), line:4:8, endln:4:9
\_weaklyReferenced:
\_function: (work@mailbox::new), line:3:5, endln:4:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:1:3, endln:27:11
  |vpiName:new
  |vpiFullName:work@mailbox::new
  |vpiMethod:1
  |vpiReturn:
  \_class_var: (work@mailbox::new), line:3:23, endln:3:28
  |vpiIODecl:
  \_io_decl: (bound), line:3:23, endln:3:28
    |vpiParent:
    \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiDirection:1
    |vpiName:bound
    |vpiExpr:
    \_constant: , line:3:31, endln:3:32
    |vpiTypedef:
    \_ref_typespec: (work@mailbox::new::bound)
      |vpiParent:
      \_io_decl: (bound), line:3:23, endln:3:28
      |vpiFullName:work@mailbox::new::bound
      |vpiActual:
      \_int_typespec: , line:3:19, endln:3:22
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:1:3, endln:27:11
\_int_typespec: , line:3:19, endln:3:22
  |vpiSigned:1
\_function: (work@mailbox::num), line:6:5, endln:7:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:1:3, endln:27:11
  |vpiName:num
  |vpiFullName:work@mailbox::num
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@mailbox::num), line:6:14, endln:6:17
\_int_typespec: , line:6:14, endln:6:17
  |vpiSigned:1
\_function: (work@mailbox::try_put), line:12:5, endln:13:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:1:3, endln:27:11
  |vpiName:try_put
  |vpiFullName:work@mailbox::try_put
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_logic_var: (work@mailbox::try_put)
  |vpiIODecl:
  \_io_decl: (message), line:12:23, endln:12:30
    |vpiParent:
    \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiDirection:1
    |vpiName:message
\_function: (work@mailbox::try_get), line:18:5, endln:19:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:1:3, endln:27:11
  |vpiName:try_get
  |vpiFullName:work@mailbox::try_get
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
  |vpiIODecl:
  \_io_decl: (message), line:18:31, endln:18:38
    |vpiParent:
    \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiDirection:6
    |vpiName:message
\_int_typespec: , line:18:14, endln:18:17
  |vpiSigned:1
\_function: (work@mailbox::try_peek), line:24:5, endln:25:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:1:3, endln:27:11
  |vpiName:try_peek
  |vpiFullName:work@mailbox::try_peek
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
  |vpiIODecl:
  \_io_decl: (message), line:24:31, endln:24:38
    |vpiParent:
    \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiDirection:6
    |vpiName:message
\_int_typespec: , line:24:14, endln:24:17
  |vpiSigned:1
\_enum_typespec: (state), line:32:5, endln:32:74
  |vpiParent:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:30:3, endln:52:11
  |vpiName:state
  |vpiEnumConst:
  \_enum_const: (FINISHED), line:32:20, endln:32:28
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:FINISHED
    |INT:0
    |vpiDecompile:0
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (RUNNING), line:32:30, endln:32:37
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:RUNNING
    |INT:1
    |vpiDecompile:1
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (WAITING), line:32:39, endln:32:46
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:WAITING
    |INT:2
    |vpiDecompile:2
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (SUSPENDED), line:32:48, endln:32:57
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:SUSPENDED
    |INT:3
    |vpiDecompile:3
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (KILLED), line:32:59, endln:32:65
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:KILLED
    |INT:4
    |vpiDecompile:4
    |vpiSize:64
\_function: (work@process::self), line:34:5, endln:34:11
  |vpiParent:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:30:3, endln:52:11
  |vpiName:self
  |vpiFullName:work@process::self
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_class_var: (work@process::self), line:34:21, endln:34:28
\_class_typespec: , line:34:21, endln:34:28
  |vpiClassDefn:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:30:3, endln:52:11
\_function: (work@process::status), line:37:5, endln:38:16
  |vpiParent:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:30:3, endln:52:11
  |vpiName:status
  |vpiFullName:work@process::status
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_enum_var: (work@process::status), line:37:14, endln:37:19
\_function: (work@semaphore::new), line:57:5, endln:58:16
  |vpiParent:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:55:3, endln:69:11
  |vpiName:new
  |vpiFullName:work@semaphore::new
  |vpiMethod:1
  |vpiReturn:
  \_class_var: (work@semaphore::new), line:57:22, endln:57:30
  |vpiIODecl:
  \_io_decl: (keyCount), line:57:22, endln:57:30
    |vpiParent:
    \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiDirection:1
    |vpiName:keyCount
    |vpiExpr:
    \_constant: , line:57:33, endln:57:34
    |vpiTypedef:
    \_ref_typespec: (work@semaphore::new::keyCount)
      |vpiParent:
      \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiFullName:work@semaphore::new::keyCount
      |vpiActual:
      \_int_typespec: , line:57:18, endln:57:21
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:55:3, endln:69:11
\_int_typespec: , line:57:18, endln:57:21
  |vpiSigned:1
\_int_typespec: , line:60:14, endln:60:17
  |vpiSigned:1
\_int_typespec: , line:63:14, endln:63:17
  |vpiSigned:1
\_function: (work@semaphore::try_get), line:66:5, endln:67:16
  |vpiParent:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/JKFlipflop/builtin.sv, line:55:3, endln:69:11
  |vpiName:try_get
  |vpiFullName:work@semaphore::try_get
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
  |vpiIODecl:
  \_io_decl: (keyCount), line:66:30, endln:66:38
    |vpiParent:
    \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiDirection:1
    |vpiName:keyCount
    |vpiExpr:
    \_constant: , line:66:41, endln:66:42
    |vpiTypedef:
    \_ref_typespec: (work@semaphore::try_get::keyCount)
      |vpiParent:
      \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiFullName:work@semaphore::try_get::keyCount
      |vpiActual:
      \_int_typespec: , line:66:26, endln:66:29
\_int_typespec: , line:66:14, endln:66:17
  |vpiSigned:1
\_int_typespec: , line:66:26, endln:66:29
  |vpiSigned:1
\_logic_typespec: , line:2:9, endln:2:9
\_logic_typespec: , line:3:10, endln:3:10
\_logic_typespec: , line:4:3, endln:4:7
\_logic_typespec: , line:2:9, endln:2:9
  |vpiParent:
  \_logic_net: (work@JKFlipflop.reset), line:1:27, endln:1:32
\_logic_typespec: , line:3:10, endln:3:10
  |vpiParent:
  \_logic_net: (work@JKFlipflop.q), line:1:33, endln:1:34
\_logic_typespec: , line:10:11, endln:10:11
\_logic_typespec: , line:11:12, endln:11:15
\_logic_typespec: , line:10:11, endln:10:11
  |vpiParent:
  \_logic_net: (work@JKFlipflop.dff.reset), line:9:27, endln:9:32
\_logic_typespec: , line:11:12, endln:11:15
  |vpiParent:
  \_logic_net: (work@JKFlipflop.dff.q), line:9:33, endln:9:34
\_logic_typespec: , line:10:11, endln:10:11
\_logic_typespec: , line:10:11, endln:10:11
\_logic_typespec: , line:10:11, endln:10:11
\_logic_typespec: , line:11:12, endln:11:15
\_logic_typespec: , line:2:9, endln:2:9
\_logic_typespec: , line:2:9, endln:2:9
\_logic_typespec: , line:2:9, endln:2:9
\_logic_typespec: , line:2:9, endln:2:9
\_logic_typespec: , line:3:10, endln:3:10
\_logic_typespec: , line:4:3, endln:4:7
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 6


[roundtrip]: ${SURELOG_DIR}/tests/JKFlipflop/builtin.sv | ${SURELOG_DIR}/build/regression/JKFlipflop/roundtrip/builtin_000.sv | 0 | 0 |
[roundtrip]: ${SURELOG_DIR}/tests/JKFlipflop/dut.sv     | ${SURELOG_DIR}/build/regression/JKFlipflop/roundtrip/dut_000.sv     | 7 | 19 |