
*** Running vivado
    with args -log inst_rom.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source inst_rom.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source inst_rom.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 318.883 ; gain = 82.211
INFO: [Synth 8-638] synthesizing module 'inst_rom' [d:/My Projects/VerilogProj_2013631/project_8/project_8.srcs/sources_1/ip/inst_rom/synth/inst_rom.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'inst_rom' (9#1) [d:/My Projects/VerilogProj_2013631/project_8/project_8.srcs/sources_1/ip/inst_rom/synth/inst_rom.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 525.367 ; gain = 288.695
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 525.367 ; gain = 288.695
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 628.363 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:37 ; elapsed = 00:01:41 . Memory (MB): peak = 628.363 ; gain = 391.691
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:37 ; elapsed = 00:01:41 . Memory (MB): peak = 628.363 ; gain = 391.691
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:01:41 . Memory (MB): peak = 628.363 ; gain = 391.691
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:37 ; elapsed = 00:01:41 . Memory (MB): peak = 628.363 ; gain = 391.691
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:42 . Memory (MB): peak = 628.363 ; gain = 391.691
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 649.977 ; gain = 413.305
Finished Timing Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 649.977 ; gain = 413.305
Finished Technology Mapping : Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 659.117 ; gain = 422.445
Finished IO Insertion : Time (s): cpu = 00:01:51 ; elapsed = 00:01:56 . Memory (MB): peak = 659.117 ; gain = 422.445
Finished Renaming Generated Instances : Time (s): cpu = 00:01:51 ; elapsed = 00:01:56 . Memory (MB): peak = 659.117 ; gain = 422.445
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:51 ; elapsed = 00:01:56 . Memory (MB): peak = 659.117 ; gain = 422.445
Finished Renaming Generated Ports : Time (s): cpu = 00:01:51 ; elapsed = 00:01:56 . Memory (MB): peak = 659.117 ; gain = 422.445
Finished Handling Custom Attributes : Time (s): cpu = 00:01:51 ; elapsed = 00:01:56 . Memory (MB): peak = 659.117 ; gain = 422.445
Finished Renaming Generated Nets : Time (s): cpu = 00:01:51 ; elapsed = 00:01:56 . Memory (MB): peak = 659.117 ; gain = 422.445

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:51 ; elapsed = 00:01:56 . Memory (MB): peak = 659.117 ; gain = 422.445
synth_design: Time (s): cpu = 00:01:54 ; elapsed = 00:01:58 . Memory (MB): peak = 677.344 ; gain = 440.672
