Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr  3 16:23:48 2023
| Host         : marcel_002 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             153 |           51 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              40 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------------+-----------------------------+------------------+----------------+
| Clock Signal |                Enable Signal                |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+--------------+---------------------------------------------+-----------------------------+------------------+----------------+
|  pixel_clk   | u_display_hvscan/u1_display_control/vs_cnt0 | u_HDMI/u_encoder_0/AR[0]    |                3 |             16 |
|  ser_clk     |                                             | u_HDMI/u_encoder_0/AR[0]    |                8 |             20 |
|  pixel_clk   | u_display_hvscan/u1_display_control/rd_en   | u_HDMI/u_encoder_0/AR[0]    |                7 |             24 |
|  pixel_clk   |                                             | u_HDMI/u_encoder_1/c1_reg10 |               11 |             32 |
|  pixel_clk   |                                             | u_HDMI/u_encoder_0/AR[0]    |               32 |            101 |
+--------------+---------------------------------------------+-----------------------------+------------------+----------------+


