<?xml version="1.0" ?>
<component id="root" name="root">
	<component id="system" name="system">
		<param name="number_of_cores" value="4"/>
		<param name="number_of_L1Directories" value="1"/>
		<param name="number_of_L2Directories" value="0"/>
		<param name="number_of_L2s" value="1"/>
		<param name="number_of_L3s" value="0"/>
		<param name="number_of_NoCs" value="1"/>
		<param name="homogeneous_cores" value="0"/>
		<param name="homogeneous_L2s" value="1"/>
		<param name="homogeneous_L1Directories" value="1"/>
		<param name="homogeneous_L2Directories" value="0"/>
		<param name="homogeneous_L3s" value="0"/>
		<param name="homogeneous_ccs" value="1"/>
		<param name="homogeneous_NoCs" value="0"/>
		<param name="core_tech_node" value="32"/>
		<param name="target_core_clockrate" value="3000"/>
		<param name="temperature" value="350"/>
		<param name="number_cache_levels" value="2"/>
		<param name="interconnect_projection_type" value="0"/>
		<param name="device_type" value="0"/>
		<param name="longer_channel_device" value="0"/>
		<param name="machine_bits" value="64"/>
		<param name="virtual_address_width" value="64"/>
		<param name="physical_address_width" value="52"/>
		<param name="virtual_memory_page_size" value="4096"/>
		<param name="number_of_dir_levels" value="1"/>
		<stat name="total_cycles" value="4736678738"/>
		<stat name="idle_cycles" value="0"/>
		<stat name="busy_cycles" value="4736678738"/>
		<component id="system.core0" name="core0">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="54983223"/>
			<stat name="fp_instructions" value="182706"/>
			<stat name="branch_instructions" value="7293243"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="9903993"/>
			<stat name="store_instructions" value="4545574"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="54983223"/>
			<stat name="committed_fp_instructions" value="182706"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="4736678738"/>
			<stat name="idle_cycles" value="4508982071.998096"/>
			<stat name="busy_cycles" value="227696666.001904"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="74496089"/>
			<stat name="float_regfile_reads" value="79501"/>
			<stat name="int_regfile_writes" value="42276661"/>
			<stat name="float_regfile_writes" value="80855"/>
			<stat name="function_calls" value="2011395"/>
			<stat name="context_switches" value="2118"/>
			<stat name="ialu_accesses" value="54983223"/>
			<stat name="fpu_accesses" value="182706"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="54983223"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="182706"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core0.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core0.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="2518035"/>
				<stat name="total_misses" value="1519"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="9891634"/>
				<stat name="write_accesses" value="4534981"/>
				<stat name="read_misses" value="3602"/>
				<stat name="write_misses" value="402"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core1" name="core1">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="5138079"/>
			<stat name="fp_instructions" value="21933"/>
			<stat name="branch_instructions" value="444503"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="1145561"/>
			<stat name="store_instructions" value="664310"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="5138079"/>
			<stat name="committed_fp_instructions" value="21933"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="4736335642"/>
			<stat name="idle_cycles" value="4717903230.227751"/>
			<stat name="busy_cycles" value="18432411.772249"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="7023936"/>
			<stat name="float_regfile_reads" value="12179"/>
			<stat name="int_regfile_writes" value="3976033"/>
			<stat name="float_regfile_writes" value="12186"/>
			<stat name="function_calls" value="202950"/>
			<stat name="context_switches" value="307"/>
			<stat name="ialu_accesses" value="5138079"/>
			<stat name="fpu_accesses" value="21933"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="5138079"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="21933"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core1.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core1.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="1131473"/>
				<stat name="total_misses" value="1042"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="1143250"/>
				<stat name="write_accesses" value="660764"/>
				<stat name="read_misses" value="1961"/>
				<stat name="write_misses" value="166"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core2" name="core2">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="24964346"/>
			<stat name="fp_instructions" value="295828"/>
			<stat name="branch_instructions" value="2596518"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="4974265"/>
			<stat name="store_instructions" value="3230545"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="24964346"/>
			<stat name="committed_fp_instructions" value="295828"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="4736336502"/>
			<stat name="idle_cycles" value="4636987794.692726"/>
			<stat name="busy_cycles" value="99348707.307274"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="34899330"/>
			<stat name="float_regfile_reads" value="146757"/>
			<stat name="int_regfile_writes" value="18771347"/>
			<stat name="float_regfile_writes" value="150185"/>
			<stat name="function_calls" value="781566"/>
			<stat name="context_switches" value="3558"/>
			<stat name="ialu_accesses" value="24964346"/>
			<stat name="fpu_accesses" value="295828"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="24964346"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="295828"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core2.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core2.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="2775325"/>
				<stat name="total_misses" value="2548"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="4954492"/>
				<stat name="write_accesses" value="3214397"/>
				<stat name="read_misses" value="4438"/>
				<stat name="write_misses" value="497"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core3" name="core3">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="12482897"/>
			<stat name="fp_instructions" value="96519"/>
			<stat name="branch_instructions" value="1174524"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="2629229"/>
			<stat name="store_instructions" value="1743415"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="12482897"/>
			<stat name="committed_fp_instructions" value="96519"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="4736338706"/>
			<stat name="idle_cycles" value="4684641868.429807"/>
			<stat name="busy_cycles" value="51696837.570193"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="17168484"/>
			<stat name="float_regfile_reads" value="46760"/>
			<stat name="int_regfile_writes" value="9405070"/>
			<stat name="float_regfile_writes" value="48097"/>
			<stat name="function_calls" value="526029"/>
			<stat name="context_switches" value="1773"/>
			<stat name="ialu_accesses" value="12482897"/>
			<stat name="fpu_accesses" value="96519"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="12482897"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="96519"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core3.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core3.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="1270073"/>
				<stat name="total_misses" value="1020"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="2618405"/>
				<stat name="write_accesses" value="1734228"/>
				<stat name="read_misses" value="2596"/>
				<stat name="write_misses" value="264"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.L1Directory0" name="L1Directory0">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="32768,16,8,1,1,20"/>
			<param name="buffer_sizes" value="8,8,8,8"/>
			<param name="clockrate" value="100"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="0"/>
			<stat name="write_accesses" value="0"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L20" name="L20">
			<param name="L2_config" value="2097152,64,8,1,1,20"/>
			<param name="buffer_sizes" value="20,20,20,20"/>
			<param name="clockrate" value="100"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="2866719"/>
			<stat name="write_accesses" value="286349"/>
			<stat name="read_misses" value="170425"/>
			<stat name="write_misses" value="118934"/>
			<stat name="conflicts" value="248703"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.NoC0" name="noc0">
			<param name="clockrate" value="1000"/>
			<param name="type" value="0"/>
			<param name="horizontal_nodes" value="1"/>
			<param name="vertical_nodes" value="1"/>
			<param name="has_global_link" value="1"/>
			<param name="link_throughput" value="1"/>
			<param name="link_latency" value="1"/>
			<param name="input_ports" value="9"/>
			<param name="output_ports" value="9"/>
			<param name="virtual_channel_per_port" value="2"/>
			<param name="input_buffer_entries_per_vc" value="128"/>
			<param name="flit_bits" value="40"/>
			<param name="chip_coverage" value="1"/>
			<param name="link_routing_over_percentage" value="0.5"/>
			<stat name="total_accesses" value="0"/>
			<stat name="duty_cycle" value="1"/>
		</component>
		<component id="system.mem" name="mem">
			<param name="mem_tech_node" value="32"/>
			<param name="device_clock" value="200"/>
			<param name="peak_transfer_rate" value="6400"/>
			<param name="internal_prefetch_of_DRAM_chip" value="4"/>
			<param name="capacity_per_channel" value="4096"/>
			<param name="number_ranks" value="2"/>
			<param name="num_banks_of_DRAM_chip" value="8"/>
			<param name="Block_width_of_DRAM_chip" value="64"/>
			<param name="output_width_of_DRAM_chip" value="8"/>
			<param name="page_size_of_DRAM_chip" value="8"/>
			<param name="burstlength_of_DRAM_chip" value="8"/>
			<stat name="memory_accesses" value="468310"/>
			<stat name="memory_reads" value="326351"/>
			<stat name="memory_writes" value="141959"/>
		</component>
		<component id="system.mc" name="mc">
			<param name="mc_clock" value="800"/>
			<param name="peak_transfer_rate" value="1600"/>
			<param name="llc_line_length" value="16"/>
			<param name="number_mcs" value="1"/>
			<param name="memory_channels_per_mc" value="2"/>
			<param name="number_ranks" value="2"/>
			<param name="req_window_size_per_channel" value="32"/>
			<param name="IO_buffer_size_per_channel" value="32"/>
			<param name="databus_width" value="32"/>
			<param name="addressbus_width" value="32"/>
			<stat name="memory_accesses" value="468310"/>
			<stat name="memory_reads" value="326351"/>
			<stat name="memory_writes" value="141959"/>
		</component>
		<component id="system.niu" name="niu">
			<param name="type" value="1"/>
			<param name="clockrate" value="15"/>
			<param name="number_units" value="0"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
		<component id="system.pcie" name="pcie">
			<param name="type" value="1"/>
			<param name="withPHY" value="1"/>
			<param name="clockrate" value="350"/>
			<param name="number_units" value="0"/>
			<param name="num_channels" value="2"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
		<component id="system.flashc" name="flashc">
			<param name="number_flashcs" value="0"/>
			<param name="type" value="1"/>
			<param name="withPHY" value="1"/>
			<param name="peak_transfer_rate" value="200"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
	</component>
</component>
<?xml version="1.0" ?>
<component id="root" name="root">
	<component id="system" name="system">
		<param name="number_of_cores" value="4"/>
		<param name="number_of_L1Directories" value="1"/>
		<param name="number_of_L2Directories" value="0"/>
		<param name="number_of_L2s" value="1"/>
		<param name="number_of_L3s" value="0"/>
		<param name="number_of_NoCs" value="1"/>
		<param name="homogeneous_cores" value="0"/>
		<param name="homogeneous_L2s" value="1"/>
		<param name="homogeneous_L1Directories" value="1"/>
		<param name="homogeneous_L2Directories" value="0"/>
		<param name="homogeneous_L3s" value="0"/>
		<param name="homogeneous_ccs" value="1"/>
		<param name="homogeneous_NoCs" value="0"/>
		<param name="core_tech_node" value="32"/>
		<param name="target_core_clockrate" value="3000"/>
		<param name="temperature" value="350"/>
		<param name="number_cache_levels" value="2"/>
		<param name="interconnect_projection_type" value="0"/>
		<param name="device_type" value="0"/>
		<param name="longer_channel_device" value="0"/>
		<param name="machine_bits" value="64"/>
		<param name="virtual_address_width" value="64"/>
		<param name="physical_address_width" value="52"/>
		<param name="virtual_memory_page_size" value="4096"/>
		<param name="number_of_dir_levels" value="1"/>
		<stat name="total_cycles" value="12759924"/>
		<stat name="idle_cycles" value="0"/>
		<stat name="busy_cycles" value="12759924"/>
		<component id="system.core0" name="core0">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="163676"/>
			<stat name="fp_instructions" value="306"/>
			<stat name="branch_instructions" value="16631"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="30896"/>
			<stat name="store_instructions" value="22728"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="163676"/>
			<stat name="committed_fp_instructions" value="306"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="14123684"/>
			<stat name="idle_cycles" value="13232179.799731"/>
			<stat name="busy_cycles" value="891504.200269"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="218175"/>
			<stat name="float_regfile_reads" value="134"/>
			<stat name="int_regfile_writes" value="120350"/>
			<stat name="float_regfile_writes" value="138"/>
			<stat name="function_calls" value="10232"/>
			<stat name="context_switches" value="6"/>
			<stat name="ialu_accesses" value="163676"/>
			<stat name="fpu_accesses" value="306"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="163676"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="306"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core0.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core0.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="7697"/>
				<stat name="total_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="30855"/>
				<stat name="write_accesses" value="22698"/>
				<stat name="read_misses" value="6"/>
				<stat name="write_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core1" name="core1">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="11364"/>
			<stat name="fp_instructions" value="0"/>
			<stat name="branch_instructions" value="829"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="2637"/>
			<stat name="store_instructions" value="1468"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="11364"/>
			<stat name="committed_fp_instructions" value="0"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="13667810"/>
			<stat name="idle_cycles" value="13625034.641428"/>
			<stat name="busy_cycles" value="42775.358572"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="15297"/>
			<stat name="float_regfile_reads" value="0"/>
			<stat name="int_regfile_writes" value="8991"/>
			<stat name="float_regfile_writes" value="0"/>
			<stat name="function_calls" value="508"/>
			<stat name="context_switches" value="0"/>
			<stat name="ialu_accesses" value="11364"/>
			<stat name="fpu_accesses" value="0"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="11364"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="0"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core1.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core1.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="1813"/>
				<stat name="total_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="2637"/>
				<stat name="write_accesses" value="1460"/>
				<stat name="read_misses" value="0"/>
				<stat name="write_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core2" name="core2">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="2592694"/>
			<stat name="fp_instructions" value="174835"/>
			<stat name="branch_instructions" value="235596"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="488839"/>
			<stat name="store_instructions" value="397697"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="2592694"/>
			<stat name="committed_fp_instructions" value="174835"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="12759924"/>
			<stat name="idle_cycles" value="1343004.999789"/>
			<stat name="busy_cycles" value="11416919.000211"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="3851609"/>
			<stat name="float_regfile_reads" value="117630"/>
			<stat name="int_regfile_writes" value="1875673"/>
			<stat name="float_regfile_writes" value="115965"/>
			<stat name="function_calls" value="88265"/>
			<stat name="context_switches" value="144"/>
			<stat name="ialu_accesses" value="2592694"/>
			<stat name="fpu_accesses" value="174835"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="2592694"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="174835"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core2.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core2.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="1386335"/>
				<stat name="total_misses" value="538"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="487405"/>
				<stat name="write_accesses" value="397240"/>
				<stat name="read_misses" value="650"/>
				<stat name="write_misses" value="326"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core3" name="core3">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="177086"/>
			<stat name="fp_instructions" value="438"/>
			<stat name="branch_instructions" value="20423"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="35574"/>
			<stat name="store_instructions" value="22305"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="177086"/>
			<stat name="committed_fp_instructions" value="438"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="13671924"/>
			<stat name="idle_cycles" value="12873123.153601"/>
			<stat name="busy_cycles" value="798800.846399"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="236776"/>
			<stat name="float_regfile_reads" value="219"/>
			<stat name="int_regfile_writes" value="132950"/>
			<stat name="float_regfile_writes" value="223"/>
			<stat name="function_calls" value="4187"/>
			<stat name="context_switches" value="61"/>
			<stat name="ialu_accesses" value="177086"/>
			<stat name="fpu_accesses" value="438"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="177086"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="438"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core3.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core3.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="27645"/>
				<stat name="total_misses" value="128"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="34995"/>
				<stat name="write_accesses" value="22101"/>
				<stat name="read_misses" value="333"/>
				<stat name="write_misses" value="42"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.L1Directory0" name="L1Directory0">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="32768,16,8,1,1,20"/>
			<param name="buffer_sizes" value="8,8,8,8"/>
			<param name="clockrate" value="100"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="0"/>
			<stat name="write_accesses" value="0"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L20" name="L20">
			<param name="L2_config" value="2097152,64,8,1,1,20"/>
			<param name="buffer_sizes" value="20,20,20,20"/>
			<param name="clockrate" value="100"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="64128"/>
			<stat name="write_accesses" value="19638"/>
			<stat name="read_misses" value="3331"/>
			<stat name="write_misses" value="13241"/>
			<stat name="conflicts" value="10706"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.NoC0" name="noc0">
			<param name="clockrate" value="1000"/>
			<param name="type" value="0"/>
			<param name="horizontal_nodes" value="1"/>
			<param name="vertical_nodes" value="1"/>
			<param name="has_global_link" value="1"/>
			<param name="link_throughput" value="1"/>
			<param name="link_latency" value="1"/>
			<param name="input_ports" value="9"/>
			<param name="output_ports" value="9"/>
			<param name="virtual_channel_per_port" value="2"/>
			<param name="input_buffer_entries_per_vc" value="128"/>
			<param name="flit_bits" value="40"/>
			<param name="chip_coverage" value="1"/>
			<param name="link_routing_over_percentage" value="0.5"/>
			<stat name="total_accesses" value="0"/>
			<stat name="duty_cycle" value="1"/>
		</component>
		<component id="system.mem" name="mem">
			<param name="mem_tech_node" value="32"/>
			<param name="device_clock" value="200"/>
			<param name="peak_transfer_rate" value="6400"/>
			<param name="internal_prefetch_of_DRAM_chip" value="4"/>
			<param name="capacity_per_channel" value="4096"/>
			<param name="number_ranks" value="2"/>
			<param name="num_banks_of_DRAM_chip" value="8"/>
			<param name="Block_width_of_DRAM_chip" value="64"/>
			<param name="output_width_of_DRAM_chip" value="8"/>
			<param name="page_size_of_DRAM_chip" value="8"/>
			<param name="burstlength_of_DRAM_chip" value="8"/>
			<stat name="memory_accesses" value="66728"/>
			<stat name="memory_reads" value="35726"/>
			<stat name="memory_writes" value="31002"/>
		</component>
		<component id="system.mc" name="mc">
			<param name="mc_clock" value="800"/>
			<param name="peak_transfer_rate" value="1600"/>
			<param name="llc_line_length" value="16"/>
			<param name="number_mcs" value="1"/>
			<param name="memory_channels_per_mc" value="2"/>
			<param name="number_ranks" value="2"/>
			<param name="req_window_size_per_channel" value="32"/>
			<param name="IO_buffer_size_per_channel" value="32"/>
			<param name="databus_width" value="32"/>
			<param name="addressbus_width" value="32"/>
			<stat name="memory_accesses" value="66728"/>
			<stat name="memory_reads" value="35726"/>
			<stat name="memory_writes" value="31002"/>
		</component>
		<component id="system.niu" name="niu">
			<param name="type" value="1"/>
			<param name="clockrate" value="15"/>
			<param name="number_units" value="0"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
		<component id="system.pcie" name="pcie">
			<param name="type" value="1"/>
			<param name="withPHY" value="1"/>
			<param name="clockrate" value="350"/>
			<param name="number_units" value="0"/>
			<param name="num_channels" value="2"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
		<component id="system.flashc" name="flashc">
			<param name="number_flashcs" value="0"/>
			<param name="type" value="1"/>
			<param name="withPHY" value="1"/>
			<param name="peak_transfer_rate" value="200"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
	</component>
</component>
<?xml version="1.0" ?>
<component id="root" name="root">
	<component id="system" name="system">
		<param name="number_of_cores" value="4"/>
		<param name="number_of_L1Directories" value="1"/>
		<param name="number_of_L2Directories" value="0"/>
		<param name="number_of_L2s" value="1"/>
		<param name="number_of_L3s" value="0"/>
		<param name="number_of_NoCs" value="1"/>
		<param name="homogeneous_cores" value="0"/>
		<param name="homogeneous_L2s" value="1"/>
		<param name="homogeneous_L1Directories" value="1"/>
		<param name="homogeneous_L2Directories" value="0"/>
		<param name="homogeneous_L3s" value="0"/>
		<param name="homogeneous_ccs" value="1"/>
		<param name="homogeneous_NoCs" value="0"/>
		<param name="core_tech_node" value="32"/>
		<param name="target_core_clockrate" value="3000"/>
		<param name="temperature" value="350"/>
		<param name="number_cache_levels" value="2"/>
		<param name="interconnect_projection_type" value="0"/>
		<param name="device_type" value="0"/>
		<param name="longer_channel_device" value="0"/>
		<param name="machine_bits" value="64"/>
		<param name="virtual_address_width" value="64"/>
		<param name="physical_address_width" value="52"/>
		<param name="virtual_memory_page_size" value="4096"/>
		<param name="number_of_dir_levels" value="1"/>
		<stat name="total_cycles" value="26870488"/>
		<stat name="idle_cycles" value="0"/>
		<stat name="busy_cycles" value="26870488"/>
		<component id="system.core0" name="core0">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="35323"/>
			<stat name="fp_instructions" value="0"/>
			<stat name="branch_instructions" value="2550"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="8112"/>
			<stat name="store_instructions" value="4370"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="35323"/>
			<stat name="committed_fp_instructions" value="0"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="26863282"/>
			<stat name="idle_cycles" value="26721362.069634"/>
			<stat name="busy_cycles" value="141919.930366"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="46469"/>
			<stat name="float_regfile_reads" value="0"/>
			<stat name="int_regfile_writes" value="27678"/>
			<stat name="float_regfile_writes" value="0"/>
			<stat name="function_calls" value="2342"/>
			<stat name="context_switches" value="5"/>
			<stat name="ialu_accesses" value="35323"/>
			<stat name="fpu_accesses" value="0"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="35323"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="0"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core0.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core0.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="4100"/>
				<stat name="total_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="8086"/>
				<stat name="write_accesses" value="4337"/>
				<stat name="read_misses" value="0"/>
				<stat name="write_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core1" name="core1">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="19169"/>
			<stat name="fp_instructions" value="0"/>
			<stat name="branch_instructions" value="1372"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="4492"/>
			<stat name="store_instructions" value="2578"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="19169"/>
			<stat name="committed_fp_instructions" value="0"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="27324662"/>
			<stat name="idle_cycles" value="27257843.381352"/>
			<stat name="busy_cycles" value="66818.618648"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="25853"/>
			<stat name="float_regfile_reads" value="0"/>
			<stat name="int_regfile_writes" value="15090"/>
			<stat name="float_regfile_writes" value="0"/>
			<stat name="function_calls" value="854"/>
			<stat name="context_switches" value="0"/>
			<stat name="ialu_accesses" value="19169"/>
			<stat name="fpu_accesses" value="0"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="19169"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="0"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core1.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core1.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="3155"/>
				<stat name="total_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="4492"/>
				<stat name="write_accesses" value="2560"/>
				<stat name="read_misses" value="0"/>
				<stat name="write_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core2" name="core2">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="8027551"/>
			<stat name="fp_instructions" value="752"/>
			<stat name="branch_instructions" value="223121"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="1427541"/>
			<stat name="store_instructions" value="585680"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="8027551"/>
			<stat name="committed_fp_instructions" value="752"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="26870488"/>
			<stat name="idle_cycles" value="639081.999952"/>
			<stat name="busy_cycles" value="26231406.000048"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="11822000"/>
			<stat name="float_regfile_reads" value="351"/>
			<stat name="int_regfile_writes" value="7140189"/>
			<stat name="float_regfile_writes" value="230"/>
			<stat name="function_calls" value="34592"/>
			<stat name="context_switches" value="16"/>
			<stat name="ialu_accesses" value="8027551"/>
			<stat name="fpu_accesses" value="752"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="8027551"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="752"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core2.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core2.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="7502144"/>
				<stat name="total_misses" value="116"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="1427195"/>
				<stat name="write_accesses" value="585594"/>
				<stat name="read_misses" value="386"/>
				<stat name="write_misses" value="168"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core3" name="core3">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="593888"/>
			<stat name="fp_instructions" value="443"/>
			<stat name="branch_instructions" value="71300"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="91621"/>
			<stat name="store_instructions" value="118376"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="593888"/>
			<stat name="committed_fp_instructions" value="443"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="27332032"/>
			<stat name="idle_cycles" value="23986452.671978"/>
			<stat name="busy_cycles" value="3345579.328022"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="766354"/>
			<stat name="float_regfile_reads" value="190"/>
			<stat name="int_regfile_writes" value="401655"/>
			<stat name="float_regfile_writes" value="170"/>
			<stat name="function_calls" value="8029"/>
			<stat name="context_switches" value="6"/>
			<stat name="ialu_accesses" value="593888"/>
			<stat name="fpu_accesses" value="443"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="593888"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="443"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core3.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core3.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="24088"/>
				<stat name="total_misses" value="37"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="91548"/>
				<stat name="write_accesses" value="118337"/>
				<stat name="read_misses" value="109"/>
				<stat name="write_misses" value="10"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.L1Directory0" name="L1Directory0">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="32768,16,8,1,1,20"/>
			<param name="buffer_sizes" value="8,8,8,8"/>
			<param name="clockrate" value="100"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="0"/>
			<stat name="write_accesses" value="0"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L20" name="L20">
			<param name="L2_config" value="2097152,64,8,1,1,20"/>
			<param name="buffer_sizes" value="20,20,20,20"/>
			<param name="clockrate" value="100"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="49948"/>
			<stat name="write_accesses" value="29187"/>
			<stat name="read_misses" value="13502"/>
			<stat name="write_misses" value="25354"/>
			<stat name="conflicts" value="38272"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.NoC0" name="noc0">
			<param name="clockrate" value="1000"/>
			<param name="type" value="0"/>
			<param name="horizontal_nodes" value="1"/>
			<param name="vertical_nodes" value="1"/>
			<param name="has_global_link" value="1"/>
			<param name="link_throughput" value="1"/>
			<param name="link_latency" value="1"/>
			<param name="input_ports" value="9"/>
			<param name="output_ports" value="9"/>
			<param name="virtual_channel_per_port" value="2"/>
			<param name="input_buffer_entries_per_vc" value="128"/>
			<param name="flit_bits" value="40"/>
			<param name="chip_coverage" value="1"/>
			<param name="link_routing_over_percentage" value="0.5"/>
			<stat name="total_accesses" value="0"/>
			<stat name="duty_cycle" value="1"/>
		</component>
		<component id="system.mem" name="mem">
			<param name="mem_tech_node" value="32"/>
			<param name="device_clock" value="200"/>
			<param name="peak_transfer_rate" value="6400"/>
			<param name="internal_prefetch_of_DRAM_chip" value="4"/>
			<param name="capacity_per_channel" value="4096"/>
			<param name="number_ranks" value="2"/>
			<param name="num_banks_of_DRAM_chip" value="8"/>
			<param name="Block_width_of_DRAM_chip" value="64"/>
			<param name="output_width_of_DRAM_chip" value="8"/>
			<param name="page_size_of_DRAM_chip" value="8"/>
			<param name="burstlength_of_DRAM_chip" value="8"/>
			<stat name="memory_accesses" value="92687"/>
			<stat name="memory_reads" value="54214"/>
			<stat name="memory_writes" value="38473"/>
		</component>
		<component id="system.mc" name="mc">
			<param name="mc_clock" value="800"/>
			<param name="peak_transfer_rate" value="1600"/>
			<param name="llc_line_length" value="16"/>
			<param name="number_mcs" value="1"/>
			<param name="memory_channels_per_mc" value="2"/>
			<param name="number_ranks" value="2"/>
			<param name="req_window_size_per_channel" value="32"/>
			<param name="IO_buffer_size_per_channel" value="32"/>
			<param name="databus_width" value="32"/>
			<param name="addressbus_width" value="32"/>
			<stat name="memory_accesses" value="92687"/>
			<stat name="memory_reads" value="54214"/>
			<stat name="memory_writes" value="38473"/>
		</component>
		<component id="system.niu" name="niu">
			<param name="type" value="1"/>
			<param name="clockrate" value="15"/>
			<param name="number_units" value="0"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
		<component id="system.pcie" name="pcie">
			<param name="type" value="1"/>
			<param name="withPHY" value="1"/>
			<param name="clockrate" value="350"/>
			<param name="number_units" value="0"/>
			<param name="num_channels" value="2"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
		<component id="system.flashc" name="flashc">
			<param name="number_flashcs" value="0"/>
			<param name="type" value="1"/>
			<param name="withPHY" value="1"/>
			<param name="peak_transfer_rate" value="200"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
	</component>
</component>
<?xml version="1.0" ?>
<component id="root" name="root">
	<component id="system" name="system">
		<param name="number_of_cores" value="4"/>
		<param name="number_of_L1Directories" value="1"/>
		<param name="number_of_L2Directories" value="0"/>
		<param name="number_of_L2s" value="1"/>
		<param name="number_of_L3s" value="0"/>
		<param name="number_of_NoCs" value="1"/>
		<param name="homogeneous_cores" value="0"/>
		<param name="homogeneous_L2s" value="1"/>
		<param name="homogeneous_L1Directories" value="1"/>
		<param name="homogeneous_L2Directories" value="0"/>
		<param name="homogeneous_L3s" value="0"/>
		<param name="homogeneous_ccs" value="1"/>
		<param name="homogeneous_NoCs" value="0"/>
		<param name="core_tech_node" value="32"/>
		<param name="target_core_clockrate" value="3000"/>
		<param name="temperature" value="350"/>
		<param name="number_cache_levels" value="2"/>
		<param name="interconnect_projection_type" value="0"/>
		<param name="device_type" value="0"/>
		<param name="longer_channel_device" value="0"/>
		<param name="machine_bits" value="64"/>
		<param name="virtual_address_width" value="64"/>
		<param name="physical_address_width" value="52"/>
		<param name="virtual_memory_page_size" value="4096"/>
		<param name="number_of_dir_levels" value="1"/>
		<stat name="total_cycles" value="137125278"/>
		<stat name="idle_cycles" value="0"/>
		<stat name="busy_cycles" value="137125278"/>
		<component id="system.core0" name="core0">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="760567"/>
			<stat name="fp_instructions" value="425"/>
			<stat name="branch_instructions" value="68399"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="106604"/>
			<stat name="store_instructions" value="82358"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="760567"/>
			<stat name="committed_fp_instructions" value="425"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="137132524"/>
			<stat name="idle_cycles" value="133677363.429446"/>
			<stat name="busy_cycles" value="3455160.570554"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="1079040"/>
			<stat name="float_regfile_reads" value="182"/>
			<stat name="int_regfile_writes" value="606865"/>
			<stat name="float_regfile_writes" value="170"/>
			<stat name="function_calls" value="11259"/>
			<stat name="context_switches" value="22"/>
			<stat name="ialu_accesses" value="760567"/>
			<stat name="fpu_accesses" value="425"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="760567"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="425"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core0.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core0.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="37123"/>
				<stat name="total_misses" value="26"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="106453"/>
				<stat name="write_accesses" value="82172"/>
				<stat name="read_misses" value="66"/>
				<stat name="write_misses" value="2"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core1" name="core1">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="107260"/>
			<stat name="fp_instructions" value="0"/>
			<stat name="branch_instructions" value="7661"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="25269"/>
			<stat name="store_instructions" value="14793"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="107260"/>
			<stat name="committed_fp_instructions" value="0"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="137078978"/>
			<stat name="idle_cycles" value="136709420.824188"/>
			<stat name="busy_cycles" value="369557.175812"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="144864"/>
			<stat name="float_regfile_reads" value="0"/>
			<stat name="int_regfile_writes" value="84109"/>
			<stat name="float_regfile_writes" value="0"/>
			<stat name="function_calls" value="4694"/>
			<stat name="context_switches" value="0"/>
			<stat name="ialu_accesses" value="107260"/>
			<stat name="fpu_accesses" value="0"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="107260"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="0"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core1.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core1.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="18449"/>
				<stat name="total_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="25269"/>
				<stat name="write_accesses" value="14675"/>
				<stat name="read_misses" value="0"/>
				<stat name="write_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core2" name="core2">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="47087165"/>
			<stat name="fp_instructions" value="7424"/>
			<stat name="branch_instructions" value="679803"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="8507111"/>
			<stat name="store_instructions" value="2706135"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="47087165"/>
			<stat name="committed_fp_instructions" value="7424"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="137125278"/>
			<stat name="idle_cycles" value="132073.999998"/>
			<stat name="busy_cycles" value="136993204.000002"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="74722858"/>
			<stat name="float_regfile_reads" value="510"/>
			<stat name="int_regfile_writes" value="43538114"/>
			<stat name="float_regfile_writes" value="516"/>
			<stat name="function_calls" value="94862"/>
			<stat name="context_switches" value="57"/>
			<stat name="ialu_accesses" value="47087165"/>
			<stat name="fpu_accesses" value="7424"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="47087165"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="7424"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core2.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core2.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="49392126"/>
				<stat name="total_misses" value="237"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="8506532"/>
				<stat name="write_accesses" value="2705814"/>
				<stat name="read_misses" value="588"/>
				<stat name="write_misses" value="187"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core3" name="core3">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="44764388"/>
			<stat name="fp_instructions" value="27360"/>
			<stat name="branch_instructions" value="952763"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="7916091"/>
			<stat name="store_instructions" value="3543891"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="44764388"/>
			<stat name="committed_fp_instructions" value="27360"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="137125298"/>
			<stat name="idle_cycles" value="49700.007248"/>
			<stat name="busy_cycles" value="137075597.992752"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="68889072"/>
			<stat name="float_regfile_reads" value="1387"/>
			<stat name="int_regfile_writes" value="39971205"/>
			<stat name="float_regfile_writes" value="1391"/>
			<stat name="function_calls" value="343655"/>
			<stat name="context_switches" value="51"/>
			<stat name="ialu_accesses" value="44764388"/>
			<stat name="fpu_accesses" value="27360"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="44764388"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="27360"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core3.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core3.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="47448790"/>
				<stat name="total_misses" value="515"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="7915617"/>
				<stat name="write_accesses" value="3543543"/>
				<stat name="read_misses" value="523"/>
				<stat name="write_misses" value="89"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.L1Directory0" name="L1Directory0">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="32768,16,8,1,1,20"/>
			<param name="buffer_sizes" value="8,8,8,8"/>
			<param name="clockrate" value="100"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="0"/>
			<stat name="write_accesses" value="0"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L20" name="L20">
			<param name="L2_config" value="2097152,64,8,1,1,20"/>
			<param name="buffer_sizes" value="20,20,20,20"/>
			<param name="clockrate" value="100"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="836634"/>
			<stat name="write_accesses" value="30548"/>
			<stat name="read_misses" value="19247"/>
			<stat name="write_misses" value="24774"/>
			<stat name="conflicts" value="44236"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.NoC0" name="noc0">
			<param name="clockrate" value="1000"/>
			<param name="type" value="0"/>
			<param name="horizontal_nodes" value="1"/>
			<param name="vertical_nodes" value="1"/>
			<param name="has_global_link" value="1"/>
			<param name="link_throughput" value="1"/>
			<param name="link_latency" value="1"/>
			<param name="input_ports" value="9"/>
			<param name="output_ports" value="9"/>
			<param name="virtual_channel_per_port" value="2"/>
			<param name="input_buffer_entries_per_vc" value="128"/>
			<param name="flit_bits" value="40"/>
			<param name="chip_coverage" value="1"/>
			<param name="link_routing_over_percentage" value="0.5"/>
			<stat name="total_accesses" value="0"/>
			<stat name="duty_cycle" value="1"/>
		</component>
		<component id="system.mem" name="mem">
			<param name="mem_tech_node" value="32"/>
			<param name="device_clock" value="200"/>
			<param name="peak_transfer_rate" value="6400"/>
			<param name="internal_prefetch_of_DRAM_chip" value="4"/>
			<param name="capacity_per_channel" value="4096"/>
			<param name="number_ranks" value="2"/>
			<param name="num_banks_of_DRAM_chip" value="8"/>
			<param name="Block_width_of_DRAM_chip" value="64"/>
			<param name="output_width_of_DRAM_chip" value="8"/>
			<param name="page_size_of_DRAM_chip" value="8"/>
			<param name="burstlength_of_DRAM_chip" value="8"/>
			<stat name="memory_accesses" value="88566"/>
			<stat name="memory_reads" value="51804"/>
			<stat name="memory_writes" value="36762"/>
		</component>
		<component id="system.mc" name="mc">
			<param name="mc_clock" value="800"/>
			<param name="peak_transfer_rate" value="1600"/>
			<param name="llc_line_length" value="16"/>
			<param name="number_mcs" value="1"/>
			<param name="memory_channels_per_mc" value="2"/>
			<param name="number_ranks" value="2"/>
			<param name="req_window_size_per_channel" value="32"/>
			<param name="IO_buffer_size_per_channel" value="32"/>
			<param name="databus_width" value="32"/>
			<param name="addressbus_width" value="32"/>
			<stat name="memory_accesses" value="88566"/>
			<stat name="memory_reads" value="51804"/>
			<stat name="memory_writes" value="36762"/>
		</component>
		<component id="system.niu" name="niu">
			<param name="type" value="1"/>
			<param name="clockrate" value="15"/>
			<param name="number_units" value="0"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
		<component id="system.pcie" name="pcie">
			<param name="type" value="1"/>
			<param name="withPHY" value="1"/>
			<param name="clockrate" value="350"/>
			<param name="number_units" value="0"/>
			<param name="num_channels" value="2"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
		<component id="system.flashc" name="flashc">
			<param name="number_flashcs" value="0"/>
			<param name="type" value="1"/>
			<param name="withPHY" value="1"/>
			<param name="peak_transfer_rate" value="200"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
	</component>
</component>
<?xml version="1.0" ?>
<component id="root" name="root">
	<component id="system" name="system">
		<param name="number_of_cores" value="4"/>
		<param name="number_of_L1Directories" value="1"/>
		<param name="number_of_L2Directories" value="0"/>
		<param name="number_of_L2s" value="1"/>
		<param name="number_of_L3s" value="0"/>
		<param name="number_of_NoCs" value="1"/>
		<param name="homogeneous_cores" value="0"/>
		<param name="homogeneous_L2s" value="1"/>
		<param name="homogeneous_L1Directories" value="1"/>
		<param name="homogeneous_L2Directories" value="0"/>
		<param name="homogeneous_L3s" value="0"/>
		<param name="homogeneous_ccs" value="1"/>
		<param name="homogeneous_NoCs" value="0"/>
		<param name="core_tech_node" value="32"/>
		<param name="target_core_clockrate" value="3000"/>
		<param name="temperature" value="350"/>
		<param name="number_cache_levels" value="2"/>
		<param name="interconnect_projection_type" value="0"/>
		<param name="device_type" value="0"/>
		<param name="longer_channel_device" value="0"/>
		<param name="machine_bits" value="64"/>
		<param name="virtual_address_width" value="64"/>
		<param name="physical_address_width" value="52"/>
		<param name="virtual_memory_page_size" value="4096"/>
		<param name="number_of_dir_levels" value="1"/>
		<stat name="total_cycles" value="134631458"/>
		<stat name="idle_cycles" value="0"/>
		<stat name="busy_cycles" value="134631458"/>
		<component id="system.core0" name="core0">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="22385880"/>
			<stat name="fp_instructions" value="13580"/>
			<stat name="branch_instructions" value="426591"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="4128457"/>
			<stat name="store_instructions" value="1281320"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="22385880"/>
			<stat name="committed_fp_instructions" value="13580"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="134631458"/>
			<stat name="idle_cycles" value="69418437.998969"/>
			<stat name="busy_cycles" value="65213020.001031"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="35409492"/>
			<stat name="float_regfile_reads" value="1053"/>
			<stat name="int_regfile_writes" value="20562936"/>
			<stat name="float_regfile_writes" value="1051"/>
			<stat name="function_calls" value="81525"/>
			<stat name="context_switches" value="12"/>
			<stat name="ialu_accesses" value="22385880"/>
			<stat name="fpu_accesses" value="13580"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="22385880"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="13580"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core0.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core0.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="23482205"/>
				<stat name="total_misses" value="1990"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="4128308"/>
				<stat name="write_accesses" value="1281194"/>
				<stat name="read_misses" value="397"/>
				<stat name="write_misses" value="60"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core1" name="core1">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="680016"/>
			<stat name="fp_instructions" value="406"/>
			<stat name="branch_instructions" value="61864"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="87804"/>
			<stat name="store_instructions" value="70761"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="680016"/>
			<stat name="committed_fp_instructions" value="406"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="134684502"/>
			<stat name="idle_cycles" value="131457012.887193"/>
			<stat name="busy_cycles" value="3227489.112807"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="969885"/>
			<stat name="float_regfile_reads" value="182"/>
			<stat name="int_regfile_writes" value="545487"/>
			<stat name="float_regfile_writes" value="170"/>
			<stat name="function_calls" value="7805"/>
			<stat name="context_switches" value="11"/>
			<stat name="ialu_accesses" value="680016"/>
			<stat name="fpu_accesses" value="406"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="680016"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="406"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core1.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core1.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="35828"/>
				<stat name="total_misses" value="16"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="87718"/>
				<stat name="write_accesses" value="70650"/>
				<stat name="read_misses" value="53"/>
				<stat name="write_misses" value="4"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core2" name="core2">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="46254853"/>
			<stat name="fp_instructions" value="6727"/>
			<stat name="branch_instructions" value="615666"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="8368242"/>
			<stat name="store_instructions" value="2646931"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="46254853"/>
			<stat name="committed_fp_instructions" value="6727"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="134631458"/>
			<stat name="idle_cycles" value="4800.000000"/>
			<stat name="busy_cycles" value="134626658.000000"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="73511768"/>
			<stat name="float_regfile_reads" value="190"/>
			<stat name="int_regfile_writes" value="42831093"/>
			<stat name="float_regfile_writes" value="186"/>
			<stat name="function_calls" value="89882"/>
			<stat name="context_switches" value="6"/>
			<stat name="ialu_accesses" value="46254853"/>
			<stat name="fpu_accesses" value="6727"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="46254853"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="6727"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core2.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core2.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="48619644"/>
				<stat name="total_misses" value="110"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="8368104"/>
				<stat name="write_accesses" value="2646833"/>
				<stat name="read_misses" value="352"/>
				<stat name="write_misses" value="152"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core3" name="core3">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="44768477"/>
			<stat name="fp_instructions" value="38261"/>
			<stat name="branch_instructions" value="967676"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="7855257"/>
			<stat name="store_instructions" value="3418326"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="44768477"/>
			<stat name="committed_fp_instructions" value="38261"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="134631458"/>
			<stat name="idle_cycles" value="0"/>
			<stat name="busy_cycles" value="134631458"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="68937712"/>
			<stat name="float_regfile_reads" value="1145"/>
			<stat name="int_regfile_writes" value="40063735"/>
			<stat name="float_regfile_writes" value="1145"/>
			<stat name="function_calls" value="332788"/>
			<stat name="context_switches" value="6"/>
			<stat name="ialu_accesses" value="44768477"/>
			<stat name="fpu_accesses" value="38261"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="44768477"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="38261"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core3.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core3.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="47562380"/>
				<stat name="total_misses" value="347"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="7855181"/>
				<stat name="write_accesses" value="3418230"/>
				<stat name="read_misses" value="213"/>
				<stat name="write_misses" value="22"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.L1Directory0" name="L1Directory0">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="32768,16,8,1,1,20"/>
			<param name="buffer_sizes" value="8,8,8,8"/>
			<param name="clockrate" value="100"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="0"/>
			<stat name="write_accesses" value="0"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L20" name="L20">
			<param name="L2_config" value="2097152,64,8,1,1,20"/>
			<param name="buffer_sizes" value="20,20,20,20"/>
			<param name="clockrate" value="100"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="952256"/>
			<stat name="write_accesses" value="34368"/>
			<stat name="read_misses" value="21482"/>
			<stat name="write_misses" value="27196"/>
			<stat name="conflicts" value="49503"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.NoC0" name="noc0">
			<param name="clockrate" value="1000"/>
			<param name="type" value="0"/>
			<param name="horizontal_nodes" value="1"/>
			<param name="vertical_nodes" value="1"/>
			<param name="has_global_link" value="1"/>
			<param name="link_throughput" value="1"/>
			<param name="link_latency" value="1"/>
			<param name="input_ports" value="9"/>
			<param name="output_ports" value="9"/>
			<param name="virtual_channel_per_port" value="2"/>
			<param name="input_buffer_entries_per_vc" value="128"/>
			<param name="flit_bits" value="40"/>
			<param name="chip_coverage" value="1"/>
			<param name="link_routing_over_percentage" value="0.5"/>
			<stat name="total_accesses" value="0"/>
			<stat name="duty_cycle" value="1"/>
		</component>
		<component id="system.mem" name="mem">
			<param name="mem_tech_node" value="32"/>
			<param name="device_clock" value="200"/>
			<param name="peak_transfer_rate" value="6400"/>
			<param name="internal_prefetch_of_DRAM_chip" value="4"/>
			<param name="capacity_per_channel" value="4096"/>
			<param name="number_ranks" value="2"/>
			<param name="num_banks_of_DRAM_chip" value="8"/>
			<param name="Block_width_of_DRAM_chip" value="64"/>
			<param name="output_width_of_DRAM_chip" value="8"/>
			<param name="page_size_of_DRAM_chip" value="8"/>
			<param name="burstlength_of_DRAM_chip" value="8"/>
			<stat name="memory_accesses" value="85750"/>
			<stat name="memory_reads" value="52740"/>
			<stat name="memory_writes" value="33010"/>
		</component>
		<component id="system.mc" name="mc">
			<param name="mc_clock" value="800"/>
			<param name="peak_transfer_rate" value="1600"/>
			<param name="llc_line_length" value="16"/>
			<param name="number_mcs" value="1"/>
			<param name="memory_channels_per_mc" value="2"/>
			<param name="number_ranks" value="2"/>
			<param name="req_window_size_per_channel" value="32"/>
			<param name="IO_buffer_size_per_channel" value="32"/>
			<param name="databus_width" value="32"/>
			<param name="addressbus_width" value="32"/>
			<stat name="memory_accesses" value="85750"/>
			<stat name="memory_reads" value="52740"/>
			<stat name="memory_writes" value="33010"/>
		</component>
		<component id="system.niu" name="niu">
			<param name="type" value="1"/>
			<param name="clockrate" value="15"/>
			<param name="number_units" value="0"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
		<component id="system.pcie" name="pcie">
			<param name="type" value="1"/>
			<param name="withPHY" value="1"/>
			<param name="clockrate" value="350"/>
			<param name="number_units" value="0"/>
			<param name="num_channels" value="2"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
		<component id="system.flashc" name="flashc">
			<param name="number_flashcs" value="0"/>
			<param name="type" value="1"/>
			<param name="withPHY" value="1"/>
			<param name="peak_transfer_rate" value="200"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
	</component>
</component>
<?xml version="1.0" ?>
<component id="root" name="root">
	<component id="system" name="system">
		<param name="number_of_cores" value="4"/>
		<param name="number_of_L1Directories" value="1"/>
		<param name="number_of_L2Directories" value="0"/>
		<param name="number_of_L2s" value="1"/>
		<param name="number_of_L3s" value="0"/>
		<param name="number_of_NoCs" value="1"/>
		<param name="homogeneous_cores" value="0"/>
		<param name="homogeneous_L2s" value="1"/>
		<param name="homogeneous_L1Directories" value="1"/>
		<param name="homogeneous_L2Directories" value="0"/>
		<param name="homogeneous_L3s" value="0"/>
		<param name="homogeneous_ccs" value="1"/>
		<param name="homogeneous_NoCs" value="0"/>
		<param name="core_tech_node" value="32"/>
		<param name="target_core_clockrate" value="3000"/>
		<param name="temperature" value="350"/>
		<param name="number_cache_levels" value="2"/>
		<param name="interconnect_projection_type" value="0"/>
		<param name="device_type" value="0"/>
		<param name="longer_channel_device" value="0"/>
		<param name="machine_bits" value="64"/>
		<param name="virtual_address_width" value="64"/>
		<param name="physical_address_width" value="52"/>
		<param name="virtual_memory_page_size" value="4096"/>
		<param name="number_of_dir_levels" value="1"/>
		<stat name="total_cycles" value="898652370"/>
		<stat name="idle_cycles" value="0"/>
		<stat name="busy_cycles" value="898652370"/>
		<component id="system.core0" name="core0">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="237389455"/>
			<stat name="fp_instructions" value="230779"/>
			<stat name="branch_instructions" value="4242250"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="43468761"/>
			<stat name="store_instructions" value="13061078"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="237389455"/>
			<stat name="committed_fp_instructions" value="230779"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="898652370"/>
			<stat name="idle_cycles" value="217882658.999515"/>
			<stat name="busy_cycles" value="680769711.000485"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="375914431"/>
			<stat name="float_regfile_reads" value="11256"/>
			<stat name="int_regfile_writes" value="218803171"/>
			<stat name="float_regfile_writes" value="11292"/>
			<stat name="function_calls" value="755932"/>
			<stat name="context_switches" value="39"/>
			<stat name="ialu_accesses" value="237389455"/>
			<stat name="fpu_accesses" value="230779"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="237389455"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="230779"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core0.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core0.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="249763003"/>
				<stat name="total_misses" value="16152"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="43468200"/>
				<stat name="write_accesses" value="13060477"/>
				<stat name="read_misses" value="1776"/>
				<stat name="write_misses" value="233"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core1" name="core1">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="279498132"/>
			<stat name="fp_instructions" value="181067"/>
			<stat name="branch_instructions" value="4558056"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="51716283"/>
			<stat name="store_instructions" value="12805628"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="279498132"/>
			<stat name="committed_fp_instructions" value="181067"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="898652374"/>
			<stat name="idle_cycles" value="119724379.532640"/>
			<stat name="busy_cycles" value="778927994.467360"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="447988285"/>
			<stat name="float_regfile_reads" value="8531"/>
			<stat name="int_regfile_writes" value="260674282"/>
			<stat name="float_regfile_writes" value="8529"/>
			<stat name="function_calls" value="651131"/>
			<stat name="context_switches" value="9"/>
			<stat name="ialu_accesses" value="279498132"/>
			<stat name="fpu_accesses" value="181067"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="279498132"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="181067"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core1.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core1.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="293955524"/>
				<stat name="total_misses" value="14233"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="51710810"/>
				<stat name="write_accesses" value="12805130"/>
				<stat name="read_misses" value="36928"/>
				<stat name="write_misses" value="5062"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core2" name="core2">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="253880574"/>
			<stat name="fp_instructions" value="101391"/>
			<stat name="branch_instructions" value="3810538"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="47130494"/>
			<stat name="store_instructions" value="10884863"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="253880574"/>
			<stat name="committed_fp_instructions" value="101391"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="898652370"/>
			<stat name="idle_cycles" value="193793706.999569"/>
			<stat name="busy_cycles" value="704858663.000431"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="409095823"/>
			<stat name="float_regfile_reads" value="6183"/>
			<stat name="int_regfile_writes" value="237974531"/>
			<stat name="float_regfile_writes" value="6160"/>
			<stat name="function_calls" value="498923"/>
			<stat name="context_switches" value="20"/>
			<stat name="ialu_accesses" value="253880574"/>
			<stat name="fpu_accesses" value="101391"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="253880574"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="101391"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core2.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core2.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="265683752"/>
				<stat name="total_misses" value="9461"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="47126945"/>
				<stat name="write_accesses" value="10884328"/>
				<stat name="read_misses" value="24138"/>
				<stat name="write_misses" value="1973"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core3" name="core3">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="296531938"/>
			<stat name="fp_instructions" value="246776"/>
			<stat name="branch_instructions" value="6249011"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="51878654"/>
			<stat name="store_instructions" value="22601454"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="296531938"/>
			<stat name="committed_fp_instructions" value="246776"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="898176494"/>
			<stat name="idle_cycles" value="3844396.146348"/>
			<stat name="busy_cycles" value="894332097.853652"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="457094003"/>
			<stat name="float_regfile_reads" value="7817"/>
			<stat name="int_regfile_writes" value="265659401"/>
			<stat name="float_regfile_writes" value="7818"/>
			<stat name="function_calls" value="2130088"/>
			<stat name="context_switches" value="4"/>
			<stat name="ialu_accesses" value="296531938"/>
			<stat name="fpu_accesses" value="246776"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="296531938"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="246776"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core3.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core3.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="314719311"/>
				<stat name="total_misses" value="1067"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="51878546"/>
				<stat name="write_accesses" value="22600960"/>
				<stat name="read_misses" value="503"/>
				<stat name="write_misses" value="64"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.L1Directory0" name="L1Directory0">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="32768,16,8,1,1,20"/>
			<param name="buffer_sizes" value="8,8,8,8"/>
			<param name="clockrate" value="100"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="0"/>
			<stat name="write_accesses" value="0"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L20" name="L20">
			<param name="L2_config" value="2097152,64,8,1,1,20"/>
			<param name="buffer_sizes" value="20,20,20,20"/>
			<param name="clockrate" value="100"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="7586067"/>
			<stat name="write_accesses" value="167968"/>
			<stat name="read_misses" value="71994"/>
			<stat name="write_misses" value="81475"/>
			<stat name="conflicts" value="153803"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.NoC0" name="noc0">
			<param name="clockrate" value="1000"/>
			<param name="type" value="0"/>
			<param name="horizontal_nodes" value="1"/>
			<param name="vertical_nodes" value="1"/>
			<param name="has_global_link" value="1"/>
			<param name="link_throughput" value="1"/>
			<param name="link_latency" value="1"/>
			<param name="input_ports" value="9"/>
			<param name="output_ports" value="9"/>
			<param name="virtual_channel_per_port" value="2"/>
			<param name="input_buffer_entries_per_vc" value="128"/>
			<param name="flit_bits" value="40"/>
			<param name="chip_coverage" value="1"/>
			<param name="link_routing_over_percentage" value="0.5"/>
			<stat name="total_accesses" value="0"/>
			<stat name="duty_cycle" value="1"/>
		</component>
		<component id="system.mem" name="mem">
			<param name="mem_tech_node" value="32"/>
			<param name="device_clock" value="200"/>
			<param name="peak_transfer_rate" value="6400"/>
			<param name="internal_prefetch_of_DRAM_chip" value="4"/>
			<param name="capacity_per_channel" value="4096"/>
			<param name="number_ranks" value="2"/>
			<param name="num_banks_of_DRAM_chip" value="8"/>
			<param name="Block_width_of_DRAM_chip" value="64"/>
			<param name="output_width_of_DRAM_chip" value="8"/>
			<param name="page_size_of_DRAM_chip" value="8"/>
			<param name="burstlength_of_DRAM_chip" value="8"/>
			<stat name="memory_accesses" value="252978"/>
			<stat name="memory_reads" value="159638"/>
			<stat name="memory_writes" value="93340"/>
		</component>
		<component id="system.mc" name="mc">
			<param name="mc_clock" value="800"/>
			<param name="peak_transfer_rate" value="1600"/>
			<param name="llc_line_length" value="16"/>
			<param name="number_mcs" value="1"/>
			<param name="memory_channels_per_mc" value="2"/>
			<param name="number_ranks" value="2"/>
			<param name="req_window_size_per_channel" value="32"/>
			<param name="IO_buffer_size_per_channel" value="32"/>
			<param name="databus_width" value="32"/>
			<param name="addressbus_width" value="32"/>
			<stat name="memory_accesses" value="252978"/>
			<stat name="memory_reads" value="159638"/>
			<stat name="memory_writes" value="93340"/>
		</component>
		<component id="system.niu" name="niu">
			<param name="type" value="1"/>
			<param name="clockrate" value="15"/>
			<param name="number_units" value="0"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
		<component id="system.pcie" name="pcie">
			<param name="type" value="1"/>
			<param name="withPHY" value="1"/>
			<param name="clockrate" value="350"/>
			<param name="number_units" value="0"/>
			<param name="num_channels" value="2"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
		<component id="system.flashc" name="flashc">
			<param name="number_flashcs" value="0"/>
			<param name="type" value="1"/>
			<param name="withPHY" value="1"/>
			<param name="peak_transfer_rate" value="200"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
	</component>
</component>
<?xml version="1.0" ?>
<component id="root" name="root">
	<component id="system" name="system">
		<param name="number_of_cores" value="4"/>
		<param name="number_of_L1Directories" value="1"/>
		<param name="number_of_L2Directories" value="0"/>
		<param name="number_of_L2s" value="1"/>
		<param name="number_of_L3s" value="0"/>
		<param name="number_of_NoCs" value="1"/>
		<param name="homogeneous_cores" value="0"/>
		<param name="homogeneous_L2s" value="1"/>
		<param name="homogeneous_L1Directories" value="1"/>
		<param name="homogeneous_L2Directories" value="0"/>
		<param name="homogeneous_L3s" value="0"/>
		<param name="homogeneous_ccs" value="1"/>
		<param name="homogeneous_NoCs" value="0"/>
		<param name="core_tech_node" value="32"/>
		<param name="target_core_clockrate" value="3000"/>
		<param name="temperature" value="350"/>
		<param name="number_cache_levels" value="2"/>
		<param name="interconnect_projection_type" value="0"/>
		<param name="device_type" value="0"/>
		<param name="longer_channel_device" value="0"/>
		<param name="machine_bits" value="64"/>
		<param name="virtual_address_width" value="64"/>
		<param name="physical_address_width" value="52"/>
		<param name="virtual_memory_page_size" value="4096"/>
		<param name="number_of_dir_levels" value="1"/>
		<stat name="total_cycles" value="171383926"/>
		<stat name="idle_cycles" value="0"/>
		<stat name="busy_cycles" value="171383926"/>
		<component id="system.core0" name="core0">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="46652479"/>
			<stat name="fp_instructions" value="62452"/>
			<stat name="branch_instructions" value="850724"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="8537834"/>
			<stat name="store_instructions" value="2511354"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="46652479"/>
			<stat name="committed_fp_instructions" value="62452"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="171383926"/>
			<stat name="idle_cycles" value="37954733.999557"/>
			<stat name="busy_cycles" value="133429192.000443"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="73881569"/>
			<stat name="float_regfile_reads" value="3238"/>
			<stat name="int_regfile_writes" value="43025468"/>
			<stat name="float_regfile_writes" value="3235"/>
			<stat name="function_calls" value="129165"/>
			<stat name="context_switches" value="5"/>
			<stat name="ialu_accesses" value="46652479"/>
			<stat name="fpu_accesses" value="62452"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="46652479"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="62452"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core0.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core0.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="48995843"/>
				<stat name="total_misses" value="2151"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="8537738"/>
				<stat name="write_accesses" value="2511251"/>
				<stat name="read_misses" value="283"/>
				<stat name="write_misses" value="47"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core1" name="core1">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="61489715"/>
			<stat name="fp_instructions" value="50824"/>
			<stat name="branch_instructions" value="1037296"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="11301077"/>
			<stat name="store_instructions" value="2837536"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="61489715"/>
			<stat name="committed_fp_instructions" value="50824"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="171383926"/>
			<stat name="idle_cycles" value="0"/>
			<stat name="busy_cycles" value="171383926"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="98383864"/>
			<stat name="float_regfile_reads" value="2306"/>
			<stat name="int_regfile_writes" value="57292452"/>
			<stat name="float_regfile_writes" value="2310"/>
			<stat name="function_calls" value="125520"/>
			<stat name="context_switches" value="4"/>
			<stat name="ialu_accesses" value="61489715"/>
			<stat name="fpu_accesses" value="50824"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="61489715"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="50824"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core1.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core1.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="64666124"/>
				<stat name="total_misses" value="3111"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="11299503"/>
				<stat name="write_accesses" value="2837437"/>
				<stat name="read_misses" value="9806"/>
				<stat name="write_misses" value="1356"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core2" name="core2">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="59727901"/>
			<stat name="fp_instructions" value="8048"/>
			<stat name="branch_instructions" value="798099"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="10952416"/>
			<stat name="store_instructions" value="3131909"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="59727901"/>
			<stat name="committed_fp_instructions" value="8048"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="171383926"/>
			<stat name="idle_cycles" value="9600.000000"/>
			<stat name="busy_cycles" value="171374326.000000"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="95425852"/>
			<stat name="float_regfile_reads" value="621"/>
			<stat name="int_regfile_writes" value="55570214"/>
			<stat name="float_regfile_writes" value="625"/>
			<stat name="function_calls" value="117693"/>
			<stat name="context_switches" value="7"/>
			<stat name="ialu_accesses" value="59727901"/>
			<stat name="fpu_accesses" value="8048"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="59727901"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="8048"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core2.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core2.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="62769166"/>
				<stat name="total_misses" value="747"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="10952091"/>
				<stat name="write_accesses" value="3131799"/>
				<stat name="read_misses" value="1919"/>
				<stat name="write_misses" value="276"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core3" name="core3">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="701559"/>
			<stat name="fp_instructions" value="621"/>
			<stat name="branch_instructions" value="65915"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="125263"/>
			<stat name="store_instructions" value="79646"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="701559"/>
			<stat name="committed_fp_instructions" value="621"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="171859802"/>
			<stat name="idle_cycles" value="168315767.645104"/>
			<stat name="busy_cycles" value="3544034.354896"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="936060"/>
			<stat name="float_regfile_reads" value="277"/>
			<stat name="int_regfile_writes" value="552653"/>
			<stat name="float_regfile_writes" value="259"/>
			<stat name="function_calls" value="9428"/>
			<stat name="context_switches" value="7"/>
			<stat name="ialu_accesses" value="701559"/>
			<stat name="fpu_accesses" value="621"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="701559"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="621"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core3.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core3.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="204263"/>
				<stat name="total_misses" value="39"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="125187"/>
				<stat name="write_accesses" value="79534"/>
				<stat name="read_misses" value="105"/>
				<stat name="write_misses" value="6"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.L1Directory0" name="L1Directory0">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="32768,16,8,1,1,20"/>
			<param name="buffer_sizes" value="8,8,8,8"/>
			<param name="clockrate" value="100"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="0"/>
			<stat name="write_accesses" value="0"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L20" name="L20">
			<param name="L2_config" value="2097152,64,8,1,1,20"/>
			<param name="buffer_sizes" value="20,20,20,20"/>
			<param name="clockrate" value="100"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="1055869"/>
			<stat name="write_accesses" value="43272"/>
			<stat name="read_misses" value="36525"/>
			<stat name="write_misses" value="28413"/>
			<stat name="conflicts" value="65922"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.NoC0" name="noc0">
			<param name="clockrate" value="1000"/>
			<param name="type" value="0"/>
			<param name="horizontal_nodes" value="1"/>
			<param name="vertical_nodes" value="1"/>
			<param name="has_global_link" value="1"/>
			<param name="link_throughput" value="1"/>
			<param name="link_latency" value="1"/>
			<param name="input_ports" value="9"/>
			<param name="output_ports" value="9"/>
			<param name="virtual_channel_per_port" value="2"/>
			<param name="input_buffer_entries_per_vc" value="128"/>
			<param name="flit_bits" value="40"/>
			<param name="chip_coverage" value="1"/>
			<param name="link_routing_over_percentage" value="0.5"/>
			<stat name="total_accesses" value="0"/>
			<stat name="duty_cycle" value="1"/>
		</component>
		<component id="system.mem" name="mem">
			<param name="mem_tech_node" value="32"/>
			<param name="device_clock" value="200"/>
			<param name="peak_transfer_rate" value="6400"/>
			<param name="internal_prefetch_of_DRAM_chip" value="4"/>
			<param name="capacity_per_channel" value="4096"/>
			<param name="number_ranks" value="2"/>
			<param name="num_banks_of_DRAM_chip" value="8"/>
			<param name="Block_width_of_DRAM_chip" value="64"/>
			<param name="output_width_of_DRAM_chip" value="8"/>
			<param name="page_size_of_DRAM_chip" value="8"/>
			<param name="burstlength_of_DRAM_chip" value="8"/>
			<stat name="memory_accesses" value="108872"/>
			<stat name="memory_reads" value="69030"/>
			<stat name="memory_writes" value="39842"/>
		</component>
		<component id="system.mc" name="mc">
			<param name="mc_clock" value="800"/>
			<param name="peak_transfer_rate" value="1600"/>
			<param name="llc_line_length" value="16"/>
			<param name="number_mcs" value="1"/>
			<param name="memory_channels_per_mc" value="2"/>
			<param name="number_ranks" value="2"/>
			<param name="req_window_size_per_channel" value="32"/>
			<param name="IO_buffer_size_per_channel" value="32"/>
			<param name="databus_width" value="32"/>
			<param name="addressbus_width" value="32"/>
			<stat name="memory_accesses" value="108872"/>
			<stat name="memory_reads" value="69030"/>
			<stat name="memory_writes" value="39842"/>
		</component>
		<component id="system.niu" name="niu">
			<param name="type" value="1"/>
			<param name="clockrate" value="15"/>
			<param name="number_units" value="0"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
		<component id="system.pcie" name="pcie">
			<param name="type" value="1"/>
			<param name="withPHY" value="1"/>
			<param name="clockrate" value="350"/>
			<param name="number_units" value="0"/>
			<param name="num_channels" value="2"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
		<component id="system.flashc" name="flashc">
			<param name="number_flashcs" value="0"/>
			<param name="type" value="1"/>
			<param name="withPHY" value="1"/>
			<param name="peak_transfer_rate" value="200"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
	</component>
</component>
<?xml version="1.0" ?>
<component id="root" name="root">
	<component id="system" name="system">
		<param name="number_of_cores" value="4"/>
		<param name="number_of_L1Directories" value="1"/>
		<param name="number_of_L2Directories" value="0"/>
		<param name="number_of_L2s" value="1"/>
		<param name="number_of_L3s" value="0"/>
		<param name="number_of_NoCs" value="1"/>
		<param name="homogeneous_cores" value="0"/>
		<param name="homogeneous_L2s" value="1"/>
		<param name="homogeneous_L1Directories" value="1"/>
		<param name="homogeneous_L2Directories" value="0"/>
		<param name="homogeneous_L3s" value="0"/>
		<param name="homogeneous_ccs" value="1"/>
		<param name="homogeneous_NoCs" value="0"/>
		<param name="core_tech_node" value="32"/>
		<param name="target_core_clockrate" value="3000"/>
		<param name="temperature" value="350"/>
		<param name="number_cache_levels" value="2"/>
		<param name="interconnect_projection_type" value="0"/>
		<param name="device_type" value="0"/>
		<param name="longer_channel_device" value="0"/>
		<param name="machine_bits" value="64"/>
		<param name="virtual_address_width" value="64"/>
		<param name="physical_address_width" value="52"/>
		<param name="virtual_memory_page_size" value="4096"/>
		<param name="number_of_dir_levels" value="1"/>
		<stat name="total_cycles" value="226761814"/>
		<stat name="idle_cycles" value="0"/>
		<stat name="busy_cycles" value="226761814"/>
		<component id="system.core0" name="core0">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="47553617"/>
			<stat name="fp_instructions" value="8809"/>
			<stat name="branch_instructions" value="705637"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="8572875"/>
			<stat name="store_instructions" value="2750949"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="47553617"/>
			<stat name="committed_fp_instructions" value="8809"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="226761814"/>
			<stat name="idle_cycles" value="86896365.999234"/>
			<stat name="busy_cycles" value="139865448.000766"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="75467094"/>
			<stat name="float_regfile_reads" value="1420"/>
			<stat name="int_regfile_writes" value="43931235"/>
			<stat name="float_regfile_writes" value="1394"/>
			<stat name="function_calls" value="100900"/>
			<stat name="context_switches" value="10"/>
			<stat name="ialu_accesses" value="47553617"/>
			<stat name="fpu_accesses" value="8809"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="47553617"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="8809"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core0.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core0.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="49267121"/>
				<stat name="total_misses" value="56"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="8572712"/>
				<stat name="write_accesses" value="2750798"/>
				<stat name="read_misses" value="328"/>
				<stat name="write_misses" value="152"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core1" name="core1">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="81337628"/>
			<stat name="fp_instructions" value="74633"/>
			<stat name="branch_instructions" value="1399124"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="14903049"/>
			<stat name="store_instructions" value="3746454"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="81337628"/>
			<stat name="committed_fp_instructions" value="74633"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="226585970"/>
			<stat name="idle_cycles" value="420191.908435"/>
			<stat name="busy_cycles" value="226165778.091565"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="130053032"/>
			<stat name="float_regfile_reads" value="3038"/>
			<stat name="int_regfile_writes" value="75753650"/>
			<stat name="float_regfile_writes" value="3039"/>
			<stat name="function_calls" value="161174"/>
			<stat name="context_switches" value="1"/>
			<stat name="ialu_accesses" value="81337628"/>
			<stat name="fpu_accesses" value="74633"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="81337628"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="74633"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core1.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core1.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="85543775"/>
				<stat name="total_misses" value="4509"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="14900988"/>
				<stat name="write_accesses" value="3746333"/>
				<stat name="read_misses" value="12756"/>
				<stat name="write_misses" value="1902"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core2" name="core2">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="82965081"/>
			<stat name="fp_instructions" value="39053"/>
			<stat name="branch_instructions" value="1251713"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="15460228"/>
			<stat name="store_instructions" value="3290946"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="82965081"/>
			<stat name="committed_fp_instructions" value="39053"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="226761814"/>
			<stat name="idle_cycles" value="4800.000000"/>
			<stat name="busy_cycles" value="226757014.000000"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="134114958"/>
			<stat name="float_regfile_reads" value="1839"/>
			<stat name="int_regfile_writes" value="78001967"/>
			<stat name="float_regfile_writes" value="1839"/>
			<stat name="function_calls" value="152808"/>
			<stat name="context_switches" value="0"/>
			<stat name="ialu_accesses" value="82965081"/>
			<stat name="fpu_accesses" value="39053"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="82965081"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="39053"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core2.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core2.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="87109618"/>
				<stat name="total_misses" value="3153"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="15458812"/>
				<stat name="write_accesses" value="3290828"/>
				<stat name="read_misses" value="10272"/>
				<stat name="write_misses" value="926"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core3" name="core3">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="83209794"/>
			<stat name="fp_instructions" value="28008"/>
			<stat name="branch_instructions" value="1158770"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="15619894"/>
			<stat name="store_instructions" value="3100520"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="83209794"/>
			<stat name="committed_fp_instructions" value="28008"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="226761814"/>
			<stat name="idle_cycles" value="0"/>
			<stat name="busy_cycles" value="226761814"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="135016242"/>
			<stat name="float_regfile_reads" value="1889"/>
			<stat name="int_regfile_writes" value="78542465"/>
			<stat name="float_regfile_writes" value="1887"/>
			<stat name="function_calls" value="133637"/>
			<stat name="context_switches" value="2"/>
			<stat name="ialu_accesses" value="83209794"/>
			<stat name="fpu_accesses" value="28008"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="83209794"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="28008"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core3.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core3.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="87334092"/>
				<stat name="total_misses" value="2988"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="15618141"/>
				<stat name="write_accesses" value="3100396"/>
				<stat name="read_misses" value="11726"/>
				<stat name="write_misses" value="660"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.L1Directory0" name="L1Directory0">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="32768,16,8,1,1,20"/>
			<param name="buffer_sizes" value="8,8,8,8"/>
			<param name="clockrate" value="100"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="0"/>
			<stat name="write_accesses" value="0"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L20" name="L20">
			<param name="L2_config" value="2097152,64,8,1,1,20"/>
			<param name="buffer_sizes" value="20,20,20,20"/>
			<param name="clockrate" value="100"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="1502174"/>
			<stat name="write_accesses" value="58166"/>
			<stat name="read_misses" value="50315"/>
			<stat name="write_misses" value="31983"/>
			<stat name="conflicts" value="82729"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.NoC0" name="noc0">
			<param name="clockrate" value="1000"/>
			<param name="type" value="0"/>
			<param name="horizontal_nodes" value="1"/>
			<param name="vertical_nodes" value="1"/>
			<param name="has_global_link" value="1"/>
			<param name="link_throughput" value="1"/>
			<param name="link_latency" value="1"/>
			<param name="input_ports" value="9"/>
			<param name="output_ports" value="9"/>
			<param name="virtual_channel_per_port" value="2"/>
			<param name="input_buffer_entries_per_vc" value="128"/>
			<param name="flit_bits" value="40"/>
			<param name="chip_coverage" value="1"/>
			<param name="link_routing_over_percentage" value="0.5"/>
			<stat name="total_accesses" value="0"/>
			<stat name="duty_cycle" value="1"/>
		</component>
		<component id="system.mem" name="mem">
			<param name="mem_tech_node" value="32"/>
			<param name="device_clock" value="200"/>
			<param name="peak_transfer_rate" value="6400"/>
			<param name="internal_prefetch_of_DRAM_chip" value="4"/>
			<param name="capacity_per_channel" value="4096"/>
			<param name="number_ranks" value="2"/>
			<param name="num_banks_of_DRAM_chip" value="8"/>
			<param name="Block_width_of_DRAM_chip" value="64"/>
			<param name="output_width_of_DRAM_chip" value="8"/>
			<param name="page_size_of_DRAM_chip" value="8"/>
			<param name="burstlength_of_DRAM_chip" value="8"/>
			<stat name="memory_accesses" value="131309"/>
			<stat name="memory_reads" value="88421"/>
			<stat name="memory_writes" value="42888"/>
		</component>
		<component id="system.mc" name="mc">
			<param name="mc_clock" value="800"/>
			<param name="peak_transfer_rate" value="1600"/>
			<param name="llc_line_length" value="16"/>
			<param name="number_mcs" value="1"/>
			<param name="memory_channels_per_mc" value="2"/>
			<param name="number_ranks" value="2"/>
			<param name="req_window_size_per_channel" value="32"/>
			<param name="IO_buffer_size_per_channel" value="32"/>
			<param name="databus_width" value="32"/>
			<param name="addressbus_width" value="32"/>
			<stat name="memory_accesses" value="131309"/>
			<stat name="memory_reads" value="88421"/>
			<stat name="memory_writes" value="42888"/>
		</component>
		<component id="system.niu" name="niu">
			<param name="type" value="1"/>
			<param name="clockrate" value="15"/>
			<param name="number_units" value="0"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
		<component id="system.pcie" name="pcie">
			<param name="type" value="1"/>
			<param name="withPHY" value="1"/>
			<param name="clockrate" value="350"/>
			<param name="number_units" value="0"/>
			<param name="num_channels" value="2"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
		<component id="system.flashc" name="flashc">
			<param name="number_flashcs" value="0"/>
			<param name="type" value="1"/>
			<param name="withPHY" value="1"/>
			<param name="peak_transfer_rate" value="200"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
	</component>
</component>
<?xml version="1.0" ?>
<component id="root" name="root">
	<component id="system" name="system">
		<param name="number_of_cores" value="4"/>
		<param name="number_of_L1Directories" value="1"/>
		<param name="number_of_L2Directories" value="0"/>
		<param name="number_of_L2s" value="1"/>
		<param name="number_of_L3s" value="0"/>
		<param name="number_of_NoCs" value="1"/>
		<param name="homogeneous_cores" value="0"/>
		<param name="homogeneous_L2s" value="1"/>
		<param name="homogeneous_L1Directories" value="1"/>
		<param name="homogeneous_L2Directories" value="0"/>
		<param name="homogeneous_L3s" value="0"/>
		<param name="homogeneous_ccs" value="1"/>
		<param name="homogeneous_NoCs" value="0"/>
		<param name="core_tech_node" value="32"/>
		<param name="target_core_clockrate" value="3000"/>
		<param name="temperature" value="350"/>
		<param name="number_cache_levels" value="2"/>
		<param name="interconnect_projection_type" value="0"/>
		<param name="device_type" value="0"/>
		<param name="longer_channel_device" value="0"/>
		<param name="machine_bits" value="64"/>
		<param name="virtual_address_width" value="64"/>
		<param name="physical_address_width" value="52"/>
		<param name="virtual_memory_page_size" value="4096"/>
		<param name="number_of_dir_levels" value="1"/>
		<stat name="total_cycles" value="707353012"/>
		<stat name="idle_cycles" value="0"/>
		<stat name="busy_cycles" value="707353012"/>
		<component id="system.core0" name="core0">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="255278712"/>
			<stat name="fp_instructions" value="76057"/>
			<stat name="branch_instructions" value="3591428"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="47683938"/>
			<stat name="store_instructions" value="10012832"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="255278712"/>
			<stat name="committed_fp_instructions" value="76057"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="707353012"/>
			<stat name="idle_cycles" value="6584854.999981"/>
			<stat name="busy_cycles" value="700768157.000019"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="413494077"/>
			<stat name="float_regfile_reads" value="5052"/>
			<stat name="int_regfile_writes" value="240494982"/>
			<stat name="float_regfile_writes" value="5048"/>
			<stat name="function_calls" value="402525"/>
			<stat name="context_switches" value="10"/>
			<stat name="ialu_accesses" value="255278712"/>
			<stat name="fpu_accesses" value="76057"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="255278712"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="76057"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core0.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core0.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="267788932"/>
				<stat name="total_misses" value="5169"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="47679569"/>
				<stat name="write_accesses" value="10012433"/>
				<stat name="read_misses" value="26902"/>
				<stat name="write_misses" value="1726"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core1" name="core1">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="66329379"/>
			<stat name="fp_instructions" value="1621"/>
			<stat name="branch_instructions" value="760366"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="12877525"/>
			<stat name="store_instructions" value="1886756"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="66329379"/>
			<stat name="committed_fp_instructions" value="1621"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="707528856"/>
			<stat name="idle_cycles" value="530126355.690382"/>
			<stat name="busy_cycles" value="177402500.309618"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="109025869"/>
			<stat name="float_regfile_reads" value="607"/>
			<stat name="int_regfile_writes" value="63378926"/>
			<stat name="float_regfile_writes" value="591"/>
			<stat name="function_calls" value="100712"/>
			<stat name="context_switches" value="9"/>
			<stat name="ialu_accesses" value="66329379"/>
			<stat name="fpu_accesses" value="1621"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="66329379"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="1621"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core1.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core1.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="68559844"/>
				<stat name="total_misses" value="1419"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="12876910"/>
				<stat name="write_accesses" value="1886361"/>
				<stat name="read_misses" value="3638"/>
				<stat name="write_misses" value="146"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core2" name="core2">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="257993218"/>
			<stat name="fp_instructions" value="174844"/>
			<stat name="branch_instructions" value="4097798"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="47433227"/>
			<stat name="store_instructions" value="10714129"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="257993218"/>
			<stat name="committed_fp_instructions" value="174844"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="706897996"/>
			<stat name="idle_cycles" value="459520.218091"/>
			<stat name="busy_cycles" value="706438475.781909"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="415376024"/>
			<stat name="float_regfile_reads" value="6969"/>
			<stat name="int_regfile_writes" value="241856363"/>
			<stat name="float_regfile_writes" value="6970"/>
			<stat name="function_calls" value="433423"/>
			<stat name="context_switches" value="1"/>
			<stat name="ialu_accesses" value="257993218"/>
			<stat name="fpu_accesses" value="174844"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="257993218"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="174844"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core2.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core2.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="270953818"/>
				<stat name="total_misses" value="9760"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="47428010"/>
				<stat name="write_accesses" value="10713762"/>
				<stat name="read_misses" value="37254"/>
				<stat name="write_misses" value="3956"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core3" name="core3">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="262080713"/>
			<stat name="fp_instructions" value="92126"/>
			<stat name="branch_instructions" value="3559497"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="49379884"/>
			<stat name="store_instructions" value="9227662"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="262080713"/>
			<stat name="committed_fp_instructions" value="92126"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="707353012"/>
			<stat name="idle_cycles" value="0"/>
			<stat name="busy_cycles" value="707353012"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="426234866"/>
			<stat name="float_regfile_reads" value="4354"/>
			<stat name="int_regfile_writes" value="247956022"/>
			<stat name="float_regfile_writes" value="4350"/>
			<stat name="function_calls" value="425419"/>
			<stat name="context_switches" value="0"/>
			<stat name="ialu_accesses" value="262080713"/>
			<stat name="fpu_accesses" value="92126"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="262080713"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="92126"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core3.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core3.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="274967148"/>
				<stat name="total_misses" value="9504"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="49375648"/>
				<stat name="write_accesses" value="9227298"/>
				<stat name="read_misses" value="28998"/>
				<stat name="write_misses" value="1759"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.L1Directory0" name="L1Directory0">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="32768,16,8,1,1,20"/>
			<param name="buffer_sizes" value="8,8,8,8"/>
			<param name="clockrate" value="100"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="0"/>
			<stat name="write_accesses" value="0"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L20" name="L20">
			<param name="L2_config" value="2097152,64,8,1,1,20"/>
			<param name="buffer_sizes" value="20,20,20,20"/>
			<param name="clockrate" value="100"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="3564855"/>
			<stat name="write_accesses" value="114710"/>
			<stat name="read_misses" value="115215"/>
			<stat name="write_misses" value="43756"/>
			<stat name="conflicts" value="159566"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.NoC0" name="noc0">
			<param name="clockrate" value="1000"/>
			<param name="type" value="0"/>
			<param name="horizontal_nodes" value="1"/>
			<param name="vertical_nodes" value="1"/>
			<param name="has_global_link" value="1"/>
			<param name="link_throughput" value="1"/>
			<param name="link_latency" value="1"/>
			<param name="input_ports" value="9"/>
			<param name="output_ports" value="9"/>
			<param name="virtual_channel_per_port" value="2"/>
			<param name="input_buffer_entries_per_vc" value="128"/>
			<param name="flit_bits" value="40"/>
			<param name="chip_coverage" value="1"/>
			<param name="link_routing_over_percentage" value="0.5"/>
			<stat name="total_accesses" value="0"/>
			<stat name="duty_cycle" value="1"/>
		</component>
		<component id="system.mem" name="mem">
			<param name="mem_tech_node" value="32"/>
			<param name="device_clock" value="200"/>
			<param name="peak_transfer_rate" value="6400"/>
			<param name="internal_prefetch_of_DRAM_chip" value="4"/>
			<param name="capacity_per_channel" value="4096"/>
			<param name="number_ranks" value="2"/>
			<param name="num_banks_of_DRAM_chip" value="8"/>
			<param name="Block_width_of_DRAM_chip" value="64"/>
			<param name="output_width_of_DRAM_chip" value="8"/>
			<param name="page_size_of_DRAM_chip" value="8"/>
			<param name="burstlength_of_DRAM_chip" value="8"/>
			<stat name="memory_accesses" value="217395"/>
			<stat name="memory_reads" value="161365"/>
			<stat name="memory_writes" value="56030"/>
		</component>
		<component id="system.mc" name="mc">
			<param name="mc_clock" value="800"/>
			<param name="peak_transfer_rate" value="1600"/>
			<param name="llc_line_length" value="16"/>
			<param name="number_mcs" value="1"/>
			<param name="memory_channels_per_mc" value="2"/>
			<param name="number_ranks" value="2"/>
			<param name="req_window_size_per_channel" value="32"/>
			<param name="IO_buffer_size_per_channel" value="32"/>
			<param name="databus_width" value="32"/>
			<param name="addressbus_width" value="32"/>
			<stat name="memory_accesses" value="217395"/>
			<stat name="memory_reads" value="161365"/>
			<stat name="memory_writes" value="56030"/>
		</component>
		<component id="system.niu" name="niu">
			<param name="type" value="1"/>
			<param name="clockrate" value="15"/>
			<param name="number_units" value="0"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
		<component id="system.pcie" name="pcie">
			<param name="type" value="1"/>
			<param name="withPHY" value="1"/>
			<param name="clockrate" value="350"/>
			<param name="number_units" value="0"/>
			<param name="num_channels" value="2"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
		<component id="system.flashc" name="flashc">
			<param name="number_flashcs" value="0"/>
			<param name="type" value="1"/>
			<param name="withPHY" value="1"/>
			<param name="peak_transfer_rate" value="200"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
	</component>
</component>
<?xml version="1.0" ?>
<component id="root" name="root">
	<component id="system" name="system">
		<param name="number_of_cores" value="4"/>
		<param name="number_of_L1Directories" value="1"/>
		<param name="number_of_L2Directories" value="0"/>
		<param name="number_of_L2s" value="1"/>
		<param name="number_of_L3s" value="0"/>
		<param name="number_of_NoCs" value="1"/>
		<param name="homogeneous_cores" value="0"/>
		<param name="homogeneous_L2s" value="1"/>
		<param name="homogeneous_L1Directories" value="1"/>
		<param name="homogeneous_L2Directories" value="0"/>
		<param name="homogeneous_L3s" value="0"/>
		<param name="homogeneous_ccs" value="1"/>
		<param name="homogeneous_NoCs" value="0"/>
		<param name="core_tech_node" value="32"/>
		<param name="target_core_clockrate" value="3000"/>
		<param name="temperature" value="350"/>
		<param name="number_cache_levels" value="2"/>
		<param name="interconnect_projection_type" value="0"/>
		<param name="device_type" value="0"/>
		<param name="longer_channel_device" value="0"/>
		<param name="machine_bits" value="64"/>
		<param name="virtual_address_width" value="64"/>
		<param name="physical_address_width" value="52"/>
		<param name="virtual_memory_page_size" value="4096"/>
		<param name="number_of_dir_levels" value="1"/>
		<stat name="total_cycles" value="940036746"/>
		<stat name="idle_cycles" value="0"/>
		<stat name="busy_cycles" value="940036746"/>
		<component id="system.core0" name="core0">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="346059567"/>
			<stat name="fp_instructions" value="99936"/>
			<stat name="branch_instructions" value="4727827"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="64928560"/>
			<stat name="store_instructions" value="12699746"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="346059567"/>
			<stat name="committed_fp_instructions" value="99936"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="940036746"/>
			<stat name="idle_cycles" value="0"/>
			<stat name="busy_cycles" value="940036746"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="562269433"/>
			<stat name="float_regfile_reads" value="5287"/>
			<stat name="int_regfile_writes" value="326982675"/>
			<stat name="float_regfile_writes" value="5272"/>
			<stat name="function_calls" value="517823"/>
			<stat name="context_switches" value="2"/>
			<stat name="ialu_accesses" value="346059567"/>
			<stat name="fpu_accesses" value="99936"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="346059567"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="99936"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core0.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core0.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="362853276"/>
				<stat name="total_misses" value="9012"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="64923211"/>
				<stat name="write_accesses" value="12699257"/>
				<stat name="read_misses" value="34384"/>
				<stat name="write_misses" value="2046"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core1" name="core1">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="354731045"/>
			<stat name="fp_instructions" value="39700"/>
			<stat name="branch_instructions" value="4043638"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="68626506"/>
			<stat name="store_instructions" value="9936745"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="354731045"/>
			<stat name="committed_fp_instructions" value="39700"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="940036746"/>
			<stat name="idle_cycles" value="0"/>
			<stat name="busy_cycles" value="940036746"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="583353738"/>
			<stat name="float_regfile_reads" value="1367"/>
			<stat name="int_regfile_writes" value="339096127"/>
			<stat name="float_regfile_writes" value="1367"/>
			<stat name="function_calls" value="457085"/>
			<stat name="context_switches" value="0"/>
			<stat name="ialu_accesses" value="354731045"/>
			<stat name="fpu_accesses" value="39700"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="354731045"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="39700"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core1.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core1.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="371531524"/>
				<stat name="total_misses" value="7215"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="68623362"/>
				<stat name="write_accesses" value="9936262"/>
				<stat name="read_misses" value="21393"/>
				<stat name="write_misses" value="855"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core2" name="core2">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="772777"/>
			<stat name="fp_instructions" value="472"/>
			<stat name="branch_instructions" value="60511"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="169260"/>
			<stat name="store_instructions" value="96322"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="772777"/>
			<stat name="committed_fp_instructions" value="472"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="939401662"/>
			<stat name="idle_cycles" value="936818915.070209"/>
			<stat name="busy_cycles" value="2582746.929791"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="1074638"/>
			<stat name="float_regfile_reads" value="227"/>
			<stat name="int_regfile_writes" value="609850"/>
			<stat name="float_regfile_writes" value="225"/>
			<stat name="function_calls" value="31509"/>
			<stat name="context_switches" value="6"/>
			<stat name="ialu_accesses" value="772777"/>
			<stat name="fpu_accesses" value="472"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="772777"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="472"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core2.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core2.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="116531"/>
				<stat name="total_misses" value="8"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="169212"/>
				<stat name="write_accesses" value="95819"/>
				<stat name="read_misses" value="17"/>
				<stat name="write_misses" value="4"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core3" name="core3">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="346876624"/>
			<stat name="fp_instructions" value="187556"/>
			<stat name="branch_instructions" value="5207696"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="64009633"/>
			<stat name="store_instructions" value="13266736"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="346876624"/>
			<stat name="committed_fp_instructions" value="187556"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="939630616"/>
			<stat name="idle_cycles" value="405954.539095"/>
			<stat name="busy_cycles" value="939224661.460905"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="561077892"/>
			<stat name="float_regfile_reads" value="7560"/>
			<stat name="int_regfile_writes" value="326661226"/>
			<stat name="float_regfile_writes" value="7558"/>
			<stat name="function_calls" value="502652"/>
			<stat name="context_switches" value="1"/>
			<stat name="ialu_accesses" value="346876624"/>
			<stat name="fpu_accesses" value="187556"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="346876624"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="187556"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core3.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core3.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="364086246"/>
				<stat name="total_misses" value="10317"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="64001904"/>
				<stat name="write_accesses" value="13266251"/>
				<stat name="read_misses" value="51295"/>
				<stat name="write_misses" value="4085"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.L1Directory0" name="L1Directory0">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="32768,16,8,1,1,20"/>
			<param name="buffer_sizes" value="8,8,8,8"/>
			<param name="clockrate" value="100"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="0"/>
			<stat name="write_accesses" value="0"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L20" name="L20">
			<param name="L2_config" value="2097152,64,8,1,1,20"/>
			<param name="buffer_sizes" value="20,20,20,20"/>
			<param name="clockrate" value="100"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="3824604"/>
			<stat name="write_accesses" value="111937"/>
			<stat name="read_misses" value="130468"/>
			<stat name="write_misses" value="33794"/>
			<stat name="conflicts" value="163799"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.NoC0" name="noc0">
			<param name="clockrate" value="1000"/>
			<param name="type" value="0"/>
			<param name="horizontal_nodes" value="1"/>
			<param name="vertical_nodes" value="1"/>
			<param name="has_global_link" value="1"/>
			<param name="link_throughput" value="1"/>
			<param name="link_latency" value="1"/>
			<param name="input_ports" value="9"/>
			<param name="output_ports" value="9"/>
			<param name="virtual_channel_per_port" value="2"/>
			<param name="input_buffer_entries_per_vc" value="128"/>
			<param name="flit_bits" value="40"/>
			<param name="chip_coverage" value="1"/>
			<param name="link_routing_over_percentage" value="0.5"/>
			<stat name="total_accesses" value="0"/>
			<stat name="duty_cycle" value="1"/>
		</component>
		<component id="system.mem" name="mem">
			<param name="mem_tech_node" value="32"/>
			<param name="device_clock" value="200"/>
			<param name="peak_transfer_rate" value="6400"/>
			<param name="internal_prefetch_of_DRAM_chip" value="4"/>
			<param name="capacity_per_channel" value="4096"/>
			<param name="number_ranks" value="2"/>
			<param name="num_banks_of_DRAM_chip" value="8"/>
			<param name="Block_width_of_DRAM_chip" value="64"/>
			<param name="output_width_of_DRAM_chip" value="8"/>
			<param name="page_size_of_DRAM_chip" value="8"/>
			<param name="burstlength_of_DRAM_chip" value="8"/>
			<stat name="memory_accesses" value="207934"/>
			<stat name="memory_reads" value="164261"/>
			<stat name="memory_writes" value="43673"/>
		</component>
		<component id="system.mc" name="mc">
			<param name="mc_clock" value="800"/>
			<param name="peak_transfer_rate" value="1600"/>
			<param name="llc_line_length" value="16"/>
			<param name="number_mcs" value="1"/>
			<param name="memory_channels_per_mc" value="2"/>
			<param name="number_ranks" value="2"/>
			<param name="req_window_size_per_channel" value="32"/>
			<param name="IO_buffer_size_per_channel" value="32"/>
			<param name="databus_width" value="32"/>
			<param name="addressbus_width" value="32"/>
			<stat name="memory_accesses" value="207934"/>
			<stat name="memory_reads" value="164261"/>
			<stat name="memory_writes" value="43673"/>
		</component>
		<component id="system.niu" name="niu">
			<param name="type" value="1"/>
			<param name="clockrate" value="15"/>
			<param name="number_units" value="0"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
		<component id="system.pcie" name="pcie">
			<param name="type" value="1"/>
			<param name="withPHY" value="1"/>
			<param name="clockrate" value="350"/>
			<param name="number_units" value="0"/>
			<param name="num_channels" value="2"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
		<component id="system.flashc" name="flashc">
			<param name="number_flashcs" value="0"/>
			<param name="type" value="1"/>
			<param name="withPHY" value="1"/>
			<param name="peak_transfer_rate" value="200"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
	</component>
</component>
<?xml version="1.0" ?>
<component id="root" name="root">
	<component id="system" name="system">
		<param name="number_of_cores" value="4"/>
		<param name="number_of_L1Directories" value="1"/>
		<param name="number_of_L2Directories" value="0"/>
		<param name="number_of_L2s" value="1"/>
		<param name="number_of_L3s" value="0"/>
		<param name="number_of_NoCs" value="1"/>
		<param name="homogeneous_cores" value="0"/>
		<param name="homogeneous_L2s" value="1"/>
		<param name="homogeneous_L1Directories" value="1"/>
		<param name="homogeneous_L2Directories" value="0"/>
		<param name="homogeneous_L3s" value="0"/>
		<param name="homogeneous_ccs" value="1"/>
		<param name="homogeneous_NoCs" value="0"/>
		<param name="core_tech_node" value="32"/>
		<param name="target_core_clockrate" value="3000"/>
		<param name="temperature" value="350"/>
		<param name="number_cache_levels" value="2"/>
		<param name="interconnect_projection_type" value="0"/>
		<param name="device_type" value="0"/>
		<param name="longer_channel_device" value="0"/>
		<param name="machine_bits" value="64"/>
		<param name="virtual_address_width" value="64"/>
		<param name="physical_address_width" value="52"/>
		<param name="virtual_memory_page_size" value="4096"/>
		<param name="number_of_dir_levels" value="1"/>
		<stat name="total_cycles" value="7175435638"/>
		<stat name="idle_cycles" value="0"/>
		<stat name="busy_cycles" value="7175435638"/>
		<component id="system.core0" name="core0">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="335920501"/>
			<stat name="fp_instructions" value="156092"/>
			<stat name="branch_instructions" value="5409454"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="62332089"/>
			<stat name="store_instructions" value="12893984"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="335920501"/>
			<stat name="committed_fp_instructions" value="156092"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="7175435638"/>
			<stat name="idle_cycles" value="6265662160.998254"/>
			<stat name="busy_cycles" value="909773477.001747"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="542989576"/>
			<stat name="float_regfile_reads" value="9440"/>
			<stat name="int_regfile_writes" value="315920091"/>
			<stat name="float_regfile_writes" value="9440"/>
			<stat name="function_calls" value="744698"/>
			<stat name="context_switches" value="22"/>
			<stat name="ialu_accesses" value="335920501"/>
			<stat name="fpu_accesses" value="156092"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="335920501"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="156092"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core0.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core0.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="345926361"/>
				<stat name="total_misses" value="7803"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="62324289"/>
				<stat name="write_accesses" value="12890241"/>
				<stat name="read_misses" value="48185"/>
				<stat name="write_misses" value="3388"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core1" name="core1">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="2273349870"/>
			<stat name="fp_instructions" value="277985"/>
			<stat name="branch_instructions" value="26329509"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="439782612"/>
			<stat name="store_instructions" value="64683033"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="2273349870"/>
			<stat name="committed_fp_instructions" value="277985"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="7174691182"/>
			<stat name="idle_cycles" value="1152401105.249895"/>
			<stat name="busy_cycles" value="6022290076.750105"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="3737165426"/>
			<stat name="float_regfile_reads" value="8941"/>
			<stat name="int_regfile_writes" value="2171156968"/>
			<stat name="float_regfile_writes" value="8954"/>
			<stat name="function_calls" value="3091137"/>
			<stat name="context_switches" value="13"/>
			<stat name="ialu_accesses" value="2273349870"/>
			<stat name="fpu_accesses" value="277985"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="2273349870"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="277985"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core1.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core1.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="2381042889"/>
				<stat name="total_misses" value="44878"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="439761118"/>
				<stat name="write_accesses" value="64679299"/>
				<stat name="read_misses" value="149811"/>
				<stat name="write_misses" value="5515"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core2" name="core2">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="2292863523"/>
			<stat name="fp_instructions" value="325549"/>
			<stat name="branch_instructions" value="23496327"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="453699224"/>
			<stat name="store_instructions" value="58521902"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="2292863523"/>
			<stat name="committed_fp_instructions" value="325549"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="7175788990"/>
			<stat name="idle_cycles" value="1101675251.970577"/>
			<stat name="busy_cycles" value="6074113738.029424"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="3783423179"/>
			<stat name="float_regfile_reads" value="15339"/>
			<stat name="int_regfile_writes" value="2198994691"/>
			<stat name="float_regfile_writes" value="15391"/>
			<stat name="function_calls" value="3016770"/>
			<stat name="context_switches" value="52"/>
			<stat name="ialu_accesses" value="2292863523"/>
			<stat name="fpu_accesses" value="325549"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="2292863523"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="325549"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core2.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core2.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="2399035050"/>
				<stat name="total_misses" value="50321"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="453676186"/>
				<stat name="write_accesses" value="58518050"/>
				<stat name="read_misses" value="155898"/>
				<stat name="write_misses" value="5658"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core3" name="core3">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="5759082"/>
			<stat name="fp_instructions" value="804"/>
			<stat name="branch_instructions" value="444616"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="1290328"/>
			<stat name="store_instructions" value="714628"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="5759082"/>
			<stat name="committed_fp_instructions" value="804"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="7175097294"/>
			<stat name="idle_cycles" value="7156321422.382216"/>
			<stat name="busy_cycles" value="18775871.617784"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="7949234"/>
			<stat name="float_regfile_reads" value="396"/>
			<stat name="int_regfile_writes" value="4553568"/>
			<stat name="float_regfile_writes" value="408"/>
			<stat name="function_calls" value="241868"/>
			<stat name="context_switches" value="12"/>
			<stat name="ialu_accesses" value="5759082"/>
			<stat name="fpu_accesses" value="804"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="5759082"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="804"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core3.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core3.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="764700"/>
				<stat name="total_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="1290268"/>
				<stat name="write_accesses" value="710918"/>
				<stat name="read_misses" value="0"/>
				<stat name="write_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.L1Directory0" name="L1Directory0">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="32768,16,8,1,1,20"/>
			<param name="buffer_sizes" value="8,8,8,8"/>
			<param name="clockrate" value="100"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="0"/>
			<stat name="write_accesses" value="0"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L20" name="L20">
			<param name="L2_config" value="2097152,64,8,1,1,20"/>
			<param name="buffer_sizes" value="20,20,20,20"/>
			<param name="clockrate" value="100"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="13961204"/>
			<stat name="write_accesses" value="377721"/>
			<stat name="read_misses" value="511690"/>
			<stat name="write_misses" value="49323"/>
			<stat name="conflicts" value="562121"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.NoC0" name="noc0">
			<param name="clockrate" value="1000"/>
			<param name="type" value="0"/>
			<param name="horizontal_nodes" value="1"/>
			<param name="vertical_nodes" value="1"/>
			<param name="has_global_link" value="1"/>
			<param name="link_throughput" value="1"/>
			<param name="link_latency" value="1"/>
			<param name="input_ports" value="9"/>
			<param name="output_ports" value="9"/>
			<param name="virtual_channel_per_port" value="2"/>
			<param name="input_buffer_entries_per_vc" value="128"/>
			<param name="flit_bits" value="40"/>
			<param name="chip_coverage" value="1"/>
			<param name="link_routing_over_percentage" value="0.5"/>
			<stat name="total_accesses" value="0"/>
			<stat name="duty_cycle" value="1"/>
		</component>
		<component id="system.mem" name="mem">
			<param name="mem_tech_node" value="32"/>
			<param name="device_clock" value="200"/>
			<param name="peak_transfer_rate" value="6400"/>
			<param name="internal_prefetch_of_DRAM_chip" value="4"/>
			<param name="capacity_per_channel" value="4096"/>
			<param name="number_ranks" value="2"/>
			<param name="num_banks_of_DRAM_chip" value="8"/>
			<param name="Block_width_of_DRAM_chip" value="64"/>
			<param name="output_width_of_DRAM_chip" value="8"/>
			<param name="page_size_of_DRAM_chip" value="8"/>
			<param name="burstlength_of_DRAM_chip" value="8"/>
			<stat name="memory_accesses" value="638916"/>
			<stat name="memory_reads" value="561035"/>
			<stat name="memory_writes" value="77881"/>
		</component>
		<component id="system.mc" name="mc">
			<param name="mc_clock" value="800"/>
			<param name="peak_transfer_rate" value="1600"/>
			<param name="llc_line_length" value="16"/>
			<param name="number_mcs" value="1"/>
			<param name="memory_channels_per_mc" value="2"/>
			<param name="number_ranks" value="2"/>
			<param name="req_window_size_per_channel" value="32"/>
			<param name="IO_buffer_size_per_channel" value="32"/>
			<param name="databus_width" value="32"/>
			<param name="addressbus_width" value="32"/>
			<stat name="memory_accesses" value="638916"/>
			<stat name="memory_reads" value="561035"/>
			<stat name="memory_writes" value="77881"/>
		</component>
		<component id="system.niu" name="niu">
			<param name="type" value="1"/>
			<param name="clockrate" value="15"/>
			<param name="number_units" value="0"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
		<component id="system.pcie" name="pcie">
			<param name="type" value="1"/>
			<param name="withPHY" value="1"/>
			<param name="clockrate" value="350"/>
			<param name="number_units" value="0"/>
			<param name="num_channels" value="2"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
		<component id="system.flashc" name="flashc">
			<param name="number_flashcs" value="0"/>
			<param name="type" value="1"/>
			<param name="withPHY" value="1"/>
			<param name="peak_transfer_rate" value="200"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
	</component>
</component>
<?xml version="1.0" ?>
<component id="root" name="root">
	<component id="system" name="system">
		<param name="number_of_cores" value="4"/>
		<param name="number_of_L1Directories" value="1"/>
		<param name="number_of_L2Directories" value="0"/>
		<param name="number_of_L2s" value="1"/>
		<param name="number_of_L3s" value="0"/>
		<param name="number_of_NoCs" value="1"/>
		<param name="homogeneous_cores" value="0"/>
		<param name="homogeneous_L2s" value="1"/>
		<param name="homogeneous_L1Directories" value="1"/>
		<param name="homogeneous_L2Directories" value="0"/>
		<param name="homogeneous_L3s" value="0"/>
		<param name="homogeneous_ccs" value="1"/>
		<param name="homogeneous_NoCs" value="0"/>
		<param name="core_tech_node" value="32"/>
		<param name="target_core_clockrate" value="3000"/>
		<param name="temperature" value="350"/>
		<param name="number_cache_levels" value="2"/>
		<param name="interconnect_projection_type" value="0"/>
		<param name="device_type" value="0"/>
		<param name="longer_channel_device" value="0"/>
		<param name="machine_bits" value="64"/>
		<param name="virtual_address_width" value="64"/>
		<param name="physical_address_width" value="52"/>
		<param name="virtual_memory_page_size" value="4096"/>
		<param name="number_of_dir_levels" value="1"/>
		<stat name="total_cycles" value="10645262"/>
		<stat name="idle_cycles" value="0"/>
		<stat name="busy_cycles" value="10645262"/>
		<component id="system.core0" name="core0">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="2317673"/>
			<stat name="fp_instructions" value="1163"/>
			<stat name="branch_instructions" value="225271"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="419263"/>
			<stat name="store_instructions" value="231301"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="2317673"/>
			<stat name="committed_fp_instructions" value="1163"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="9030870"/>
			<stat name="idle_cycles" value="2316693.272463"/>
			<stat name="busy_cycles" value="6714176.727537"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="3221626"/>
			<stat name="float_regfile_reads" value="792"/>
			<stat name="int_regfile_writes" value="1838081"/>
			<stat name="float_regfile_writes" value="612"/>
			<stat name="function_calls" value="74234"/>
			<stat name="context_switches" value="52"/>
			<stat name="ialu_accesses" value="2317673"/>
			<stat name="fpu_accesses" value="1163"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="2317673"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="1163"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core0.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core0.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="386861"/>
				<stat name="total_misses" value="490"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="418586"/>
				<stat name="write_accesses" value="231125"/>
				<stat name="read_misses" value="775"/>
				<stat name="write_misses" value="50"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core1" name="core1">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="153911"/>
			<stat name="fp_instructions" value="296"/>
			<stat name="branch_instructions" value="17655"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="30981"/>
			<stat name="store_instructions" value="19079"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="153911"/>
			<stat name="committed_fp_instructions" value="296"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="9777264"/>
			<stat name="idle_cycles" value="9136341.313670"/>
			<stat name="busy_cycles" value="640922.686330"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="205967"/>
			<stat name="float_regfile_reads" value="153"/>
			<stat name="int_regfile_writes" value="116109"/>
			<stat name="float_regfile_writes" value="155"/>
			<stat name="function_calls" value="3329"/>
			<stat name="context_switches" value="58"/>
			<stat name="ialu_accesses" value="153911"/>
			<stat name="fpu_accesses" value="296"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="153911"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="296"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core1.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core1.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="24703"/>
				<stat name="total_misses" value="125"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="30423"/>
				<stat name="write_accesses" value="18888"/>
				<stat name="read_misses" value="326"/>
				<stat name="write_misses" value="38"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core2" name="core2">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="450879"/>
			<stat name="fp_instructions" value="3618"/>
			<stat name="branch_instructions" value="47942"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="87186"/>
			<stat name="store_instructions" value="91051"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="450879"/>
			<stat name="committed_fp_instructions" value="3618"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="11382010"/>
			<stat name="idle_cycles" value="8747707.818677"/>
			<stat name="busy_cycles" value="2634302.181323"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="649506"/>
			<stat name="float_regfile_reads" value="2367"/>
			<stat name="int_regfile_writes" value="307966"/>
			<stat name="float_regfile_writes" value="2352"/>
			<stat name="function_calls" value="9199"/>
			<stat name="context_switches" value="53"/>
			<stat name="ialu_accesses" value="450879"/>
			<stat name="fpu_accesses" value="3618"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="450879"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="3618"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core2.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core2.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="163208"/>
				<stat name="total_misses" value="152"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="86718"/>
				<stat name="write_accesses" value="90878"/>
				<stat name="read_misses" value="371"/>
				<stat name="write_misses" value="106"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core3" name="core3">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="8710"/>
			<stat name="fp_instructions" value="0"/>
			<stat name="branch_instructions" value="701"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="1969"/>
			<stat name="store_instructions" value="1081"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="8710"/>
			<stat name="committed_fp_instructions" value="0"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="9766170"/>
			<stat name="idle_cycles" value="9738115.314400"/>
			<stat name="busy_cycles" value="28054.685600"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="11869"/>
			<stat name="float_regfile_reads" value="0"/>
			<stat name="int_regfile_writes" value="6857"/>
			<stat name="float_regfile_writes" value="0"/>
			<stat name="function_calls" value="370"/>
			<stat name="context_switches" value="0"/>
			<stat name="ialu_accesses" value="8710"/>
			<stat name="fpu_accesses" value="0"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="8710"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="0"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core3.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core3.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="1171"/>
				<stat name="total_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="1969"/>
				<stat name="write_accesses" value="1075"/>
				<stat name="read_misses" value="0"/>
				<stat name="write_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.L1Directory0" name="L1Directory0">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="32768,16,8,1,1,20"/>
			<param name="buffer_sizes" value="8,8,8,8"/>
			<param name="clockrate" value="100"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="0"/>
			<stat name="write_accesses" value="0"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L20" name="L20">
			<param name="L2_config" value="2097152,64,8,1,1,20"/>
			<param name="buffer_sizes" value="20,20,20,20"/>
			<param name="clockrate" value="100"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="33171"/>
			<stat name="write_accesses" value="10879"/>
			<stat name="read_misses" value="13061"/>
			<stat name="write_misses" value="7000"/>
			<stat name="conflicts" value="20201"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.NoC0" name="noc0">
			<param name="clockrate" value="1000"/>
			<param name="type" value="0"/>
			<param name="horizontal_nodes" value="1"/>
			<param name="vertical_nodes" value="1"/>
			<param name="has_global_link" value="1"/>
			<param name="link_throughput" value="1"/>
			<param name="link_latency" value="1"/>
			<param name="input_ports" value="9"/>
			<param name="output_ports" value="9"/>
			<param name="virtual_channel_per_port" value="2"/>
			<param name="input_buffer_entries_per_vc" value="128"/>
			<param name="flit_bits" value="40"/>
			<param name="chip_coverage" value="1"/>
			<param name="link_routing_over_percentage" value="0.5"/>
			<stat name="total_accesses" value="0"/>
			<stat name="duty_cycle" value="1"/>
		</component>
		<component id="system.mem" name="mem">
			<param name="mem_tech_node" value="32"/>
			<param name="device_clock" value="200"/>
			<param name="peak_transfer_rate" value="6400"/>
			<param name="internal_prefetch_of_DRAM_chip" value="4"/>
			<param name="capacity_per_channel" value="4096"/>
			<param name="number_ranks" value="2"/>
			<param name="num_banks_of_DRAM_chip" value="8"/>
			<param name="Block_width_of_DRAM_chip" value="64"/>
			<param name="output_width_of_DRAM_chip" value="8"/>
			<param name="page_size_of_DRAM_chip" value="8"/>
			<param name="burstlength_of_DRAM_chip" value="8"/>
			<stat name="memory_accesses" value="23536"/>
			<stat name="memory_reads" value="20046"/>
			<stat name="memory_writes" value="3490"/>
		</component>
		<component id="system.mc" name="mc">
			<param name="mc_clock" value="800"/>
			<param name="peak_transfer_rate" value="1600"/>
			<param name="llc_line_length" value="16"/>
			<param name="number_mcs" value="1"/>
			<param name="memory_channels_per_mc" value="2"/>
			<param name="number_ranks" value="2"/>
			<param name="req_window_size_per_channel" value="32"/>
			<param name="IO_buffer_size_per_channel" value="32"/>
			<param name="databus_width" value="32"/>
			<param name="addressbus_width" value="32"/>
			<stat name="memory_accesses" value="23536"/>
			<stat name="memory_reads" value="20046"/>
			<stat name="memory_writes" value="3490"/>
		</component>
		<component id="system.niu" name="niu">
			<param name="type" value="1"/>
			<param name="clockrate" value="15"/>
			<param name="number_units" value="0"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
		<component id="system.pcie" name="pcie">
			<param name="type" value="1"/>
			<param name="withPHY" value="1"/>
			<param name="clockrate" value="350"/>
			<param name="number_units" value="0"/>
			<param name="num_channels" value="2"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
		<component id="system.flashc" name="flashc">
			<param name="number_flashcs" value="0"/>
			<param name="type" value="1"/>
			<param name="withPHY" value="1"/>
			<param name="peak_transfer_rate" value="200"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
	</component>
</component>
