# Reading C:/altera/11.1/modelsim_ase/tcl/vsim/pref.tcl 
# do part2_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab2/part2/circuita.vhd}
# Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity circuita
# -- Compiling architecture behavior of circuita
# vcom -93 -work work {C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab2/part2/part2.vhd}
# Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity part2
# -- Compiling architecture behaviour of part2
# vcom -93 -work work {C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab2/part2/segseven.vhd}
# Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity segseven
# -- Compiling architecture behavior of segseven
# vcom -93 -work work {C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab2/part2/comparator.vhd}
# Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity comparator
# -- Compiling architecture behaviour of comparator
# vcom -93 -work work {C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab2/part2/mplex.vhd}
# Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity mplex
# -- Compiling architecture behaviour of mplex
# vcom -93 -work work {C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab2/part2/DE1_disp.vhd}
# Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity de1_disp
# -- Compiling architecture behavior of de1_disp
# vcom -93 -work work {C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab2/part2/sweep.vhd}
# Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity sweep
# -- Compiling architecture arch of sweep
# ** Warning: C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab2/part2/sweep.vhd(16): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 12 is not equal to right length 10).
# 
vsim +altera -do part2_run_msim_rtl_vhdl.do -l msim_transcript -gui work.part2
# vsim +altera -do part2_run_msim_rtl_vhdl.do -l msim_transcript -gui work.part2 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.part2(behaviour)
# Loading work.segseven(behavior)
# Loading work.de1_disp(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sweep(arch)
# Loading work.comparator(behaviour)
# Loading work.circuita(behavior)
# Loading work.mplex(behaviour)
# do part2_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab2/part2/circuita.vhd}
# Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity circuita
# -- Compiling architecture behavior of circuita
# vcom -93 -work work {C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab2/part2/part2.vhd}
# Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity part2
# -- Compiling architecture behaviour of part2
# vcom -93 -work work {C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab2/part2/segseven.vhd}
# Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity segseven
# -- Compiling architecture behavior of segseven
# vcom -93 -work work {C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab2/part2/comparator.vhd}
# Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity comparator
# -- Compiling architecture behaviour of comparator
# vcom -93 -work work {C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab2/part2/mplex.vhd}
# Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity mplex
# -- Compiling architecture behaviour of mplex
# vcom -93 -work work {C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab2/part2/DE1_disp.vhd}
# Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity de1_disp
# -- Compiling architecture behavior of de1_disp
# vcom -93 -work work {C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab2/part2/sweep.vhd}
# Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity sweep
# -- Compiling architecture arch of sweep
# ** Warning: C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab2/part2/sweep.vhd(16): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 12 is not equal to right length 10).
# 
run
