$comment
	File created using the following command:
		vcd file gates.msim.vcd -direction
$end
$date
	Wed Mar 13 00:34:11 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module gates_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var wire 1 $ s1 $end
$var wire 1 % s2 $end
$var wire 1 & s3 $end
$var wire 1 ' s4 $end
$var wire 1 ( s5 $end
$var wire 1 ) s6 $end
$var wire 1 * s7 $end
$var wire 1 + s8 $end
$var wire 1 , s9 $end
$var wire 1 - s10 $end
$var wire 1 . s11 $end
$var wire 1 / s12 $end
$var wire 1 0 s13 $end
$var wire 1 1 s14 $end
$var wire 1 2 s15 $end
$var wire 1 3 s16 $end
$var wire 1 4 s17 $end
$var wire 1 5 s18 $end
$var wire 1 6 s19 $end
$var wire 1 7 s20 $end
$var wire 1 8 s21 $end
$var wire 1 9 sampler $end
$scope module i1 $end
$var wire 1 : gnd $end
$var wire 1 ; vcc $end
$var wire 1 < unknown $end
$var tri1 1 = devclrn $end
$var tri1 1 > devpor $end
$var tri1 1 ? devoe $end
$var wire 1 @ a~combout $end
$var wire 1 A b~combout $end
$var wire 1 B s1~0_combout $end
$var wire 1 C s2~0_combout $end
$var wire 1 D c~combout $end
$var wire 1 E s11~0_combout $end
$var wire 1 F s13~0_combout $end
$var wire 1 G s14~0_combout $end
$var wire 1 H s16~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
x#
0$
0%
0&
0'
0(
0)
0*
0+
0,
x-
x.
0/
00
01
02
03
04
15
16
17
18
x9
0:
1;
x<
1=
1>
1?
0@
0A
1B
0C
xD
xE
0F
0G
0H
$end
#20000
1!
1@
09
1H
xG
0E
0B
1(
1'
1&
14
13
x2
x1
08
07
1-
1.
1$
1)
1*
#100000
1"
1A
19
1G
xF
1C
12
11
x0
x/
1,
1+
1%
05
06
#180000
0!
0@
09
xH
0G
0F
0C
0(
0'
0&
x4
x3
02
01
00
0/
0,
0+
0%
15
16
#280000
0"
0A
19
0H
xE
1B
04
03
18
17
x-
x.
0$
0)
0*
#440000
1!
1@
09
1H
xG
0E
0B
1(
1'
1&
14
13
x2
x1
08
07
1-
1.
1$
1)
1*
#680000
1"
0!
1A
0@
19
xH
0G
0(
0'
0&
x4
x3
02
01
#920000
0"
0A
09
0H
xE
1B
04
03
18
17
x-
x.
0$
0)
0*
#1000000
