
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.099302                       # Number of seconds simulated
sim_ticks                                 99301932627                       # Number of ticks simulated
final_tick                               627378642129                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 155307                       # Simulator instruction rate (inst/s)
host_op_rate                                   201405                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4837505                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911428                       # Number of bytes of host memory used
host_seconds                                 20527.51                       # Real time elapsed on the host
sim_insts                                  3188070112                       # Number of instructions simulated
sim_ops                                    4134344029                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       582528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2071296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1369344                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4028288                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1159936                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1159936                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4551                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16182                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        10698                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 31471                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9062                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9062                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        18046                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      5866230                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15468                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20858567                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        18046                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13789701                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                40566058                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        18046                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15468                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        18046                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              51560                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11680901                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11680901                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11680901                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        18046                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      5866230                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15468                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20858567                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        18046                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13789701                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               52246959                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               238134132                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21503330                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17432334                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1979153                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8753281                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8145150                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2334334                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93650                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186306001                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119891092                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21503330                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10479484                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26386593                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6032473                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3528823                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         11511226                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1977343                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220249236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.668570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.029153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       193862643     88.02%     88.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1837919      0.83%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3336101      1.51%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3089501      1.40%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1964573      0.89%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1615955      0.73%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          924590      0.42%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          955878      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12662076      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220249236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090299                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.503460                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184404926                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5446955                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26324229                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        45569                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4027556                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3734135                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147155281                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1293                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4027556                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184877124                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1211638                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3148543                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25868842                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1115532                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     147031651                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        188163                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       478821                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    208567640                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    684891088                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    684891088                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704513                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        36863118                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33814                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4110186                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13863628                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183508                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82038                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1597538                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146069515                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137965712                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       116764                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22007144                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46232556                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    220249236                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.626407                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.299504                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160758642     72.99%     72.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25180029     11.43%     84.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13546069      6.15%     90.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6866849      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8184200      3.72%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2648118      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2484039      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       438946      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       142344      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220249236                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         416742     59.73%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        143136     20.52%     80.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137819     19.75%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116019645     84.09%     84.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978149      1.43%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16907      0.01%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12790112      9.27%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160899      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137965712                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.579361                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             697697                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005057                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    496995120                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168110682                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134981718                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138663409                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       268190                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2670207                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          209                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        92480                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4027556                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         819202                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       114279                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146103332                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8502                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13863628                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183508                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         99116                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          209                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1056654                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1102059                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2158713                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135975479                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12339644                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1990232                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19500396                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19195444                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160752                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.571004                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134981763                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134981718                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         77883097                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        216943747                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.566831                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.359001                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129333                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22974387                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2004289                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216221680                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.569459                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.369152                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    164369579     76.02%     76.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23868355     11.04%     87.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12381160      5.73%     92.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3980295      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5464470      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1836376      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1057757      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       938033      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2325655      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216221680                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129333                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284449                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193421                       # Number of loads committed
system.switch_cpus0.commit.membars              16907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539549                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2325655                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           359999745                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296235026                       # The number of ROB writes
system.switch_cpus0.timesIdled                2882672                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17884896                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.381341                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.381341                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.419931                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.419931                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611581769                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188898958                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      135815477                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               238134132                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20418672                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16631739                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1820658                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7979350                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7733848                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2130780                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        82203                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    184079861                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             114812496                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20418672                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9864628                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24267360                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5425441                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       8552550                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11259508                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1818157                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    220477611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.629935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.999114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       196210251     88.99%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2599605      1.18%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2040825      0.93%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2193480      0.99%     92.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1862046      0.84%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1040917      0.47%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          712101      0.32%     93.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1847562      0.84%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11970824      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    220477611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.085744                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.482134                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       181940735                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     10728658                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24126069                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       110556                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3571592                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3480269                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6249                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     138619361                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        49446                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3571592                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       182185645                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        7577917                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2083009                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23997132                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1062309                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     138416416                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          513                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        414378                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       523333                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         4955                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    193743927                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    645047859                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    645047859                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    160775593                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        32968334                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        31203                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        15846                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3408166                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13292405                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7461289                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       277984                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1647433                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         137922371                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31200                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        130896487                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        76251                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     19178001                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     39646825                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          488                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    220477611                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.593695                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.299534                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    165281216     74.97%     74.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23254309     10.55%     85.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11746128      5.33%     90.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7615593      3.45%     94.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6280243      2.85%     97.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2462232      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3045378      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       741353      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51159      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    220477611                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         919077     75.43%     75.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        138953     11.40%     86.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       160485     13.17%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    108586215     82.96%     82.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1916489      1.46%     84.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15357      0.01%     84.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12954673      9.90%     94.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7423753      5.67%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     130896487                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.549675                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1218515                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009309                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    483565351                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    157132240                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    127260465                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     132115002                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       144051                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1729359                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          680                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       127541                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          501                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3571592                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        6873422                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       290250                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    137953571                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1628                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13292405                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7461289                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        15844                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        228047                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        11460                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          680                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1082890                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1017717                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2100607                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    128427734                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12831036                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2468753                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20254489                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18337351                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7423453                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.539308                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             127263038                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            127260465                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75597173                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        203824735                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.534407                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.370893                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95398886                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    116842778                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21120467                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        30712                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1840828                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    216906019                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.538679                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.391838                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    169399993     78.10%     78.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22276137     10.27%     88.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10321084      4.76%     93.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4597008      2.12%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3490766      1.61%     96.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1473429      0.68%     97.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1464861      0.68%     98.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1047854      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2834887      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    216906019                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95398886                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     116842778                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18896794                       # Number of memory references committed
system.switch_cpus1.commit.loads             11563046                       # Number of loads committed
system.switch_cpus1.commit.membars              15356                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16768883                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105148957                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2311958                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2834887                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           352034377                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          279498141                       # The number of ROB writes
system.switch_cpus1.timesIdled                2711588                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               17656521                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95398886                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            116842778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95398886                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.496194                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.496194                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.400610                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.400610                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       580489249                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      175414636                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      131556709                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         30712                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               238134132                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        17846158                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     15838774                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1540910                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9339041                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9117219                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1137573                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        44548                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    192124568                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             101006466                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           17846158                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10254792                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             20434420                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        4711724                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1999704                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         11753584                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1535785                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    217721445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.523000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.773626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       197287025     90.61%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          930883      0.43%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1728662      0.79%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1499726      0.69%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3018317      1.39%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3638073      1.67%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          876021      0.40%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          480646      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         8262092      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    217721445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.074942                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.424158                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       190722609                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3416100                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         20403076                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        21054                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3158604                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1755442                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4143                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     113803583                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3158604                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       190951353                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1653849                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1076095                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         20186188                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       695354                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     113710862                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         73664                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       426515                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    150224657                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    514254142                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    514254142                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    124209941                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        26014716                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        15709                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         7862                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2169669                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19726227                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3518557                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        62808                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       789858                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         113283049                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        15710                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        107587882                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        68145                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17084773                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     35882353                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    217721445                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.494154                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.177354                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    171685212     78.86%     78.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     19306464      8.87%     87.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      9885758      4.54%     92.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      5700332      2.62%     94.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6344785      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3173176      1.46%     99.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1272815      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       296228      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        56675      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    217721445                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         199683     48.16%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        151164     36.46%     84.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        63750     15.38%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     84511787     78.55%     78.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       855399      0.80%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         7847      0.01%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     18712181     17.39%     96.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3500668      3.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     107587882                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.451795                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             414597                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003854                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    433379951                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    130383796                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    105102663                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     108002479                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       189338                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3274830                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          219                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          264                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        94248                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3158604                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1163212                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        54525                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    113298760                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         4819                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19726227                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      3518557                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         7862                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         31381                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          451                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          264                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       694488                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       927973                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1622461                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    106634865                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     18479059                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       953017                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21979678                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        16470617                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           3500619                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.447793                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             105130918                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            105102663                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         60123520                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        139023202                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.441359                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.432471                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     84542709                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     95307887                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     17993215                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        15696                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1544630                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    214562841                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.444196                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.294088                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    178822527     83.34%     83.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     13565580      6.32%     89.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10568857      4.93%     94.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2094244      0.98%     95.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2646820      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       896928      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3823540      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       846059      0.39%     99.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1298286      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    214562841                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     84542709                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      95307887                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19875706                       # Number of memory references committed
system.switch_cpus2.commit.loads             16451397                       # Number of loads committed
system.switch_cpus2.commit.membars               7848                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15027273                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         82923172                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1208642                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1298286                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           326565657                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          229760868                       # The number of ROB writes
system.switch_cpus2.timesIdled                5065955                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               20412687                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           84542709                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             95307887                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     84542709                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.816732                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.816732                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.355021                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.355021                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       493679630                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      137180205                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      120257437                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         15696                       # number of misc regfile writes
system.l20.replacements                          4566                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          373179                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14806                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.204579                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          320.081649                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.968734                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2160.999639                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7746.949978                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.031258                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001169                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.211035                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.756538                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        34387                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  34387                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10347                       # number of Writeback hits
system.l20.Writeback_hits::total                10347                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        34387                       # number of demand (read+write) hits
system.l20.demand_hits::total                   34387                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        34387                       # number of overall hits
system.l20.overall_hits::total                  34387                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4551                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4565                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4551                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4565                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4551                       # number of overall misses
system.l20.overall_misses::total                 4565                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3171569                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1077610745                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1080782314                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3171569                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1077610745                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1080782314                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3171569                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1077610745                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1080782314                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38938                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38952                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10347                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10347                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38938                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38952                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38938                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38952                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.116878                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.117196                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.116878                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.117196                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.116878                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.117196                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 226540.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 236785.485608                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 236754.066594                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 226540.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 236785.485608                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 236754.066594                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 226540.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 236785.485608                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 236754.066594                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3283                       # number of writebacks
system.l20.writebacks::total                     3283                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4551                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4565                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4551                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4565                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4551                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4565                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2303463                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    795879021                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    798182484                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2303463                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    795879021                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    798182484                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2303463                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    795879021                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    798182484                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.116878                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.117196                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.116878                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.117196                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.116878                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.117196                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 164533.071429                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 174880.030982                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 174848.298795                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 164533.071429                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 174880.030982                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 174848.298795                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 164533.071429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 174880.030982                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 174848.298795                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16194                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          680204                       # Total number of references to valid blocks.
system.l21.sampled_refs                         26434                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.732163                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           13.405356                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     5.590056                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5672.092766                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4548.911822                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001309                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000546                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.553915                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.444230                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        74259                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  74259                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           17185                       # number of Writeback hits
system.l21.Writeback_hits::total                17185                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        74259                       # number of demand (read+write) hits
system.l21.demand_hits::total                   74259                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        74259                       # number of overall hits
system.l21.overall_hits::total                  74259                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           12                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16182                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16194                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           12                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16182                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16194                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           12                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16182                       # number of overall misses
system.l21.overall_misses::total                16194                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2636712                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3871046330                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3873683042                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2636712                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3871046330                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3873683042                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2636712                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3871046330                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3873683042                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           12                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        90441                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              90453                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        17185                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            17185                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           12                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        90441                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               90453                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           12                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        90441                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              90453                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.178923                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.179032                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.178923                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.179032                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.178923                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.179032                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       219726                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 239219.276356                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 239204.831543                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       219726                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 239219.276356                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 239204.831543                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       219726                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 239219.276356                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 239204.831543                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4006                       # number of writebacks
system.l21.writebacks::total                     4006                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           12                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16182                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16194                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           12                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16182                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16194                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           12                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16182                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16194                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1893609                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2869451886                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2871345495                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1893609                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2869451886                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2871345495                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1893609                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2869451886                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2871345495                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.178923                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.179032                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.178923                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.179032                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.178923                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.179032                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 157800.750000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 177323.685947                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 177309.219155                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 157800.750000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 177323.685947                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 177309.219155                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 157800.750000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 177323.685947                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 177309.219155                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         10712                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          194283                       # Total number of references to valid blocks.
system.l22.sampled_refs                         23000                       # Sample count of references to valid blocks.
system.l22.avg_refs                          8.447087                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          495.218460                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.051622                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  4946.638518                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6837.091400                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.040301                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000737                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.402558                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.556404                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        32437                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  32437                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            8625                       # number of Writeback hits
system.l22.Writeback_hits::total                 8625                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        32437                       # number of demand (read+write) hits
system.l22.demand_hits::total                   32437                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        32437                       # number of overall hits
system.l22.overall_hits::total                  32437                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        10698                       # number of ReadReq misses
system.l22.ReadReq_misses::total                10712                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        10698                       # number of demand (read+write) misses
system.l22.demand_misses::total                 10712                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        10698                       # number of overall misses
system.l22.overall_misses::total                10712                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3468132                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2443474271                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2446942403                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3468132                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2443474271                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2446942403                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3468132                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2443474271                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2446942403                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        43135                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              43149                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         8625                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             8625                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        43135                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               43149                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        43135                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              43149                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.248012                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.248256                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.248012                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.248256                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.248012                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.248256                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 247723.714286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 228404.773883                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 228430.022685                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 247723.714286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 228404.773883                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 228430.022685                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 247723.714286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 228404.773883                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 228430.022685                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1773                       # number of writebacks
system.l22.writebacks::total                     1773                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        10698                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           10712                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        10698                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            10712                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        10698                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           10712                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2601796                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1781169104                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1783770900                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2601796                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1781169104                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1783770900                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2601796                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1781169104                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1783770900                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.248012                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.248256                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.248012                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.248256                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.248012                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.248256                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 185842.571429                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 166495.522901                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 166520.808439                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 185842.571429                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 166495.522901                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 166520.808439                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 185842.571429                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 166495.522901                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 166520.808439                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996996                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011518861                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2184705.963283                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996996                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022431                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11511210                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11511210                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11511210                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11511210                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11511210                       # number of overall hits
system.cpu0.icache.overall_hits::total       11511210                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3842553                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3842553                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3842553                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3842553                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3842553                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3842553                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11511226                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11511226                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11511226                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11511226                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11511226                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11511226                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 240159.562500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 240159.562500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 240159.562500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 240159.562500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 240159.562500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 240159.562500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3287769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3287769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3287769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3287769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3287769                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3287769                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 234840.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 234840.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 234840.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 234840.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 234840.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 234840.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38938                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168089217                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39194                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4288.646655                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   232.578497                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    23.421503                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.908510                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.091490                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9271985                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9271985                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7058902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7058902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16330887                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16330887                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16330887                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16330887                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117408                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117408                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117408                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117408                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117408                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117408                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13041644350                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13041644350                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  13041644350                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13041644350                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  13041644350                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13041644350                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9389393                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9389393                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16448295                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16448295                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16448295                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16448295                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012504                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012504                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007138                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007138                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007138                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007138                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 111079.690907                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 111079.690907                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 111079.690907                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 111079.690907                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 111079.690907                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 111079.690907                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10347                       # number of writebacks
system.cpu0.dcache.writebacks::total            10347                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78470                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78470                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78470                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78470                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78470                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78470                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38938                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38938                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3353150501                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3353150501                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3353150501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3353150501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3353150501                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3353150501                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004147                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004147                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002367                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002367                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002367                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002367                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86115.118933                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86115.118933                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 86115.118933                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86115.118933                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 86115.118933                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86115.118933                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               548.984062                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1008214488                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   549                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1836456.262295                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    11.984062                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          537                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.019205                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.860577                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.879782                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11259495                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11259495                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11259495                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11259495                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11259495                       # number of overall hits
system.cpu1.icache.overall_hits::total       11259495                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.cpu1.icache.overall_misses::total           13                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3036559                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3036559                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3036559                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3036559                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3036559                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3036559                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11259508                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11259508                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11259508                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11259508                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11259508                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11259508                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 233581.461538                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 233581.461538                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 233581.461538                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 233581.461538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 233581.461538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 233581.461538                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           12                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           12                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           12                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2736312                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2736312                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2736312                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2736312                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2736312                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2736312                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       228026                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       228026                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       228026                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       228026                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       228026                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       228026                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 90441                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               189607904                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 90697                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2090.564230                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.605184                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.394816                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916426                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083574                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9874321                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9874321                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7302885                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7302885                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15673                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15673                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15356                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15356                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17177206                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17177206                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17177206                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17177206                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       375626                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       375626                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           70                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       375696                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        375696                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       375696                       # number of overall misses
system.cpu1.dcache.overall_misses::total       375696                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  39272222065                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  39272222065                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7680154                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7680154                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  39279902219                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  39279902219                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  39279902219                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  39279902219                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10249947                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10249947                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7302955                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7302955                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15673                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15673                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15356                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15356                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17552902                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17552902                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17552902                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17552902                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.036647                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.036647                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000010                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021404                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021404                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021404                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021404                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 104551.394379                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104551.394379                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 109716.485714                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 109716.485714                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 104552.356743                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104552.356743                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 104552.356743                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104552.356743                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17185                       # number of writebacks
system.cpu1.dcache.writebacks::total            17185                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       285185                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       285185                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           70                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       285255                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       285255                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       285255                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       285255                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        90441                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        90441                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        90441                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        90441                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        90441                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        90441                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8983348242                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8983348242                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8983348242                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8983348242                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8983348242                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8983348242                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008824                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008824                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005152                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005152                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005152                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005152                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 99328.271934                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99328.271934                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 99328.271934                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99328.271934                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 99328.271934                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99328.271934                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               540.499752                       # Cycle average of tags in use
system.cpu2.icache.total_refs               922966852                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1706038.543438                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.499752                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.021634                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.866186                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11753565                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11753565                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11753565                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11753565                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11753565                       # number of overall hits
system.cpu2.icache.overall_hits::total       11753565                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5031770                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5031770                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5031770                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5031770                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5031770                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5031770                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11753584                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11753584                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11753584                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11753584                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11753584                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11753584                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       264830                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       264830                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       264830                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       264830                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       264830                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       264830                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3584332                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3584332                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3584332                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3584332                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3584332                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3584332                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 256023.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 256023.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 256023.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 256023.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 256023.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 256023.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 43135                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               225961961                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 43391                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5207.576709                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   209.107509                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    46.892491                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.816826                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.183174                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     16861262                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       16861262                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3408569                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3408569                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         7863                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         7863                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         7848                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         7848                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     20269831                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        20269831                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     20269831                       # number of overall hits
system.cpu2.dcache.overall_hits::total       20269831                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       156616                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       156616                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       156616                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        156616                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       156616                       # number of overall misses
system.cpu2.dcache.overall_misses::total       156616                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  20013020966                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  20013020966                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  20013020966                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  20013020966                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  20013020966                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  20013020966                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     17017878                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17017878                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3408569                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3408569                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         7863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         7863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         7848                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         7848                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     20426447                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     20426447                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     20426447                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     20426447                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009203                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009203                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007667                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007667                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007667                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007667                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 127784.012911                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 127784.012911                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 127784.012911                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 127784.012911                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 127784.012911                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 127784.012911                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8625                       # number of writebacks
system.cpu2.dcache.writebacks::total             8625                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       113481                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       113481                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       113481                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       113481                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       113481                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       113481                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        43135                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        43135                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        43135                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        43135                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        43135                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        43135                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4645294414                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4645294414                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4645294414                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4645294414                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4645294414                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4645294414                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002112                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002112                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002112                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002112                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 107691.999861                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 107691.999861                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 107691.999861                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 107691.999861                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 107691.999861                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 107691.999861                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
