srcs:
  - third_party/vexriscv-verilog/VexRiscv_Linux.v
  - src/baselitex/baselitex_arty.v
top: top
name: baselitex
data:
  - src/baselitex/mem.init
  - src/baselitex/mem_1.init
  - src/baselitex/mem_2.init
clocks:
  clk100: 10.0
clock_aliases:
  sys_clk:
    - sys_clk
    - soc_pll_sys
    - sys_clk[0]
  clk200_clk:
    - clk200_clk
    - soc_pll_clk200
vendors:
  xilinx:
    - arty-a35t
    - arty-a100t
required_toolchains:
  - vivado
  - yosys-vivado
  - vpr
  - vpr-fasm2bels
skip_toolchains:
  - nextpnr-fpga-interchange-already-synth
  - nextpnr-fpga-interchange-experimental-already-synth
  - nextpnr-xilinx-already-synth
