<html>
<head>
<title>TriCore TC1766B (C types)</title>
</head>
<style type="text/css">
.url {text-decoration:none;}
</style>
<body>

<dl>
<dt><a name="RST_REQ_t"><b>RST_REQ_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Reset Request Register</b></td></tr>
<tr><td colspan="5"><b>RST_REQ_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RRSTM:1</td>
<td>0 - 0</td>
<td>RST_REQ_RRSTM_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RREXT:1</td>
<td>2 - 2</td>
<td>RST_REQ_RREXT_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int SWCFG:4</td>
<td>16 - 19</td>
<td>RST_REQ_SWCFG_MASK</td>
<td>0x000f0000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int SWBRKIN:1</td>
<td>21 - 21</td>
<td>RST_REQ_SWBRKIN_MASK</td>
<td>0x00200000</td>
<td align="right">21</td>
</tr>
<tr>
<td>unsigned int SWBOOT:1</td>
<td>24 - 24</td>
<td>RST_REQ_SWBOOT_MASK</td>
<td>0x01000000</td>
<td align="right">24</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#RST_REQ">RST_REQ</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="RST_SR_t"><b>RST_SR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Reset Status Register</b></td></tr>
<tr><td colspan="5"><b>RST_SR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RSSTM:1</td>
<td>0 - 0</td>
<td>RST_SR_RSSTM_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RSEXT:1</td>
<td>2 - 2</td>
<td>RST_SR_RSEXT_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int HWCFG:4</td>
<td>16 - 19</td>
<td>RST_SR_HWCFG_MASK</td>
<td>0x000f0000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int HWBRKIN:1</td>
<td>21 - 21</td>
<td>RST_SR_HWBRKIN_MASK</td>
<td>0x00200000</td>
<td align="right">21</td>
</tr>
<tr>
<td>unsigned int TMPLS:1</td>
<td>22 - 22</td>
<td>RST_SR_TMPLS_MASK</td>
<td>0x00400000</td>
<td align="right">22</td>
</tr>
<tr>
<td>unsigned int PWORST:1</td>
<td>27 - 27</td>
<td>RST_SR_PWORST_MASK</td>
<td>0x08000000</td>
<td align="right">27</td>
</tr>
<tr>
<td>unsigned int HDRST:1</td>
<td>28 - 28</td>
<td>RST_SR_HDRST_MASK</td>
<td>0x10000000</td>
<td align="right">28</td>
</tr>
<tr>
<td>unsigned int SFTRST:1</td>
<td>29 - 29</td>
<td>RST_SR_SFTRST_MASK</td>
<td>0x20000000</td>
<td align="right">29</td>
</tr>
<tr>
<td>unsigned int WDTRST:1</td>
<td>30 - 30</td>
<td>RST_SR_WDTRST_MASK</td>
<td>0x40000000</td>
<td align="right">30</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#RST_SR">RST_SR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="RTID_t"><b>RTID_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Redesign Tracing Identification Register</b></td></tr>
<tr><td colspan="5"><b>RTID_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RT0:1</td>
<td>0 - 0</td>
<td>RTID_RT0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RT1:1</td>
<td>1 - 1</td>
<td>RTID_RT1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int RT2:1</td>
<td>2 - 2</td>
<td>RTID_RT2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int RT3:1</td>
<td>3 - 3</td>
<td>RTID_RT3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int RT4:1</td>
<td>4 - 4</td>
<td>RTID_RT4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int RT5:1</td>
<td>5 - 5</td>
<td>RTID_RT5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int RT6:1</td>
<td>6 - 6</td>
<td>RTID_RT6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int RT7:1</td>
<td>7 - 7</td>
<td>RTID_RT7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int RT8:1</td>
<td>8 - 8</td>
<td>RTID_RT8_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int RT9:1</td>
<td>9 - 9</td>
<td>RTID_RT9_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int RT10:1</td>
<td>10 - 10</td>
<td>RTID_RT10_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int RT11:1</td>
<td>11 - 11</td>
<td>RTID_RT11_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int RT12:1</td>
<td>12 - 12</td>
<td>RTID_RT12_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int RT13:1</td>
<td>13 - 13</td>
<td>RTID_RT13_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int RT14:1</td>
<td>14 - 14</td>
<td>RTID_RT14_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int RT15:1</td>
<td>15 - 15</td>
<td>RTID_RT15_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#RTID">RTID</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>

</dl>

</body>
</html>
