// Seed: 2921502979
module module_0;
  id_1(
      .id_0(1'b0), .id_1(), .id_2(id_2), .id_3(1), .id_4(1)
  );
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output logic id_2,
    output supply1 id_3,
    output tri0 id_4,
    input tri0 id_5
);
  assign id_4 = (1);
  integer id_7;
  wire id_8;
  always begin
    id_2 = #1 id_7;
  end
  wire id_9;
  id_10 :
  assert property (@(posedge 1 or posedge id_7) 1)
  else;
  assign id_4 = 1'b0;
  wire id_11;
  wire id_12;
  module_0();
  integer id_13 = 1'b0 != 1;
endmodule
