#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e61ff576b0 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -9;
v000001e61ff50bd0_0 .net "aaah", 0 0, L_000001e61ff5a4b0;  1 drivers
v000001e61ff512b0_0 .var "areset", 0 0;
v000001e61ff50d10_0 .var "bump_left", 0 0;
v000001e61ff50db0_0 .var "bump_right", 0 0;
v000001e61ff510d0_0 .var "clk", 0 0;
v000001e61ff509f0_0 .var "ground", 0 0;
v000001e61ff50b30_0 .net "walk_left", 0 0, L_000001e61ff50e50;  1 drivers
v000001e61ff50a90_0 .net "walk_right", 0 0, L_000001e61ff50c70;  1 drivers
S_000001e61ff57840 .scope module, "uut" "top_module" 2 15, 3 1 0, S_000001e61ff576b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /OUTPUT 1 "walk_left";
    .port_info 6 /OUTPUT 1 "walk_right";
    .port_info 7 /OUTPUT 1 "aaah";
P_000001e61ff579d0 .param/l "FALL_L" 1 3 14, C4<10>;
P_000001e61ff57a08 .param/l "FALL_R" 1 3 15, C4<11>;
P_000001e61ff57a40 .param/l "WALK_L" 1 3 12, C4<00>;
P_000001e61ff57a78 .param/l "WALK_R" 1 3 13, C4<01>;
L_000001e61ff5a4b0 .functor OR 1, L_000001e61ff51170, L_000001e61ff50ef0, C4<0>, C4<0>;
L_000001e61ffb2018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e61ff0bc50_0 .net/2u *"_ivl_0", 1 0, L_000001e61ffb2018;  1 drivers
v000001e61ff06fd0_0 .net *"_ivl_10", 0 0, L_000001e61ff51170;  1 drivers
L_000001e61ffb20f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001e61ff06450_0 .net/2u *"_ivl_12", 1 0, L_000001e61ffb20f0;  1 drivers
v000001e61ff064f0_0 .net *"_ivl_14", 0 0, L_000001e61ff50ef0;  1 drivers
L_000001e61ffb2060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001e61ff06590_0 .net/2u *"_ivl_4", 1 0, L_000001e61ffb2060;  1 drivers
L_000001e61ffb20a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001e61ff06630_0 .net/2u *"_ivl_8", 1 0, L_000001e61ffb20a8;  1 drivers
v000001e61ff066d0_0 .net "aaah", 0 0, L_000001e61ff5a4b0;  alias, 1 drivers
v000001e61ff06770_0 .net "areset", 0 0, v000001e61ff512b0_0;  1 drivers
v000001e61ff06810_0 .net "bump_left", 0 0, v000001e61ff50d10_0;  1 drivers
v000001e61ff51210_0 .net "bump_right", 0 0, v000001e61ff50db0_0;  1 drivers
v000001e61ff51030_0 .net "clk", 0 0, v000001e61ff510d0_0;  1 drivers
v000001e61ff517b0_0 .net "ground", 0 0, v000001e61ff509f0_0;  1 drivers
v000001e61ff513f0_0 .var "next", 1 0;
v000001e61ff51490_0 .var "state", 1 0;
v000001e61ff51850_0 .net "walk_left", 0 0, L_000001e61ff50e50;  alias, 1 drivers
v000001e61ff50950_0 .net "walk_right", 0 0, L_000001e61ff50c70;  alias, 1 drivers
E_000001e61ff45510 .event anyedge, v000001e61ff51490_0, v000001e61ff517b0_0, v000001e61ff06810_0, v000001e61ff51210_0;
E_000001e61ff44d10 .event posedge, v000001e61ff06770_0, v000001e61ff51030_0;
L_000001e61ff50e50 .cmp/eq 2, v000001e61ff51490_0, L_000001e61ffb2018;
L_000001e61ff50c70 .cmp/eq 2, v000001e61ff51490_0, L_000001e61ffb2060;
L_000001e61ff51170 .cmp/eq 2, v000001e61ff51490_0, L_000001e61ffb20a8;
L_000001e61ff50ef0 .cmp/eq 2, v000001e61ff51490_0, L_000001e61ffb20f0;
    .scope S_000001e61ff57840;
T_0 ;
    %wait E_000001e61ff44d10;
    %load/vec4 v000001e61ff06770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e61ff51490_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e61ff513f0_0;
    %assign/vec4 v000001e61ff51490_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e61ff57840;
T_1 ;
    %wait E_000001e61ff45510;
    %load/vec4 v000001e61ff51490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v000001e61ff517b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.5, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_1.6, 8;
T_1.5 ; End of true expr.
    %load/vec4 v000001e61ff06810_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_1.7, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.8, 9;
T_1.7 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.8, 9;
 ; End of false expr.
    %blend;
T_1.8;
    %jmp/0 T_1.6, 8;
 ; End of false expr.
    %blend;
T_1.6;
    %store/vec4 v000001e61ff513f0_0, 0, 2;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v000001e61ff517b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.9, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %load/vec4 v000001e61ff51210_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_1.11, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_1.12, 9;
T_1.11 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.12, 9;
 ; End of false expr.
    %blend;
T_1.12;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %store/vec4 v000001e61ff513f0_0, 0, 2;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v000001e61ff517b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.13, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_1.14, 8;
T_1.13 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_1.14, 8;
 ; End of false expr.
    %blend;
T_1.14;
    %store/vec4 v000001e61ff513f0_0, 0, 2;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v000001e61ff517b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.15, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.16, 8;
T_1.15 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_1.16, 8;
 ; End of false expr.
    %blend;
T_1.16;
    %store/vec4 v000001e61ff513f0_0, 0, 2;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001e61ff576b0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v000001e61ff510d0_0;
    %inv;
    %store/vec4 v000001e61ff510d0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e61ff576b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e61ff510d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e61ff512b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e61ff50d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e61ff50db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e61ff509f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e61ff512b0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e61ff50d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e61ff50db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e61ff509f0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e61ff50d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e61ff50db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e61ff509f0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e61ff50d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e61ff50db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e61ff509f0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e61ff50d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e61ff50db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e61ff509f0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e61ff50d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e61ff50db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e61ff509f0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e61ff50d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e61ff50db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e61ff509f0_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001e61ff576b0;
T_4 ;
    %vpi_call 2 80 "$dumpfile", "Lemming.vcd" {0 0 0};
    %vpi_call 2 81 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_lemming.v";
    "lemming.v";
