#include "PatternTritonGPUOpToLLVM.h"

#include "intel/include/Dialect/TritonGEN/IR/TritonGENDialect.h"
#include "intel/include/TritonGENToLLVM/GenIntrinsics.h"
#include "mlir/Dialect/LLVMIR/FunctionCallUtils.h"
#include "mlir/Target/LLVMIR/TypeToLLVM.h"

#include "triton/Analysis/Utility.h"
#include "triton/Dialect/Triton/IR/Dialect.h"

using namespace mlir;
using namespace mlir::triton;
using namespace mlir::triton::gpu::intel;

namespace {

VectorType getVectorType(RankedTensorType tensorType, Type elemType) {
  unsigned ratio =
      elemType.getIntOrFloatBitWidth() / tensorType.getElementTypeBitWidth();
  unsigned num = (tensorType.getNumElements() / 16) / ratio;
  return vec_ty(elemType, num);
};

/// v2i32 [offsetX, offsetY] for 2D tensor desc.
class MakeTensorPtrOpConversion
    : public ConvertTritonGPUOpToLLVMPattern<MakeTensorPtrOp> {
public:
  using ConvertTritonGPUOpToLLVMPattern<
      MakeTensorPtrOp>::ConvertTritonGPUOpToLLVMPattern;
  LogicalResult
  matchAndRewrite(MakeTensorPtrOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override {
    Location loc = op.getLoc();
    VectorType v2i32 = vec_ty(i32_ty, 2);
    Value offsetX = op.getOffsets()[1];
    Value offsetY = op.getOffsets()[0];
    Value payLoad = undef(v2i32);
    payLoad = insert_element(payLoad, offsetX, i32_val(0));
    payLoad = insert_element(payLoad, offsetY, i32_val(1));
    rewriter.replaceOp(op, payLoad);
    return success();
  }
};

/// %oldOffset = llvm.extract %v2i32, 0/1
/// %newOffset = llvm.add %oldOffset, %advanceStep
/// offset = llvm.insert %v2i32, 0/1
class AdvanceOpConversion : public ConvertTritonGPUOpToLLVMPattern<AdvanceOp> {
public:
  using ConvertTritonGPUOpToLLVMPattern<
      AdvanceOp>::ConvertTritonGPUOpToLLVMPattern;
  LogicalResult
  matchAndRewrite(AdvanceOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override {
    Location loc = op.getLoc();
    ValueRange offsets = adaptor.getOffsets();
    Value ptr = adaptor.getPtr();

    for (size_t i = 0; i < offsets.size(); ++i) {
      Value offset = offsets[i];
      if (auto cst = dyn_cast<LLVM::ConstantOp>(offset.getDefiningOp()))
        if (auto attr = dyn_cast<mlir::IntegerAttr>(cst.getValue());
            attr && attr.getInt() == 0)
          continue;

      Value idx = i32_val(!i);
      Value oldOffset = extract_element(ptr, idx);
      Value newOffset = add(i32_ty, oldOffset, offset);
      ptr = insert_element(ptr, newOffset, idx);
    }

    rewriter.replaceOp(op, ptr);
    return success();
  }
};

/// TritonGen 2DBlock Prefetch/LoadOp Desc: LSC 2d block prefetch/load
/// Output: for prefetch, nothing is returned. for load a vector is returned
/// Arg 0: flat image base offset
/// Arg 1: flat image base width
/// Arg 2: flat image base height
/// Arg 3: flat image base pitch
/// Arg 4: offset x
/// Arg 5: offset y
/// Arg 6: elemSize
/// Arg 7: tile width
/// Arg 8: tile height
/// Arg 9: V - num blocks (2 for simple 2d block read)
/// Arg 10: transpose
/// Arg 11: vnni transform (for transpose+transform use transpose only and
///         elemSize 32)
/// Arg 12: cache controls options (LSC_CACHE_OPTS)

/// TritonGen 2DBlockStoreOp Desc: LSC 2d block write
/// Output: nothing is returned
/// Arg 0: flat image base offset
/// Arg 1: flat image base width
/// Arg 2: flat image base height
/// Arg 3: flat image base pitch
/// Arg 4: offset x
/// Arg 5: offset y
/// Arg 6: elemSize
/// Arg 7: tile width
/// Arg 8: tile height
/// Arg 9: V - num blocks (2 for simple 2d block read)
/// Arg 10: transpose
/// Arg 11: vnni transform (for transpose+transform use transpose only and
///         elemSize 32)
/// Arg 12: cache controls options (LSC_CACHE_OPTS)
/// Arg 13: stored value
template <typename OpType, typename = std::enable_if_t<llvm::is_one_of<
                               OpType, PrefetchOp, LoadOp, StoreOp>::value>>
class LoadStorePrefetchOpConversion
    : public ConvertTritonGPUOpToLLVMPattern<OpType> {
public:
  using ConvertTritonGPUOpToLLVMPattern<
      OpType>::ConvertTritonGPUOpToLLVMPattern;
  LogicalResult
  matchAndRewrite(OpType op, typename OpType::Adaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override {
    auto ptrType = cast<PointerType>(op.getPtr().getType());
    auto tensorType = cast<RankedTensorType>(ptrType.getPointeeType());
    auto addrSpace = ptrType.getAddressSpace();
    const bool isLocalSpace = (addrSpace == 3);
    auto moduleOp =
        rewriter.getBlock()->getParent()->getParentOfType<ModuleOp>();
    assert(tensorType.getRank() <= 2 &&
           "only support 1d/2d load/store/prefetch for now");

    unsigned dataSize = tensorType.getElementType().getIntOrFloatBitWidth();
    unsigned blockWidth = tensorType.getShape()[1];
    assert(blockWidth == 16 || blockWidth == 32 && "only support 16/32 block");
    unsigned vBlks = blockWidth == 32 ? 2 : 1;
    blockWidth = 16;
    unsigned blockHeight = tensorType.getShape()[0];
    Value ptr = op.getPtr();
    if (auto cast =
            dyn_cast<mlir::UnrealizedConversionCastOp>(ptr.getDefiningOp()))
      ptr = cast.getInputs()[0];

    MakeTensorPtrOp ptrOp = getMakeTensorPtrOp(ptr);
    Value base = ptrOp.getBase();
    if (auto cast =
            dyn_cast<mlir::UnrealizedConversionCastOp>(base.getDefiningOp()))
      base = cast.getInputs()[0];
    else
      base = rewriter.getRemappedValue(base);

    OpBuilder::InsertPoint insertPoint = rewriter.saveInsertionPoint();
    rewriter.setInsertionPointAfter(ptrOp);
    Location loc = op.getLoc();
    bool transpose = ptrOp.getOrder()[0] == 0;
    Value bytes =
        i32_val(tensorType.getElementType().getIntOrFloatBitWidth() / 8);
    if (isLocalSpace) {
      Value threadId = getThreadId(rewriter, loc);
      Value laneId = urem(threadId, i32_val(16));

      if constexpr (std::is_same_v<OpType, LoadOp>) {

        auto oriResTy = VectorType::get(1, i64_ty);
        auto v4i16Ty = VectorType::get(4, i16_ty);
        auto v8i16Ty = VectorType::get(8, i16_ty);
        auto vecf16ResTy = VectorType::get(8, f16_ty);
        Value llPtr = adaptor.getPtr();

        auto iPtrTy = LLVM::LLVMPointerType::get(rewriter.getContext(), 3);
        std::string funcName = llvm::GenISAIntrinsic::getName(
            llvm::GenISAIntrinsic::GenISA_LSCLoad);

        SmallVector<Type> argTypes{iPtrTy, i32_ty, i32_ty, i32_ty, i32_ty};
        LLVM::LLVMFuncOp funcOp =
            LLVM::lookupOrCreateFn(moduleOp, funcName, argTypes, oriResTy);
        funcOp.setCConv(LLVM::cconv::CConv::SPIR_FUNC);
        rewriter.restoreInsertionPoint(insertPoint);
        Value offsetX = extract_element(llPtr, i32_val(0));
        Value offsetY = extract_element(llPtr, i32_val(1));

        Value blkId = add(mul(udiv(offsetY, i32_val(8)), i32_val(4)),
                          udiv(offsetX, i32_val(16)));

        Value offset = i32_val(0);

        Value index = mul(blkId, i32_val(128));

        base = gep(ptr_ty(rewriter.getContext(), 3), i16_ty, base, index);

        // laneoffset
        base = gep(ptr_ty(rewriter.getContext(), 3), i64_ty, base, laneId);

        // LSC_DATA_SIZE_64b in visa_igc_common_header.h
        Value dataSize = i32_val(4);
        // vectorSize = 1 LSC_DATA_ELEMS_1 in visa_igc_common_header.h
        Value vSize = i32_val(1);
        // LSC_L1DEF_L3DEF
        Value cacheOpt = i32_val(0);
        SmallVector<Value> args{base, offset, dataSize, vSize, cacheOpt};

        auto localLoadHead = rewriter.create<LLVM::CallOp>(loc, funcOp, args);
        base = gep(ptr_ty(rewriter.getContext(), 3), i64_ty, base, i32_val(16));

        SmallVector<Value> tailArgs{base, offset, dataSize, vSize, cacheOpt};

        auto localLoadTail =
            rewriter.create<LLVM::CallOp>(loc, funcOp, tailArgs);

        SmallVector<int32_t> indices(8);
        std::iota(indices.begin(), indices.end(), 0);
        DenseI32ArrayAttr attr = rewriter.getDenseI32ArrayAttr(indices);

        auto concatVec = rewriter.create<LLVM::ShuffleVectorOp>(
            loc, v8i16Ty, bitcast(localLoadHead.getResult(), v4i16Ty),
            bitcast(localLoadTail.getResult(), v4i16Ty), attr);
        rewriter.replaceOp(op, bitcast(concatVec, vecf16ResTy));

        return success();
      }
      if constexpr (std::is_same_v<OpType, StoreOp>) {
        auto voidTy = LLVM::LLVMVoidType::get(rewriter.getContext());

        llvm::LLVMContext llvmContext;
        LLVM::TypeToLLVMIRTranslator typeTranslator(llvmContext);
        auto v2Ty = VectorType::get(2, i64_ty);
        auto v1Ty = VectorType::get(1, i64_ty);
        auto iPtrTy = LLVM::LLVMPointerType::get(rewriter.getContext(), 3);
        Value llPtr = adaptor.getPtr();

        std::string funcName = llvm::GenISAIntrinsic::getName(
            llvm::GenISAIntrinsic::GenISA_LSCStore);
        rewriter.restoreInsertionPoint(insertPoint);
        Value val = adaptor.getValue();

        SmallVector<Type> argTypes{iPtrTy, i32_ty, i64_ty,
                                   i32_ty, i32_ty, i32_ty};
        LLVM::LLVMFuncOp funcOp =
            LLVM::lookupOrCreateFn(moduleOp, funcName, argTypes, voidTy);
        funcOp.setCConv(LLVM::cconv::CConv::SPIR_FUNC);
        Value offsetX = extract_element(llPtr, i32_val(0));
        Value offsetY = extract_element(llPtr, i32_val(1));
        Value offset = i32_val(0);
        // 16x64xhf = 2x8x16xhf
        Value blkId = add(mul(udiv(offsetY, i32_val(8)), i32_val(4)),
                          udiv(offsetX, i32_val(16)));

        Value index = mul(blkId, i32_val(128));

        base = gep(ptr_ty(rewriter.getContext(), 3), i16_ty, base, index);
        // laneoffset
        base = gep(ptr_ty(rewriter.getContext(), 3), i64_ty, base, laneId);

        // LSC_DATA_SIZE_64b in visa_igc_common_header.h
        Value dataSize = i32_val(4);
        // vectorSize = 1 LSC_DATA_ELEMS_1 in visa_igc_common_header.h
        Value vSize = i32_val(1);

        // LSC_L1DEF_L3DEF
        Value cacheOpt = i32_val(0);
        Value v2Val = bitcast(val, v2Ty);
        val = extract_element(v2Val, i32_val(0));

        SmallVector<Value> args{base, offset, val, dataSize, vSize, cacheOpt};

        auto localStore = rewriter.create<LLVM::CallOp>(loc, funcOp, args);
        Value val1 = extract_element(v2Val, i32_val(1));

        // one i64
        // laneoffset
        // for second store, next line, 16(sg) x 8bytes
        base = gep(ptr_ty(rewriter.getContext(), 3), i64_ty, base, i32_val(16));

        SmallVector<Value> args1{base, offset, val1, dataSize, vSize, cacheOpt};
        auto localStore1 = rewriter.create<LLVM::CallOp>(loc, funcOp, args1);

        rewriter.eraseOp(op);
        return success();
      }
    } // isLocalSpace

    auto calculateSurface = [&](Value shape, bool multiplyBytes) {
      Value truncatedShape = trunc(i32_ty, shape);
      if (multiplyBytes)
        truncatedShape = mul(truncatedShape, bytes);
      return sub(truncatedShape, i32_val(1));
    };

    Value surfaceW = calculateSurface(
        transpose ? ptrOp.getShape()[0] : ptrOp.getShape()[1], true);
    Value surfaceH = calculateSurface(
        transpose ? ptrOp.getShape()[1] : ptrOp.getShape()[0], false);
    Value surfaceP = calculateSurface(
        transpose ? ptrOp.getStrides()[1] : ptrOp.getStrides()[0], true);
    rewriter.restoreInsertionPoint(insertPoint);

    Value tensorPtr = adaptor.getPtr();
    Value offsetX = extract_element(tensorPtr, i32_val(0));
    Value offsetY = extract_element(tensorPtr, i32_val(1));

    if constexpr (std::is_same_v<OpType, LoadOp>) {
      auto idxAttr = op->template getAttrOfType<mlir::IntegerAttr>("DotIdx");
      unsigned idx = idxAttr.getInt();
      Type resType =
          this->getTypeConverter()->convertType(op->getResult(0).getType());
      Type vectorType =
          getVectorType(cast<RankedTensorType>(op.getResult().getType()),
                        idx == 0 ? i16_ty : i32_ty);
      bool vnni = (idx == 1) && dataSize <= 32;
      // fixed f16 for now
      if (ptrOp.getOrder()[0] == 0) {
        transpose = true;
        vnni = false;
        dataSize = 32;
        blockWidth /= 2;
        // auto one = createIntConstant(i32Type, 1);
        Value tmp = offsetX;
        offsetX = rewriter.create<LLVM::LShrOp>(loc, offsetY, i32_val(1));
        offsetY = tmp;
      }
      auto load = rewriter.create<TritonGEN::Matrix2DBlockLoadOp>(
          loc, vectorType, base, surfaceW, surfaceH, surfaceP, offsetX, offsetY,
          dataSize, blockWidth, blockHeight, vBlks, transpose, vnni);
      rewriter.replaceOp(op, bitcast(load, resType));
    } else if constexpr (std::is_same_v<OpType, PrefetchOp>) {
      if (ptrOp.getOrder()[0] == 0) {
        // transpose = false;
        // vnni = false;
        Value tmp = offsetX;
        offsetX = offsetY;
        offsetY = tmp;
      }
      rewriter.create<TritonGEN::Matrix2DBlockPrefetchOp>(
          loc, base, surfaceW, surfaceH, surfaceP, offsetX, offsetY, dataSize,
          blockWidth, blockHeight, vBlks, false /*transpose*/, false /*vnni*/,
          TritonGEN::PrefetchCacheControl::L1C_L3C);
      rewriter.eraseOp(op);
    } else {
      VectorType vectorType = getVectorType(
          cast<RankedTensorType>(op.getValue().getType()), i32_ty);
      rewriter.create<TritonGEN::Matrix2DBlockStoreOp>(
          loc, base, surfaceW, surfaceH, surfaceP, offsetX, offsetY, dataSize,
          blockWidth, blockHeight, vBlks, false /*transpose*/, false /*vnni*/,
          bitcast(adaptor.getValue(), vectorType));
      rewriter.eraseOp(op);
    }

    return success();
  }
};

/// TritonGen DpasOp Desc: XeHP SDV: dot product accumulate systolic
/// Output: dst
/// Arg 0: src0(acc)
/// Arg 1: src1
/// Arg 2: src2
/// Arg 3: src1's precision
/// Arg 4: src2's precision
/// Arg 5: systolic depth
/// Arg 6: repeat count
/// Arg 7: isDpasw
class DotOpConversion : public ConvertTritonGPUOpToLLVMPattern<DotOp> {
public:
  using ConvertTritonGPUOpToLLVMPattern<DotOp>::ConvertTritonGPUOpToLLVMPattern;
  LogicalResult
  matchAndRewrite(DotOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override {
    auto encodePrecision = [&](Type type) -> TritonGEN::PrecisionType {
      if (type == bf16_ty)
        return TritonGEN::PrecisionType::BF16;
      else if (type == f16_ty)
        return TritonGEN::PrecisionType::FP16;
      else if (type == rewriter.getTF32Type())
        return TritonGEN::PrecisionType::TF32;
      llvm_unreachable("add more support for PrecisionType");
      return TritonGEN::PrecisionType::UNUSED;
    };

    TritonGEN::PrecisionType precATy =
        encodePrecision(op.getA().getType().getElementType());
    TritonGEN::PrecisionType precBTy =
        encodePrecision(op.getB().getType().getElementType());
    auto precA =
        TritonGEN::PrecisionTypeAttr::get(rewriter.getContext(), precATy);
    auto precB =
        TritonGEN::PrecisionTypeAttr::get(rewriter.getContext(), precBTy);

    Location loc = op.getLoc();
    Type typeA =
        getVectorType(cast<RankedTensorType>(op.getA().getType()), i16_ty);
    Value castA = bitcast(adaptor.getA(), typeA);
    VectorType typeB =
        getVectorType(cast<RankedTensorType>(op.getB().getType()), i32_ty);
    Value castB = bitcast(adaptor.getB(), typeB);
    auto rc = IntegerAttr::get(i32_ty, 8);
    // sd dpasW fixed in genx.dpas lowering.
    rewriter.replaceOpWithNewOp<TritonGEN::MatrixDPASOp>(
        op, adaptor.getC().getType(), adaptor.getC(), castA, castB, precA,
        precB, rc);
    return success();
  }
};

/// %glue = ttgi.glue %a, %b : tensor<4xf16>, tensor<4xf16> : tensor<8xf16>
/// is converted to:
/// %glue = llvm.shufflevector %a, %b : [0, 1, 2, 3, 4, 5, 6, 7] : vector<8xf16>
class GlueOpConversion : public ConvertTritonGPUOpToLLVMPattern<GlueOp> {
public:
  using ConvertTritonGPUOpToLLVMPattern<
      GlueOp>::ConvertTritonGPUOpToLLVMPattern;
  LogicalResult
  matchAndRewrite(GlueOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override {
    Location loc = op.getLoc();
    SmallVector<Value> operands = adaptor.getOperands();
    auto dstType =
        cast<VectorType>(getTypeConverter()->convertType(op.getType()));
    unsigned numElts = dstType.getNumElements();
    SmallVector<int32_t> indices(numElts);
    std::iota(indices.begin(), indices.end(), 0);
    DenseI32ArrayAttr attr = rewriter.getDenseI32ArrayAttr(indices);

    switch (operands.size()) {
    case 1:
      rewriter.replaceOp(op, operands[0]);
      break;
    case 2:
      rewriter.replaceOpWithNewOp<LLVM::ShuffleVectorOp>(
          op, dstType, operands[0], operands[1], attr);
      break;
    case 4: {
      auto subType = vec_ty(dstType.getElementType(), numElts / 2);
      indices.pop_back_n(numElts / 2);
      DenseI32ArrayAttr attr01 = rewriter.getDenseI32ArrayAttr(indices);
      auto shfl01 = rewriter.create<LLVM::ShuffleVectorOp>(
          loc, subType, operands[0], operands[1], attr01);
      DenseI32ArrayAttr attr23 = rewriter.getDenseI32ArrayAttr(indices);
      auto shfl23 = rewriter.create<LLVM::ShuffleVectorOp>(
          loc, subType, operands[2], operands[3], attr23);
      rewriter.replaceOpWithNewOp<LLVM::ShuffleVectorOp>(op, dstType, shfl01,
                                                         shfl23, attr);
    } break;
    case 8: {
      unsigned num = 8;
      Value undef = rewriter.create<LLVM::UndefOp>(loc, dstType);
      for (auto i = 0; i < num; i++) {
        undef = rewriter.create<LLVM::InsertElementOp>(
            loc, dstType, undef, operands[i],
            rewriter.create<LLVM::ConstantOp>(loc, rewriter.getI32Type(), i));
      }
      rewriter.replaceOp(op, undef);
    } break;
    case 16: {
      unsigned num = 16;
      Value undef = rewriter.create<LLVM::UndefOp>(loc, dstType);
      for (auto i = 0; i < num; i++) {
        undef = rewriter.create<LLVM::InsertElementOp>(
            loc, dstType, undef, operands[i],
            rewriter.create<LLVM::ConstantOp>(loc, rewriter.getI32Type(), i));
      }
      rewriter.replaceOp(op, undef);
    } break;
    default:
      llvm_unreachable("add more support for glue op to llvm");
    }

    return success();
  }
};

/// %extract = ttgi.extract %a[0] : tensor<8xf16> -> tensor<4xf16>
/// is converted to
/// %extract = llvm.shufflevector %a, %a : [0, 1, 2, 3] : vector<4xf16>
class ExtractOpConversion : public ConvertTritonGPUOpToLLVMPattern<ExtractOp> {
public:
  using ConvertTritonGPUOpToLLVMPattern<
      ExtractOp>::ConvertTritonGPUOpToLLVMPattern;
  LogicalResult
  matchAndRewrite(ExtractOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override {
    Location loc = op.getLoc();
    Value base = adaptor.getBase();
    unsigned idx = adaptor.getIndex();
    auto dstType = getTypeConverter()->convertType(op.getType());
    Value result;
    if (auto vecTy = dyn_cast<VectorType>(dstType)) {
      unsigned numElts = vecTy.getNumElements();
      SmallVector<int32_t> indices(numElts);
      unsigned start = idx * numElts;
      std::iota(indices.begin(), indices.end(), start);
      DenseI32ArrayAttr attr = rewriter.getDenseI32ArrayAttr(indices);
      result =
          rewriter.create<LLVM::ShuffleVectorOp>(loc, vecTy, base, base, attr);
    } else {
      Type i32Ty = rewriter.getI32Type();
      Value idxVal = rewriter.create<LLVM::ConstantOp>(loc, i32Ty, idx);
      result = rewriter.create<LLVM::ExtractElementOp>(loc, base, idxVal);
    }
    rewriter.replaceOp(op, result);
    return success();
  }
};

// fixme: support it in upstream constantOpLowering
class ArithConstantOpLowering
    : public ConvertTritonGPUOpToLLVMPattern<mlir::arith::ConstantOp> {
  using ConvertTritonGPUOpToLLVMPattern<
      mlir::arith::ConstantOp>::ConvertTritonGPUOpToLLVMPattern;
  LogicalResult
  matchAndRewrite(mlir::arith::ConstantOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override {
    Location loc = op->getLoc();
    auto srcType = dyn_cast<ShapedType>(op.getType());
    if (!srcType || srcType.getNumElements() == 1)
      return failure();

    // arith.constant should only have vector or tenor types.
    assert((isa<VectorType, RankedTensorType>(srcType)));

    Type dstType = getTypeConverter()->convertType(srcType);
    if (!dstType)
      return failure();

    auto dstElementsAttr = dyn_cast<DenseElementsAttr>(op.getValue());
    if (!dstElementsAttr)
      return failure();

    ShapedType dstAttrType = dstElementsAttr.getType();
    auto vecType = cast<VectorType>(dstType);
    dstAttrType =
        VectorType::get(vecType.getNumElements(), vecType.getElementType());
    dstElementsAttr = dstElementsAttr.resizeSplat(dstAttrType);
    auto newOp =
        rewriter.create<LLVM::ConstantOp>(loc, dstType, dstElementsAttr);
    rewriter.replaceOp(op, newOp);
    return success();
  }
};

class AddPtrOpConversion : public ConvertTritonGPUOpToLLVMPattern<AddPtrOp> {
public:
  using ConvertTritonGPUOpToLLVMPattern<
      AddPtrOp>::ConvertTritonGPUOpToLLVMPattern;
  LogicalResult
  matchAndRewrite(AddPtrOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override {
    auto loc = op.getLoc();
    auto resultType = op.getType();
    assert(isa<PointerType>(resultType));
    auto typeConverter = getTypeConverter();
    auto resultPtrTy = typeConverter->convertType(resultType);
    auto resultElmTy = typeConverter->convertType(
        cast<PointerType>(resultType).getPointeeType());
    Value result = rewriter.create<LLVM::GEPOp>(
        loc, resultPtrTy, resultElmTy, adaptor.getPtr(), adaptor.getOffset());
    rewriter.replaceOp(op, result);
    return success();
  }
};

class SplatOpConversion : public ConvertTritonGPUOpToLLVMPattern<SplatOp> {
public:
  using ConvertTritonGPUOpToLLVMPattern<
      SplatOp>::ConvertTritonGPUOpToLLVMPattern;
  LogicalResult
  matchAndRewrite(SplatOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override {
    auto loc = op.getLoc();
    auto resultType = op.getType();
    auto typeConverter = getTypeConverter();
    auto srcTy = adaptor.getSrc().getType();
    auto vecTy = VectorType::get(1, srcTy);
    auto undef = rewriter.create<LLVM::UndefOp>(loc, vecTy);
    auto splat = rewriter.create<LLVM::InsertElementOp>(
        loc, vecTy, undef, adaptor.getSrc(),
        rewriter.create<LLVM::ConstantOp>(loc, rewriter.getI32Type(), 0));
    auto convertedTy = typeConverter->convertType(resultType);
    if (!isa<VectorType>(convertedTy)) {
      // On the advance path, the type converter reduces 1-element vectors to
      // their element type, making this splat a no-op.
      rewriter.replaceOp(op, adaptor.getSrc());
      return success();
    }
    auto num = convertedTy.cast<VectorType>().getNumElements();
    SmallVector<int32_t> indices(num, 0);
    auto attr = rewriter.getDenseI32ArrayAttr(indices);
    Value result = rewriter.create<LLVM::ShuffleVectorOp>(loc, convertedTy,
                                                          splat, splat, attr);
    rewriter.replaceOp(op, result);
    return success();
  }
};

class ReduceOpConversion : public ConvertTritonGPUOpToLLVMPattern<ReduceOp> {
public:
  using ConvertTritonGPUOpToLLVMPattern<
      ReduceOp>::ConvertTritonGPUOpToLLVMPattern;
  LogicalResult
  matchAndRewrite(ReduceOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override {
    auto loc = op.getLoc();
    auto resultType = op.getType(0);
    auto typeConverter = getTypeConverter();
    auto convertedTy = typeConverter->convertType(resultType);
    Region &combineOp = op.getCombineOp();
    if (!combineOp.hasOneBlock() ||
        combineOp.front().getOperations().size() != 2)
      return failure();
    auto combine = &*combineOp.front().getOperations().begin();
    mlir::gpu::AllReduceOperation redKind;
    if (isa<arith::AddFOp>(combine))
      redKind = mlir::gpu::AllReduceOperation::ADD;
    else if (isa<arith::MaxNumFOp>(combine))
      redKind = mlir::gpu::AllReduceOperation::MAXNUMF;
    else
      assert(0 && "add more support");
    Value result = rewriter.create<mlir::gpu::SubgroupReduceOp>(
        loc, convertedTy, adaptor.getSrcs()[0], redKind, true);
    rewriter.replaceOp(op, result);
    return success();
  }
};

class ExpandDimsOpConversion
    : public ConvertTritonGPUOpToLLVMPattern<ExpandDimsOp> {
public:
  using ConvertTritonGPUOpToLLVMPattern<
      ExpandDimsOp>::ConvertTritonGPUOpToLLVMPattern;
  LogicalResult
  matchAndRewrite(ExpandDimsOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override {
    rewriter.replaceOp(op, adaptor.getSrc());
    return success();
  }
};

class BroadcastOpConversion
    : public ConvertTritonGPUOpToLLVMPattern<BroadcastOp> {
public:
  using ConvertTritonGPUOpToLLVMPattern<
      BroadcastOp>::ConvertTritonGPUOpToLLVMPattern;
  LogicalResult
  matchAndRewrite(BroadcastOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override {
    constexpr auto subgroupSize = 16;

    auto srcShape = op.getSrc().getType().getShape();
    auto dstShape = op.getType().getShape();
    assert(srcShape.size() == 2 && dstShape.size() == 2 &&
           "Expected 2D broadcast");
    assert(dstShape[1] == subgroupSize && "Unexpected result shape");

    if (srcShape[0] == dstShape[0]) {
      // Example: 16x1 --> 16x16 broadcast. Each thread in the subgroup will get
      // the same value, so we use the source operand directly.
      rewriter.replaceOp(op, adaptor.getSrc());
      return success();
    }

    if (srcShape[1] == dstShape[1]) {
      // Example: 1x16 --> 8x16 broadcast. We have extract the element
      // corresponding to the thread's lane ID and splat it to the desired
      // result size.
      auto loc = op.getLoc();
      Value laneId = rewriter.create<mlir::gpu::LaneIdOp>(loc);
      Value cast = rewriter.create<arith::IndexCastOp>(
          loc, rewriter.getI32Type(), laneId);
      Value extract =
          rewriter.create<LLVM::ExtractElementOp>(loc, adaptor.getSrc(), cast);
      Value splat =
          rewriter.create<mlir::triton::SplatOp>(loc, op.getType(), extract);
      rewriter.replaceOp(op, splat);
      return success();
    }

    llvm_unreachable("Unsupported broadcast");
    return failure();
  }
};

class ArithDivFOpLowering
    : public ConvertTritonGPUOpToLLVMPattern<mlir::arith::DivFOp> {
  using ConvertTritonGPUOpToLLVMPattern<
      mlir::arith::DivFOp>::ConvertTritonGPUOpToLLVMPattern;
  LogicalResult
  matchAndRewrite(mlir::arith::DivFOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override {
    Location loc = op->getLoc();
    auto srcType = dyn_cast<ShapedType>(op.getType());
    Type dstType = getTypeConverter()->convertType(srcType);
    auto vecType = cast<VectorType>(dstType);
    auto attr = rewriter.getFloatAttr(vecType.getElementType(), 1.0);
    auto dstAttr = DenseElementsAttr::get(vecType, attr.getValue());
    auto one = rewriter.create<LLVM::ConstantOp>(loc, dstType, dstAttr);
    auto rcp = rewriter.create<LLVM::FDivOp>(
        loc, dstType, one, adaptor.getRhs(),
        LLVM::FastmathFlagsAttr::get(rewriter.getContext(),
                                     LLVM::FastmathFlags::fast));
    auto res = rewriter.create<LLVM::FMulOp>(
        loc, dstType, adaptor.getLhs(), rcp,
        LLVM::FastmathFlagsAttr::get(rewriter.getContext(),
                                     LLVM::FastmathFlags::fast));

    rewriter.replaceOp(op, res);
    return success();
  }
};

class MakeRangeOpConversion
    : public ConvertTritonGPUOpToLLVMPattern<MakeRangeOp> {
public:
  using ConvertTritonGPUOpToLLVMPattern<
      MakeRangeOp>::ConvertTritonGPUOpToLLVMPattern;
  LogicalResult
  matchAndRewrite(MakeRangeOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override {
    // FIXME: The real lowering has to take the layout into account. Here, we're
    // just emitting a sequence of ints. Use
    // `third_party/intel/lib/TritonIntelGPUToLLVM/MakeRangeOpToLLVM.cpp`
    // instead!
    auto loc = op->getLoc();
    Value vec = rewriter.create<LLVM::UndefOp>(
        loc, getTypeConverter()->convertType(op.getType()));
    for (int i = op.getStart(); i < op.getEnd(); ++i) {
      auto valI = LLVM::createConstantI32(loc, rewriter, i);
      vec = rewriter.create<LLVM::InsertElementOp>(loc, vec, valI, valI);
    }

    rewriter.replaceOp(op, vec);
    return success();
  }
};

} // namespace

void mlir::triton::intel::populateTritonOpsToLLVMPatterns(
    TritonIntelGPUToLLVMTypeConverter &typeConverter,
    RewritePatternSet &patterns, PatternBenefit benefit) {
  patterns.add<MakeTensorPtrOpConversion>(typeConverter, benefit);
  patterns.add<AdvanceOpConversion>(typeConverter, benefit);
  patterns.add<DotOpConversion>(typeConverter, benefit);
  patterns.add<LoadStorePrefetchOpConversion<PrefetchOp>>(typeConverter,
                                                          benefit);
  patterns.add<LoadStorePrefetchOpConversion<LoadOp>>(typeConverter, benefit);
  patterns.add<LoadStorePrefetchOpConversion<StoreOp>>(typeConverter, benefit);
  patterns.add<GlueOpConversion>(typeConverter, benefit);
  patterns.add<ExtractOpConversion>(typeConverter, benefit);
  patterns.add<ArithConstantOpLowering>(typeConverter, benefit);
  patterns.add<ArithDivFOpLowering>(typeConverter, benefit);
  patterns.add<AddPtrOpConversion>(typeConverter, benefit);
  patterns.add<SplatOpConversion>(typeConverter, benefit);
  patterns.add<ReduceOpConversion>(typeConverter, benefit);
  patterns.add<ExpandDimsOpConversion>(typeConverter, benefit);
  patterns.add<BroadcastOpConversion>(typeConverter, benefit);
  patterns.add<MakeRangeOpConversion>(typeConverter, benefit);
}
