 
#ifndef __IRQSRCS_SDMA2_5_0_H__
#define __IRQSRCS_SDMA2_5_0_H__


#define SDMA2_5_0__SRCID__SDMA_ATOMIC_RTN_DONE				217		
#define SDMA2_5_0__SRCID__SDMA_ATOMIC_TIMEOUT				218		
#define SDMA2_5_0__SRCID__SDMA_IB_PREEMPT					219		
#define SDMA2_5_0__SRCID__SDMA_ECC					        220		
#define SDMA2_5_0__SRCID__SDMA_PAGE_FAULT					221		
#define SDMA2_5_0__SRCID__SDMA_PAGE_NULL					222		
#define SDMA2_5_0__SRCID__SDMA_XNACK					    223		
#define SDMA2_5_0__SRCID__SDMA_TRAP					        224		
#define SDMA2_5_0__SRCID__SDMA_SEM_INCOMPLETE_TIMEOUT		225		
#define SDMA2_5_0__SRCID__SDMA_SEM_WAIT_FAIL_TIMEOUT		226		
#define SDMA2_5_0__SRCID__SDMA_SRAM_ECC					    228		
#define SDMA2_5_0__SRCID__SDMA_PREEMPT					    240		
#define SDMA2_5_0__SRCID__SDMA_VM_HOLE					    242		
#define SDMA2_5_0__SRCID__SDMA_CTXEMPTY					    243		
#define SDMA2_5_0__SRCID__SDMA_DOORBELL_INVALID				244		
#define SDMA2_5_0__SRCID__SDMA_FROZEN					    245		
#define SDMA2_5_0__SRCID__SDMA_POLL_TIMEOUT					246		
#define SDMA2_5_0__SRCID__SDMA_SRBMWRITE					247		

#endif 
