[{"DBLP title": "ALEA: A Fine-Grained Energy Profiling Tool.", "DBLP authors": ["Lev Mukhanov", "Pavlos Petoumenos", "Zheng Wang", "Konstantinos Parasyris", "Dimitrios S. Nikolopoulos", "Bronis R. de Supinski", "Hugh Leather"], "year": 2017, "MAG papers": [{"PaperId": 2596871245, "PaperTitle": "alea a fine grained energy profiling tool", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["queen s university belfast", "university of edinburgh", "university of edinburgh", "queen s university belfast", "queen s university belfast", "queen s university belfast", "lancaster university"]}], "source": "ES"}, {"DBLP title": "Defragmentation of Tasks in Many-Core Architecture.", "DBLP authors": ["Anuj Pathania", "Vanchinathan Venkataramani", "Muhammad Shafique", "Tulika Mitra", "J\u00f6rg Henkel"], "year": 2017, "MAG papers": [{"PaperId": 2603251955, "PaperTitle": "defragmentation of tasks in many core architecture", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national university of singapore", "karlsruhe institute of technology", "vienna university of technology", "karlsruhe institute of technology", "national university of singapore"]}], "source": "ES"}, {"DBLP title": "WCET-Aware Dynamic I-Cache Locking for a Single Task.", "DBLP authors": ["Wenguang Zheng", "Hui Wu", "Qing Yang"], "year": 2017, "MAG papers": [{"PaperId": 2602228997, "PaperTitle": "wcet aware dynamic i cache locking for a single task", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of new south wales", "tianjin university of technology", "university of rhode island"]}], "source": "ES"}, {"DBLP title": "Exceptionization: A Java VM Optimization for Non-Java Languages.", "DBLP authors": ["Byung-Sun Yang", "Jae-Yun Kim", "Soo-Mook Moon"], "year": 2017, "MAG papers": [{"PaperId": 2607079380, "PaperTitle": "exceptionization a java vm optimization for non java languages", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Pareto Governors for Energy-Optimal Computing.", "DBLP authors": ["Rathijit Sen", "David A. Wood"], "year": 2017, "MAG papers": [{"PaperId": 2597815813, "PaperTitle": "pareto governors for energy optimal computing", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Micro-Sector Cache: Improving Space Utilization in Sectored DRAM Caches.", "DBLP authors": ["Mainak Chaudhuri", "Mukesh Agrawal", "Jayesh Gaur", "Sreenivas Subramoney"], "year": 2017, "MAG papers": [{"PaperId": 2599721687, "PaperTitle": "micro sector cache improving space utilization in sectored dram caches", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["indian institute of technology kanpur", "intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Energy Transparency for Deeply Embedded Programs.", "DBLP authors": ["Kyriakos Georgiou", "Steve Kerrison", "Zbigniew Chamski", "Kerstin Eder"], "year": 2017, "MAG papers": [{"PaperId": 2520653324, "PaperTitle": "energy transparency for deeply embedded programs", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of bristol", "university of bristol", "university of bristol", null]}], "source": "ES"}, {"DBLP title": "LD: Low-Overhead GPU Race Detection Without Access Monitoring.", "DBLP authors": ["Pengcheng Li", "Xiaoyu Hu", "Dong Chen", "Jacob Brock", "Hao Luo", "Eddy Z. Zhang", "Chen Ding"], "year": 2017, "MAG papers": [{"PaperId": 2597739964, "PaperTitle": "ld low overhead gpu race detection without access monitoring", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of rochester", "university of rochester", "university of rochester", "rutgers university", "university of rochester", "university of rochester", "university of rochester"]}], "source": "ES"}, {"DBLP title": "CompEx++: Compression-Expansion Coding for Energy, Latency, and Lifetime Improvements in MLC/TLC NVMs.", "DBLP authors": ["Poovaiah M. Palangappa", "Kartik Mohanram"], "year": 2017, "MAG papers": [{"PaperId": 2606951540, "PaperTitle": "compex compression expansion coding for energy latency and lifetime improvements in mlc tlc nvms", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Dirty-Block Tracking in a Direct-Mapped DRAM Cache with Self-Balancing Dispatch.", "DBLP authors": ["Dongwoo Lee", "Sang-Heon Lee", "Soojung Ryu", "Kiyoung Choi"], "year": 2017, "MAG papers": [{"PaperId": 2613345006, "PaperTitle": "dirty block tracking in a direct mapped dram cache with self balancing dispatch", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["samsung", "samsung", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Significance-Aware Program Execution on Unreliable Hardware.", "DBLP authors": ["Konstantinos Parasyris", "Vassilis Vassiliadis", "Christos D. Antonopoulos", "Spyros Lalis", "Nikolaos Bellas"], "year": 2017, "MAG papers": [{"PaperId": 2608135450, "PaperTitle": "significance aware program execution on unreliable hardware", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of thessaly", "university of thessaly", "university of thessaly", "university of thessaly", "university of thessaly"]}], "source": "ES"}, {"DBLP title": "DawnCC: Automatic Annotation for Data Parallelism and Offloading.", "DBLP authors": ["Gleison Souza Diniz Mendonca", "Breno Campos Ferreira Guimar\u00e3es", "P\u00e9ricles Alves", "Marcio Machado Pereira", "Guido Araujo", "Fernando Magno Quint\u00e3o Pereira"], "year": 2017, "MAG papers": [{"PaperId": 2619305731, "PaperTitle": "dawncc automatic annotation for data parallelism and offloading", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["universidade federal de minas gerais", "universidade federal de minas gerais", "state university of campinas", "state university of campinas", "universidade federal de minas gerais", "universidade federal de minas gerais"]}], "source": "ES"}, {"DBLP title": "CACTI 7: New Tools for Interconnect Exploration in Innovative Off-Chip Memories.", "DBLP authors": ["Rajeev Balasubramonian", "Andrew B. Kahng", "Naveen Muralimanohar", "Ali Shafiee", "Vaishnav Srinivas"], "year": 2017, "MAG papers": [{"PaperId": 2725159389, "PaperTitle": "cacti 7 new tools for interconnect exploration in innovative off chip memories", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of utah", "hewlett packard", "university of california san diego", "university of california san diego", "university of utah"]}], "source": "ES"}, {"DBLP title": "Scratchpad Sharing in GPUs.", "DBLP authors": ["Vishwesh Jatala", "Jayvant Anantpur", "Amey Karkare"], "year": 2017, "MAG papers": [{"PaperId": 2460667093, "PaperTitle": "scratchpad sharing in gpus", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["indian institute of technology kanpur", "indian institute of science", "indian institute of technology kanpur"]}], "source": "ES"}, {"DBLP title": "Decoupling Data Supply from Computation for Latency-Tolerant Communication in Heterogeneous Architectures.", "DBLP authors": ["Tae Jun Ham", "Juan L. Arag\u00f3n", "Margaret Martonosi"], "year": 2017, "MAG papers": [{"PaperId": 2731544116, "PaperTitle": "decoupling data supply from computation for latency tolerant communication in heterogeneous architectures", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of murcia", "princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "An Integrated Vector-Scalar Design on an In-Order ARM Core.", "DBLP authors": ["Milan Stanic", "Oscar Palomar", "Timothy Hayes", "Ivan Ratkovic", "Adri\u00e1n Cristal", "Osman S. Unsal", "Mateo Valero"], "year": 2017, "MAG papers": [{"PaperId": 2619705232, "PaperTitle": "an integrated vector scalar design on an in order arm core", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["barcelona supercomputing center", "barcelona supercomputing center", "barcelona supercomputing center", "barcelona supercomputing center", "barcelona supercomputing center", "barcelona supercomputing center", "barcelona supercomputing center"]}], "source": "ES"}, {"DBLP title": "On the Interactions Between Value Prediction and Compiler Optimizations in the Context of EOLE.", "DBLP authors": ["Fernando A. Endo", "Arthur Perais", "Andr\u00e9 Seznec"], "year": 2017, "MAG papers": [{"PaperId": 2614012776, "PaperTitle": "on the interactions between value prediction and compiler optimizations in the context of eole", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["french institute for research in computer science and automation", "french institute for research in computer science and automation", "french institute for research in computer science and automation"]}], "source": "ES"}, {"DBLP title": "Band-Pass Prefetching: An Effective Prefetch Management Mechanism Using Prefetch-Fraction Metric in Multi-Core Systems.", "DBLP authors": ["Aswinkumar Sridharan", "Biswabandan Panda", "Andr\u00e9 Seznec"], "year": 2017, "MAG papers": [{"PaperId": 2613283514, "PaperTitle": "band pass prefetching an effective prefetch management mechanism using prefetch fraction metric in multi core systems", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["french institute for research in computer science and automation", "french institute for research in computer science and automation", "french institute for research in computer science and automation"]}], "source": "ES"}, {"DBLP title": "Symmetry in Software Synthesis.", "DBLP authors": ["Andr\u00e9s Goens", "Sergio Siccha", "Jer\u00f3nimo Castrill\u00f3n"], "year": 2017, "MAG papers": [{"PaperId": 2607530295, "PaperTitle": "symmetry in software synthesis", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["dresden university of technology", "rwth aachen university", "dresden university of technology"]}], "source": "ES"}, {"DBLP title": "Extending Halide to Improve Software Development for Imaging DSPs.", "DBLP authors": ["Sander Vocke", "Henk Corporaal", "Roel Jordans", "Rosilde Corvino", "Rick J. M. Nas"], "year": 2017, "MAG papers": [{"PaperId": 2582073145, "PaperTitle": "extending halide to improve software development for imaging dsps", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["eindhoven university of technology", "intel", "eindhoven university of technology", "intel", "eindhoven university of technology"]}], "source": "ES"}, {"DBLP title": "Improving Loop Dependence Analysis.", "DBLP authors": ["Nicklas Bo Jensen", "Sven Karlsson"], "year": 2017, "MAG papers": [{"PaperId": 2747413550, "PaperTitle": "improving loop dependence analysis", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["technical university of denmark", "technical university of denmark"]}], "source": "ES"}, {"DBLP title": "Iterative Schedule Optimization for Parallelization in the Polyhedron Model.", "DBLP authors": ["Stefan Ganser", "Armin Gr\u00f6\u00dflinger", "Norbert Siegmund", "Sven Apel", "Christian Lengauer"], "year": 2017, "MAG papers": [{"PaperId": 2747830075, "PaperTitle": "iterative schedule optimization for parallelization in the polyhedron model", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of passau", "university of passau", "university of passau", "university of passau", "bauhaus university weimar"]}], "source": "ES"}, {"DBLP title": "HAP: Hybrid-Memory-Aware Partition in Shared Last-Level Cache.", "DBLP authors": ["Wei Wei", "Dejun Jiang", "Jin Xiong", "Mingyu Chen"], "year": 2017, "MAG papers": [{"PaperId": 2752650511, "PaperTitle": "hap hybrid memory aware partition in shared last level cache", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Providing Predictable Performance via a Slowdown Estimation Model.", "DBLP authors": ["Dongliang Xiong", "Kai Huang", "Xiaowen Jiang", "Xiaolang Yan"], "year": 2017, "MAG papers": [{"PaperId": 2746476565, "PaperTitle": "providing predictable performance via a slowdown estimation model", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["zhejiang university", "zhejiang university", "zhejiang university", "zhejiang university"]}], "source": "ES"}, {"DBLP title": "Programming Heterogeneous Systems from an Image Processing DSL.", "DBLP authors": ["Jing Pu", "Steven Bell", "Xuan Yang", "Jeff Setter", "Stephen Richardson", "Jonathan Ragan-Kelley", "Mark Horowitz"], "year": 2017, "MAG papers": [{"PaperId": 2544002786, "PaperTitle": "programming heterogeneous systems from an image processing dsl", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of california berkeley", "stanford university", "stanford university", "stanford university", "stanford university", "stanford university", "stanford university"]}], "source": "ES"}, {"DBLP title": "Efficient Generation of Compact Execution Traces for Multicore Architectural Simulations.", "DBLP authors": ["Ayman Hroub", "Muhammad E. S. Elrabaa", "M. F. Mudawar", "A. Khayyat"], "year": 2017, "MAG papers": [{"PaperId": 2752214316, "PaperTitle": "efficient generation of compact execution traces for multicore architectural simulations", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["king fahd university of petroleum and minerals", "king fahd university of petroleum and minerals", "king fahd university of petroleum and minerals", "king fahd university of petroleum and minerals"]}], "source": "ES"}, {"DBLP title": "MATOG: Array Layout Auto-Tuning for CUDA.", "DBLP authors": ["Nicolas Weber", "Michael Goesele"], "year": 2017, "MAG papers": [{"PaperId": 2729851701, "PaperTitle": "matog array layout auto tuning for cuda", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["technische universitat darmstadt", "technische universitat darmstadt"]}], "source": "ES"}, {"DBLP title": "MiCOMP: Mitigating the Compiler Phase-Ordering Problem Using Optimization Sub-Sequences and Machine Learning.", "DBLP authors": ["Amir Hossein Ashouri", "Andrea Bignoli", "Gianluca Palermo", "Cristina Silvano", "Sameer Kulkarni", "John Cavazos"], "year": 2017, "MAG papers": [{"PaperId": 2751901133, "PaperTitle": "micomp mitigating the compiler phase ordering problem using optimization sub sequences and machine learning", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["polytechnic university of milan", "polytechnic university of milan", "university of delaware", "university of toronto", "university of delaware", "polytechnic university of milan"]}], "source": "ES"}, {"DBLP title": "An Architecture for Integrated Near-Data Processors.", "DBLP authors": ["Erik Vermij", "Leandro Fiorin", "Rik Jongerius", "Christoph Hagleitner", "Jan van Lunteren", "Koen Bertels"], "year": 2017, "MAG papers": [{"PaperId": 2751182785, "PaperTitle": "an architecture for integrated near data processors", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ibm", "delft university of technology", "ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "SWITCHES: A Lightweight Runtime for Dataflow Execution of Tasks on Many-Cores.", "DBLP authors": ["Andreas Diavastos", "Pedro Trancoso"], "year": 2017, "MAG papers": [{"PaperId": 2751208315, "PaperTitle": "switches a lightweight runtime for dataflow execution of tasks on many cores", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["chalmers university of technology", "university of cyprus"]}], "source": "ES"}, {"DBLP title": "Cooperative Multi-Agent Reinforcement Learning-Based Co-optimization of Cores, Caches, and On-chip Network.", "DBLP authors": ["Rahul Jain", "Preeti Ranjan Panda", "Sreenivas Subramoney"], "year": 2017, "MAG papers": [{"PaperId": 2768195099, "PaperTitle": "cooperative multi agent reinforcement learning based co optimization of cores caches and on chip network", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["indian institute of technology delhi", "intel", "indian institute of technology delhi"]}], "source": "ES"}, {"DBLP title": "Bringing Parallel Patterns Out of the Corner: The P3 ARSEC Benchmark Suite.", "DBLP authors": ["Daniele De Sensi", "Tiziano De Matteis", "Massimo Torquati", "Gabriele Mencagli", "Marco Danelutto"], "year": 2017, "MAG papers": [], "source": null}, {"DBLP title": "Cache Exclusivity and Sharing: Theory and Optimization.", "DBLP authors": ["Chencheng Ye", "Chen Ding", "Hao Luo", "Jacob Brock", "Dong Chen", "Hai Jin"], "year": 2017, "MAG papers": [{"PaperId": 2769265599, "PaperTitle": "cache exclusivity and sharing theory and optimization", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of rochester", "university of rochester", "university of rochester", "university of rochester", "huazhong university of science and technology", "huazhong university of science and technology"]}], "source": "ES"}, {"DBLP title": "Energy-Efficient Compilation of Irregular Task-Parallel Loops.", "DBLP authors": ["Rahul Shrivastava", "V. Krishna Nandivada"], "year": 2017, "MAG papers": [{"PaperId": 2770722083, "PaperTitle": "energy efficient compilation of irregular task parallel loops", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["indian institute of technology madras", "indian institute of technology madras"]}], "source": "ES"}, {"DBLP title": "Compiler-Assisted Loop Hardening Against Fault Attacks.", "DBLP authors": ["Julien Proy", "Karine Heydemann", "Alexandre Berzati", "Albert Cohen"], "year": 2017, "MAG papers": [{"PaperId": 2773049795, "PaperTitle": "compiler assisted loop hardening against fault attacks", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, "university of paris", "ecole normale superieure", null]}], "source": "ES"}, {"DBLP title": "A Transactional Correctness Tool for Abstract Data Types.", "DBLP authors": ["Christina Peterson", "Damian Dechev"], "year": 2017, "MAG papers": [{"PaperId": 2768327291, "PaperTitle": "a transactional correctness tool for abstract data types", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of central florida", "university of central florida"]}], "source": "ES"}, {"DBLP title": "Power Consumption Models for Multi-Tenant Server Infrastructures.", "DBLP authors": ["Matteo Ferroni", "Andrea Corna", "Andrea Damiani", "Rolando Brondolin", "Juan A. Colmenares", "Steven A. Hofmeyr", "John Kubiatowicz", "Marco D. Santambrogio"], "year": 2017, "MAG papers": [{"PaperId": 2770126384, "PaperTitle": "power consumption models for multi tenant server infrastructures", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["polytechnic university of milan", "polytechnic university of milan", "samsung", "polytechnic university of milan", "university of california berkeley", "polytechnic university of milan", "polytechnic university of milan", "lawrence berkeley national laboratory"]}], "source": "ES"}, {"DBLP title": "CG-OoO: Energy-Efficient Coarse-Grain Out-of-Order Execution Near In-Order Energy with Near Out-of-Order Performance.", "DBLP authors": ["Milad Mohammadi", "Tor M. Aamodt", "William J. Dally"], "year": 2017, "MAG papers": [{"PaperId": 2775727119, "PaperTitle": "cg ooo energy efficient coarse grain out of order execution near in order energy with near out of order performance", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["stanford university", "stanford university", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "ECS: Error-Correcting Strings for Lifetime Improvements in Nonvolatile Memories.", "DBLP authors": ["Shivam Swami", "Poovaiah M. Palangappa", "Kartik Mohanram"], "year": 2017, "MAG papers": [{"PaperId": 2774677654, "PaperTitle": "ecs error correcting strings for lifetime improvements in nonvolatile memories", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "SLOOP: QoS-Supervised Loop Execution to Reduce Energy on Heterogeneous Architectures.", "DBLP authors": ["Muhammad Waqar Azhar", "Per Stenstr\u00f6m", "Vassilis Papaefstathiou"], "year": 2017, "MAG papers": [{"PaperId": 2772163480, "PaperTitle": "sloop qos supervised loop execution to reduce energy on heterogeneous architectures", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["chalmers university of technology", "chalmers university of technology", "chalmers university of technology"]}], "source": "ES"}, {"DBLP title": "MBZip: Multiblock Data Compression.", "DBLP authors": ["Kanakagiri Raghavendra", "Biswabandan Panda", "Madhu Mutyam"], "year": 2017, "MAG papers": [{"PaperId": 2771609513, "PaperTitle": "mbzip multiblock data compression", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["indian institute of technology madras", "indian institute of technology kanpur", "indian institute of technology madras"]}], "source": "ES"}, {"DBLP title": "Fuse: Accurate Multiplexing of Hardware Performance Counters Across Executions.", "DBLP authors": ["Richard Neill", "Andi Drebes", "Antoniu Pop"], "year": 2017, "MAG papers": [{"PaperId": 2623247943, "PaperTitle": "fuse accurate multiplexing of hardware performance counters across executions", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of manchester", "university of manchester", "university of manchester"]}], "source": "ES"}, {"DBLP title": "Could Compression Be of General Use? Evaluating Memory Compression across Domains.", "DBLP authors": ["Somayeh Sardashti", "David A. Wood"], "year": 2017, "MAG papers": [{"PaperId": 2774409802, "PaperTitle": "could compression be of general use evaluating memory compression across domains", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Improving the Efficiency of GPGPU Work-Queue Through Data Awareness.", "DBLP authors": ["Libo Huang", "Ya-Shuai L\u00fc", "Li Shen", "Zhiying Wang"], "year": 2017, "MAG papers": [{"PaperId": 2774112409, "PaperTitle": "improving the efficiency of gpgpu work queue through data awareness", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "national university of defense technology", "national university of defense technology", "national university of defense technology"]}], "source": "ES"}, {"DBLP title": "A Framework for Automated and Controlled Floating-Point Accuracy Reduction in Graphics Applications on GPUs.", "DBLP authors": ["Alexandra Angerd", "Erik Sintorn", "Per Stenstr\u00f6m"], "year": 2017, "MAG papers": [{"PaperId": 2771613338, "PaperTitle": "a framework for automated and controlled floating point accuracy reduction in graphics applications on gpus", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["chalmers university of technology", "chalmers university of technology", "chalmers university of technology"]}], "source": "ES"}, {"DBLP title": "Generating Fine-Grain Multithreaded Applications Using a Multigrain Approach.", "DBLP authors": ["Jaime Arteaga", "St\u00e9phane Zuckerman", "Guang R. Gao"], "year": 2017, "MAG papers": [{"PaperId": 2773150715, "PaperTitle": "generating fine grain multithreaded applications using a multigrain approach", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of delaware", "michigan technological university", "university of delaware"]}], "source": "ES"}, {"DBLP title": "CAIRO: A Compiler-Assisted Technique for Enabling Instruction-Level Offloading of Processing-In-Memory.", "DBLP authors": ["Ramyad Hadidi", "Lifeng Nai", "Hyojong Kim", "Hyesoon Kim"], "year": 2017, "MAG papers": [{"PaperId": 2776052384, "PaperTitle": "cairo a compiler assisted technique for enabling instruction level offloading of processing in memory", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Triple Engine Processor (TEP): A Heterogeneous Near-Memory Processor for Diverse Kernel Operations.", "DBLP authors": ["Hongyeol Lim", "Giho Park"], "year": 2017, "MAG papers": [{"PaperId": 2775998749, "PaperTitle": "triple engine processor tep a heterogeneous near memory processor for diverse kernel operations", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["sejong university", "sejong university"]}], "source": "ES"}, {"DBLP title": "ReDirect: Reconfigurable Directories for Multicore Architectures.", "DBLP authors": ["George Patsilaras", "James Tuck"], "year": 2017, "MAG papers": [{"PaperId": 2777541610, "PaperTitle": "redirect reconfigurable directories for multicore architectures", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["qualcomm", "north carolina state university"]}], "source": "ES"}, {"DBLP title": "HAShCache: Heterogeneity-Aware Shared DRAMCache for Integrated Heterogeneous Systems.", "DBLP authors": ["Adarsh Patil", "Ramaswamy Govindarajan"], "year": 2017, "MAG papers": [{"PaperId": 2780898194, "PaperTitle": "hashcache heterogeneity aware shared dramcache for integrated heterogeneous systems", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["indian institute of science", "indian institute of science"]}], "source": "ES"}, {"DBLP title": "Optimizing Affine Control With Semantic Factorizations.", "DBLP authors": ["Christophe Alias", "Alexandru Plesco"], "year": 2017, "MAG papers": [{"PaperId": 2739413883, "PaperTitle": "optimizing affine control with semantic factorizations", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of lyon", null]}], "source": "ES"}, {"DBLP title": "Data-Driven Concurrency for High Performance Computing.", "DBLP authors": ["George Matheou", "Paraskevas Evripidou"], "year": 2017, "MAG papers": [{"PaperId": 2780488395, "PaperTitle": "data driven concurrency for high performance computing", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of cyprus", "university of cyprus"]}], "source": "ES"}, {"DBLP title": "SCALO: Scalability-Aware Parallelism Orchestration for Multi-Threaded Workloads.", "DBLP authors": ["Giorgis Georgakoudis", "Hans Vandierendonck", "Peter Thoman", "Bronis R. de Supinski", "Thomas Fahringer", "Dimitrios S. Nikolopoulos"], "year": 2017, "MAG papers": [{"PaperId": 2769464294, "PaperTitle": "scalo scalability aware parallelism orchestration for multi threaded workloads", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["queen s university belfast", "queen s university belfast", "university of innsbruck", "queen s university belfast", "university of innsbruck", "queen s university belfast"]}], "source": "ES"}, {"DBLP title": "Optimization of Triangular and Banded Matrix Operations Using 2d-Packed Layouts.", "DBLP authors": ["Toufik Baroudi", "Rachid Seghir", "Vincent Loechner"], "year": 2017, "MAG papers": [{"PaperId": 2779347689, "PaperTitle": "optimization of triangular and banded matrix operations using 2d packed layouts", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of batna", "university of strasbourg", "university of batna"]}], "source": "ES"}]