#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Apr 25 19:21:43 2020
# Process ID: 20184
# Current directory: E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/Stereo_Display
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20076 E:\Project\Personal\StereoVision\Project_FPGA\Stereo-Display-ZYNQ\Stereo_Display\system.xpr
# Log file: E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/Stereo_Display/vivado.log
# Journal file: E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/Stereo_Display\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/Stereo_Display/system.xpr
update_compile_order -fileset sources_1
reset_target all [get_files  E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/Stereo_Display/system.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects  [get_files  E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/Stereo_Display/system.srcs/sources_1/bd/system/system.bd] -sync -no_script -force -quiet
open_bd_design {E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/Stereo_Display/system.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_cells system_ila_4]
delete_bd_objs [get_bd_cells system_ila_3]
delete_bd_objs [get_bd_cells system_ila_2]
delete_bd_objs [get_bd_cells system_ila_0]
delete_bd_objs [get_bd_cells system_ila_5]
delete_bd_objs [get_bd_cells system_ila_6]
delete_bd_objs [get_bd_cells system_ila_1]
copy_bd_objs /  [get_bd_cells {OVSensor_0}]
set_property location {1 77 551} [get_bd_cells OVSensor_1]
copy_bd_objs /  [get_bd_cells {v_vid_in_axi4s_0}]
set_property location {2 544 531} [get_bd_cells v_vid_in_axi4s_1]
copy_bd_objs /  [get_bd_cells {axi_vdma_0}]
set_property location {3 899 516} [get_bd_cells axi_vdma_1]
copy_bd_objs /  [get_bd_cells {xlconstant_0}]
set_property location {3 936 787} [get_bd_cells xlconstant_1]
set_property location {3 900 756} [get_bd_cells xlconstant_1]
copy_bd_objs /  [get_bd_cells {axi_interconnect_0}]
set_property location {5 1636 646} [get_bd_cells axi_interconnect_1]
copy_bd_objs /  [get_bd_cells {axi_interconnect_2}]
set_property location {3 933 945} [get_bd_cells axi_interconnect_3]
set_property location {3.5 1531 -234} [get_bd_cells axi_interconnect_0]
set_property location {4 1537 210} [get_bd_cells v_axi4s_vid_out_0]
set_property location {4 1594 -541} [get_bd_cells util_vector_logic_1]
set_property location {5 1941 -348} [get_bd_cells proc_sys_reset_0]
set_property location {5 1937 -621} [get_bd_cells clk_wiz_0]
set_property location {5 1971 -18} [get_bd_cells processing_system7_0]
set_property location {5 1958 275} [get_bd_cells HDMI_tx_0]
set_property location {4 1511 678} [get_bd_cells axi_interconnect_1]
set_property location {4 1430 155} [get_bd_cells v_axi4s_vid_out_0]
set_property location {4 1435 141} [get_bd_cells v_axi4s_vid_out_0]
set_property location {4 1432 -205} [get_bd_cells axi_interconnect_0]
set_property location {4 1436 -213} [get_bd_cells axi_interconnect_0]
set_property location {4 1412 -462} [get_bd_cells util_vector_logic_1]
set_property location {2 475 -258} [get_bd_cells v_vid_in_axi4s_0]
set_property location {1 120 -310} [get_bd_cells OVSensor_0]
set_property location {1 117 -331} [get_bd_cells OVSensor_0]
set_property location {1 115 -357} [get_bd_cells OVSensor_0]
set_property location {1 116 -346} [get_bd_cells OVSensor_0]
set_property location {-122 -245} [get_bd_ports cmos_xclk_o_0]
set_property location {-121 -263} [get_bd_ports cmos_xclk_o_0]
set_property location {-112 -249} [get_bd_ports cmos_xclk_o_0]
set_property location {-114 -445} [get_bd_ports cmos_pclk_i_0]
set_property location {-115 -394} [get_bd_ports cmos_pclk_i_0]
set_property location {5.5 2473 279} [get_bd_cells HDMI_tx_0]
set_property location {5 2033 374} [get_bd_cells v_axi4s_vid_out_0]
set_property location {5 1951 358} [get_bd_cells v_axi4s_vid_out_0]
set_property location {5 1953 396} [get_bd_cells v_axi4s_vid_out_0]
set_property location {5 1967 304} [get_bd_cells v_axi4s_vid_out_0]
set_property location {5 1954 -37} [get_bd_cells processing_system7_0]
set_property location {5 1952 -17} [get_bd_cells processing_system7_0]
set_property location {5 1952 -34} [get_bd_cells processing_system7_0]
set_property location {5 1950 -305} [get_bd_cells proc_sys_reset_0]
set_property location {5 1944 -515} [get_bd_cells clk_wiz_0]
set_property location {5 1951 -256} [get_bd_cells proc_sys_reset_0]
set_property location {5 1959 -450} [get_bd_cells clk_wiz_0]
set_property location {6 2473 263} [get_bd_cells HDMI_tx_0]
set_property location {6 2472 272} [get_bd_cells HDMI_tx_0]
set_property location {4 1415 94} [get_bd_cells v_tc_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP1 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP1 {1}] [get_bd_cells processing_system7_0]
endgroup
set_property location {2 510 -22} [get_bd_cells util_vector_logic_0]
set_property location {2 504 218} [get_bd_cells v_vid_in_axi4s_1]
set_property location {3 895 225} [get_bd_cells axi_vdma_1]
set_property location {3 904 43} [get_bd_cells xlconstant_1]
set_property location {3 931 480} [get_bd_cells axi_interconnect_3]
set_property location {3 923 -10} [get_bd_cells xlconstant_1]
set_property location {3 927 150} [get_bd_cells axi_vdma_1]
set_property location {3 931 369} [get_bd_cells axi_interconnect_3]
set_property location {3 930 411} [get_bd_cells axi_interconnect_3]
set_property location {1 151 172} [get_bd_cells OVSensor_1]
set_property location {4 1411 394} [get_bd_cells axi_interconnect_1]
set_property location {1 112 191} [get_bd_cells OVSensor_1]
connect_bd_net [get_bd_pins OVSensor_1/hs_o] [get_bd_pins v_vid_in_axi4s_1/vid_hsync]
connect_bd_net [get_bd_pins OVSensor_1/vs_o] [get_bd_pins v_vid_in_axi4s_1/vid_vsync]
connect_bd_net [get_bd_pins OVSensor_1/rgb_o] [get_bd_pins v_vid_in_axi4s_1/vid_data]
connect_bd_net [get_bd_pins OVSensor_1/vid_clk_ce] [get_bd_pins v_vid_in_axi4s_1/vid_active_video]
delete_bd_objs [get_bd_nets OVSensor_1_vid_clk_ce]
connect_bd_net [get_bd_pins OVSensor_1/vid_clk_ce] [get_bd_pins v_vid_in_axi4s_1/vid_io_in_ce]
connect_bd_net [get_bd_pins OVSensor_1/hs_o] [get_bd_pins v_vid_in_axi4s_1/vid_active_video]
connect_bd_net [get_bd_pins OVSensor_1/cmos_pclk_i] [get_bd_pins v_vid_in_axi4s_1/vid_io_in_clk]
connect_bd_net [get_bd_pins v_vid_in_axi4s_1/vid_io_in_reset] [get_bd_pins util_vector_logic_0/Res]
connect_bd_net [get_bd_pins v_vid_in_axi4s_1/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins v_vid_in_axi4s_1/aclken] [get_bd_pins v_vid_in_axi4s_1/axis_enable]
connect_bd_net [get_bd_pins v_vid_in_axi4s_1/aresetn] [get_bd_pins clk_wiz_0/locked]
connect_bd_net [get_bd_pins v_vid_in_axi4s_1/aclken] [get_bd_pins clk_wiz_0/locked]
startgroup
make_bd_pins_external  [get_bd_pins OVSensor_1/cmos_xclk_o]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins OVSensor_1/clk_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins OVSensor_1/cmos_vsync_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins OVSensor_1/cmos_href_i]
endgroup
delete_bd_objs [get_bd_nets clk_i_0_1]
delete_bd_objs [get_bd_ports clk_i_0]
startgroup
make_bd_pins_external  [get_bd_pins OVSensor_1/cmos_data_i]
endgroup
connect_bd_net [get_bd_pins OVSensor_1/clk_i] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins axi_vdma_1/s_axis_s2mm_tkeep]
connect_bd_intf_net [get_bd_intf_pins v_vid_in_axi4s_1/video_out] [get_bd_intf_pins axi_vdma_1/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_1/S_AXI_LITE] -boundary_type upper [get_bd_intf_pins axi_interconnect_3/M00_AXI]
connect_bd_net [get_bd_pins axi_vdma_1/s_axi_lite_aclk] [get_bd_pins axi_vdma_1/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins axi_vdma_1/s_axi_lite_aclk] [get_bd_pins axi_vdma_1/m_axis_mm2s_aclk]
connect_bd_net [get_bd_pins axi_vdma_1/s_axi_lite_aclk] [get_bd_pins axi_vdma_1/s_axis_s2mm_aclk]
connect_bd_net [get_bd_pins axi_vdma_1/m_axis_mm2s_aclk] [get_bd_pins axi_vdma_1/m_axi_s2mm_aclk]
connect_bd_net [get_bd_pins axi_vdma_1/s_axis_s2mm_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_3/M00_ARESETN] [get_bd_pins axi_interconnect_3/S00_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_3/M00_ARESETN] [get_bd_pins axi_vdma_1/axi_resetn]
connect_bd_net [get_bd_pins axi_interconnect_3/S00_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_3/ARESETN] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_1/ARESETN] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins axi_interconnect_1/S00_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins axi_interconnect_1/M00_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins axi_interconnect_1/S01_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_1/S01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins axi_interconnect_1/M00_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins axi_interconnect_1/S01_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_1/M_AXI_MM2S] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_1/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/S01_AXI]
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { v_tc_0_vtiming_out } ]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { OVSensor_0_rgb_o } ]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { util_vector_logic_1_Res } ]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { axi_vdma_0_M_AXIS_MM2S } ]
endgroup
connect_bd_net [get_bd_pins axi_interconnect_3/M00_ACLK] [get_bd_pins axi_interconnect_3/S00_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_3/M00_ACLK] [get_bd_pins axi_interconnect_3/ACLK] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_3/ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_3/S00_AXI] [get_bd_intf_pins processing_system7_0/M_AXI_GP1]
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { v_vid_in_axi4s_0_video_out } ]
endgroup
set_property location {-125 148} [get_bd_ports cmos_xclk_o_1]
delete_bd_objs [get_bd_nets Net]
startgroup
make_bd_pins_external  [get_bd_pins OVSensor_1/cmos_pclk_i]
endgroup
connect_bd_net [get_bd_ports cmos_pclk_i_1] [get_bd_pins v_vid_in_axi4s_1/vid_io_in_clk]
set_property location {-112 -328} [get_bd_ports cmos_pclk_i_0]
set_property location {-109 -288} [get_bd_ports cmos_xclk_o_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
endgroup
delete_bd_objs [get_bd_cells xlconstant_2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {4 1560 -17} [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_nets axi_vdma_0_mm2s_introut]
connect_bd_net [get_bd_pins axi_vdma_0/mm2s_introut] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_vdma_1/mm2s_introut] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP1_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_osd:6.0 v_osd_0
endgroup
delete_bd_objs [get_bd_cells v_osd_0]
set_property location {1 113 -210} [get_bd_cells OVSensor_0]
set_property location {1 114 266} [get_bd_cells OVSensor_1]
set_property location {1 112 258} [get_bd_cells OVSensor_1]
set_property location {-105 212} [get_bd_ports cmos_xclk_o_1]
set_property location {-114 282} [get_bd_ports cmos_pclk_i_1]
set_property location {-109 230} [get_bd_ports cmos_xclk_o_1]
set_property location {-107 186} [get_bd_ports cmos_xclk_o_1]
set_property location {-113 245} [get_bd_ports cmos_vsync_i_1]
set_property location {-108 223} [get_bd_ports cmos_xclk_o_1]
set_property location {-108 -186} [get_bd_ports cmos_pclk_i_0]
set_property location {-109 -249} [get_bd_ports cmos_xclk_o_0]
set_property location {3 1117 -588} [get_bd_cells axi_interconnect_2]
set_property location {3 1123 -605} [get_bd_cells axi_interconnect_2]
set_property location {3 1125 -633} [get_bd_cells axi_interconnect_2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_mix:4.0 v_mix_0
endgroup
set_property location {6 2154 572} [get_bd_cells v_mix_0]
set_property -dict [list CONFIG.MAX_COLS {2592} CONFIG.MAX_ROWS {1944} CONFIG.NR_LAYERS {2} CONFIG.LAYER1_VIDEO_FORMAT {0} CONFIG.LAYER1_ALPHA {true} CONFIG.LAYER1_UPSAMPLE {true} CONFIG.LAYER1_INTF_TYPE {1} CONFIG.LOGO_LAYER {false}] [get_bd_cells v_mix_0]
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins v_mix_0/m_axis_video] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
connect_bd_intf_net [get_bd_intf_pins v_mix_0/s_axis_video] [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S]
connect_bd_net [get_bd_pins v_mix_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins v_mix_0/ap_rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_1/M_AXIS_MM2S] [get_bd_intf_pins v_mix_0/s_axis_video1]
startgroup
set_property -dict [list CONFIG.NUM_PORTS {3}] [get_bd_cells xlconcat_0]
endgroup
connect_bd_net [get_bd_pins xlconcat_0/In2] [get_bd_pins v_mix_0/interrupt]
save_bd_design
validate_bd_design
assign_bd_address
validate_bd_design
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { Net1 } ]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { clk_wiz_0_clk_out2 } ]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { clk_wiz_0_locked } ]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { v_axi4s_vid_out_0_vid_data } ]
endgroup
validate_bd_design
set_property location {2850 202} [get_bd_ports HDMI_CLK_P_0]
save_bd_design
