Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Oct 19 11:49:28 2021
| Host         : pc running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file canda_spiso_timing_summary_routed.rpt -pb canda_spiso_timing_summary_routed.pb -rpx canda_spiso_timing_summary_routed.rpx -warn_on_violation
| Design       : canda_spiso
| Device       : 7a35t-ftg256
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8332)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8711)
5. checking no_input_delay (20)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8332)
---------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: ADDR_DEV[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ADDR_DEV[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ADDR_DEV[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ADDR_DEV[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ADDR_DEV[4] (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: PHY1_RXC (HIGH)

 There are 1137 register/latch pins with no clock driven by root clock pin: PHY1_TXC (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: PHY2_RXC (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: PHY2_TXC (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/FSM_sequential_rx_state_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/FSM_sequential_rx_state_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/FSM_sequential_rx_state_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/IPv4_IP_dst_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ETH2_RX/PKT_25701_DONE_reg/Q (HIGH)

 There are 323 register/latch pins with no clock driven by root clock pin: ETH2_RX/PKT_ARP_DONE_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_DP_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ETH2_RX/UDP_dlen_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/clr_arp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/clr_pkt25701_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[10]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[11]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[12]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[13]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[14]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[15]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[7]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[8]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_count_reg[9]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: ETH2_RX/rx_dv2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/rx_udp_dlen_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/set_arp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH2_RX/set_pkt25701_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mdio1/phy_clk_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mdio2/phy_clk_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: rx1_pkt/FSM_sequential_rx_state_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: rx1_pkt/FSM_sequential_rx_state_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: rx1_pkt/FSM_sequential_rx_state_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: rx1_pkt/FSM_sequential_rx_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/IPv4_IP_dst_reg[9]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[0]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[10]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[11]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[12]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[13]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[14]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[15]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[16]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[17]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[18]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[19]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[1]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[20]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[21]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[22]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[23]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[24]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[25]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[26]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[27]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[28]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[29]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[2]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[30]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[31]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[3]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[4]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[5]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[6]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[7]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[8]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rx1_pkt/IPv4_IP_src_reg[9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rx1_pkt/PKT_ARP_DONE_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx1_pkt/PKT_ICMP_DONE_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_dst_ip_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/arp_operation_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/clr_arp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/clr_icmp_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_count_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_data2_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_data2_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_data2_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_data2_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_data2_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_data2_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_data2_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_data2_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rx1_pkt/rx_dv2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/set_arp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx1_pkt/set_icmp_reg/Q (HIGH)

 There are 1565 register/latch pins with no clock driven by root clock pin: rx1_proto/rx_mac_clk_t_reg/Q (HIGH)

 There are 1130 register/latch pins with no clock driven by root clock pin: rx2_proto/rx_mac_clk_t_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8711)
---------------------------------------------------
 There are 8711 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.952        0.000                      0                 6116        0.085        0.000                      0                 5952        7.000        0.000                       0                  1349  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
sys_clk         {0.000 10.000}       20.000          50.000          
  clk_out2_pll  {0.000 20.000}       40.000          25.000          
  clk_out3_pll  {0.000 50.000}       100.000         10.000          
  clkfbout_pll  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                           7.000        0.000                       0                     1  
  clk_out2_pll       30.952        0.000                      0                 5794        0.085        0.000                      0                 5794       18.870        0.000                       0                  1277  
  clk_out3_pll       95.638        0.000                      0                  126        0.156        0.000                      0                  126       49.500        0.000                       0                    68  
  clkfbout_pll                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              clk_out2_pll      999.021        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_pll       clk_out2_pll            38.077        0.000                      0                   32        0.398        0.000                      0                   32  
**default**                                                  998.776        0.000                      0                  140                                                                        
**default**        clk_out2_pll                               38.839        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out2_pll

Setup :            0  Failing Endpoints,  Worst Slack       30.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.952ns  (required time - arrival time)
  Source:                 tx_25702/ram_udp_rd_addr1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/din_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        8.841ns  (logic 1.229ns (13.902%)  route 7.612ns (86.098%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.850ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.364    -1.850    tx_25702/clk_out2
    SLICE_X37Y38         FDRE                                         r  tx_25702/ram_udp_rd_addr1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.379    -1.471 r  tx_25702/ram_udp_rd_addr1_reg[0]/Q
                         net (fo=183, routed)         4.388     2.917    co1/ram_udp_inst/RAM_reg_64_127_6_6/DPRA0
    SLICE_X30Y20         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.105     3.022 r  co1/ram_udp_inst/RAM_reg_64_127_6_6/DP/O
                         net (fo=1, routed)           0.984     4.005    co1/ram_udp_inst/RAM_reg_64_127_6_6_n_1
    SLICE_X32Y26         LUT6 (Prop_lut6_I3_O)        0.105     4.110 r  co1/ram_udp_inst/din[6]_i_21/O
                         net (fo=1, routed)           0.000     4.110    co1/ram_udp_inst/din[6]_i_21_n_1
    SLICE_X32Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     4.288 r  co1/ram_udp_inst/din_reg[6]_i_10/O
                         net (fo=1, routed)           0.637     4.925    tx_25702/din[6]_i_4__0_3
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.252     5.177 r  tx_25702/din[6]_i_6__1/O
                         net (fo=1, routed)           0.947     6.125    tx_25702/din[6]_i_6__1_n_1
    SLICE_X36Y38         LUT6 (Prop_lut6_I0_O)        0.105     6.230 r  tx_25702/din[6]_i_4__0/O
                         net (fo=1, routed)           0.656     6.885    tx_25702/crc_inst/din_reg[6]_2
    SLICE_X32Y33         LUT6 (Prop_lut6_I3_O)        0.105     6.990 r  tx_25702/crc_inst/din[6]_i_1__0/O
                         net (fo=1, routed)           0.000     6.990    tx_25702/din0_in[6]
    SLICE_X32Y33         FDRE                                         r  tx_25702/din_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.252    38.568    tx_25702/clk_out2
    SLICE_X32Y33         FDRE                                         r  tx_25702/din_reg[6]/C
                         clock pessimism             -0.524    38.044    
                         clock uncertainty           -0.131    37.913    
    SLICE_X32Y33         FDRE (Setup_fdre_C_D)        0.030    37.943    tx_25702/din_reg[6]
  -------------------------------------------------------------------
                         required time                         37.943    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                 30.952    

Slack (MET) :             30.991ns  (required time - arrival time)
  Source:                 tx_25702/ram_udp_rd_addr1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/din_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        8.802ns  (logic 1.229ns (13.962%)  route 7.573ns (86.038%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.850ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.364    -1.850    tx_25702/clk_out2
    SLICE_X37Y38         FDRE                                         r  tx_25702/ram_udp_rd_addr1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.379    -1.471 r  tx_25702/ram_udp_rd_addr1_reg[0]/Q
                         net (fo=183, routed)         4.076     2.605    co1/ram_udp_inst/RAM_reg_64_127_0_2/ADDRC0
    SLICE_X30Y22         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.105     2.710 r  co1/ram_udp_inst/RAM_reg_64_127_0_2/RAMC/O
                         net (fo=1, routed)           0.936     3.646    co1/ram_udp_inst/RAM_reg_64_127_0_2_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I3_O)        0.105     3.751 r  co1/ram_udp_inst/din[2]_i_23/O
                         net (fo=1, routed)           0.000     3.751    co1/ram_udp_inst/din[2]_i_23_n_1
    SLICE_X35Y25         MUXF7 (Prop_muxf7_I0_O)      0.178     3.929 r  co1/ram_udp_inst/din_reg[2]_i_11/O
                         net (fo=1, routed)           0.996     4.925    tx_25702/din[2]_i_4__0_3
    SLICE_X35Y35         LUT6 (Prop_lut6_I1_O)        0.252     5.177 r  tx_25702/din[2]_i_6__1/O
                         net (fo=1, routed)           0.629     5.806    tx_25702/din[2]_i_6__1_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.105     5.911 r  tx_25702/din[2]_i_4__0/O
                         net (fo=1, routed)           0.936     6.847    tx_25702/crc_inst/din_reg[2]_3
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.105     6.952 r  tx_25702/crc_inst/din[2]_i_1__0/O
                         net (fo=1, routed)           0.000     6.952    tx_25702/din0_in[2]
    SLICE_X31Y33         FDRE                                         r  tx_25702/din_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.252    38.568    tx_25702/clk_out2
    SLICE_X31Y33         FDRE                                         r  tx_25702/din_reg[2]/C
                         clock pessimism             -0.524    38.044    
                         clock uncertainty           -0.131    37.913    
    SLICE_X31Y33         FDRE (Setup_fdre_C_D)        0.030    37.943    tx_25702/din_reg[2]
  -------------------------------------------------------------------
                         required time                         37.943    
                         arrival time                          -6.952    
  -------------------------------------------------------------------
                         slack                                 30.991    

Slack (MET) :             31.393ns  (required time - arrival time)
  Source:                 tx_25702/ram_udp_rd_addr1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/din_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        8.403ns  (logic 1.248ns (14.853%)  route 7.155ns (85.147%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.850ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.364    -1.850    tx_25702/clk_out2
    SLICE_X37Y38         FDRE                                         r  tx_25702/ram_udp_rd_addr1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.379    -1.471 r  tx_25702/ram_udp_rd_addr1_reg[0]/Q
                         net (fo=183, routed)         4.324     2.853    co1/ram_udp_inst/RAM_reg_192_255_7_7/DPRA0
    SLICE_X30Y27         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.105     2.958 r  co1/ram_udp_inst/RAM_reg_192_255_7_7/DP/O
                         net (fo=1, routed)           0.674     3.632    co1/ram_udp_inst/RAM_reg_192_255_7_7_n_1
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.105     3.737 r  co1/ram_udp_inst/din[7]_i_104/O
                         net (fo=1, routed)           0.000     3.737    co1/ram_udp_inst/din[7]_i_104_n_1
    SLICE_X32Y26         MUXF7 (Prop_muxf7_I0_O)      0.199     3.936 r  co1/ram_udp_inst/din_reg[7]_i_48/O
                         net (fo=1, routed)           0.840     4.776    tx_25702/din[7]_i_5__0_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.250     5.026 r  tx_25702/din[7]_i_14__1/O
                         net (fo=1, routed)           0.789     5.815    tx_25702/din[7]_i_14__1_n_1
    SLICE_X36Y38         LUT6 (Prop_lut6_I0_O)        0.105     5.920 r  tx_25702/din[7]_i_5__0/O
                         net (fo=1, routed)           0.528     6.447    tx_25702/crc_inst/din_reg[7]_2
    SLICE_X32Y33         LUT6 (Prop_lut6_I3_O)        0.105     6.552 r  tx_25702/crc_inst/din[7]_i_1__0/O
                         net (fo=1, routed)           0.000     6.552    tx_25702/din0_in[7]
    SLICE_X32Y33         FDRE                                         r  tx_25702/din_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.252    38.568    tx_25702/clk_out2
    SLICE_X32Y33         FDRE                                         r  tx_25702/din_reg[7]/C
                         clock pessimism             -0.524    38.044    
                         clock uncertainty           -0.131    37.913    
    SLICE_X32Y33         FDRE (Setup_fdre_C_D)        0.032    37.945    tx_25702/din_reg[7]
  -------------------------------------------------------------------
                         required time                         37.945    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                 31.393    

Slack (MET) :             31.714ns  (required time - arrival time)
  Source:                 tx_25702/ram_udp_rd_addr1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/din_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 1.233ns (15.121%)  route 6.921ns (84.879%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.567 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.850ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.364    -1.850    tx_25702/clk_out2
    SLICE_X37Y38         FDRE                                         r  tx_25702/ram_udp_rd_addr1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.379    -1.471 r  tx_25702/ram_udp_rd_addr1_reg[0]/Q
                         net (fo=183, routed)         4.234     2.762    co1/ram_udp_inst/RAM_reg_448_511_0_2/ADDRB0
    SLICE_X34Y23         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.105     2.867 r  co1/ram_udp_inst/RAM_reg_448_511_0_2/RAMB/O
                         net (fo=1, routed)           0.700     3.567    co1/ram_udp_inst/RAM_reg_448_511_0_2_n_2
    SLICE_X33Y25         LUT6 (Prop_lut6_I0_O)        0.105     3.672 r  co1/ram_udp_inst/din[1]_i_23/O
                         net (fo=1, routed)           0.000     3.672    co1/ram_udp_inst/din[1]_i_23_n_1
    SLICE_X33Y25         MUXF7 (Prop_muxf7_I1_O)      0.182     3.854 r  co1/ram_udp_inst/din_reg[1]_i_12/O
                         net (fo=1, routed)           0.993     4.847    tx_25702/din[1]_i_4__0_3
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.252     5.099 r  tx_25702/din[1]_i_6__1/O
                         net (fo=1, routed)           0.630     5.729    tx_25702/din[1]_i_6__1_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.105     5.834 r  tx_25702/din[1]_i_4__0/O
                         net (fo=1, routed)           0.364     6.199    tx_25702/crc_inst/din_reg[1]_1
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.105     6.304 r  tx_25702/crc_inst/din[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.304    tx_25702/din0_in[1]
    SLICE_X36Y32         FDRE                                         r  tx_25702/din_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.251    38.567    tx_25702/clk_out2
    SLICE_X36Y32         FDRE                                         r  tx_25702/din_reg[1]/C
                         clock pessimism             -0.448    38.119    
                         clock uncertainty           -0.131    37.988    
    SLICE_X36Y32         FDRE (Setup_fdre_C_D)        0.030    38.018    tx_25702/din_reg[1]
  -------------------------------------------------------------------
                         required time                         38.018    
                         arrival time                          -6.304    
  -------------------------------------------------------------------
                         slack                                 31.714    

Slack (MET) :             31.836ns  (required time - arrival time)
  Source:                 tx_25702/ram_udp_rd_addr1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/din_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        7.955ns  (logic 1.229ns (15.450%)  route 6.726ns (84.550%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.564 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.850ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.364    -1.850    tx_25702/clk_out2
    SLICE_X37Y38         FDRE                                         r  tx_25702/ram_udp_rd_addr1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.379    -1.471 r  tx_25702/ram_udp_rd_addr1_reg[0]/Q
                         net (fo=183, routed)         4.216     2.744    co1/ram_udp_inst/RAM_reg_192_255_0_2/ADDRA0
    SLICE_X30Y25         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.105     2.849 r  co1/ram_udp_inst/RAM_reg_192_255_0_2/RAMA/O
                         net (fo=1, routed)           0.683     3.532    co1/ram_udp_inst/RAM_reg_192_255_0_2_n_1
    SLICE_X33Y24         LUT6 (Prop_lut6_I0_O)        0.105     3.637 r  co1/ram_udp_inst/din[0]_i_24__0/O
                         net (fo=1, routed)           0.000     3.637    co1/ram_udp_inst/din[0]_i_24__0_n_1
    SLICE_X33Y24         MUXF7 (Prop_muxf7_I0_O)      0.178     3.815 r  co1/ram_udp_inst/din_reg[0]_i_12/O
                         net (fo=1, routed)           0.579     4.394    tx_25702/din[0]_i_4__0_3
    SLICE_X35Y33         LUT6 (Prop_lut6_I1_O)        0.252     4.646 r  tx_25702/din[0]_i_6__1/O
                         net (fo=1, routed)           0.671     5.317    tx_25702/din[0]_i_6__1_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.105     5.422 r  tx_25702/din[0]_i_4__0/O
                         net (fo=1, routed)           0.577     5.999    tx_25702/crc_inst/din_reg[0]_2
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.105     6.104 r  tx_25702/crc_inst/din[0]_i_1__0/O
                         net (fo=1, routed)           0.000     6.104    tx_25702/din0_in[0]
    SLICE_X35Y32         FDRE                                         r  tx_25702/din_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.248    38.564    tx_25702/clk_out2
    SLICE_X35Y32         FDRE                                         r  tx_25702/din_reg[0]/C
                         clock pessimism             -0.524    38.040    
                         clock uncertainty           -0.131    37.909    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)        0.032    37.941    tx_25702/din_reg[0]
  -------------------------------------------------------------------
                         required time                         37.941    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                 31.836    

Slack (MET) :             31.898ns  (required time - arrival time)
  Source:                 tx_25702/sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/din_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        7.902ns  (logic 1.190ns (15.060%)  route 6.712ns (84.940%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.567 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.858ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.356    -1.858    tx_25702/clk_out2
    SLICE_X36Y30         FDRE                                         r  tx_25702/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.379    -1.479 f  tx_25702/sel_reg[0]/Q
                         net (fo=124, routed)         2.630     1.150    tx_25702/sel[0]
    SLICE_X47Y29         LUT5 (Prop_lut5_I0_O)        0.124     1.274 r  tx_25702/din[7]_i_164/O
                         net (fo=1, routed)           0.663     1.937    tx_25702/din[7]_i_164_n_1
    SLICE_X47Y30         LUT6 (Prop_lut6_I1_O)        0.267     2.204 f  tx_25702/din[7]_i_132/O
                         net (fo=1, routed)           0.761     2.965    tx_25702/din[7]_i_132_n_1
    SLICE_X48Y33         LUT6 (Prop_lut6_I4_O)        0.105     3.070 r  tx_25702/din[7]_i_58/O
                         net (fo=1, routed)           0.827     3.897    tx_25702/din[7]_i_58_n_1
    SLICE_X44Y35         LUT6 (Prop_lut6_I2_O)        0.105     4.002 r  tx_25702/din[7]_i_17__0/O
                         net (fo=8, routed)           0.845     4.847    tx_25702/din[7]_i_17__0_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.105     4.952 r  tx_25702/din[3]_i_4__0/O
                         net (fo=1, routed)           0.986     5.938    tx_25702/crc_inst/din_reg[3]_2
    SLICE_X32Y32         LUT6 (Prop_lut6_I3_O)        0.105     6.043 r  tx_25702/crc_inst/din[3]_i_1__0/O
                         net (fo=1, routed)           0.000     6.043    tx_25702/din0_in[3]
    SLICE_X32Y32         FDRE                                         r  tx_25702/din_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.251    38.567    tx_25702/clk_out2
    SLICE_X32Y32         FDRE                                         r  tx_25702/din_reg[3]/C
                         clock pessimism             -0.524    38.043    
                         clock uncertainty           -0.131    37.912    
    SLICE_X32Y32         FDRE (Setup_fdre_C_D)        0.030    37.942    tx_25702/din_reg[3]
  -------------------------------------------------------------------
                         required time                         37.942    
                         arrival time                          -6.043    
  -------------------------------------------------------------------
                         slack                                 31.898    

Slack (MET) :             32.227ns  (required time - arrival time)
  Source:                 tx_25702/ram_udp_rd_addr2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/din_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 1.009ns (13.340%)  route 6.555ns (86.660%))
  Logic Levels:           6  (LUT6=5 RAMD64E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.847ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.367    -1.847    tx_25702/clk_out2
    SLICE_X43Y40         FDRE                                         r  tx_25702/ram_udp_rd_addr2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.379    -1.468 r  tx_25702/ram_udp_rd_addr2_reg[0]/Q
                         net (fo=183, routed)         3.200     1.732    co2/ram_udp_inst/RAM_reg_1216_1279_3_5/ADDRB0
    SLICE_X38Y46         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.105     1.837 r  co2/ram_udp_inst/RAM_reg_1216_1279_3_5/RAMB/O
                         net (fo=1, routed)           0.568     2.405    co2/ram_udp_inst/RAM_reg_1216_1279_3_5_n_2
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.105     2.510 r  co2/ram_udp_inst/din[4]_i_29__0/O
                         net (fo=1, routed)           0.436     2.946    co2/ram_udp_inst/din[4]_i_29__0_n_1
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.105     3.051 r  co2/ram_udp_inst/din[4]_i_15__0/O
                         net (fo=1, routed)           0.943     3.994    tx_25702/din[4]_i_4__0_2
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.105     4.099 f  tx_25702/din[4]_i_7__0/O
                         net (fo=1, routed)           0.704     4.803    tx_25702/din[4]_i_7__0_n_1
    SLICE_X36Y37         LUT6 (Prop_lut6_I4_O)        0.105     4.908 r  tx_25702/din[4]_i_4__0/O
                         net (fo=1, routed)           0.703     5.611    tx_25702/crc_inst/din_reg[4]_2
    SLICE_X32Y34         LUT6 (Prop_lut6_I3_O)        0.105     5.716 r  tx_25702/crc_inst/din[4]_i_1__0/O
                         net (fo=1, routed)           0.000     5.716    tx_25702/din0_in[4]
    SLICE_X32Y34         FDRE                                         r  tx_25702/din_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.252    38.568    tx_25702/clk_out2
    SLICE_X32Y34         FDRE                                         r  tx_25702/din_reg[4]/C
                         clock pessimism             -0.524    38.044    
                         clock uncertainty           -0.131    37.913    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.030    37.943    tx_25702/din_reg[4]
  -------------------------------------------------------------------
                         required time                         37.943    
                         arrival time                          -5.716    
  -------------------------------------------------------------------
                         slack                                 32.227    

Slack (MET) :             32.269ns  (required time - arrival time)
  Source:                 tx_25702/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/ram_udp_rd_addr1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        7.153ns  (logic 1.401ns (19.586%)  route 5.752ns (80.414%))
  Logic Levels:           6  (LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.354    -1.860    tx_25702/clk_out2
    SLICE_X35Y30         FDRE                                         r  tx_25702/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.379    -1.481 r  tx_25702/sel_reg[1]/Q
                         net (fo=148, routed)         1.806     0.325    tx_25702/sel[1]
    SLICE_X43Y31         LUT2 (Prop_lut2_I0_O)        0.115     0.440 r  tx_25702/ram_udp_rd_addr1[9]_i_61/O
                         net (fo=1, routed)           0.974     1.413    tx_25702/ram_udp_rd_addr1[9]_i_61_n_1
    SLICE_X49Y31         LUT6 (Prop_lut6_I3_O)        0.267     1.680 r  tx_25702/ram_udp_rd_addr1[9]_i_51/O
                         net (fo=1, routed)           0.820     2.500    tx_25702/ram_udp_rd_addr1[9]_i_51_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.105     2.605 f  tx_25702/ram_udp_rd_addr1[9]_i_23/O
                         net (fo=2, routed)           1.186     3.790    tx_25702/ram_udp_rd_addr1[9]_i_23_n_1
    SLICE_X40Y37         LUT6 (Prop_lut6_I5_O)        0.105     3.895 f  tx_25702/ram_udp_rd_addr1[9]_i_21/O
                         net (fo=1, routed)           0.000     3.895    tx_25702/ram_udp_rd_addr1[9]_i_21_n_1
    SLICE_X40Y37         MUXF7 (Prop_muxf7_I0_O)      0.178     4.073 f  tx_25702/ram_udp_rd_addr1_reg[9]_i_7/O
                         net (fo=2, routed)           0.454     4.527    tx_25702/ram_udp_rd_addr1_reg[9]_i_7_n_1
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.252     4.779 r  tx_25702/ram_udp_rd_addr1[9]_i_1/O
                         net (fo=10, routed)          0.514     5.293    tx_25702/ram_udp_rd_addr1[9]_i_1_n_1
    SLICE_X37Y35         FDRE                                         r  tx_25702/ram_udp_rd_addr1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.253    38.569    tx_25702/clk_out2
    SLICE_X37Y35         FDRE                                         r  tx_25702/ram_udp_rd_addr1_reg[10]/C
                         clock pessimism             -0.524    38.045    
                         clock uncertainty           -0.131    37.914    
    SLICE_X37Y35         FDRE (Setup_fdre_C_R)       -0.352    37.562    tx_25702/ram_udp_rd_addr1_reg[10]
  -------------------------------------------------------------------
                         required time                         37.562    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                 32.269    

Slack (MET) :             32.269ns  (required time - arrival time)
  Source:                 tx_25702/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/ram_udp_rd_addr1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        7.153ns  (logic 1.401ns (19.586%)  route 5.752ns (80.414%))
  Logic Levels:           6  (LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.354    -1.860    tx_25702/clk_out2
    SLICE_X35Y30         FDRE                                         r  tx_25702/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.379    -1.481 r  tx_25702/sel_reg[1]/Q
                         net (fo=148, routed)         1.806     0.325    tx_25702/sel[1]
    SLICE_X43Y31         LUT2 (Prop_lut2_I0_O)        0.115     0.440 r  tx_25702/ram_udp_rd_addr1[9]_i_61/O
                         net (fo=1, routed)           0.974     1.413    tx_25702/ram_udp_rd_addr1[9]_i_61_n_1
    SLICE_X49Y31         LUT6 (Prop_lut6_I3_O)        0.267     1.680 r  tx_25702/ram_udp_rd_addr1[9]_i_51/O
                         net (fo=1, routed)           0.820     2.500    tx_25702/ram_udp_rd_addr1[9]_i_51_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.105     2.605 f  tx_25702/ram_udp_rd_addr1[9]_i_23/O
                         net (fo=2, routed)           1.186     3.790    tx_25702/ram_udp_rd_addr1[9]_i_23_n_1
    SLICE_X40Y37         LUT6 (Prop_lut6_I5_O)        0.105     3.895 f  tx_25702/ram_udp_rd_addr1[9]_i_21/O
                         net (fo=1, routed)           0.000     3.895    tx_25702/ram_udp_rd_addr1[9]_i_21_n_1
    SLICE_X40Y37         MUXF7 (Prop_muxf7_I0_O)      0.178     4.073 f  tx_25702/ram_udp_rd_addr1_reg[9]_i_7/O
                         net (fo=2, routed)           0.454     4.527    tx_25702/ram_udp_rd_addr1_reg[9]_i_7_n_1
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.252     4.779 r  tx_25702/ram_udp_rd_addr1[9]_i_1/O
                         net (fo=10, routed)          0.514     5.293    tx_25702/ram_udp_rd_addr1[9]_i_1_n_1
    SLICE_X37Y35         FDRE                                         r  tx_25702/ram_udp_rd_addr1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.253    38.569    tx_25702/clk_out2
    SLICE_X37Y35         FDRE                                         r  tx_25702/ram_udp_rd_addr1_reg[6]/C
                         clock pessimism             -0.524    38.045    
                         clock uncertainty           -0.131    37.914    
    SLICE_X37Y35         FDRE (Setup_fdre_C_R)       -0.352    37.562    tx_25702/ram_udp_rd_addr1_reg[6]
  -------------------------------------------------------------------
                         required time                         37.562    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                 32.269    

Slack (MET) :             32.269ns  (required time - arrival time)
  Source:                 tx_25702/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/ram_udp_rd_addr1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        7.153ns  (logic 1.401ns (19.586%)  route 5.752ns (80.414%))
  Logic Levels:           6  (LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.354    -1.860    tx_25702/clk_out2
    SLICE_X35Y30         FDRE                                         r  tx_25702/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.379    -1.481 r  tx_25702/sel_reg[1]/Q
                         net (fo=148, routed)         1.806     0.325    tx_25702/sel[1]
    SLICE_X43Y31         LUT2 (Prop_lut2_I0_O)        0.115     0.440 r  tx_25702/ram_udp_rd_addr1[9]_i_61/O
                         net (fo=1, routed)           0.974     1.413    tx_25702/ram_udp_rd_addr1[9]_i_61_n_1
    SLICE_X49Y31         LUT6 (Prop_lut6_I3_O)        0.267     1.680 r  tx_25702/ram_udp_rd_addr1[9]_i_51/O
                         net (fo=1, routed)           0.820     2.500    tx_25702/ram_udp_rd_addr1[9]_i_51_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.105     2.605 f  tx_25702/ram_udp_rd_addr1[9]_i_23/O
                         net (fo=2, routed)           1.186     3.790    tx_25702/ram_udp_rd_addr1[9]_i_23_n_1
    SLICE_X40Y37         LUT6 (Prop_lut6_I5_O)        0.105     3.895 f  tx_25702/ram_udp_rd_addr1[9]_i_21/O
                         net (fo=1, routed)           0.000     3.895    tx_25702/ram_udp_rd_addr1[9]_i_21_n_1
    SLICE_X40Y37         MUXF7 (Prop_muxf7_I0_O)      0.178     4.073 f  tx_25702/ram_udp_rd_addr1_reg[9]_i_7/O
                         net (fo=2, routed)           0.454     4.527    tx_25702/ram_udp_rd_addr1_reg[9]_i_7_n_1
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.252     4.779 r  tx_25702/ram_udp_rd_addr1[9]_i_1/O
                         net (fo=10, routed)          0.514     5.293    tx_25702/ram_udp_rd_addr1[9]_i_1_n_1
    SLICE_X37Y35         FDRE                                         r  tx_25702/ram_udp_rd_addr1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.253    38.569    tx_25702/clk_out2
    SLICE_X37Y35         FDRE                                         r  tx_25702/ram_udp_rd_addr1_reg[7]/C
                         clock pessimism             -0.524    38.045    
                         clock uncertainty           -0.131    37.914    
    SLICE_X37Y35         FDRE (Setup_fdre_C_R)       -0.352    37.562    tx_25702/ram_udp_rd_addr1_reg[7]
  -------------------------------------------------------------------
                         required time                         37.562    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                 32.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 timeout_100ms_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timeout_100ms_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.373ns (76.783%)  route 0.113ns (23.217%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.564    -0.508    clk_out2
    SLICE_X38Y49         FDRE                                         r  timeout_100ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  timeout_100ms_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.232    timeout_100ms_reg_n_1_[2]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.076 r  timeout_100ms_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.075    timeout_100ms_reg[0]_i_3_n_1
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.022 r  timeout_100ms_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.022    timeout_100ms_reg[4]_i_1_n_8
    SLICE_X38Y50         FDRE                                         r  timeout_100ms_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.830    -0.279    clk_out2
    SLICE_X38Y50         FDRE                                         r  timeout_100ms_reg[4]/C
                         clock pessimism              0.038    -0.241    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134    -0.107    timeout_100ms_reg[4]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 co2/blk_mem_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            co2/ram_udp_inst/RAM_reg_1152_1215_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.897%)  route 0.275ns (66.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.563    -0.509    co2/clk_out2
    SLICE_X41Y46         FDRE                                         r  co2/blk_mem_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  co2/blk_mem_wr_addr_reg[1]/Q
                         net (fo=358, routed)         0.275    -0.093    co2/ram_udp_inst/RAM_reg_1152_1215_3_5/ADDRD1
    SLICE_X42Y45         RAMD64E                                      r  co2/ram_udp_inst/RAM_reg_1152_1215_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.833    -0.277    co2/ram_udp_inst/RAM_reg_1152_1215_3_5/WCLK
    SLICE_X42Y45         RAMD64E                                      r  co2/ram_udp_inst/RAM_reg_1152_1215_3_5/RAMA/CLK
                         clock pessimism             -0.216    -0.493    
    SLICE_X42Y45         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.184    co2/ram_udp_inst/RAM_reg_1152_1215_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 co2/blk_mem_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            co2/ram_udp_inst/RAM_reg_1152_1215_3_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.897%)  route 0.275ns (66.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.563    -0.509    co2/clk_out2
    SLICE_X41Y46         FDRE                                         r  co2/blk_mem_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  co2/blk_mem_wr_addr_reg[1]/Q
                         net (fo=358, routed)         0.275    -0.093    co2/ram_udp_inst/RAM_reg_1152_1215_3_5/ADDRD1
    SLICE_X42Y45         RAMD64E                                      r  co2/ram_udp_inst/RAM_reg_1152_1215_3_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.833    -0.277    co2/ram_udp_inst/RAM_reg_1152_1215_3_5/WCLK
    SLICE_X42Y45         RAMD64E                                      r  co2/ram_udp_inst/RAM_reg_1152_1215_3_5/RAMB/CLK
                         clock pessimism             -0.216    -0.493    
    SLICE_X42Y45         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.184    co2/ram_udp_inst/RAM_reg_1152_1215_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 co2/blk_mem_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            co2/ram_udp_inst/RAM_reg_1152_1215_3_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.897%)  route 0.275ns (66.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.563    -0.509    co2/clk_out2
    SLICE_X41Y46         FDRE                                         r  co2/blk_mem_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  co2/blk_mem_wr_addr_reg[1]/Q
                         net (fo=358, routed)         0.275    -0.093    co2/ram_udp_inst/RAM_reg_1152_1215_3_5/ADDRD1
    SLICE_X42Y45         RAMD64E                                      r  co2/ram_udp_inst/RAM_reg_1152_1215_3_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.833    -0.277    co2/ram_udp_inst/RAM_reg_1152_1215_3_5/WCLK
    SLICE_X42Y45         RAMD64E                                      r  co2/ram_udp_inst/RAM_reg_1152_1215_3_5/RAMC/CLK
                         clock pessimism             -0.216    -0.493    
    SLICE_X42Y45         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.184    co2/ram_udp_inst/RAM_reg_1152_1215_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 co2/blk_mem_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            co2/ram_udp_inst/RAM_reg_1152_1215_3_5/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.897%)  route 0.275ns (66.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.563    -0.509    co2/clk_out2
    SLICE_X41Y46         FDRE                                         r  co2/blk_mem_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  co2/blk_mem_wr_addr_reg[1]/Q
                         net (fo=358, routed)         0.275    -0.093    co2/ram_udp_inst/RAM_reg_1152_1215_3_5/ADDRD1
    SLICE_X42Y45         RAMD64E                                      r  co2/ram_udp_inst/RAM_reg_1152_1215_3_5/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.833    -0.277    co2/ram_udp_inst/RAM_reg_1152_1215_3_5/WCLK
    SLICE_X42Y45         RAMD64E                                      r  co2/ram_udp_inst/RAM_reg_1152_1215_3_5/RAMD/CLK
                         clock pessimism             -0.216    -0.493    
    SLICE_X42Y45         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.184    co2/ram_udp_inst/RAM_reg_1152_1215_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 timeout_100ms_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timeout_100ms_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.386ns (77.388%)  route 0.113ns (22.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.564    -0.508    clk_out2
    SLICE_X38Y49         FDRE                                         r  timeout_100ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  timeout_100ms_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.232    timeout_100ms_reg_n_1_[2]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.076 r  timeout_100ms_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.075    timeout_100ms_reg[0]_i_3_n_1
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.009 r  timeout_100ms_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.009    timeout_100ms_reg[4]_i_1_n_6
    SLICE_X38Y50         FDRE                                         r  timeout_100ms_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.830    -0.279    clk_out2
    SLICE_X38Y50         FDRE                                         r  timeout_100ms_reg[6]/C
                         clock pessimism              0.038    -0.241    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134    -0.107    timeout_100ms_reg[6]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 co2/blk_mem_wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            co2/ram_udp_inst/RAM_reg_1152_1215_0_2/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.117%)  route 0.179ns (55.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.564    -0.508    co2/clk_out2
    SLICE_X40Y47         FDRE                                         r  co2/blk_mem_wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  co2/blk_mem_wr_addr_reg[4]/Q
                         net (fo=355, routed)         0.179    -0.188    co2/ram_udp_inst/RAM_reg_1152_1215_0_2/ADDRD4
    SLICE_X42Y47         RAMD64E                                      r  co2/ram_udp_inst/RAM_reg_1152_1215_0_2/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.834    -0.276    co2/ram_udp_inst/RAM_reg_1152_1215_0_2/WCLK
    SLICE_X42Y47         RAMD64E                                      r  co2/ram_udp_inst/RAM_reg_1152_1215_0_2/RAMA/CLK
                         clock pessimism             -0.216    -0.492    
    SLICE_X42Y47         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.292    co2/ram_udp_inst/RAM_reg_1152_1215_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 co2/blk_mem_wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            co2/ram_udp_inst/RAM_reg_1152_1215_0_2/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.117%)  route 0.179ns (55.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.564    -0.508    co2/clk_out2
    SLICE_X40Y47         FDRE                                         r  co2/blk_mem_wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  co2/blk_mem_wr_addr_reg[4]/Q
                         net (fo=355, routed)         0.179    -0.188    co2/ram_udp_inst/RAM_reg_1152_1215_0_2/ADDRD4
    SLICE_X42Y47         RAMD64E                                      r  co2/ram_udp_inst/RAM_reg_1152_1215_0_2/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.834    -0.276    co2/ram_udp_inst/RAM_reg_1152_1215_0_2/WCLK
    SLICE_X42Y47         RAMD64E                                      r  co2/ram_udp_inst/RAM_reg_1152_1215_0_2/RAMB/CLK
                         clock pessimism             -0.216    -0.492    
    SLICE_X42Y47         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.292    co2/ram_udp_inst/RAM_reg_1152_1215_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 co2/blk_mem_wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            co2/ram_udp_inst/RAM_reg_1152_1215_0_2/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.117%)  route 0.179ns (55.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.564    -0.508    co2/clk_out2
    SLICE_X40Y47         FDRE                                         r  co2/blk_mem_wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  co2/blk_mem_wr_addr_reg[4]/Q
                         net (fo=355, routed)         0.179    -0.188    co2/ram_udp_inst/RAM_reg_1152_1215_0_2/ADDRD4
    SLICE_X42Y47         RAMD64E                                      r  co2/ram_udp_inst/RAM_reg_1152_1215_0_2/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.834    -0.276    co2/ram_udp_inst/RAM_reg_1152_1215_0_2/WCLK
    SLICE_X42Y47         RAMD64E                                      r  co2/ram_udp_inst/RAM_reg_1152_1215_0_2/RAMC/CLK
                         clock pessimism             -0.216    -0.492    
    SLICE_X42Y47         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.292    co2/ram_udp_inst/RAM_reg_1152_1215_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 co2/blk_mem_wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            co2/ram_udp_inst/RAM_reg_1152_1215_0_2/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.117%)  route 0.179ns (55.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.564    -0.508    co2/clk_out2
    SLICE_X40Y47         FDRE                                         r  co2/blk_mem_wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  co2/blk_mem_wr_addr_reg[4]/Q
                         net (fo=355, routed)         0.179    -0.188    co2/ram_udp_inst/RAM_reg_1152_1215_0_2/ADDRD4
    SLICE_X42Y47         RAMD64E                                      r  co2/ram_udp_inst/RAM_reg_1152_1215_0_2/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.834    -0.276    co2/ram_udp_inst/RAM_reg_1152_1215_0_2/WCLK
    SLICE_X42Y47         RAMD64E                                      r  co2/ram_udp_inst/RAM_reg_1152_1215_0_2/RAMD/CLK
                         clock pessimism             -0.216    -0.492    
    SLICE_X42Y47         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.292    co2/ram_udp_inst/RAM_reg_1152_1215_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         40.000      37.830     RAMB18_X0Y14    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         40.000      37.830     RAMB36_X0Y6     fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y3   pll_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X44Y58    co2/uart_inst/tx_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X44Y58    co2/uart_inst/tx_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X44Y58    co2/uart_inst/tx_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X44Y58    co2/uart_inst/tx_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X45Y57    co2/uart_inst/tx_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X45Y58    co2/uart_inst/tx_state_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X38Y33    co1/ram_udp_inst/RAM_reg_960_1023_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X38Y33    co1/ram_udp_inst/RAM_reg_960_1023_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X38Y33    co1/ram_udp_inst/RAM_reg_960_1023_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X38Y33    co1/ram_udp_inst/RAM_reg_960_1023_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X34Y34    co1/ram_udp_inst/RAM_reg_1024_1087_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X34Y34    co1/ram_udp_inst/RAM_reg_1024_1087_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X34Y34    co1/ram_udp_inst/RAM_reg_1024_1087_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X34Y34    co1/ram_udp_inst/RAM_reg_1024_1087_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X30Y33    co1/ram_udp_inst/RAM_reg_1216_1279_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X30Y33    co1/ram_udp_inst/RAM_reg_1216_1279_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X34Y25    co1/ram_udp_inst/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X38Y32    co1/ram_udp_inst/RAM_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X38Y32    co1/ram_udp_inst/RAM_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X38Y32    co1/ram_udp_inst/RAM_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X38Y32    co1/ram_udp_inst/RAM_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X38Y33    co1/ram_udp_inst/RAM_reg_960_1023_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X38Y33    co1/ram_udp_inst/RAM_reg_960_1023_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X46Y40    co2/ram_udp_inst/RAM_reg_192_255_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X46Y40    co2/ram_udp_inst/RAM_reg_192_255_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X46Y40    co2/ram_udp_inst/RAM_reg_192_255_0_2/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll
  To Clock:  clk_out3_pll

Setup :            0  Failing Endpoints,  Worst Slack       95.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.638ns  (required time - arrival time)
  Source:                 mdio2/phy_rst.phy_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio2/phy_rst.phy_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_pll rise@100.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 1.759ns (41.632%)  route 2.466ns (58.368%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 98.646 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.440    -1.774    mdio2/clk_out3
    SLICE_X0Y2           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.379    -1.395 f  mdio2/phy_rst.phy_cnt_reg[11]/Q
                         net (fo=2, routed)           0.666    -0.730    mdio2/phy_rst.phy_cnt_reg[11]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.105    -0.625 f  mdio2/rst_st[2]_inv_i_4__0/O
                         net (fo=1, routed)           0.824     0.200    mdio2/rst_st[2]_inv_i_4__0_n_1
    SLICE_X1Y3           LUT6 (Prop_lut6_I3_O)        0.105     0.305 r  mdio2/rst_st[2]_inv_i_2__0/O
                         net (fo=26, routed)          0.976     1.281    mdio2/phy_rst.phy_cnt[0]_i_2__0_n_1
    SLICE_X0Y0           LUT2 (Prop_lut2_I1_O)        0.105     1.386 r  mdio2/phy_rst.phy_cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     1.386    mdio2/phy_rst.phy_cnt[0]_i_5__0_n_1
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.843 r  mdio2/phy_rst.phy_cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.843    mdio2/phy_rst.phy_cnt_reg[0]_i_1__0_n_1
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.941 r  mdio2/phy_rst.phy_cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    mdio2/phy_rst.phy_cnt_reg[4]_i_1__0_n_1
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.039 r  mdio2/phy_rst.phy_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.039    mdio2/phy_rst.phy_cnt_reg[8]_i_1__0_n_1
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.137 r  mdio2/phy_rst.phy_cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.137    mdio2/phy_rst.phy_cnt_reg[12]_i_1__0_n_1
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.235 r  mdio2/phy_rst.phy_cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.235    mdio2/phy_rst.phy_cnt_reg[16]_i_1__0_n_1
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     2.451 r  mdio2/phy_rst.phy_cnt_reg[20]_i_1__0/CO[0]
                         net (fo=1, routed)           0.000     2.451    mdio2/phy_rst.phy_cnt_reg[20]_i_1__0_n_4
    SLICE_X0Y5           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381   101.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.515    95.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.354    97.239    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    97.316 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.330    98.646    mdio2/clk_out3
    SLICE_X0Y5           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[20]/C
                         clock pessimism             -0.448    98.198    
                         clock uncertainty           -0.155    98.042    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.046    98.088    mdio2/phy_rst.phy_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         98.088    
                         arrival time                          -2.451    
  -------------------------------------------------------------------
                         slack                                 95.638    

Slack (MET) :             95.700ns  (required time - arrival time)
  Source:                 mdio2/phy_rst.phy_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio2/phy_rst.phy_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_pll rise@100.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 1.710ns (40.947%)  route 2.466ns (59.053%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 98.646 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.440    -1.774    mdio2/clk_out3
    SLICE_X0Y2           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.379    -1.395 f  mdio2/phy_rst.phy_cnt_reg[11]/Q
                         net (fo=2, routed)           0.666    -0.730    mdio2/phy_rst.phy_cnt_reg[11]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.105    -0.625 f  mdio2/rst_st[2]_inv_i_4__0/O
                         net (fo=1, routed)           0.824     0.200    mdio2/rst_st[2]_inv_i_4__0_n_1
    SLICE_X1Y3           LUT6 (Prop_lut6_I3_O)        0.105     0.305 r  mdio2/rst_st[2]_inv_i_2__0/O
                         net (fo=26, routed)          0.976     1.281    mdio2/phy_rst.phy_cnt[0]_i_2__0_n_1
    SLICE_X0Y0           LUT2 (Prop_lut2_I1_O)        0.105     1.386 r  mdio2/phy_rst.phy_cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     1.386    mdio2/phy_rst.phy_cnt[0]_i_5__0_n_1
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.843 r  mdio2/phy_rst.phy_cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.843    mdio2/phy_rst.phy_cnt_reg[0]_i_1__0_n_1
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.941 r  mdio2/phy_rst.phy_cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    mdio2/phy_rst.phy_cnt_reg[4]_i_1__0_n_1
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.039 r  mdio2/phy_rst.phy_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.039    mdio2/phy_rst.phy_cnt_reg[8]_i_1__0_n_1
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.137 r  mdio2/phy_rst.phy_cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.137    mdio2/phy_rst.phy_cnt_reg[12]_i_1__0_n_1
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.402 r  mdio2/phy_rst.phy_cnt_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.402    mdio2/phy_rst.phy_cnt_reg[16]_i_1__0_n_7
    SLICE_X0Y4           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381   101.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.515    95.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.354    97.239    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    97.316 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.330    98.646    mdio2/clk_out3
    SLICE_X0Y4           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[17]/C
                         clock pessimism             -0.448    98.198    
                         clock uncertainty           -0.155    98.042    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)        0.059    98.101    mdio2/phy_rst.phy_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         98.101    
                         arrival time                          -2.402    
  -------------------------------------------------------------------
                         slack                                 95.700    

Slack (MET) :             95.705ns  (required time - arrival time)
  Source:                 mdio2/phy_rst.phy_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio2/phy_rst.phy_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_pll rise@100.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 1.705ns (40.876%)  route 2.466ns (59.124%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 98.646 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.440    -1.774    mdio2/clk_out3
    SLICE_X0Y2           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.379    -1.395 f  mdio2/phy_rst.phy_cnt_reg[11]/Q
                         net (fo=2, routed)           0.666    -0.730    mdio2/phy_rst.phy_cnt_reg[11]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.105    -0.625 f  mdio2/rst_st[2]_inv_i_4__0/O
                         net (fo=1, routed)           0.824     0.200    mdio2/rst_st[2]_inv_i_4__0_n_1
    SLICE_X1Y3           LUT6 (Prop_lut6_I3_O)        0.105     0.305 r  mdio2/rst_st[2]_inv_i_2__0/O
                         net (fo=26, routed)          0.976     1.281    mdio2/phy_rst.phy_cnt[0]_i_2__0_n_1
    SLICE_X0Y0           LUT2 (Prop_lut2_I1_O)        0.105     1.386 r  mdio2/phy_rst.phy_cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     1.386    mdio2/phy_rst.phy_cnt[0]_i_5__0_n_1
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.843 r  mdio2/phy_rst.phy_cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.843    mdio2/phy_rst.phy_cnt_reg[0]_i_1__0_n_1
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.941 r  mdio2/phy_rst.phy_cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    mdio2/phy_rst.phy_cnt_reg[4]_i_1__0_n_1
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.039 r  mdio2/phy_rst.phy_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.039    mdio2/phy_rst.phy_cnt_reg[8]_i_1__0_n_1
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.137 r  mdio2/phy_rst.phy_cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.137    mdio2/phy_rst.phy_cnt_reg[12]_i_1__0_n_1
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.397 r  mdio2/phy_rst.phy_cnt_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.397    mdio2/phy_rst.phy_cnt_reg[16]_i_1__0_n_5
    SLICE_X0Y4           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381   101.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.515    95.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.354    97.239    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    97.316 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.330    98.646    mdio2/clk_out3
    SLICE_X0Y4           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[19]/C
                         clock pessimism             -0.448    98.198    
                         clock uncertainty           -0.155    98.042    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)        0.059    98.101    mdio2/phy_rst.phy_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         98.101    
                         arrival time                          -2.397    
  -------------------------------------------------------------------
                         slack                                 95.705    

Slack (MET) :             95.765ns  (required time - arrival time)
  Source:                 mdio2/phy_rst.phy_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio2/phy_rst.phy_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_pll rise@100.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 1.645ns (40.013%)  route 2.466ns (59.987%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 98.646 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.440    -1.774    mdio2/clk_out3
    SLICE_X0Y2           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.379    -1.395 f  mdio2/phy_rst.phy_cnt_reg[11]/Q
                         net (fo=2, routed)           0.666    -0.730    mdio2/phy_rst.phy_cnt_reg[11]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.105    -0.625 f  mdio2/rst_st[2]_inv_i_4__0/O
                         net (fo=1, routed)           0.824     0.200    mdio2/rst_st[2]_inv_i_4__0_n_1
    SLICE_X1Y3           LUT6 (Prop_lut6_I3_O)        0.105     0.305 r  mdio2/rst_st[2]_inv_i_2__0/O
                         net (fo=26, routed)          0.976     1.281    mdio2/phy_rst.phy_cnt[0]_i_2__0_n_1
    SLICE_X0Y0           LUT2 (Prop_lut2_I1_O)        0.105     1.386 r  mdio2/phy_rst.phy_cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     1.386    mdio2/phy_rst.phy_cnt[0]_i_5__0_n_1
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.843 r  mdio2/phy_rst.phy_cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.843    mdio2/phy_rst.phy_cnt_reg[0]_i_1__0_n_1
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.941 r  mdio2/phy_rst.phy_cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    mdio2/phy_rst.phy_cnt_reg[4]_i_1__0_n_1
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.039 r  mdio2/phy_rst.phy_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.039    mdio2/phy_rst.phy_cnt_reg[8]_i_1__0_n_1
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.137 r  mdio2/phy_rst.phy_cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.137    mdio2/phy_rst.phy_cnt_reg[12]_i_1__0_n_1
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.337 r  mdio2/phy_rst.phy_cnt_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.337    mdio2/phy_rst.phy_cnt_reg[16]_i_1__0_n_6
    SLICE_X0Y4           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381   101.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.515    95.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.354    97.239    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    97.316 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.330    98.646    mdio2/clk_out3
    SLICE_X0Y4           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[18]/C
                         clock pessimism             -0.448    98.198    
                         clock uncertainty           -0.155    98.042    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)        0.059    98.101    mdio2/phy_rst.phy_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         98.101    
                         arrival time                          -2.337    
  -------------------------------------------------------------------
                         slack                                 95.765    

Slack (MET) :             95.784ns  (required time - arrival time)
  Source:                 mdio2/phy_rst.phy_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio2/phy_rst.phy_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_pll rise@100.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.092ns  (logic 1.626ns (39.735%)  route 2.466ns (60.265%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 98.646 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.440    -1.774    mdio2/clk_out3
    SLICE_X0Y2           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.379    -1.395 f  mdio2/phy_rst.phy_cnt_reg[11]/Q
                         net (fo=2, routed)           0.666    -0.730    mdio2/phy_rst.phy_cnt_reg[11]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.105    -0.625 f  mdio2/rst_st[2]_inv_i_4__0/O
                         net (fo=1, routed)           0.824     0.200    mdio2/rst_st[2]_inv_i_4__0_n_1
    SLICE_X1Y3           LUT6 (Prop_lut6_I3_O)        0.105     0.305 r  mdio2/rst_st[2]_inv_i_2__0/O
                         net (fo=26, routed)          0.976     1.281    mdio2/phy_rst.phy_cnt[0]_i_2__0_n_1
    SLICE_X0Y0           LUT2 (Prop_lut2_I1_O)        0.105     1.386 r  mdio2/phy_rst.phy_cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     1.386    mdio2/phy_rst.phy_cnt[0]_i_5__0_n_1
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.843 r  mdio2/phy_rst.phy_cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.843    mdio2/phy_rst.phy_cnt_reg[0]_i_1__0_n_1
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.941 r  mdio2/phy_rst.phy_cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    mdio2/phy_rst.phy_cnt_reg[4]_i_1__0_n_1
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.039 r  mdio2/phy_rst.phy_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.039    mdio2/phy_rst.phy_cnt_reg[8]_i_1__0_n_1
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.137 r  mdio2/phy_rst.phy_cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.137    mdio2/phy_rst.phy_cnt_reg[12]_i_1__0_n_1
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.318 r  mdio2/phy_rst.phy_cnt_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.318    mdio2/phy_rst.phy_cnt_reg[16]_i_1__0_n_8
    SLICE_X0Y4           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381   101.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.515    95.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.354    97.239    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    97.316 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.330    98.646    mdio2/clk_out3
    SLICE_X0Y4           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[16]/C
                         clock pessimism             -0.448    98.198    
                         clock uncertainty           -0.155    98.042    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)        0.059    98.101    mdio2/phy_rst.phy_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         98.101    
                         arrival time                          -2.318    
  -------------------------------------------------------------------
                         slack                                 95.784    

Slack (MET) :             95.798ns  (required time - arrival time)
  Source:                 mdio2/phy_rst.phy_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio2/phy_rst.phy_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_pll rise@100.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 1.612ns (39.528%)  route 2.466ns (60.472%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 98.646 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.440    -1.774    mdio2/clk_out3
    SLICE_X0Y2           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.379    -1.395 f  mdio2/phy_rst.phy_cnt_reg[11]/Q
                         net (fo=2, routed)           0.666    -0.730    mdio2/phy_rst.phy_cnt_reg[11]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.105    -0.625 f  mdio2/rst_st[2]_inv_i_4__0/O
                         net (fo=1, routed)           0.824     0.200    mdio2/rst_st[2]_inv_i_4__0_n_1
    SLICE_X1Y3           LUT6 (Prop_lut6_I3_O)        0.105     0.305 r  mdio2/rst_st[2]_inv_i_2__0/O
                         net (fo=26, routed)          0.976     1.281    mdio2/phy_rst.phy_cnt[0]_i_2__0_n_1
    SLICE_X0Y0           LUT2 (Prop_lut2_I1_O)        0.105     1.386 r  mdio2/phy_rst.phy_cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     1.386    mdio2/phy_rst.phy_cnt[0]_i_5__0_n_1
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.843 r  mdio2/phy_rst.phy_cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.843    mdio2/phy_rst.phy_cnt_reg[0]_i_1__0_n_1
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.941 r  mdio2/phy_rst.phy_cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    mdio2/phy_rst.phy_cnt_reg[4]_i_1__0_n_1
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.039 r  mdio2/phy_rst.phy_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.039    mdio2/phy_rst.phy_cnt_reg[8]_i_1__0_n_1
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.304 r  mdio2/phy_rst.phy_cnt_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.304    mdio2/phy_rst.phy_cnt_reg[12]_i_1__0_n_7
    SLICE_X0Y3           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381   101.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.515    95.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.354    97.239    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    97.316 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.330    98.646    mdio2/clk_out3
    SLICE_X0Y3           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[13]/C
                         clock pessimism             -0.448    98.198    
                         clock uncertainty           -0.155    98.042    
    SLICE_X0Y3           FDRE (Setup_fdre_C_D)        0.059    98.101    mdio2/phy_rst.phy_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         98.101    
                         arrival time                          -2.304    
  -------------------------------------------------------------------
                         slack                                 95.798    

Slack (MET) :             95.803ns  (required time - arrival time)
  Source:                 mdio2/phy_rst.phy_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio2/phy_rst.phy_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_pll rise@100.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.607ns (39.453%)  route 2.466ns (60.547%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 98.646 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.440    -1.774    mdio2/clk_out3
    SLICE_X0Y2           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.379    -1.395 f  mdio2/phy_rst.phy_cnt_reg[11]/Q
                         net (fo=2, routed)           0.666    -0.730    mdio2/phy_rst.phy_cnt_reg[11]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.105    -0.625 f  mdio2/rst_st[2]_inv_i_4__0/O
                         net (fo=1, routed)           0.824     0.200    mdio2/rst_st[2]_inv_i_4__0_n_1
    SLICE_X1Y3           LUT6 (Prop_lut6_I3_O)        0.105     0.305 r  mdio2/rst_st[2]_inv_i_2__0/O
                         net (fo=26, routed)          0.976     1.281    mdio2/phy_rst.phy_cnt[0]_i_2__0_n_1
    SLICE_X0Y0           LUT2 (Prop_lut2_I1_O)        0.105     1.386 r  mdio2/phy_rst.phy_cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     1.386    mdio2/phy_rst.phy_cnt[0]_i_5__0_n_1
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.843 r  mdio2/phy_rst.phy_cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.843    mdio2/phy_rst.phy_cnt_reg[0]_i_1__0_n_1
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.941 r  mdio2/phy_rst.phy_cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    mdio2/phy_rst.phy_cnt_reg[4]_i_1__0_n_1
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.039 r  mdio2/phy_rst.phy_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.039    mdio2/phy_rst.phy_cnt_reg[8]_i_1__0_n_1
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.299 r  mdio2/phy_rst.phy_cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.299    mdio2/phy_rst.phy_cnt_reg[12]_i_1__0_n_5
    SLICE_X0Y3           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381   101.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.515    95.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.354    97.239    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    97.316 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.330    98.646    mdio2/clk_out3
    SLICE_X0Y3           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[15]/C
                         clock pessimism             -0.448    98.198    
                         clock uncertainty           -0.155    98.042    
    SLICE_X0Y3           FDRE (Setup_fdre_C_D)        0.059    98.101    mdio2/phy_rst.phy_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         98.101    
                         arrival time                          -2.299    
  -------------------------------------------------------------------
                         slack                                 95.803    

Slack (MET) :             95.863ns  (required time - arrival time)
  Source:                 mdio2/phy_rst.phy_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio2/phy_rst.phy_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_pll rise@100.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 1.547ns (38.548%)  route 2.466ns (61.452%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 98.646 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.440    -1.774    mdio2/clk_out3
    SLICE_X0Y2           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.379    -1.395 f  mdio2/phy_rst.phy_cnt_reg[11]/Q
                         net (fo=2, routed)           0.666    -0.730    mdio2/phy_rst.phy_cnt_reg[11]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.105    -0.625 f  mdio2/rst_st[2]_inv_i_4__0/O
                         net (fo=1, routed)           0.824     0.200    mdio2/rst_st[2]_inv_i_4__0_n_1
    SLICE_X1Y3           LUT6 (Prop_lut6_I3_O)        0.105     0.305 r  mdio2/rst_st[2]_inv_i_2__0/O
                         net (fo=26, routed)          0.976     1.281    mdio2/phy_rst.phy_cnt[0]_i_2__0_n_1
    SLICE_X0Y0           LUT2 (Prop_lut2_I1_O)        0.105     1.386 r  mdio2/phy_rst.phy_cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     1.386    mdio2/phy_rst.phy_cnt[0]_i_5__0_n_1
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.843 r  mdio2/phy_rst.phy_cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.843    mdio2/phy_rst.phy_cnt_reg[0]_i_1__0_n_1
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.941 r  mdio2/phy_rst.phy_cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    mdio2/phy_rst.phy_cnt_reg[4]_i_1__0_n_1
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.039 r  mdio2/phy_rst.phy_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.039    mdio2/phy_rst.phy_cnt_reg[8]_i_1__0_n_1
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.239 r  mdio2/phy_rst.phy_cnt_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.239    mdio2/phy_rst.phy_cnt_reg[12]_i_1__0_n_6
    SLICE_X0Y3           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381   101.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.515    95.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.354    97.239    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    97.316 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.330    98.646    mdio2/clk_out3
    SLICE_X0Y3           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[14]/C
                         clock pessimism             -0.448    98.198    
                         clock uncertainty           -0.155    98.042    
    SLICE_X0Y3           FDRE (Setup_fdre_C_D)        0.059    98.101    mdio2/phy_rst.phy_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         98.101    
                         arrival time                          -2.239    
  -------------------------------------------------------------------
                         slack                                 95.863    

Slack (MET) :             95.882ns  (required time - arrival time)
  Source:                 mdio2/phy_rst.phy_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio2/phy_rst.phy_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_pll rise@100.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 1.528ns (38.256%)  route 2.466ns (61.744%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 98.646 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.440    -1.774    mdio2/clk_out3
    SLICE_X0Y2           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.379    -1.395 f  mdio2/phy_rst.phy_cnt_reg[11]/Q
                         net (fo=2, routed)           0.666    -0.730    mdio2/phy_rst.phy_cnt_reg[11]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.105    -0.625 f  mdio2/rst_st[2]_inv_i_4__0/O
                         net (fo=1, routed)           0.824     0.200    mdio2/rst_st[2]_inv_i_4__0_n_1
    SLICE_X1Y3           LUT6 (Prop_lut6_I3_O)        0.105     0.305 r  mdio2/rst_st[2]_inv_i_2__0/O
                         net (fo=26, routed)          0.976     1.281    mdio2/phy_rst.phy_cnt[0]_i_2__0_n_1
    SLICE_X0Y0           LUT2 (Prop_lut2_I1_O)        0.105     1.386 r  mdio2/phy_rst.phy_cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     1.386    mdio2/phy_rst.phy_cnt[0]_i_5__0_n_1
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.843 r  mdio2/phy_rst.phy_cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.843    mdio2/phy_rst.phy_cnt_reg[0]_i_1__0_n_1
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.941 r  mdio2/phy_rst.phy_cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    mdio2/phy_rst.phy_cnt_reg[4]_i_1__0_n_1
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.039 r  mdio2/phy_rst.phy_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.039    mdio2/phy_rst.phy_cnt_reg[8]_i_1__0_n_1
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.220 r  mdio2/phy_rst.phy_cnt_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.220    mdio2/phy_rst.phy_cnt_reg[12]_i_1__0_n_8
    SLICE_X0Y3           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381   101.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.515    95.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.354    97.239    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    97.316 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.330    98.646    mdio2/clk_out3
    SLICE_X0Y3           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[12]/C
                         clock pessimism             -0.448    98.198    
                         clock uncertainty           -0.155    98.042    
    SLICE_X0Y3           FDRE (Setup_fdre_C_D)        0.059    98.101    mdio2/phy_rst.phy_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         98.101    
                         arrival time                          -2.220    
  -------------------------------------------------------------------
                         slack                                 95.882    

Slack (MET) :             95.924ns  (required time - arrival time)
  Source:                 mdio2/phy_rst.phy_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio2/phy_rst.phy_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_pll rise@100.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 1.514ns (38.039%)  route 2.466ns (61.961%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 98.646 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.440    -1.774    mdio2/clk_out3
    SLICE_X0Y2           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.379    -1.395 f  mdio2/phy_rst.phy_cnt_reg[11]/Q
                         net (fo=2, routed)           0.666    -0.730    mdio2/phy_rst.phy_cnt_reg[11]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.105    -0.625 f  mdio2/rst_st[2]_inv_i_4__0/O
                         net (fo=1, routed)           0.824     0.200    mdio2/rst_st[2]_inv_i_4__0_n_1
    SLICE_X1Y3           LUT6 (Prop_lut6_I3_O)        0.105     0.305 r  mdio2/rst_st[2]_inv_i_2__0/O
                         net (fo=26, routed)          0.976     1.281    mdio2/phy_rst.phy_cnt[0]_i_2__0_n_1
    SLICE_X0Y0           LUT2 (Prop_lut2_I1_O)        0.105     1.386 r  mdio2/phy_rst.phy_cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     1.386    mdio2/phy_rst.phy_cnt[0]_i_5__0_n_1
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.843 r  mdio2/phy_rst.phy_cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.843    mdio2/phy_rst.phy_cnt_reg[0]_i_1__0_n_1
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.941 r  mdio2/phy_rst.phy_cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    mdio2/phy_rst.phy_cnt_reg[4]_i_1__0_n_1
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.206 r  mdio2/phy_rst.phy_cnt_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.206    mdio2/phy_rst.phy_cnt_reg[8]_i_1__0_n_7
    SLICE_X0Y2           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381   101.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   102.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.515    95.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.354    97.239    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    97.316 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          1.330    98.646    mdio2/clk_out3
    SLICE_X0Y2           FDRE                                         r  mdio2/phy_rst.phy_cnt_reg[9]/C
                         clock pessimism             -0.420    98.226    
                         clock uncertainty           -0.155    98.070    
    SLICE_X0Y2           FDRE (Setup_fdre_C_D)        0.059    98.129    mdio2/phy_rst.phy_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         98.129    
                         arrival time                          -2.206    
  -------------------------------------------------------------------
                         slack                                 95.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mdio2/clock_div.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio2/phy_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.515%)  route 0.074ns (28.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.563    -0.509    mdio2/clk_out3
    SLICE_X48Y58         FDRE                                         r  mdio2/clock_div.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  mdio2/clock_div.count_reg[6]/Q
                         net (fo=3, routed)           0.074    -0.294    mdio2/clock_div.count_reg[6]
    SLICE_X49Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  mdio2/phy_clk_i_1__0/O
                         net (fo=1, routed)           0.000    -0.249    mdio2/phy_clk_i_1__0_n_1
    SLICE_X49Y58         FDRE                                         r  mdio2/phy_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.832    -0.277    mdio2/clk_out3
    SLICE_X49Y58         FDRE                                         r  mdio2/phy_clk_reg/C
                         clock pessimism             -0.219    -0.496    
    SLICE_X49Y58         FDRE (Hold_fdre_C_D)         0.091    -0.405    mdio2/phy_clk_reg
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 mdio1/clock_div.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio1/clock_div.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.190ns (59.384%)  route 0.130ns (40.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.554    -0.518    mdio1/clk_out3
    SLICE_X48Y72         FDRE                                         r  mdio1/clock_div.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  mdio1/clock_div.count_reg[2]/Q
                         net (fo=7, routed)           0.130    -0.247    mdio1/clock_div.count_reg[2]
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.049    -0.198 r  mdio1/clock_div.count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    mdio1/clock_div.count[4]_i_1_n_1
    SLICE_X49Y72         FDRE                                         r  mdio1/clock_div.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.820    -0.289    mdio1/clk_out3
    SLICE_X49Y72         FDRE                                         r  mdio1/clock_div.count_reg[4]/C
                         clock pessimism             -0.216    -0.505    
    SLICE_X49Y72         FDRE (Hold_fdre_C_D)         0.107    -0.398    mdio1/clock_div.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 mdio1/clock_div.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio1/clock_div.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.041%)  route 0.124ns (39.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.554    -0.518    mdio1/clk_out3
    SLICE_X49Y72         FDRE                                         r  mdio1/clock_div.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  mdio1/clock_div.count_reg[0]/Q
                         net (fo=7, routed)           0.124    -0.253    mdio1/clock_div.count_reg_n_1_[0]
    SLICE_X48Y72         LUT3 (Prop_lut3_I1_O)        0.045    -0.208 r  mdio1/clock_div.count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    mdio1/p_0_in__2[2]
    SLICE_X48Y72         FDRE                                         r  mdio1/clock_div.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.820    -0.289    mdio1/clk_out3
    SLICE_X48Y72         FDRE                                         r  mdio1/clock_div.count_reg[2]/C
                         clock pessimism             -0.216    -0.505    
    SLICE_X48Y72         FDRE (Hold_fdre_C_D)         0.091    -0.414    mdio1/clock_div.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 mdio1/clock_div.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio1/clock_div.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.193%)  route 0.128ns (40.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.554    -0.518    mdio1/clk_out3
    SLICE_X49Y72         FDRE                                         r  mdio1/clock_div.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  mdio1/clock_div.count_reg[0]/Q
                         net (fo=7, routed)           0.128    -0.248    mdio1/clock_div.count_reg_n_1_[0]
    SLICE_X48Y72         LUT6 (Prop_lut6_I3_O)        0.045    -0.203 r  mdio1/clock_div.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    mdio1/p_0_in__2[5]
    SLICE_X48Y72         FDRE                                         r  mdio1/clock_div.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.820    -0.289    mdio1/clk_out3
    SLICE_X48Y72         FDRE                                         r  mdio1/clock_div.count_reg[5]/C
                         clock pessimism             -0.216    -0.505    
    SLICE_X48Y72         FDRE (Hold_fdre_C_D)         0.092    -0.413    mdio1/clock_div.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 mdio1/clock_div.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio1/clock_div.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.870%)  route 0.130ns (41.130%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.554    -0.518    mdio1/clk_out3
    SLICE_X48Y72         FDRE                                         r  mdio1/clock_div.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  mdio1/clock_div.count_reg[2]/Q
                         net (fo=7, routed)           0.130    -0.247    mdio1/clock_div.count_reg[2]
    SLICE_X49Y72         LUT4 (Prop_lut4_I3_O)        0.045    -0.202 r  mdio1/clock_div.count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    mdio1/p_0_in__2[3]
    SLICE_X49Y72         FDRE                                         r  mdio1/clock_div.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.820    -0.289    mdio1/clk_out3
    SLICE_X49Y72         FDRE                                         r  mdio1/clock_div.count_reg[3]/C
                         clock pessimism             -0.216    -0.505    
    SLICE_X49Y72         FDRE (Hold_fdre_C_D)         0.092    -0.413    mdio1/clock_div.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mdio1/clock_div.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio1/phy_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.226ns (59.393%)  route 0.155ns (40.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.554    -0.518    mdio1/clk_out3
    SLICE_X49Y72         FDRE                                         r  mdio1/clock_div.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.390 r  mdio1/clock_div.count_reg[4]/Q
                         net (fo=5, routed)           0.155    -0.235    mdio1/clock_div.count_reg[4]
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.098    -0.137 r  mdio1/phy_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.137    mdio1/phy_clk_i_1_n_1
    SLICE_X50Y72         FDRE                                         r  mdio1/phy_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.821    -0.288    mdio1/clk_out3
    SLICE_X50Y72         FDRE                                         r  mdio1/phy_clk_reg/C
                         clock pessimism             -0.196    -0.484    
    SLICE_X50Y72         FDRE (Hold_fdre_C_D)         0.120    -0.364    mdio1/phy_clk_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 mdio2/rst_st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio2/rst_st_reg[2]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.189ns (52.356%)  route 0.172ns (47.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.596    -0.476    mdio2/clk_out3
    SLICE_X1Y2           FDRE                                         r  mdio2/rst_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.335 f  mdio2/rst_st_reg[0]/Q
                         net (fo=7, routed)           0.172    -0.163    mdio2/rst_st_reg_n_1_[0]
    SLICE_X1Y4           LUT4 (Prop_lut4_I1_O)        0.048    -0.115 r  mdio2/rst_st[2]_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.115    mdio2/rst_st[2]_inv_i_1_n_1
    SLICE_X1Y4           FDRE                                         r  mdio2/rst_st_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.866    -0.244    mdio2/clk_out3
    SLICE_X1Y4           FDRE                                         r  mdio2/rst_st_reg[2]_inv/C
                         clock pessimism             -0.217    -0.461    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.107    -0.354    mdio2/rst_st_reg[2]_inv
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 mdio1/rst_st_reg[2]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio1/rst_st_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.246ns (67.303%)  route 0.120ns (32.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.591    -0.481    mdio1/clk_out3
    SLICE_X2Y60          FDRE                                         r  mdio1/rst_st_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.148    -0.333 r  mdio1/rst_st_reg[2]_inv/Q
                         net (fo=27, routed)          0.120    -0.213    mdio1/sel
    SLICE_X2Y60          LUT3 (Prop_lut3_I0_O)        0.098    -0.115 r  mdio1/rst_st[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    mdio1/rst_st[0]_i_1_n_1
    SLICE_X2Y60          FDRE                                         r  mdio1/rst_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.861    -0.248    mdio1/clk_out3
    SLICE_X2Y60          FDRE                                         r  mdio1/rst_st_reg[0]/C
                         clock pessimism             -0.233    -0.481    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.121    -0.360    mdio1/rst_st_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 mdio1/rst_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio1/rst_st_reg[2]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.326%)  route 0.174ns (45.674%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.591    -0.481    mdio1/clk_out3
    SLICE_X2Y60          FDRE                                         r  mdio1/rst_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164    -0.317 f  mdio1/rst_st_reg[1]/Q
                         net (fo=4, routed)           0.174    -0.143    mdio1/rst_st_reg_n_1_[1]
    SLICE_X2Y60          LUT4 (Prop_lut4_I0_O)        0.043    -0.100 r  mdio1/rst_st[2]_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.100    mdio1/rst_st[2]_inv_i_1_n_1
    SLICE_X2Y60          FDRE                                         r  mdio1/rst_st_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.861    -0.248    mdio1/clk_out3
    SLICE_X2Y60          FDRE                                         r  mdio1/rst_st_reg[2]_inv/C
                         clock pessimism             -0.233    -0.481    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.131    -0.350    mdio1/rst_st_reg[2]_inv
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 mdio2/rst_st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdio2/rst_st_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.957%)  route 0.172ns (48.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.596    -0.476    mdio2/clk_out3
    SLICE_X1Y2           FDRE                                         r  mdio2/rst_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  mdio2/rst_st_reg[0]/Q
                         net (fo=7, routed)           0.172    -0.163    mdio2/rst_st_reg_n_1_[0]
    SLICE_X1Y4           LUT4 (Prop_lut4_I0_O)        0.045    -0.118 r  mdio2/rst_st[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    mdio2/rst_st[1]_i_1_n_1
    SLICE_X1Y4           FDRE                                         r  mdio2/rst_st_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout3_buf/O
                         net (fo=66, routed)          0.866    -0.244    mdio2/clk_out3
    SLICE_X1Y4           FDRE                                         r  mdio2/rst_st_reg[1]/C
                         clock pessimism             -0.217    -0.461    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.091    -0.370    mdio2/rst_st_reg[1]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_pll
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         100.000     98.408     BUFGCTRL_X0Y7   pll_inst/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X2Y60     mdio1/rst_st_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X2Y60     mdio1/rst_st_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X2Y60     mdio1/rst_st_reg[2]_inv/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X48Y59    mdio2/clock_div.count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X48Y59    mdio2/clock_div.count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X48Y58    mdio2/clock_div.count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X48Y59    mdio2/clock_div.count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X48Y59    mdio2/clock_div.count_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y0      mdio2/phy_rst.phy_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y2      mdio2/phy_rst.phy_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y2      mdio2/phy_rst.phy_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y0      mdio2/phy_rst.phy_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y0      mdio2/phy_rst.phy_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y0      mdio2/phy_rst.phy_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y1      mdio2/phy_rst.phy_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y1      mdio2/phy_rst.phy_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y1      mdio2/phy_rst.phy_cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y1      mdio2/phy_rst.phy_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y60     mdio1/rst_st_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y60     mdio1/rst_st_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y60     mdio1/rst_st_reg[2]_inv/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y59    mdio2/clock_div.count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y59    mdio2/clock_div.count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y58    mdio2/clock_div.count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y59    mdio2/clock_div.count_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y59    mdio2/clock_div.count_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y58    mdio2/clock_div.count_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y58    mdio2/clock_div.count_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll
  To Clock:  clkfbout_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y10  pll_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_out2_pll

Setup :            0  Failing Endpoints,  Worst Slack      999.021ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.021ns  (required time - arrival time)
  Source:                 fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.906ns  (logic 0.433ns (47.791%)  route 0.473ns (52.209%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE                         0.000     0.000 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.473     0.906    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[12]
    SLICE_X11Y35         FDRE                                         r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X11Y35         FDRE (Setup_fdre_C_D)       -0.073   999.927    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                        999.927    
                         arrival time                          -0.906    
  -------------------------------------------------------------------
                         slack                                999.021    

Slack (MET) :             999.072ns  (required time - arrival time)
  Source:                 fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.716ns  (logic 0.348ns (48.577%)  route 0.368ns (51.423%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE                         0.000     0.000 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.368     0.716    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X11Y35         FDRE                                         r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X11Y35         FDRE (Setup_fdre_C_D)       -0.212   999.788    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                        999.788    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                999.072    

Slack (MET) :             999.131ns  (required time - arrival time)
  Source:                 fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.836ns  (logic 0.433ns (51.801%)  route 0.403ns (48.199%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE                         0.000     0.000 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.403     0.836    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X12Y29         FDRE                                         r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X12Y29         FDRE (Setup_fdre_C_D)       -0.033   999.967    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.967    
                         arrival time                          -0.836    
  -------------------------------------------------------------------
                         slack                                999.131    

Slack (MET) :             999.191ns  (required time - arrival time)
  Source:                 fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.653ns  (logic 0.398ns (60.944%)  route 0.255ns (39.056%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE                         0.000     0.000 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.255     0.653    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X12Y29         FDRE                                         r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X12Y29         FDRE (Setup_fdre_C_D)       -0.156   999.844    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.844    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                999.191    

Slack (MET) :             999.200ns  (required time - arrival time)
  Source:                 fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.637ns  (logic 0.398ns (62.487%)  route 0.239ns (37.513%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE                         0.000     0.000 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.239     0.637    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X10Y30         FDRE                                         r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X10Y30         FDRE (Setup_fdre_C_D)       -0.163   999.837    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.837    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                999.200    

Slack (MET) :             999.203ns  (required time - arrival time)
  Source:                 fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.637ns  (logic 0.398ns (62.440%)  route 0.239ns (37.560%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE                         0.000     0.000 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.239     0.637    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X10Y34         FDRE                                         r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X10Y34         FDRE (Setup_fdre_C_D)       -0.160   999.840    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.840    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                999.203    

Slack (MET) :             999.238ns  (required time - arrival time)
  Source:                 fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.597ns  (logic 0.348ns (58.250%)  route 0.249ns (41.750%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE                         0.000     0.000 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.249     0.597    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X10Y35         FDRE                                         r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X10Y35         FDRE (Setup_fdre_C_D)       -0.165   999.835    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.835    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                999.238    

Slack (MET) :             999.239ns  (required time - arrival time)
  Source:                 fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.732ns  (logic 0.379ns (51.794%)  route 0.353ns (48.206%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE                         0.000     0.000 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.353     0.732    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X10Y35         FDRE                                         r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X10Y35         FDRE (Setup_fdre_C_D)       -0.029   999.971    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                        999.971    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                999.239    

Slack (MET) :             999.265ns  (required time - arrival time)
  Source:                 fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.660ns  (logic 0.433ns (65.649%)  route 0.227ns (34.351%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE                         0.000     0.000 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.227     0.660    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X11Y31         FDRE                                         r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X11Y31         FDRE (Setup_fdre_C_D)       -0.075   999.925    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.660    
  -------------------------------------------------------------------
                         slack                                999.265    

Slack (MET) :             999.280ns  (required time - arrival time)
  Source:                 fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.689ns  (logic 0.433ns (62.826%)  route 0.256ns (37.174%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE                         0.000     0.000 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.256     0.689    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X12Y29         FDRE                                         r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X12Y29         FDRE (Setup_fdre_C_D)       -0.031   999.969    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.969    
                         arrival time                          -0.689    
  -------------------------------------------------------------------
                         slack                                999.280    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_pll
  To Clock:  clk_out2_pll

Setup :            0  Failing Endpoints,  Worst Slack       38.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.077ns  (required time - arrival time)
  Source:                 tx_25702/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/crc_inst/crc_t_reg[13]/PRE
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.379ns (25.737%)  route 1.094ns (74.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 38.562 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.858ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.356    -1.858    tx_25702/clk_out2
    SLICE_X33Y30         FDRE                                         r  tx_25702/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.379    -1.479 f  tx_25702/fcs_rst_reg/Q
                         net (fo=33, routed)          1.094    -0.386    tx_25702/crc_inst/AS[0]
    SLICE_X33Y27         FDPE                                         f  tx_25702/crc_inst/crc_t_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.246    38.562    tx_25702/crc_inst/clk_out2
    SLICE_X33Y27         FDPE                                         r  tx_25702/crc_inst/crc_t_reg[13]/C
                         clock pessimism             -0.448    38.114    
                         clock uncertainty           -0.131    37.983    
    SLICE_X33Y27         FDPE (Recov_fdpe_C_PRE)     -0.292    37.691    tx_25702/crc_inst/crc_t_reg[13]
  -------------------------------------------------------------------
                         required time                         37.691    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                 38.077    

Slack (MET) :             38.077ns  (required time - arrival time)
  Source:                 tx_25702/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/crc_inst/crc_t_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.379ns (25.737%)  route 1.094ns (74.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 38.562 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.858ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.356    -1.858    tx_25702/clk_out2
    SLICE_X33Y30         FDRE                                         r  tx_25702/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.379    -1.479 f  tx_25702/fcs_rst_reg/Q
                         net (fo=33, routed)          1.094    -0.386    tx_25702/crc_inst/AS[0]
    SLICE_X33Y27         FDPE                                         f  tx_25702/crc_inst/crc_t_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.246    38.562    tx_25702/crc_inst/clk_out2
    SLICE_X33Y27         FDPE                                         r  tx_25702/crc_inst/crc_t_reg[5]/C
                         clock pessimism             -0.448    38.114    
                         clock uncertainty           -0.131    37.983    
    SLICE_X33Y27         FDPE (Recov_fdpe_C_PRE)     -0.292    37.691    tx_25702/crc_inst/crc_t_reg[5]
  -------------------------------------------------------------------
                         required time                         37.691    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                 38.077    

Slack (MET) :             38.109ns  (required time - arrival time)
  Source:                 tx_25702/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/crc_inst/crc_t_reg[17]/PRE
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.379ns (26.324%)  route 1.061ns (73.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 38.562 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.858ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.356    -1.858    tx_25702/clk_out2
    SLICE_X33Y30         FDRE                                         r  tx_25702/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.379    -1.479 f  tx_25702/fcs_rst_reg/Q
                         net (fo=33, routed)          1.061    -0.419    tx_25702/crc_inst/AS[0]
    SLICE_X31Y27         FDPE                                         f  tx_25702/crc_inst/crc_t_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.246    38.562    tx_25702/crc_inst/clk_out2
    SLICE_X31Y27         FDPE                                         r  tx_25702/crc_inst/crc_t_reg[17]/C
                         clock pessimism             -0.448    38.114    
                         clock uncertainty           -0.131    37.983    
    SLICE_X31Y27         FDPE (Recov_fdpe_C_PRE)     -0.292    37.691    tx_25702/crc_inst/crc_t_reg[17]
  -------------------------------------------------------------------
                         required time                         37.691    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                 38.109    

Slack (MET) :             38.109ns  (required time - arrival time)
  Source:                 tx_25702/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/crc_inst/crc_t_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.379ns (26.324%)  route 1.061ns (73.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 38.562 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.858ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.356    -1.858    tx_25702/clk_out2
    SLICE_X33Y30         FDRE                                         r  tx_25702/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.379    -1.479 f  tx_25702/fcs_rst_reg/Q
                         net (fo=33, routed)          1.061    -0.419    tx_25702/crc_inst/AS[0]
    SLICE_X31Y27         FDPE                                         f  tx_25702/crc_inst/crc_t_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.246    38.562    tx_25702/crc_inst/clk_out2
    SLICE_X31Y27         FDPE                                         r  tx_25702/crc_inst/crc_t_reg[1]/C
                         clock pessimism             -0.448    38.114    
                         clock uncertainty           -0.131    37.983    
    SLICE_X31Y27         FDPE (Recov_fdpe_C_PRE)     -0.292    37.691    tx_25702/crc_inst/crc_t_reg[1]
  -------------------------------------------------------------------
                         required time                         37.691    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                 38.109    

Slack (MET) :             38.109ns  (required time - arrival time)
  Source:                 tx_25702/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/crc_inst/crc_t_reg[25]/PRE
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.379ns (26.324%)  route 1.061ns (73.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 38.562 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.858ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.356    -1.858    tx_25702/clk_out2
    SLICE_X33Y30         FDRE                                         r  tx_25702/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.379    -1.479 f  tx_25702/fcs_rst_reg/Q
                         net (fo=33, routed)          1.061    -0.419    tx_25702/crc_inst/AS[0]
    SLICE_X31Y27         FDPE                                         f  tx_25702/crc_inst/crc_t_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.246    38.562    tx_25702/crc_inst/clk_out2
    SLICE_X31Y27         FDPE                                         r  tx_25702/crc_inst/crc_t_reg[25]/C
                         clock pessimism             -0.448    38.114    
                         clock uncertainty           -0.131    37.983    
    SLICE_X31Y27         FDPE (Recov_fdpe_C_PRE)     -0.292    37.691    tx_25702/crc_inst/crc_t_reg[25]
  -------------------------------------------------------------------
                         required time                         37.691    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                 38.109    

Slack (MET) :             38.109ns  (required time - arrival time)
  Source:                 tx_25702/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/crc_inst/crc_t_reg[9]/PRE
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.379ns (26.324%)  route 1.061ns (73.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 38.562 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.858ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.356    -1.858    tx_25702/clk_out2
    SLICE_X33Y30         FDRE                                         r  tx_25702/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.379    -1.479 f  tx_25702/fcs_rst_reg/Q
                         net (fo=33, routed)          1.061    -0.419    tx_25702/crc_inst/AS[0]
    SLICE_X31Y27         FDPE                                         f  tx_25702/crc_inst/crc_t_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.246    38.562    tx_25702/crc_inst/clk_out2
    SLICE_X31Y27         FDPE                                         r  tx_25702/crc_inst/crc_t_reg[9]/C
                         clock pessimism             -0.448    38.114    
                         clock uncertainty           -0.131    37.983    
    SLICE_X31Y27         FDPE (Recov_fdpe_C_PRE)     -0.292    37.691    tx_25702/crc_inst/crc_t_reg[9]
  -------------------------------------------------------------------
                         required time                         37.691    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                 38.109    

Slack (MET) :             38.248ns  (required time - arrival time)
  Source:                 tx_25702/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/crc_inst/crc_t_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.379ns (29.128%)  route 0.922ns (70.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 38.562 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.858ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.356    -1.858    tx_25702/clk_out2
    SLICE_X33Y30         FDRE                                         r  tx_25702/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.379    -1.479 f  tx_25702/fcs_rst_reg/Q
                         net (fo=33, routed)          0.922    -0.557    tx_25702/crc_inst/AS[0]
    SLICE_X32Y28         FDPE                                         f  tx_25702/crc_inst/crc_t_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.246    38.562    tx_25702/crc_inst/clk_out2
    SLICE_X32Y28         FDPE                                         r  tx_25702/crc_inst/crc_t_reg[0]/C
                         clock pessimism             -0.448    38.114    
                         clock uncertainty           -0.131    37.983    
    SLICE_X32Y28         FDPE (Recov_fdpe_C_PRE)     -0.292    37.691    tx_25702/crc_inst/crc_t_reg[0]
  -------------------------------------------------------------------
                         required time                         37.691    
                         arrival time                           0.557    
  -------------------------------------------------------------------
                         slack                                 38.248    

Slack (MET) :             38.248ns  (required time - arrival time)
  Source:                 tx_25702/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/crc_inst/crc_t_reg[11]/PRE
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.379ns (29.128%)  route 0.922ns (70.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 38.562 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.858ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.356    -1.858    tx_25702/clk_out2
    SLICE_X33Y30         FDRE                                         r  tx_25702/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.379    -1.479 f  tx_25702/fcs_rst_reg/Q
                         net (fo=33, routed)          0.922    -0.557    tx_25702/crc_inst/AS[0]
    SLICE_X32Y28         FDPE                                         f  tx_25702/crc_inst/crc_t_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.246    38.562    tx_25702/crc_inst/clk_out2
    SLICE_X32Y28         FDPE                                         r  tx_25702/crc_inst/crc_t_reg[11]/C
                         clock pessimism             -0.448    38.114    
                         clock uncertainty           -0.131    37.983    
    SLICE_X32Y28         FDPE (Recov_fdpe_C_PRE)     -0.292    37.691    tx_25702/crc_inst/crc_t_reg[11]
  -------------------------------------------------------------------
                         required time                         37.691    
                         arrival time                           0.557    
  -------------------------------------------------------------------
                         slack                                 38.248    

Slack (MET) :             38.248ns  (required time - arrival time)
  Source:                 tx_25702/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/crc_inst/crc_t_reg[15]/PRE
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.379ns (29.128%)  route 0.922ns (70.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 38.562 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.858ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.356    -1.858    tx_25702/clk_out2
    SLICE_X33Y30         FDRE                                         r  tx_25702/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.379    -1.479 f  tx_25702/fcs_rst_reg/Q
                         net (fo=33, routed)          0.922    -0.557    tx_25702/crc_inst/AS[0]
    SLICE_X32Y28         FDPE                                         f  tx_25702/crc_inst/crc_t_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.246    38.562    tx_25702/crc_inst/clk_out2
    SLICE_X32Y28         FDPE                                         r  tx_25702/crc_inst/crc_t_reg[15]/C
                         clock pessimism             -0.448    38.114    
                         clock uncertainty           -0.131    37.983    
    SLICE_X32Y28         FDPE (Recov_fdpe_C_PRE)     -0.292    37.691    tx_25702/crc_inst/crc_t_reg[15]
  -------------------------------------------------------------------
                         required time                         37.691    
                         arrival time                           0.557    
  -------------------------------------------------------------------
                         slack                                 38.248    

Slack (MET) :             38.248ns  (required time - arrival time)
  Source:                 tx_25702/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/crc_inst/crc_t_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_pll rise@40.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.379ns (29.128%)  route 0.922ns (70.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 38.562 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.858ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.528    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.245    -4.718 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.423    -3.295    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.356    -1.858    tx_25702/clk_out2
    SLICE_X33Y30         FDRE                                         r  tx_25702/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.379    -1.479 f  tx_25702/fcs_rst_reg/Q
                         net (fo=33, routed)          0.922    -0.557    tx_25702/crc_inst/AS[0]
    SLICE_X32Y28         FDPE                                         f  tx_25702/crc_inst/crc_t_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    41.381 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.400    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.515    35.885 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.354    37.239    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.316 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        1.246    38.562    tx_25702/crc_inst/clk_out2
    SLICE_X32Y28         FDPE                                         r  tx_25702/crc_inst/crc_t_reg[3]/C
                         clock pessimism             -0.448    38.114    
                         clock uncertainty           -0.131    37.983    
    SLICE_X32Y28         FDPE (Recov_fdpe_C_PRE)     -0.292    37.691    tx_25702/crc_inst/crc_t_reg[3]
  -------------------------------------------------------------------
                         required time                         37.691    
                         arrival time                           0.557    
  -------------------------------------------------------------------
                         slack                                 38.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 tx_25702/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/crc_inst/crc_t_reg[12]/PRE
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.857%)  route 0.196ns (58.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.555    -0.517    tx_25702/clk_out2
    SLICE_X33Y30         FDRE                                         r  tx_25702/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.376 f  tx_25702/fcs_rst_reg/Q
                         net (fo=33, routed)          0.196    -0.180    tx_25702/crc_inst/AS[0]
    SLICE_X28Y30         FDPE                                         f  tx_25702/crc_inst/crc_t_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.823    -0.287    tx_25702/crc_inst/clk_out2
    SLICE_X28Y30         FDPE                                         r  tx_25702/crc_inst/crc_t_reg[12]/C
                         clock pessimism             -0.196    -0.483    
    SLICE_X28Y30         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.578    tx_25702/crc_inst/crc_t_reg[12]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 tx_25702/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/crc_inst/crc_t_reg[4]/PRE
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.857%)  route 0.196ns (58.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.555    -0.517    tx_25702/clk_out2
    SLICE_X33Y30         FDRE                                         r  tx_25702/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.376 f  tx_25702/fcs_rst_reg/Q
                         net (fo=33, routed)          0.196    -0.180    tx_25702/crc_inst/AS[0]
    SLICE_X28Y30         FDPE                                         f  tx_25702/crc_inst/crc_t_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.823    -0.287    tx_25702/crc_inst/clk_out2
    SLICE_X28Y30         FDPE                                         r  tx_25702/crc_inst/crc_t_reg[4]/C
                         clock pessimism             -0.196    -0.483    
    SLICE_X28Y30         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.578    tx_25702/crc_inst/crc_t_reg[4]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 tx_25702/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/crc_inst/crc_t_reg[20]/PRE
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.840%)  route 0.181ns (56.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.555    -0.517    tx_25702/clk_out2
    SLICE_X33Y30         FDRE                                         r  tx_25702/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.376 f  tx_25702/fcs_rst_reg/Q
                         net (fo=33, routed)          0.181    -0.195    tx_25702/crc_inst/AS[0]
    SLICE_X31Y30         FDPE                                         f  tx_25702/crc_inst/crc_t_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.822    -0.288    tx_25702/crc_inst/clk_out2
    SLICE_X31Y30         FDPE                                         r  tx_25702/crc_inst/crc_t_reg[20]/C
                         clock pessimism             -0.215    -0.503    
    SLICE_X31Y30         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.598    tx_25702/crc_inst/crc_t_reg[20]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 tx_25702/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/crc_inst/crc_t_reg[28]/PRE
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.840%)  route 0.181ns (56.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.555    -0.517    tx_25702/clk_out2
    SLICE_X33Y30         FDRE                                         r  tx_25702/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.376 f  tx_25702/fcs_rst_reg/Q
                         net (fo=33, routed)          0.181    -0.195    tx_25702/crc_inst/AS[0]
    SLICE_X31Y30         FDPE                                         f  tx_25702/crc_inst/crc_t_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.822    -0.288    tx_25702/crc_inst/clk_out2
    SLICE_X31Y30         FDPE                                         r  tx_25702/crc_inst/crc_t_reg[28]/C
                         clock pessimism             -0.215    -0.503    
    SLICE_X31Y30         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.598    tx_25702/crc_inst/crc_t_reg[28]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 tx_25702/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/crc_inst/crc_t_reg[14]/PRE
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.321%)  route 0.258ns (64.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.555    -0.517    tx_25702/clk_out2
    SLICE_X33Y30         FDRE                                         r  tx_25702/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.376 f  tx_25702/fcs_rst_reg/Q
                         net (fo=33, routed)          0.258    -0.118    tx_25702/crc_inst/AS[0]
    SLICE_X28Y29         FDPE                                         f  tx_25702/crc_inst/crc_t_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.822    -0.288    tx_25702/crc_inst/clk_out2
    SLICE_X28Y29         FDPE                                         r  tx_25702/crc_inst/crc_t_reg[14]/C
                         clock pessimism             -0.196    -0.484    
    SLICE_X28Y29         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.579    tx_25702/crc_inst/crc_t_reg[14]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 tx_25702/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/crc_inst/crc_t_reg[16]/PRE
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.321%)  route 0.258ns (64.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.555    -0.517    tx_25702/clk_out2
    SLICE_X33Y30         FDRE                                         r  tx_25702/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.376 f  tx_25702/fcs_rst_reg/Q
                         net (fo=33, routed)          0.258    -0.118    tx_25702/crc_inst/AS[0]
    SLICE_X28Y29         FDPE                                         f  tx_25702/crc_inst/crc_t_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.822    -0.288    tx_25702/crc_inst/clk_out2
    SLICE_X28Y29         FDPE                                         r  tx_25702/crc_inst/crc_t_reg[16]/C
                         clock pessimism             -0.196    -0.484    
    SLICE_X28Y29         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.579    tx_25702/crc_inst/crc_t_reg[16]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 tx_25702/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/crc_inst/crc_t_reg[22]/PRE
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.321%)  route 0.258ns (64.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.555    -0.517    tx_25702/clk_out2
    SLICE_X33Y30         FDRE                                         r  tx_25702/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.376 f  tx_25702/fcs_rst_reg/Q
                         net (fo=33, routed)          0.258    -0.118    tx_25702/crc_inst/AS[0]
    SLICE_X28Y29         FDPE                                         f  tx_25702/crc_inst/crc_t_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.822    -0.288    tx_25702/crc_inst/clk_out2
    SLICE_X28Y29         FDPE                                         r  tx_25702/crc_inst/crc_t_reg[22]/C
                         clock pessimism             -0.196    -0.484    
    SLICE_X28Y29         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.579    tx_25702/crc_inst/crc_t_reg[22]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 tx_25702/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/crc_inst/crc_t_reg[30]/PRE
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.321%)  route 0.258ns (64.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.555    -0.517    tx_25702/clk_out2
    SLICE_X33Y30         FDRE                                         r  tx_25702/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.376 f  tx_25702/fcs_rst_reg/Q
                         net (fo=33, routed)          0.258    -0.118    tx_25702/crc_inst/AS[0]
    SLICE_X28Y29         FDPE                                         f  tx_25702/crc_inst/crc_t_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.822    -0.288    tx_25702/crc_inst/clk_out2
    SLICE_X28Y29         FDPE                                         r  tx_25702/crc_inst/crc_t_reg[30]/C
                         clock pessimism             -0.196    -0.484    
    SLICE_X28Y29         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.579    tx_25702/crc_inst/crc_t_reg[30]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 tx_25702/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/crc_inst/crc_t_reg[6]/PRE
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.321%)  route 0.258ns (64.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.555    -0.517    tx_25702/clk_out2
    SLICE_X33Y30         FDRE                                         r  tx_25702/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.376 f  tx_25702/fcs_rst_reg/Q
                         net (fo=33, routed)          0.258    -0.118    tx_25702/crc_inst/AS[0]
    SLICE_X28Y29         FDPE                                         f  tx_25702/crc_inst/crc_t_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.822    -0.288    tx_25702/crc_inst/clk_out2
    SLICE_X28Y29         FDPE                                         r  tx_25702/crc_inst/crc_t_reg[6]/C
                         clock pessimism             -0.196    -0.484    
    SLICE_X28Y29         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.579    tx_25702/crc_inst/crc_t_reg[6]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 tx_25702/fcs_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_25702/crc_inst/crc_t_reg[23]/PRE
                            (removal check against rising-edge clock clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.623%)  route 0.389ns (73.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.601 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.097    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.555    -0.517    tx_25702/clk_out2
    SLICE_X33Y30         FDRE                                         r  tx_25702/fcs_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.376 f  tx_25702/fcs_rst_reg/Q
                         net (fo=33, routed)          0.389     0.013    tx_25702/crc_inst/AS[0]
    SLICE_X29Y28         FDPE                                         f  tx_25702/crc_inst/crc_t_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.953    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.688 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.138    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.109 r  pll_inst/inst/clkout2_buf/O
                         net (fo=1275, routed)        0.821    -0.289    tx_25702/crc_inst/clk_out2
    SLICE_X29Y28         FDPE                                         r  tx_25702/crc_inst/crc_t_reg[23]/C
                         clock pessimism             -0.196    -0.485    
    SLICE_X29Y28         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.580    tx_25702/crc_inst/crc_t_reg[23]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.593    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      998.776ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.776ns  (required time - arrival time)
  Source:                 fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.149ns  (logic 0.433ns (37.691%)  route 0.716ns (62.309%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE                         0.000     0.000 r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.716     1.149    fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X29Y19         FDRE                                         r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)       -0.075   999.925    fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                998.776    

Slack (MET) :             998.776ns  (required time - arrival time)
  Source:                 fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.151ns  (logic 0.433ns (37.623%)  route 0.718ns (62.377%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE                         0.000     0.000 r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.718     1.151    fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X28Y18         FDRE                                         r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X28Y18         FDRE (Setup_fdre_C_D)       -0.073   999.927    fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.927    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                998.776    

Slack (MET) :             998.799ns  (required time - arrival time)
  Source:                 fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.999ns  (logic 0.398ns (39.853%)  route 0.601ns (60.147%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE                         0.000     0.000 r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.601     0.999    fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X28Y18         FDRE                                         r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X28Y18         FDRE (Setup_fdre_C_D)       -0.202   999.798    fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.798    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                998.799    

Slack (MET) :             998.813ns  (required time - arrival time)
  Source:                 fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.985ns  (logic 0.398ns (40.420%)  route 0.587ns (59.580%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE                         0.000     0.000 r  fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.587     0.985    fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X11Y9          FDRE                                         r  fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)       -0.202   999.798    fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.798    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                998.813    

Slack (MET) :             998.837ns  (required time - arrival time)
  Source:                 FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.133ns  (logic 0.433ns (38.219%)  route 0.700ns (61.781%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE                         0.000     0.000 r  FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.700     1.133    FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X8Y4           FDRE                                         r  FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X8Y4           FDRE (Setup_fdre_C_D)       -0.030   999.970    FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.970    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                998.837    

Slack (MET) :             998.862ns  (required time - arrival time)
  Source:                 fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.063ns  (logic 0.433ns (40.721%)  route 0.630ns (59.279%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE                         0.000     0.000 r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.630     1.063    fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X28Y17         FDRE                                         r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X28Y17         FDRE (Setup_fdre_C_D)       -0.075   999.925    fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                998.862    

Slack (MET) :             998.885ns  (required time - arrival time)
  Source:                 FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.910ns  (logic 0.398ns (43.739%)  route 0.512ns (56.261%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y2          FDRE                         0.000     0.000 r  FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X46Y2          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.512     0.910    FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X40Y0          FDRE                                         r  FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X40Y0          FDRE (Setup_fdre_C_D)       -0.205   999.795    FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.795    
                         arrival time                          -0.910    
  -------------------------------------------------------------------
                         slack                                998.885    

Slack (MET) :             998.892ns  (required time - arrival time)
  Source:                 fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.033ns  (logic 0.433ns (41.932%)  route 0.600ns (58.068%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE                         0.000     0.000 r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.600     1.033    fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X28Y19         FDRE                                         r  fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X28Y19         FDRE (Setup_fdre_C_D)       -0.075   999.925    fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                998.892    

Slack (MET) :             998.899ns  (required time - arrival time)
  Source:                 FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.901ns  (logic 0.398ns (44.167%)  route 0.503ns (55.833%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE                         0.000     0.000 r  FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.503     0.901    FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X40Y1          FDRE                                         r  FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X40Y1          FDRE (Setup_fdre_C_D)       -0.200   999.800    FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.800    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                998.899    

Slack (MET) :             998.916ns  (required time - arrival time)
  Source:                 FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.884ns  (logic 0.398ns (45.026%)  route 0.486ns (54.974%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y2          FDRE                         0.000     0.000 r  FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X46Y2          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.486     0.884    FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X40Y3          FDRE                                         r  FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X40Y3          FDRE (Setup_fdre_C_D)       -0.200   999.800    FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.800    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                998.916    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out2_pll
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       38.839ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.839ns  (required time - arrival time)
  Source:                 fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.995ns  (logic 0.348ns (34.990%)  route 0.647ns (65.010%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31                                       0.000     0.000 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.647     0.995    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X6Y31          FDRE                                         r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X6Y31          FDRE (Setup_fdre_C_D)       -0.166    39.834    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         39.834    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                 38.839    

Slack (MET) :             38.957ns  (required time - arrival time)
  Source:                 fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.838ns  (logic 0.398ns (47.477%)  route 0.440ns (52.523%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30                                      0.000     0.000 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.440     0.838    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X7Y30          FDRE                                         r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X7Y30          FDRE (Setup_fdre_C_D)       -0.205    39.795    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.795    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                 38.957    

Slack (MET) :             38.986ns  (required time - arrival time)
  Source:                 fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.807ns  (logic 0.348ns (43.136%)  route 0.459ns (56.864%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31                                       0.000     0.000 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.459     0.807    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X4Y30          FDRE                                         r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)       -0.207    39.793    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.793    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                 38.986    

Slack (MET) :             38.992ns  (required time - arrival time)
  Source:                 fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.838ns  (logic 0.348ns (41.550%)  route 0.490ns (58.450%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31                                       0.000     0.000 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.490     0.838    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X6Y31          FDRE                                         r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X6Y31          FDRE (Setup_fdre_C_D)       -0.170    39.830    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.830    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                 38.992    

Slack (MET) :             39.000ns  (required time - arrival time)
  Source:                 fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.834ns  (logic 0.348ns (41.749%)  route 0.486ns (58.251%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34                                       0.000     0.000 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.486     0.834    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X6Y34          FDRE                                         r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X6Y34          FDRE (Setup_fdre_C_D)       -0.166    39.834    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         39.834    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                 39.000    

Slack (MET) :             39.035ns  (required time - arrival time)
  Source:                 fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.892ns  (logic 0.379ns (42.468%)  route 0.513ns (57.532%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31                                       0.000     0.000 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.513     0.892    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X5Y30          FDRE                                         r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X5Y30          FDRE (Setup_fdre_C_D)       -0.073    39.927    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         39.927    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                 39.035    

Slack (MET) :             39.071ns  (required time - arrival time)
  Source:                 fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.719ns  (logic 0.348ns (48.386%)  route 0.371ns (51.614%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31                                       0.000     0.000 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.371     0.719    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X5Y30          FDRE                                         r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X5Y30          FDRE (Setup_fdre_C_D)       -0.210    39.790    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.790    
                         arrival time                          -0.719    
  -------------------------------------------------------------------
                         slack                                 39.071    

Slack (MET) :             39.079ns  (required time - arrival time)
  Source:                 fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.888ns  (logic 0.433ns (48.752%)  route 0.455ns (51.248%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30                                      0.000     0.000 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.455     0.888    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X6Y30          FDRE                                         r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X6Y30          FDRE (Setup_fdre_C_D)       -0.033    39.967    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.967    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                 39.079    

Slack (MET) :             39.190ns  (required time - arrival time)
  Source:                 fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.735ns  (logic 0.379ns (51.583%)  route 0.356ns (48.417%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31                                       0.000     0.000 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.356     0.735    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X5Y31          FDRE                                         r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X5Y31          FDRE (Setup_fdre_C_D)       -0.075    39.925    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.925    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                 39.190    

Slack (MET) :             39.209ns  (required time - arrival time)
  Source:                 fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.758ns  (logic 0.379ns (49.983%)  route 0.379ns (50.017%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34                                       0.000     0.000 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.379     0.758    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X6Y34          FDRE                                         r  fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X6Y34          FDRE (Setup_fdre_C_D)       -0.033    39.967    fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         39.967    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 39.209    





