{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705293276694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705293276694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 14 22:34:36 2024 " "Processing started: Sun Jan 14 22:34:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705293276694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293276694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293276694 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705293276824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705293276824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-ArchROM " "Found design unit 1: ROM-ArchROM" {  } { { "ROM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/ROM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282719 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier-ArchMultiplier " "Found design unit 1: Multiplier-ArchMultiplier" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282719 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-ArchFullAdder " "Found design unit 1: FullAdder-ArchFullAdder" {  } { { "FullAdder.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/FullAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282720 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Calculator-ArchCalculator " "Found design unit 1: Calculator-ArchCalculator" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282720 ""} { "Info" "ISGN_ENTITY_NAME" "1 Calculator " "Found entity 1: Calculator" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keyboard-Behavioral " "Found design unit 1: Keyboard-Behavioral" {  } { { "Keyboard.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Keyboard.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282721 ""} { "Info" "ISGN_ENTITY_NAME" "1 Keyboard " "Found entity 1: Keyboard" {  } { { "Keyboard.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Keyboard.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-ArchCPU " "Found design unit 1: CPU-ArchCPU" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282721 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD-controller " "Found design unit 1: LCD-controller" {  } { { "LCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/LCD.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282721 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/LCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-ArchRAM " "Found design unit 1: RAM-ArchRAM" {  } { { "RAM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/RAM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282722 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/RAM.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-ArchDisplay " "Found design unit 1: Display-ArchDisplay" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Display.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282722 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Converter-ArchConverter " "Found design unit 1: Converter-ArchConverter" {  } { { "Converter.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Converter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282722 ""} { "Info" "ISGN_ENTITY_NAME" "1 Converter " "Found entity 1: Converter" {  } { { "Converter.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Converter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ConvertToLCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ConvertToLCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConvertToLCD-ArchConvertToLCD " "Found design unit 1: ConvertToLCD-ArchConvertToLCD" {  } { { "ConvertToLCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/ConvertToLCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282722 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConvertToLCD " "Found entity 1: ConvertToLCD" {  } { { "ConvertToLCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/ConvertToLCD.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BinaryToBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BinaryToBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryToBCD-Behavioral " "Found design unit 1: BinaryToBCD-Behavioral" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282723 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCD " "Found entity 1: BinaryToBCD" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divider-ArchMultiplier " "Found design unit 1: Divider-ArchMultiplier" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282723 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Comparison.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Comparison.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparison-ArchComparison " "Found design unit 1: Comparison-ArchComparison" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Comparison.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282723 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparison " "Found entity 1: Comparison" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Comparison.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Power.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Power.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Power-ArchPower " "Found design unit 1: Power-ArchPower" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282724 ""} { "Info" "ISGN_ENTITY_NAME" "1 Power " "Found entity 1: Power" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BinaryToBCDLow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BinaryToBCDLow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryToBCDLow-Behavioral " "Found design unit 1: BinaryToBCDLow-Behavioral" {  } { { "BinaryToBCDLow.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282724 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCDLow " "Found entity 1: BinaryToBCDLow" {  } { { "BinaryToBCDLow.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Factorial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Factorial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Factorial-ArchFactorial " "Found design unit 1: Factorial-ArchFactorial" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282724 ""} { "Info" "ISGN_ENTITY_NAME" "1 Factorial " "Found entity 1: Factorial" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Random.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Random.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Random-ArchRandom " "Found design unit 1: Random-ArchRandom" {  } { { "Random.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Random.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282725 ""} { "Info" "ISGN_ENTITY_NAME" "1 Random " "Found entity 1: Random" {  } { { "Random.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Random.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293282725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282725 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Calculator " "Elaborating entity \"Calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705293282764 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "leds Calculator.vhd(8) " "VHDL Signal Declaration warning at Calculator.vhd(8): used implicit default value for signal \"leds\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1705293282765 "|Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ramOut Calculator.vhd(87) " "Verilog HDL or VHDL warning at Calculator.vhd(87): object \"ramOut\" assigned a value but never read" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705293282765 "|Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enableRAM1_Flag Calculator.vhd(88) " "Verilog HDL or VHDL warning at Calculator.vhd(88): object \"enableRAM1_Flag\" assigned a value but never read" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705293282765 "|Calculator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:Calculator " "Elaborating entity \"CPU\" for hierarchy \"CPU:Calculator\"" {  } { { "Calculator.vhd" "Calculator" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705293282840 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adderOverflow CPU.vhd(73) " "Verilog HDL or VHDL warning at CPU.vhd(73): object \"adderOverflow\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705293282842 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "subsOverflow CPU.vhd(73) " "Verilog HDL or VHDL warning at CPU.vhd(73): object \"subsOverflow\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705293282842 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "multiplierOverflow CPU.vhd(73) " "Verilog HDL or VHDL warning at CPU.vhd(73): object \"multiplierOverflow\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705293282842 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adderNegative CPU.vhd(73) " "Verilog HDL or VHDL warning at CPU.vhd(73): object \"adderNegative\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705293282842 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "subsNegative CPU.vhd(73) " "Verilog HDL or VHDL warning at CPU.vhd(73): object \"subsNegative\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705293282842 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "multiNegative CPU.vhd(73) " "Verilog HDL or VHDL warning at CPU.vhd(73): object \"multiNegative\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705293282842 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcOverflow CPU.vhd(73) " "Verilog HDL or VHDL warning at CPU.vhd(73): object \"pcOverflow\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705293282842 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcNegative CPU.vhd(73) " "Verilog HDL or VHDL warning at CPU.vhd(73): object \"pcNegative\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705293282842 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempPC32 CPU.vhd(75) " "Verilog HDL or VHDL warning at CPU.vhd(75): object \"tempPC32\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705293282842 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "addPC CPU.vhd(75) " "VHDL Signal Declaration warning at CPU.vhd(75): used explicit default value for signal \"addPC\" because signal was never assigned a value" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 75 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1705293282842 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tempPC CPU.vhd(75) " "VHDL Signal Declaration warning at CPU.vhd(75): used explicit default value for signal \"tempPC\" because signal was never assigned a value" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 75 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1705293282842 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nextStep CPU.vhd(104) " "Verilog HDL or VHDL warning at CPU.vhd(104): object \"nextStep\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705293282842 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(113) " "VHDL Process Statement warning at CPU.vhd(113): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282842 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU.vhd(114) " "VHDL Process Statement warning at CPU.vhd(114): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282842 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AdderResult CPU.vhd(116) " "VHDL Process Statement warning at CPU.vhd(116): signal \"AdderResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282842 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(118) " "VHDL Process Statement warning at CPU.vhd(118): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282842 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU.vhd(119) " "VHDL Process Statement warning at CPU.vhd(119): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282842 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(121) " "VHDL Process Statement warning at CPU.vhd(121): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282842 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU.vhd(121) " "VHDL Process Statement warning at CPU.vhd(121): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282842 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SubstractionResult CPU.vhd(123) " "VHDL Process Statement warning at CPU.vhd(123): signal \"SubstractionResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282842 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempA CPU.vhd(91) " "Verilog HDL or VHDL warning at CPU.vhd(91): object \"tempA\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705293282842 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SubstractionResult CPU.vhd(125) " "VHDL Process Statement warning at CPU.vhd(125): signal \"SubstractionResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282842 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(129) " "VHDL Process Statement warning at CPU.vhd(129): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282842 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU.vhd(130) " "VHDL Process Statement warning at CPU.vhd(130): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282842 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MultiplierResult CPU.vhd(132) " "VHDL Process Statement warning at CPU.vhd(132): signal \"MultiplierResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282842 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(134) " "VHDL Process Statement warning at CPU.vhd(134): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282842 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU.vhd(135) " "VHDL Process Statement warning at CPU.vhd(135): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282842 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DividerResult CPU.vhd(137) " "VHDL Process Statement warning at CPU.vhd(137): signal \"DividerResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(139) " "VHDL Process Statement warning at CPU.vhd(139): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU.vhd(140) " "VHDL Process Statement warning at CPU.vhd(140): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PowerResult CPU.vhd(142) " "VHDL Process Statement warning at CPU.vhd(142): signal \"PowerResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(144) " "VHDL Process Statement warning at CPU.vhd(144): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FactorialResult CPU.vhd(146) " "VHDL Process Statement warning at CPU.vhd(146): signal \"FactorialResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(148) " "VHDL Process Statement warning at CPU.vhd(148): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU.vhd(149) " "VHDL Process Statement warning at CPU.vhd(149): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "equal CPU.vhd(150) " "VHDL Process Statement warning at CPU.vhd(150): signal \"equal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lower CPU.vhd(150) " "VHDL Process Statement warning at CPU.vhd(150): signal \"lower\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "higher CPU.vhd(150) " "VHDL Process Statement warning at CPU.vhd(150): signal \"higher\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(152) " "VHDL Process Statement warning at CPU.vhd(152): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU.vhd(153) " "VHDL Process Statement warning at CPU.vhd(153): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RandomResult CPU.vhd(155) " "VHDL Process Statement warning at CPU.vhd(155): signal \"RandomResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "setA CPU.vhd(103) " "VHDL Process Statement warning at CPU.vhd(103): inferring latch(es) for signal or variable \"setA\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "setB CPU.vhd(103) " "VHDL Process Statement warning at CPU.vhd(103): inferring latch(es) for signal or variable \"setB\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "negative CPU.vhd(103) " "VHDL Process Statement warning at CPU.vhd(103): inferring latch(es) for signal or variable \"negative\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result CPU.vhd(103) " "VHDL Process Statement warning at CPU.vhd(103): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] CPU.vhd(103) " "Inferred latch for \"result\[3\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] CPU.vhd(103) " "Inferred latch for \"result\[4\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] CPU.vhd(103) " "Inferred latch for \"result\[5\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] CPU.vhd(103) " "Inferred latch for \"result\[6\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] CPU.vhd(103) " "Inferred latch for \"result\[7\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] CPU.vhd(103) " "Inferred latch for \"result\[8\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] CPU.vhd(103) " "Inferred latch for \"result\[9\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] CPU.vhd(103) " "Inferred latch for \"result\[10\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] CPU.vhd(103) " "Inferred latch for \"result\[11\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] CPU.vhd(103) " "Inferred latch for \"result\[12\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] CPU.vhd(103) " "Inferred latch for \"result\[13\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] CPU.vhd(103) " "Inferred latch for \"result\[14\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] CPU.vhd(103) " "Inferred latch for \"result\[15\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] CPU.vhd(103) " "Inferred latch for \"result\[16\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] CPU.vhd(103) " "Inferred latch for \"result\[17\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] CPU.vhd(103) " "Inferred latch for \"result\[18\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] CPU.vhd(103) " "Inferred latch for \"result\[19\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] CPU.vhd(103) " "Inferred latch for \"result\[20\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] CPU.vhd(103) " "Inferred latch for \"result\[21\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] CPU.vhd(103) " "Inferred latch for \"result\[22\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] CPU.vhd(103) " "Inferred latch for \"result\[23\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] CPU.vhd(103) " "Inferred latch for \"result\[24\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] CPU.vhd(103) " "Inferred latch for \"result\[25\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] CPU.vhd(103) " "Inferred latch for \"result\[26\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] CPU.vhd(103) " "Inferred latch for \"result\[27\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] CPU.vhd(103) " "Inferred latch for \"result\[28\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] CPU.vhd(103) " "Inferred latch for \"result\[29\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] CPU.vhd(103) " "Inferred latch for \"result\[30\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] CPU.vhd(103) " "Inferred latch for \"result\[31\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "negative CPU.vhd(103) " "Inferred latch for \"negative\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[0\] CPU.vhd(103) " "Inferred latch for \"setB\[0\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[1\] CPU.vhd(103) " "Inferred latch for \"setB\[1\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[2\] CPU.vhd(103) " "Inferred latch for \"setB\[2\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[3\] CPU.vhd(103) " "Inferred latch for \"setB\[3\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[4\] CPU.vhd(103) " "Inferred latch for \"setB\[4\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[5\] CPU.vhd(103) " "Inferred latch for \"setB\[5\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[6\] CPU.vhd(103) " "Inferred latch for \"setB\[6\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[7\] CPU.vhd(103) " "Inferred latch for \"setB\[7\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[8\] CPU.vhd(103) " "Inferred latch for \"setB\[8\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[9\] CPU.vhd(103) " "Inferred latch for \"setB\[9\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[10\] CPU.vhd(103) " "Inferred latch for \"setB\[10\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[11\] CPU.vhd(103) " "Inferred latch for \"setB\[11\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[12\] CPU.vhd(103) " "Inferred latch for \"setB\[12\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[13\] CPU.vhd(103) " "Inferred latch for \"setB\[13\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[14\] CPU.vhd(103) " "Inferred latch for \"setB\[14\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[15\] CPU.vhd(103) " "Inferred latch for \"setB\[15\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[16\] CPU.vhd(103) " "Inferred latch for \"setB\[16\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[17\] CPU.vhd(103) " "Inferred latch for \"setB\[17\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[18\] CPU.vhd(103) " "Inferred latch for \"setB\[18\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[19\] CPU.vhd(103) " "Inferred latch for \"setB\[19\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[20\] CPU.vhd(103) " "Inferred latch for \"setB\[20\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[21\] CPU.vhd(103) " "Inferred latch for \"setB\[21\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[22\] CPU.vhd(103) " "Inferred latch for \"setB\[22\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[23\] CPU.vhd(103) " "Inferred latch for \"setB\[23\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[24\] CPU.vhd(103) " "Inferred latch for \"setB\[24\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[25\] CPU.vhd(103) " "Inferred latch for \"setB\[25\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[26\] CPU.vhd(103) " "Inferred latch for \"setB\[26\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[27\] CPU.vhd(103) " "Inferred latch for \"setB\[27\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[28\] CPU.vhd(103) " "Inferred latch for \"setB\[28\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[29\] CPU.vhd(103) " "Inferred latch for \"setB\[29\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[30\] CPU.vhd(103) " "Inferred latch for \"setB\[30\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[31\] CPU.vhd(103) " "Inferred latch for \"setB\[31\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[0\] CPU.vhd(103) " "Inferred latch for \"setA\[0\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[1\] CPU.vhd(103) " "Inferred latch for \"setA\[1\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282843 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[2\] CPU.vhd(103) " "Inferred latch for \"setA\[2\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[3\] CPU.vhd(103) " "Inferred latch for \"setA\[3\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[4\] CPU.vhd(103) " "Inferred latch for \"setA\[4\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[5\] CPU.vhd(103) " "Inferred latch for \"setA\[5\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[6\] CPU.vhd(103) " "Inferred latch for \"setA\[6\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[7\] CPU.vhd(103) " "Inferred latch for \"setA\[7\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[8\] CPU.vhd(103) " "Inferred latch for \"setA\[8\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[9\] CPU.vhd(103) " "Inferred latch for \"setA\[9\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[10\] CPU.vhd(103) " "Inferred latch for \"setA\[10\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[11\] CPU.vhd(103) " "Inferred latch for \"setA\[11\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[12\] CPU.vhd(103) " "Inferred latch for \"setA\[12\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[13\] CPU.vhd(103) " "Inferred latch for \"setA\[13\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[14\] CPU.vhd(103) " "Inferred latch for \"setA\[14\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[15\] CPU.vhd(103) " "Inferred latch for \"setA\[15\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[16\] CPU.vhd(103) " "Inferred latch for \"setA\[16\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[17\] CPU.vhd(103) " "Inferred latch for \"setA\[17\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[18\] CPU.vhd(103) " "Inferred latch for \"setA\[18\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[19\] CPU.vhd(103) " "Inferred latch for \"setA\[19\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[20\] CPU.vhd(103) " "Inferred latch for \"setA\[20\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[21\] CPU.vhd(103) " "Inferred latch for \"setA\[21\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[22\] CPU.vhd(103) " "Inferred latch for \"setA\[22\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[23\] CPU.vhd(103) " "Inferred latch for \"setA\[23\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[24\] CPU.vhd(103) " "Inferred latch for \"setA\[24\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[25\] CPU.vhd(103) " "Inferred latch for \"setA\[25\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[26\] CPU.vhd(103) " "Inferred latch for \"setA\[26\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[27\] CPU.vhd(103) " "Inferred latch for \"setA\[27\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[28\] CPU.vhd(103) " "Inferred latch for \"setA\[28\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[29\] CPU.vhd(103) " "Inferred latch for \"setA\[29\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[30\] CPU.vhd(103) " "Inferred latch for \"setA\[30\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[31\] CPU.vhd(103) " "Inferred latch for \"setA\[31\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 "|Calculator|CPU:Calculator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM CPU:Calculator\|ROM:ROMAccess " "Elaborating entity \"ROM\" for hierarchy \"CPU:Calculator\|ROM:ROMAccess\"" {  } { { "CPU.vhd" "ROMAccess" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705293282844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder CPU:Calculator\|FullAdder:AdderPC " "Elaborating entity \"FullAdder\" for hierarchy \"CPU:Calculator\|FullAdder:AdderPC\"" {  } { { "CPU.vhd" "AdderPC" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705293282845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier CPU:Calculator\|Multiplier:Multi " "Elaborating entity \"Multiplier\" for hierarchy \"CPU:Calculator\|Multiplier:Multi\"" {  } { { "CPU.vhd" "Multi" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705293282846 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "overflow Multiplier.vhd(10) " "VHDL Signal Declaration warning at Multiplier.vhd(10): used implicit default value for signal \"overflow\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1705293282847 "|Calculator|CPU:Calculator|Multiplier:Multi"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "negative Multiplier.vhd(10) " "VHDL Signal Declaration warning at Multiplier.vhd(10): used implicit default value for signal \"negative\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1705293282847 "|Calculator|CPU:Calculator|Multiplier:Multi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempResult Multiplier.vhd(14) " "Verilog HDL or VHDL warning at Multiplier.vhd(14): object \"tempResult\" assigned a value but never read" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705293282847 "|Calculator|CPU:Calculator|Multiplier:Multi"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tempA Multiplier.vhd(15) " "VHDL Signal Declaration warning at Multiplier.vhd(15): used explicit default value for signal \"tempA\" because signal was never assigned a value" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1705293282847 "|Calculator|CPU:Calculator|Multiplier:Multi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Multiplier.vhd(38) " "VHDL Process Statement warning at Multiplier.vhd(38): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282847 "|Calculator|CPU:Calculator|Multiplier:Multi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider CPU:Calculator\|Divider:Divi " "Elaborating entity \"Divider\" for hierarchy \"CPU:Calculator\|Divider:Divi\"" {  } { { "CPU.vhd" "Divi" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705293282847 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempResult Divider.vhd(13) " "Verilog HDL or VHDL warning at Divider.vhd(13): object \"tempResult\" assigned a value but never read" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705293282848 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tempA Divider.vhd(14) " "VHDL Signal Declaration warning at Divider.vhd(14): used explicit default value for signal \"tempA\" because signal was never assigned a value" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1705293282848 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Divider.vhd(37) " "VHDL Process Statement warning at Divider.vhd(37): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282848 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparison CPU:Calculator\|Comparison:Compare " "Elaborating entity \"Comparison\" for hierarchy \"CPU:Calculator\|Comparison:Compare\"" {  } { { "CPU.vhd" "Compare" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705293282848 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "H Comparison.vhd(14) " "VHDL Process Statement warning at Comparison.vhd(14): inferring latch(es) for signal or variable \"H\", which holds its previous value in one or more paths through the process" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Comparison.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705293282848 "|Calculator|CPU:Calculator|Comparison:Compare"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E Comparison.vhd(14) " "VHDL Process Statement warning at Comparison.vhd(14): inferring latch(es) for signal or variable \"E\", which holds its previous value in one or more paths through the process" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Comparison.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705293282848 "|Calculator|CPU:Calculator|Comparison:Compare"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L Comparison.vhd(14) " "VHDL Process Statement warning at Comparison.vhd(14): inferring latch(es) for signal or variable \"L\", which holds its previous value in one or more paths through the process" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Comparison.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705293282848 "|Calculator|CPU:Calculator|Comparison:Compare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L\[0\] Comparison.vhd(14) " "Inferred latch for \"L\[0\]\" at Comparison.vhd(14)" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Comparison.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282849 "|Calculator|CPU:Calculator|Comparison:Compare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[0\] Comparison.vhd(14) " "Inferred latch for \"H\[0\]\" at Comparison.vhd(14)" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Comparison.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282849 "|Calculator|CPU:Calculator|Comparison:Compare"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Power CPU:Calculator\|Power:Pow " "Elaborating entity \"Power\" for hierarchy \"CPU:Calculator\|Power:Pow\"" {  } { { "CPU.vhd" "Pow" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705293282849 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Power.vhd(38) " "VHDL Process Statement warning at Power.vhd(38): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Power.vhd(39) " "VHDL Process Statement warning at Power.vhd(39): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Power.vhd(40) " "VHDL Process Statement warning at Power.vhd(40): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tempA Power.vhd(31) " "VHDL Process Statement warning at Power.vhd(31): inferring latch(es) for signal or variable \"tempA\", which holds its previous value in one or more paths through the process" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[0\] Power.vhd(31) " "Inferred latch for \"tempA\[0\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[1\] Power.vhd(31) " "Inferred latch for \"tempA\[1\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[2\] Power.vhd(31) " "Inferred latch for \"tempA\[2\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[3\] Power.vhd(31) " "Inferred latch for \"tempA\[3\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[4\] Power.vhd(31) " "Inferred latch for \"tempA\[4\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[5\] Power.vhd(31) " "Inferred latch for \"tempA\[5\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[6\] Power.vhd(31) " "Inferred latch for \"tempA\[6\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[7\] Power.vhd(31) " "Inferred latch for \"tempA\[7\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[8\] Power.vhd(31) " "Inferred latch for \"tempA\[8\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[9\] Power.vhd(31) " "Inferred latch for \"tempA\[9\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[10\] Power.vhd(31) " "Inferred latch for \"tempA\[10\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[11\] Power.vhd(31) " "Inferred latch for \"tempA\[11\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[12\] Power.vhd(31) " "Inferred latch for \"tempA\[12\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[13\] Power.vhd(31) " "Inferred latch for \"tempA\[13\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[14\] Power.vhd(31) " "Inferred latch for \"tempA\[14\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[15\] Power.vhd(31) " "Inferred latch for \"tempA\[15\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[16\] Power.vhd(31) " "Inferred latch for \"tempA\[16\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[17\] Power.vhd(31) " "Inferred latch for \"tempA\[17\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[18\] Power.vhd(31) " "Inferred latch for \"tempA\[18\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[19\] Power.vhd(31) " "Inferred latch for \"tempA\[19\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[20\] Power.vhd(31) " "Inferred latch for \"tempA\[20\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[21\] Power.vhd(31) " "Inferred latch for \"tempA\[21\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[22\] Power.vhd(31) " "Inferred latch for \"tempA\[22\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[23\] Power.vhd(31) " "Inferred latch for \"tempA\[23\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[24\] Power.vhd(31) " "Inferred latch for \"tempA\[24\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[25\] Power.vhd(31) " "Inferred latch for \"tempA\[25\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[26\] Power.vhd(31) " "Inferred latch for \"tempA\[26\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[27\] Power.vhd(31) " "Inferred latch for \"tempA\[27\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[28\] Power.vhd(31) " "Inferred latch for \"tempA\[28\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[29\] Power.vhd(31) " "Inferred latch for \"tempA\[29\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[30\] Power.vhd(31) " "Inferred latch for \"tempA\[30\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[31\] Power.vhd(31) " "Inferred latch for \"tempA\[31\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Factorial CPU:Calculator\|Factorial:Fact " "Elaborating entity \"Factorial\" for hierarchy \"CPU:Calculator\|Factorial:Fact\"" {  } { { "CPU.vhd" "Fact" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705293282850 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempResult Factorial.vhd(27) " "Verilog HDL or VHDL warning at Factorial.vhd(27): object \"tempResult\" assigned a value but never read" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705293282852 "|Calculator|CPU:Calculator|Factorial:Fact"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Factorial.vhd(40) " "VHDL Process Statement warning at Factorial.vhd(40): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282852 "|Calculator|CPU:Calculator|Factorial:Fact"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tA Factorial.vhd(41) " "VHDL Process Statement warning at Factorial.vhd(41): signal \"tA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282852 "|Calculator|CPU:Calculator|Factorial:Fact"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Factorial.vhd(42) " "VHDL Process Statement warning at Factorial.vhd(42): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282852 "|Calculator|CPU:Calculator|Factorial:Fact"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Random CPU:Calculator\|Random:Rand " "Elaborating entity \"Random\" for hierarchy \"CPU:Calculator\|Random:Rand\"" {  } { { "CPU.vhd" "Rand" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705293282852 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "empty Random.vhd(15) " "VHDL Signal Declaration warning at Random.vhd(15): used explicit default value for signal \"empty\" because signal was never assigned a value" {  } { { "Random.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Random.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1705293282853 "|Calculator|CPU:Calculator|Random:Rand"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard Keyboard:InputKeyboard " "Elaborating entity \"Keyboard\" for hierarchy \"Keyboard:InputKeyboard\"" {  } { { "Calculator.vhd" "InputKeyboard" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705293282853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_1 " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_1\"" {  } { { "Calculator.vhd" "RAM_1" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705293282854 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset RAM.vhd(18) " "VHDL Process Statement warning at RAM.vhd(18): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/RAM.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282855 "|Calculator|RAM:RAM_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetLogic RAM.vhd(18) " "VHDL Process Statement warning at RAM.vhd(18): signal \"resetLogic\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/RAM.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282855 "|Calculator|RAM:RAM_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:DisplayLCD " "Elaborating entity \"LCD\" for hierarchy \"LCD:DisplayLCD\"" {  } { { "Calculator.vhd" "DisplayLCD" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705293282855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:Display4Dig " "Elaborating entity \"Display\" for hierarchy \"Display:Display4Dig\"" {  } { { "Calculator.vhd" "Display4Dig" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705293282857 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "display_data Display.vhd(54) " "VHDL Process Statement warning at Display.vhd(54): signal \"display_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Display.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282857 "|Calculator|Display:Display4Dig"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Converter Converter:ConverterRAM " "Elaborating entity \"Converter\" for hierarchy \"Converter:ConverterRAM\"" {  } { { "Calculator.vhd" "ConverterRAM" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705293282857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToBCD BinaryToBCD:BinaryBCD " "Elaborating entity \"BinaryToBCD\" for hierarchy \"BinaryToBCD:BinaryBCD\"" {  } { { "Calculator.vhd" "BinaryBCD" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705293282858 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset BinaryToBCD.vhd(20) " "VHDL Process Statement warning at BinaryToBCD.vhd(20): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282858 "|Calculator|BinaryToBCD:BinaryBCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToBCDLow BinaryToBCDLow:BinaryBCDA " "Elaborating entity \"BinaryToBCDLow\" for hierarchy \"BinaryToBCDLow:BinaryBCDA\"" {  } { { "Calculator.vhd" "BinaryBCDA" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705293282861 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset BinaryToBCDLow.vhd(18) " "VHDL Process Statement warning at BinaryToBCDLow.vhd(18): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinaryToBCDLow.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705293282862 "|Calculator|BinaryToBCDLow:BinaryBCDA"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "26 " "Inferred 26 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDLow:BinaryBCDB\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDLow:BinaryBCDB\|Div0\"" {  } { { "BinaryToBCDLow.vhd" "Div0" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293284119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDLow:BinaryBCDB\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDLow:BinaryBCDB\|Mod0\"" {  } { { "BinaryToBCDLow.vhd" "Mod0" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293284119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDLow:BinaryBCDB\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDLow:BinaryBCDB\|Div1\"" {  } { { "BinaryToBCDLow.vhd" "Div1" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293284119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDLow:BinaryBCDB\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDLow:BinaryBCDB\|Mod1\"" {  } { { "BinaryToBCDLow.vhd" "Mod1" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293284119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDLow:BinaryBCDB\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDLow:BinaryBCDB\|Div2\"" {  } { { "BinaryToBCDLow.vhd" "Div2" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293284119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDLow:BinaryBCDB\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDLow:BinaryBCDB\|Mod2\"" {  } { { "BinaryToBCDLow.vhd" "Mod2" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293284119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Div0\"" {  } { { "BinaryToBCD.vhd" "Div0" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293284119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Mod0\"" {  } { { "BinaryToBCD.vhd" "Mod0" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293284119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Div1\"" {  } { { "BinaryToBCD.vhd" "Div1" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293284119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Mod1\"" {  } { { "BinaryToBCD.vhd" "Mod1" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293284119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDLow:BinaryBCDB\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDLow:BinaryBCDB\|Mod3\"" {  } { { "BinaryToBCDLow.vhd" "Mod3" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293284119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Div3\"" {  } { { "BinaryToBCD.vhd" "Div3" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293284119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Mod3\"" {  } { { "BinaryToBCD.vhd" "Mod3" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293284119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Div4\"" {  } { { "BinaryToBCD.vhd" "Div4" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293284119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Mod4\"" {  } { { "BinaryToBCD.vhd" "Mod4" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293284119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Mod5\"" {  } { { "BinaryToBCD.vhd" "Mod5" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293284119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Div2\"" {  } { { "BinaryToBCD.vhd" "Div2" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293284119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Mod2\"" {  } { { "BinaryToBCD.vhd" "Mod2" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293284119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDLow:BinaryBCDA\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDLow:BinaryBCDA\|Div2\"" {  } { { "BinaryToBCDLow.vhd" "Div2" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293284119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDLow:BinaryBCDA\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDLow:BinaryBCDA\|Mod2\"" {  } { { "BinaryToBCDLow.vhd" "Mod2" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293284119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDLow:BinaryBCDA\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDLow:BinaryBCDA\|Div1\"" {  } { { "BinaryToBCDLow.vhd" "Div1" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293284119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDLow:BinaryBCDA\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDLow:BinaryBCDA\|Mod1\"" {  } { { "BinaryToBCDLow.vhd" "Mod1" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293284119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDLow:BinaryBCDA\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDLow:BinaryBCDA\|Mod3\"" {  } { { "BinaryToBCDLow.vhd" "Mod3" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293284119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDLow:BinaryBCDA\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDLow:BinaryBCDA\|Div0\"" {  } { { "BinaryToBCDLow.vhd" "Div0" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293284119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDLow:BinaryBCDA\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDLow:BinaryBCDA\|Mod0\"" {  } { { "BinaryToBCDLow.vhd" "Mod0" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293284119 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Converter:ConverterRAM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Converter:ConverterRAM\|Mult0\"" {  } { { "Converter.vhd" "Mult0" { Text "/mnt/External/Codigos/Calculator32bits/Converter.vhd" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293284119 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1705293284119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCDLow:BinaryBCDB\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BinaryToBCDLow:BinaryBCDB\|lpm_divide:Div0\"" {  } { { "BinaryToBCDLow.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705293284138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCDLow:BinaryBCDB\|lpm_divide:Div0 " "Instantiated megafunction \"BinaryToBCDLow:BinaryBCDB\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284138 ""}  } { { "BinaryToBCDLow.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705293284138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ckm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ckm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ckm " "Found entity 1: lpm_divide_ckm" {  } { { "db/lpm_divide_ckm.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/lpm_divide_ckm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293284160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293284160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_4nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_4nh " "Found entity 1: sign_div_unsign_4nh" {  } { { "db/sign_div_unsign_4nh.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/sign_div_unsign_4nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293284162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293284162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s9f " "Found entity 1: alt_u_div_s9f" {  } { { "db/alt_u_div_s9f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_s9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293284168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293284168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293284194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293284194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293284218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293284218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCDLow:BinaryBCDB\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BinaryToBCDLow:BinaryBCDB\|lpm_divide:Mod0\"" {  } { { "BinaryToBCDLow.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705293284222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCDLow:BinaryBCDB\|lpm_divide:Mod0 " "Instantiated megafunction \"BinaryToBCDLow:BinaryBCDB\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284222 ""}  } { { "BinaryToBCDLow.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705293284222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_icm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_icm " "Found entity 1: lpm_divide_icm" {  } { { "db/lpm_divide_icm.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/lpm_divide_icm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293284245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293284245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jnh " "Found entity 1: sign_div_unsign_jnh" {  } { { "db/sign_div_unsign_jnh.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/sign_div_unsign_jnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293284247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293284247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_5af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_5af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_5af " "Found entity 1: alt_u_div_5af" {  } { { "db/alt_u_div_5af.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_5af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293284255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293284255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCDLow:BinaryBCDB\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"BinaryToBCDLow:BinaryBCDB\|lpm_divide:Div1\"" {  } { { "BinaryToBCDLow.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705293284262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCDLow:BinaryBCDB\|lpm_divide:Div1 " "Instantiated megafunction \"BinaryToBCDLow:BinaryBCDB\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284262 ""}  } { { "BinaryToBCDLow.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705293284262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/lpm_divide_4jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293284284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293284284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/sign_div_unsign_slh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293284286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293284286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_97f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_97f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_97f " "Found entity 1: alt_u_div_97f" {  } { { "db/alt_u_div_97f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_97f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293284293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293284293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCDLow:BinaryBCDB\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"BinaryToBCDLow:BinaryBCDB\|lpm_divide:Div2\"" {  } { { "BinaryToBCDLow.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705293284304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCDLow:BinaryBCDB\|lpm_divide:Div2 " "Instantiated megafunction \"BinaryToBCDLow:BinaryBCDB\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284304 ""}  } { { "BinaryToBCDLow.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705293284304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/lpm_divide_vim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293284325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293284325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293284327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293284327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293284333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293284333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BinaryBCD\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BinaryToBCD:BinaryBCD\|lpm_divide:Div0\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705293284414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BinaryBCD\|lpm_divide:Div0 " "Instantiated megafunction \"BinaryToBCD:BinaryBCD\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284414 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705293284414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_okm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_okm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_okm " "Found entity 1: lpm_divide_okm" {  } { { "db/lpm_divide_okm.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/lpm_divide_okm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293284436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293284436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_knh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_knh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_knh " "Found entity 1: sign_div_unsign_knh" {  } { { "db/sign_div_unsign_knh.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/sign_div_unsign_knh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293284439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293284439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_daf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_daf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_daf " "Found entity 1: alt_u_div_daf" {  } { { "db/alt_u_div_daf.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_daf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293284455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293284455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705293284553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod0 " "Instantiated megafunction \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284553 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705293284553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ecm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ecm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ecm " "Found entity 1: lpm_divide_ecm" {  } { { "db/lpm_divide_ecm.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/lpm_divide_ecm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293284574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293284574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_lnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_lnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_lnh " "Found entity 1: sign_div_unsign_lnh" {  } { { "db/sign_div_unsign_lnh.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/sign_div_unsign_lnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293284577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293284577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r9f " "Found entity 1: alt_u_div_r9f" {  } { { "db/alt_u_div_r9f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_r9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293284593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293284593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BinaryBCD\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"BinaryToBCD:BinaryBCD\|lpm_divide:Div1\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705293284684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BinaryBCD\|lpm_divide:Div1 " "Instantiated megafunction \"BinaryToBCD:BinaryBCD\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284684 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705293284684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pkm " "Found entity 1: lpm_divide_pkm" {  } { { "db/lpm_divide_pkm.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/lpm_divide_pkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293284708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293284708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mnh " "Found entity 1: sign_div_unsign_mnh" {  } { { "db/sign_div_unsign_mnh.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/sign_div_unsign_mnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293284711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293284711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_1af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_1af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_1af " "Found entity 1: alt_u_div_1af" {  } { { "db/alt_u_div_1af.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_1af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293284725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293284725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BinaryBCD\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"BinaryToBCD:BinaryBCD\|lpm_divide:Div3\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705293284809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BinaryBCD\|lpm_divide:Div3 " "Instantiated megafunction \"BinaryToBCD:BinaryBCD\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284809 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705293284809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6jm " "Found entity 1: lpm_divide_6jm" {  } { { "db/lpm_divide_6jm.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/lpm_divide_6jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293284830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293284830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/sign_div_unsign_ulh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293284833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293284833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_57f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_57f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_57f " "Found entity 1: alt_u_div_57f" {  } { { "db/alt_u_div_57f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_57f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293284843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293284843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BinaryBCD\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"BinaryToBCD:BinaryBCD\|lpm_divide:Div4\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705293284909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BinaryBCD\|lpm_divide:Div4 " "Instantiated megafunction \"BinaryToBCD:BinaryBCD\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293284909 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705293284909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tim " "Found entity 1: lpm_divide_tim" {  } { { "db/lpm_divide_tim.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/lpm_divide_tim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293284930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293284930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/sign_div_unsign_llh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293284933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293284933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u6f " "Found entity 1: alt_u_div_u6f" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_u6f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293284941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293284941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BinaryBCD\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"BinaryToBCD:BinaryBCD\|lpm_divide:Div2\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705293285018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BinaryBCD\|lpm_divide:Div2 " "Instantiated megafunction \"BinaryToBCD:BinaryBCD\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293285018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293285018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293285018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293285018 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705293285018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_akm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_akm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_akm " "Found entity 1: lpm_divide_akm" {  } { { "db/lpm_divide_akm.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/lpm_divide_akm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293285040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293285040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/sign_div_unsign_2nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293285043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293285043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o9f " "Found entity 1: alt_u_div_o9f" {  } { { "db/alt_u_div_o9f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_o9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293285055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293285055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Converter:ConverterRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Converter:ConverterRAM\|lpm_mult:Mult0\"" {  } { { "Converter.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Converter.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705293285113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Converter:ConverterRAM\|lpm_mult:Mult0 " "Instantiated megafunction \"Converter:ConverterRAM\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293285113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293285113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293285113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293285113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293285113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293285113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293285113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293285113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293285113 ""}  } { { "Converter.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Converter.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705293285113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_k4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k4t " "Found entity 1: mult_k4t" {  } { { "db/mult_k4t.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/mult_k4t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705293285135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293285135 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "39 " "Ignored 39 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "39 " "Ignored 39 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1705293286039 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1705293286039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|negative " "Latch CPU:Calculator\|negative has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[0\] " "Ports D and ENA on the latch are fed by the same signal opCode\[0\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705293286062 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705293286062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[3\] " "Latch CPU:Calculator\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705293286062 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705293286062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[17\] " "Latch CPU:Calculator\|result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705293286063 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705293286063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[14\] " "Latch CPU:Calculator\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705293286063 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705293286063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[7\] " "Latch CPU:Calculator\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705293286063 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705293286063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[4\] " "Latch CPU:Calculator\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705293286063 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705293286063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[10\] " "Latch CPU:Calculator\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705293286063 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705293286063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[15\] " "Latch CPU:Calculator\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705293286063 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705293286063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[18\] " "Latch CPU:Calculator\|result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705293286063 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705293286063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[8\] " "Latch CPU:Calculator\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705293286063 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705293286063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[5\] " "Latch CPU:Calculator\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705293286063 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705293286063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[19\] " "Latch CPU:Calculator\|result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705293286063 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705293286063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[11\] " "Latch CPU:Calculator\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705293286063 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705293286063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[16\] " "Latch CPU:Calculator\|result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705293286063 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705293286063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[6\] " "Latch CPU:Calculator\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705293286063 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705293286063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[9\] " "Latch CPU:Calculator\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705293286063 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705293286063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[12\] " "Latch CPU:Calculator\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705293286063 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705293286063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[13\] " "Latch CPU:Calculator\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705293286063 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705293286063 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tempA\[1\] CPU:Calculator\|Factorial:Fact\|tempA\[1\]~_emulated CPU:Calculator\|Factorial:Fact\|tempA\[1\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tempA\[1\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tempA\[1\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tempA\[1\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tempA[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tA\[3\] CPU:Calculator\|Factorial:Fact\|tA\[3\]~_emulated CPU:Calculator\|Factorial:Fact\|tA\[3\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tA\[3\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tA\[3\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tA\[3\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tA[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tA\[2\] CPU:Calculator\|Factorial:Fact\|tA\[2\]~_emulated CPU:Calculator\|Factorial:Fact\|tA\[2\]~5 " "Register \"CPU:Calculator\|Factorial:Fact\|tA\[2\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tA\[2\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tA\[2\]~5\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tA[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tA\[1\] CPU:Calculator\|Factorial:Fact\|tA\[1\]~_emulated CPU:Calculator\|Factorial:Fact\|tempA\[1\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tA\[1\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tA\[1\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tempA\[1\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tA[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tA\[0\] CPU:Calculator\|Factorial:Fact\|tA\[0\]~_emulated CPU:Calculator\|Factorial:Fact\|tA\[0\]~11 " "Register \"CPU:Calculator\|Factorial:Fact\|tA\[0\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tA\[0\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tA\[0\]~11\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tA[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tB\[10\] CPU:Calculator\|Power:Pow\|tB\[10\]~_emulated CPU:Calculator\|Power:Pow\|tB\[10\]~1 " "Register \"CPU:Calculator\|Power:Pow\|tB\[10\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tB\[10\]~_emulated\" and latch \"CPU:Calculator\|Power:Pow\|tB\[10\]~1\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Power:Pow|tB[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tB\[7\] CPU:Calculator\|Power:Pow\|tB\[7\]~_emulated CPU:Calculator\|Power:Pow\|tB\[7\]~5 " "Register \"CPU:Calculator\|Power:Pow\|tB\[7\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tB\[7\]~_emulated\" and latch \"CPU:Calculator\|Power:Pow\|tB\[7\]~5\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Power:Pow|tB[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tB\[6\] CPU:Calculator\|Power:Pow\|tB\[6\]~_emulated CPU:Calculator\|Power:Pow\|tB\[6\]~9 " "Register \"CPU:Calculator\|Power:Pow\|tB\[6\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tB\[6\]~_emulated\" and latch \"CPU:Calculator\|Power:Pow\|tB\[6\]~9\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Power:Pow|tB[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tB\[5\] CPU:Calculator\|Power:Pow\|tB\[5\]~_emulated CPU:Calculator\|Power:Pow\|tB\[5\]~13 " "Register \"CPU:Calculator\|Power:Pow\|tB\[5\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tB\[5\]~_emulated\" and latch \"CPU:Calculator\|Power:Pow\|tB\[5\]~13\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Power:Pow|tB[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tB\[4\] CPU:Calculator\|Power:Pow\|tB\[4\]~_emulated CPU:Calculator\|Power:Pow\|tB\[4\]~17 " "Register \"CPU:Calculator\|Power:Pow\|tB\[4\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tB\[4\]~_emulated\" and latch \"CPU:Calculator\|Power:Pow\|tB\[4\]~17\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Power:Pow|tB[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tB\[3\] CPU:Calculator\|Power:Pow\|tB\[3\]~_emulated CPU:Calculator\|Power:Pow\|tB\[3\]~21 " "Register \"CPU:Calculator\|Power:Pow\|tB\[3\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tB\[3\]~_emulated\" and latch \"CPU:Calculator\|Power:Pow\|tB\[3\]~21\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Power:Pow|tB[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tB\[2\] CPU:Calculator\|Power:Pow\|tB\[2\]~_emulated CPU:Calculator\|Power:Pow\|tB\[2\]~25 " "Register \"CPU:Calculator\|Power:Pow\|tB\[2\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tB\[2\]~_emulated\" and latch \"CPU:Calculator\|Power:Pow\|tB\[2\]~25\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Power:Pow|tB[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tB\[1\] CPU:Calculator\|Power:Pow\|tB\[1\]~_emulated CPU:Calculator\|Power:Pow\|tB\[1\]~29 " "Register \"CPU:Calculator\|Power:Pow\|tB\[1\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tB\[1\]~_emulated\" and latch \"CPU:Calculator\|Power:Pow\|tB\[1\]~29\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Power:Pow|tB[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tB\[0\] CPU:Calculator\|Power:Pow\|tB\[0\]~_emulated CPU:Calculator\|Power:Pow\|tB\[0\]~33 " "Register \"CPU:Calculator\|Power:Pow\|tB\[0\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tB\[0\]~_emulated\" and latch \"CPU:Calculator\|Power:Pow\|tB\[0\]~33\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Power:Pow|tB[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[15\] CPU:Calculator\|Divider:Divi\|tB\[15\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[15\]~1 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[15\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[15\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[15\]~1\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Divider:Divi|tB[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[14\] CPU:Calculator\|Divider:Divi\|tB\[14\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[14\]~5 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[14\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[14\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[14\]~5\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Divider:Divi|tB[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[13\] CPU:Calculator\|Divider:Divi\|tB\[13\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[13\]~9 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[13\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[13\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[13\]~9\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Divider:Divi|tB[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[12\] CPU:Calculator\|Divider:Divi\|tB\[12\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[12\]~13 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[12\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[12\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[12\]~13\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Divider:Divi|tB[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[11\] CPU:Calculator\|Divider:Divi\|tB\[11\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[11\]~17 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[11\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[11\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[11\]~17\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Divider:Divi|tB[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[10\] CPU:Calculator\|Divider:Divi\|tB\[10\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[10\]~21 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[10\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[10\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[10\]~21\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Divider:Divi|tB[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[9\] CPU:Calculator\|Divider:Divi\|tB\[9\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[9\]~25 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[9\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[9\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[9\]~25\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Divider:Divi|tB[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[8\] CPU:Calculator\|Divider:Divi\|tB\[8\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[8\]~29 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[8\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[8\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[8\]~29\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Divider:Divi|tB[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[7\] CPU:Calculator\|Divider:Divi\|tB\[7\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[7\]~33 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[7\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[7\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[7\]~33\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Divider:Divi|tB[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[6\] CPU:Calculator\|Divider:Divi\|tB\[6\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[6\]~37 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[6\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[6\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[6\]~37\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Divider:Divi|tB[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[5\] CPU:Calculator\|Divider:Divi\|tB\[5\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[5\]~41 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[5\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[5\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[5\]~41\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Divider:Divi|tB[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[4\] CPU:Calculator\|Divider:Divi\|tB\[4\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[4\]~45 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[4\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[4\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[4\]~45\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Divider:Divi|tB[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[3\] CPU:Calculator\|Divider:Divi\|tB\[3\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[3\]~49 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[3\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[3\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[3\]~49\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Divider:Divi|tB[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[2\] CPU:Calculator\|Divider:Divi\|tB\[2\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[2\]~53 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[2\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[2\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[2\]~53\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Divider:Divi|tB[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[1\] CPU:Calculator\|Divider:Divi\|tB\[1\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[1\]~57 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[1\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[1\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[1\]~57\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Divider:Divi|tB[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[0\] CPU:Calculator\|Divider:Divi\|tB\[0\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[0\]~61 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[0\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[0\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[0\]~61\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Divider:Divi|tB[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tempA\[2\] CPU:Calculator\|Factorial:Fact\|tempA\[2\]~_emulated CPU:Calculator\|Factorial:Fact\|tA\[2\]~5 " "Register \"CPU:Calculator\|Factorial:Fact\|tempA\[2\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tempA\[2\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tA\[2\]~5\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tempA[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tempA\[0\] CPU:Calculator\|Factorial:Fact\|tempA\[0\]~_emulated CPU:Calculator\|Factorial:Fact\|tA\[0\]~11 " "Register \"CPU:Calculator\|Factorial:Fact\|tempA\[0\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tempA\[0\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tA\[0\]~11\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tempA[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[31\] CPU:Calculator\|Factorial:Fact\|tB\[31\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[31\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[30\] CPU:Calculator\|Factorial:Fact\|tB\[30\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[30\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[30\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[29\] CPU:Calculator\|Factorial:Fact\|tB\[29\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[29\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[29\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[28\] CPU:Calculator\|Factorial:Fact\|tB\[28\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[28\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[28\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[27\] CPU:Calculator\|Factorial:Fact\|tB\[27\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[27\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[27\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[26\] CPU:Calculator\|Factorial:Fact\|tB\[26\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[26\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[26\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[25\] CPU:Calculator\|Factorial:Fact\|tB\[25\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[25\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[25\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[24\] CPU:Calculator\|Factorial:Fact\|tB\[24\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[24\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[24\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[23\] CPU:Calculator\|Factorial:Fact\|tB\[23\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[23\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[23\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[22\] CPU:Calculator\|Factorial:Fact\|tB\[22\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[22\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[22\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[21\] CPU:Calculator\|Factorial:Fact\|tB\[21\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[21\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[21\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[20\] CPU:Calculator\|Factorial:Fact\|tB\[20\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[20\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[20\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[19\] CPU:Calculator\|Factorial:Fact\|tB\[19\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[19\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[19\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[18\] CPU:Calculator\|Factorial:Fact\|tB\[18\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[18\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[18\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[17\] CPU:Calculator\|Factorial:Fact\|tB\[17\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[17\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[17\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[16\] CPU:Calculator\|Factorial:Fact\|tB\[16\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[16\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[16\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[15\] CPU:Calculator\|Factorial:Fact\|tB\[15\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[15\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[15\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[14\] CPU:Calculator\|Factorial:Fact\|tB\[14\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[14\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[14\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[13\] CPU:Calculator\|Factorial:Fact\|tB\[13\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[13\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[13\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[12\] CPU:Calculator\|Factorial:Fact\|tB\[12\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[12\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[12\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[11\] CPU:Calculator\|Factorial:Fact\|tB\[11\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[11\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[11\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[10\] CPU:Calculator\|Factorial:Fact\|tB\[10\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[10\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[10\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[9\] CPU:Calculator\|Factorial:Fact\|tB\[9\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[9\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[9\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[8\] CPU:Calculator\|Factorial:Fact\|tB\[8\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[8\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[8\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[7\] CPU:Calculator\|Factorial:Fact\|tB\[7\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[7\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[7\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[6\] CPU:Calculator\|Factorial:Fact\|tB\[6\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[6\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[6\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[5\] CPU:Calculator\|Factorial:Fact\|tB\[5\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[5\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[5\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[4\] CPU:Calculator\|Factorial:Fact\|tB\[4\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[4\]~57 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[4\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[4\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[4\]~57\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[3\] CPU:Calculator\|Factorial:Fact\|tB\[3\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[3\]~61 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[3\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[3\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[3\]~61\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[2\] CPU:Calculator\|Factorial:Fact\|tB\[2\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[2\]~65 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[2\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[2\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[2\]~65\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[1\] CPU:Calculator\|Factorial:Fact\|tB\[1\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[1\]~69 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[1\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[1\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[1\]~69\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[0\] CPU:Calculator\|Factorial:Fact\|tB\[0\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[0\]~73 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[0\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[0\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[0\]~73\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tB[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tA\[7\] CPU:Calculator\|Power:Pow\|tA\[7\]~_emulated CPU:Calculator\|Power:Pow\|tA\[7\]~1 " "Register \"CPU:Calculator\|Power:Pow\|tA\[7\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tA\[7\]~_emulated\" and latch \"CPU:Calculator\|Power:Pow\|tA\[7\]~1\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Power:Pow|tA[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tA\[6\] CPU:Calculator\|Power:Pow\|tA\[6\]~_emulated CPU:Calculator\|Power:Pow\|tA\[6\]~5 " "Register \"CPU:Calculator\|Power:Pow\|tA\[6\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tA\[6\]~_emulated\" and latch \"CPU:Calculator\|Power:Pow\|tA\[6\]~5\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Power:Pow|tA[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tA\[5\] CPU:Calculator\|Power:Pow\|tA\[5\]~_emulated CPU:Calculator\|Power:Pow\|tA\[5\]~9 " "Register \"CPU:Calculator\|Power:Pow\|tA\[5\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tA\[5\]~_emulated\" and latch \"CPU:Calculator\|Power:Pow\|tA\[5\]~9\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Power:Pow|tA[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tA\[4\] CPU:Calculator\|Power:Pow\|tA\[4\]~_emulated CPU:Calculator\|Power:Pow\|tA\[4\]~13 " "Register \"CPU:Calculator\|Power:Pow\|tA\[4\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tA\[4\]~_emulated\" and latch \"CPU:Calculator\|Power:Pow\|tA\[4\]~13\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Power:Pow|tA[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tA\[3\] CPU:Calculator\|Power:Pow\|tA\[3\]~_emulated CPU:Calculator\|Factorial:Fact\|tA\[3\]~1 " "Register \"CPU:Calculator\|Power:Pow\|tA\[3\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tA\[3\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tA\[3\]~1\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Power:Pow|tA[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tA\[2\] CPU:Calculator\|Power:Pow\|tA\[2\]~_emulated CPU:Calculator\|Factorial:Fact\|tA\[2\]~5 " "Register \"CPU:Calculator\|Power:Pow\|tA\[2\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tA\[2\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tA\[2\]~5\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Power:Pow|tA[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tA\[1\] CPU:Calculator\|Power:Pow\|tA\[1\]~_emulated CPU:Calculator\|Factorial:Fact\|tempA\[1\]~1 " "Register \"CPU:Calculator\|Power:Pow\|tA\[1\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tA\[1\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tempA\[1\]~1\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Power:Pow|tA[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tA\[0\] CPU:Calculator\|Power:Pow\|tA\[0\]~_emulated CPU:Calculator\|Factorial:Fact\|tA\[0\]~11 " "Register \"CPU:Calculator\|Power:Pow\|tA\[0\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tA\[0\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tA\[0\]~11\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Power:Pow|tA[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tempA\[3\] CPU:Calculator\|Factorial:Fact\|tempA\[3\]~_emulated CPU:Calculator\|Factorial:Fact\|tA\[3\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tempA\[3\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tempA\[3\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tA\[3\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705293286083 "|Calculator|CPU:Calculator|Factorial:Fact|tempA[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1705293286083 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Calculator\|Factorial:Fact\|tA\[0\]~11 CPU:Calculator\|Power:Pow\|tempA\[0\] " "Duplicate LATCH primitive \"CPU:Calculator\|Factorial:Fact\|tA\[0\]~11\" merged with LATCH primitive \"CPU:Calculator\|Power:Pow\|tempA\[0\]\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293289849 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Calculator\|Factorial:Fact\|tempA\[1\]~1 CPU:Calculator\|Power:Pow\|tempA\[1\] " "Duplicate LATCH primitive \"CPU:Calculator\|Factorial:Fact\|tempA\[1\]~1\" merged with LATCH primitive \"CPU:Calculator\|Power:Pow\|tempA\[1\]\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293289849 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Calculator\|Factorial:Fact\|tA\[2\]~5 CPU:Calculator\|Power:Pow\|tempA\[2\] " "Duplicate LATCH primitive \"CPU:Calculator\|Factorial:Fact\|tA\[2\]~5\" merged with LATCH primitive \"CPU:Calculator\|Power:Pow\|tempA\[2\]\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293289849 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Calculator\|Power:Pow\|tA\[6\]~5 CPU:Calculator\|Power:Pow\|tempA\[6\] " "Duplicate LATCH primitive \"CPU:Calculator\|Power:Pow\|tA\[6\]~5\" merged with LATCH primitive \"CPU:Calculator\|Power:Pow\|tempA\[6\]\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293289849 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Calculator\|Power:Pow\|tA\[4\]~13 CPU:Calculator\|Power:Pow\|tempA\[4\] " "Duplicate LATCH primitive \"CPU:Calculator\|Power:Pow\|tA\[4\]~13\" merged with LATCH primitive \"CPU:Calculator\|Power:Pow\|tempA\[4\]\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293289849 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Calculator\|Factorial:Fact\|tA\[3\]~1 CPU:Calculator\|Power:Pow\|tempA\[3\] " "Duplicate LATCH primitive \"CPU:Calculator\|Factorial:Fact\|tA\[3\]~1\" merged with LATCH primitive \"CPU:Calculator\|Power:Pow\|tempA\[3\]\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293289849 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Calculator\|Power:Pow\|tA\[5\]~9 CPU:Calculator\|Power:Pow\|tempA\[5\] " "Duplicate LATCH primitive \"CPU:Calculator\|Power:Pow\|tA\[5\]~9\" merged with LATCH primitive \"CPU:Calculator\|Power:Pow\|tempA\[5\]\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293289849 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Calculator\|Power:Pow\|tA\[7\]~1 CPU:Calculator\|Power:Pow\|tempA\[7\] " "Duplicate LATCH primitive \"CPU:Calculator\|Power:Pow\|tA\[7\]~1\" merged with LATCH primitive \"CPU:Calculator\|Power:Pow\|tempA\[7\]\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1705293289849 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1705293289849 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "anodes\[0\] GND " "Pin \"anodes\[0\]\" is stuck at GND" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705293290063 "|Calculator|anodes[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodes\[1\] VCC " "Pin \"anodes\[1\]\" is stuck at VCC" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705293290063 "|Calculator|anodes[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodes\[2\] VCC " "Pin \"anodes\[2\]\" is stuck at VCC" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705293290063 "|Calculator|anodes[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodes\[3\] VCC " "Pin \"anodes\[3\]\" is stuck at VCC" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705293290063 "|Calculator|anodes[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705293290063 "|Calculator|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705293290063 "|Calculator|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705293290063 "|Calculator|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705293290063 "|Calculator|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[0\] VCC " "Pin \"segments\[0\]\" is stuck at VCC" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705293290063 "|Calculator|segments[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705293290063 "|Calculator|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1705293290063 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1705293290226 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCDLow:BinaryBCDB\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_5af:divider\|op_3~0 " "Logic cell \"BinaryToBCDLow:BinaryBCDB\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_5af:divider\|op_3~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCDLow:BinaryBCDB\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_5af:divider\|add_sub_12_result_int\[0\]~0 " "Logic cell \"BinaryToBCDLow:BinaryBCDB\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_5af:divider\|add_sub_12_result_int\[0\]~0\"" {  } { { "db/alt_u_div_5af.tdf" "add_sub_12_result_int\[0\]~0" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_5af.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCDLow:BinaryBCDB\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_5af:divider\|op_11~18 " "Logic cell \"BinaryToBCDLow:BinaryBCDB\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_5af:divider\|op_11~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCDLow:BinaryBCDB\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_5af:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"BinaryToBCDLow:BinaryBCDB\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_5af:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_5af.tdf" "add_sub_10_result_int\[0\]~22" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_5af.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCDLow:BinaryBCDB\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_5af:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"BinaryToBCDLow:BinaryBCDB\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_5af:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_5af.tdf" "add_sub_11_result_int\[0\]~24" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_5af.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|op_10~0 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|op_10~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod1\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|op_10~0 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod1\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|op_10~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod1\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|op_7~18 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod1\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|op_7~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod1\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|op_8~22 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod1\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|op_8~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod1\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|op_9~26 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod1\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|op_9~26\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod3\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod3\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_r9f.tdf" "add_sub_19_result_int\[0\]~0" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_r9f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod3\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|op_18~18 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod3\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|op_18~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod3\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod3\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_r9f.tdf" "add_sub_10_result_int\[0\]~22" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_r9f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod3\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod3\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_r9f.tdf" "add_sub_11_result_int\[0\]~24" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_r9f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod3\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod3\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_r9f.tdf" "add_sub_12_result_int\[0\]~26" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_r9f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod3\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod3\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_r9f.tdf" "add_sub_13_result_int\[0\]~28" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_r9f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod3\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod3\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_r9f.tdf" "add_sub_14_result_int\[0\]~30" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_r9f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod3\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod3\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_r9f.tdf" "add_sub_15_result_int\[0\]~32" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_r9f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod3\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod3\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_r9f.tdf" "add_sub_16_result_int\[0\]~34" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_r9f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod3\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod3\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_r9f.tdf" "add_sub_17_result_int\[0\]~36" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_r9f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod3\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod3\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_r9f.tdf" "add_sub_18_result_int\[0\]~38" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_r9f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_r9f.tdf" "add_sub_19_result_int\[0\]~0" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_r9f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|op_3~18 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|op_3~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|op_4~22 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|op_4~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|op_5~26 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|op_5~26\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|op_6~30 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|op_6~30\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_r9f.tdf" "add_sub_16_result_int\[0\]~34" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_r9f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_r9f.tdf" "add_sub_17_result_int\[0\]~36" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_r9f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ecm:auto_generated\|sign_div_unsign_lnh:divider\|alt_u_div_r9f:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_r9f.tdf" "add_sub_18_result_int\[0\]~38" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_r9f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCDLow:BinaryBCDA\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_5af:divider\|add_sub_12_result_int\[0\]~0 " "Logic cell \"BinaryToBCDLow:BinaryBCDA\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_5af:divider\|add_sub_12_result_int\[0\]~0\"" {  } { { "db/alt_u_div_5af.tdf" "add_sub_12_result_int\[0\]~0" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_5af.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCDLow:BinaryBCDA\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_5af:divider\|op_11~18 " "Logic cell \"BinaryToBCDLow:BinaryBCDA\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_5af:divider\|op_11~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCDLow:BinaryBCDA\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_5af:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"BinaryToBCDLow:BinaryBCDA\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_5af:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_5af.tdf" "add_sub_10_result_int\[0\]~22" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_5af.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCDLow:BinaryBCDA\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_5af:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"BinaryToBCDLow:BinaryBCDA\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_5af:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_5af.tdf" "add_sub_11_result_int\[0\]~24" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_5af.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCDLow:BinaryBCDA\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_5af:divider\|op_3~0 " "Logic cell \"BinaryToBCDLow:BinaryBCDA\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_5af:divider\|op_3~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCDLow:BinaryBCDB\|lpm_divide:Mod2\|lpm_divide_icm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_5af:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"BinaryToBCDLow:BinaryBCDB\|lpm_divide:Mod2\|lpm_divide_icm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_5af:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_5af.tdf" "add_sub_9_result_int\[0\]~20" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_5af.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCDLow:BinaryBCDA\|lpm_divide:Mod2\|lpm_divide_icm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_5af:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"BinaryToBCDLow:BinaryBCDA\|lpm_divide:Mod2\|lpm_divide_icm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_5af:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_5af.tdf" "add_sub_11_result_int\[0\]~24" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_5af.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705293293558 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1705293293558 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705293293905 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705293293905 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8389 " "Implemented 8389 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705293294222 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705293294222 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8348 " "Implemented 8348 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705293294222 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1705293294222 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705293294222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 195 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 195 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705293294243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 14 22:34:54 2024 " "Processing ended: Sun Jan 14 22:34:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705293294243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705293294243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705293294243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705293294243 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1705293295328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705293295328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 14 22:34:55 2024 " "Processing started: Sun Jan 14 22:34:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705293295328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1705293295328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Calculator -c Calculator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1705293295328 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1705293295348 ""}
{ "Info" "0" "" "Project  = Calculator" {  } {  } 0 0 "Project  = Calculator" 0 0 "Fitter" 0 0 1705293295348 ""}
{ "Info" "0" "" "Revision = Calculator" {  } {  } 0 0 "Revision = Calculator" 0 0 "Fitter" 0 0 1705293295348 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1705293295430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1705293295430 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Calculator EP4CE10E22C6 " "Selected device EP4CE10E22C6 for design \"Calculator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1705293295451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1705293295472 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1705293295472 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1705293295607 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1705293295610 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C6 " "Device EP4CE6E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705293295700 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705293295700 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705293295700 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1705293295700 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 16649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705293295714 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 16651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705293295714 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 16653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705293295714 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 16655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705293295714 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 16657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705293295714 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1705293295714 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1705293295716 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "121 " "The Timing Analyzer is analyzing 121 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1705293296590 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculator.sdc " "Synopsys Design Constraints File file not found: 'Calculator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1705293296596 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1705293296596 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Calculator\|Mux36~0  from: datac  to: combout " "Cell: Calculator\|Mux36~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705293296630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Calculator\|Mux69~0  from: datac  to: combout " "Cell: Calculator\|Mux69~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705293296630 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1705293296630 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1705293296643 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1705293296643 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1705293296644 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705293297078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "opCode\[1\] " "Destination node opCode\[1\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 155 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 1714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705293297078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "opCode\[2\] " "Destination node opCode\[2\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 155 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 1713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705293297078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "opCode\[3\] " "Destination node opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 155 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 1712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705293297078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Random:Rand\|flag~0 " "Destination node CPU:Calculator\|Random:Rand\|flag~0" {  } { { "Random.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Random.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 14224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705293297078 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1705293297078 ""}  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 16639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705293297078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:Calculator\|Random:Rand\|fourthClock  " "Automatically promoted node CPU:Calculator\|Random:Rand\|fourthClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705293297078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Random:Rand\|fourthClock~0 " "Destination node CPU:Calculator\|Random:Rand\|fourthClock~0" {  } { { "Random.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Random.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 13293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705293297078 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1705293297078 ""}  } { { "Random.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Random.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705293297078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "resetCPU  " "Automatically promoted node resetCPU " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705293297078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Comparison:Compare\|Equal " "Destination node CPU:Calculator\|Comparison:Compare\|Equal" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Comparison.vhd" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 1454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705293297078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Comparison:Compare\|Higher " "Destination node CPU:Calculator\|Comparison:Compare\|Higher" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Comparison.vhd" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 1455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705293297078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Comparison:Compare\|Lower " "Destination node CPU:Calculator\|Comparison:Compare\|Lower" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Comparison.vhd" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 1456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705293297078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Factorial:Fact\|result\[1\]~0 " "Destination node CPU:Calculator\|Factorial:Fact\|result\[1\]~0" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 7422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705293297078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Power:Pow\|result\[8\]~0 " "Destination node CPU:Calculator\|Power:Pow\|result\[8\]~0" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 7451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705293297078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|FullAdder:Substract\|result\[10\]~0 " "Destination node CPU:Calculator\|FullAdder:Substract\|result\[10\]~0" {  } { { "FullAdder.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/FullAdder.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 7474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705293297078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Divider:Divi\|tB\[15\]~2 " "Destination node CPU:Calculator\|Divider:Divi\|tB\[15\]~2" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 6025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705293297078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Divider:Divi\|tB\[14\]~6 " "Destination node CPU:Calculator\|Divider:Divi\|tB\[14\]~6" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 6029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705293297078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Divider:Divi\|tB\[13\]~10 " "Destination node CPU:Calculator\|Divider:Divi\|tB\[13\]~10" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 6033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705293297078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Divider:Divi\|tB\[12\]~14 " "Destination node CPU:Calculator\|Divider:Divi\|tB\[12\]~14" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 6037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705293297078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1705293297078 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1705293297078 ""}  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 2032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705293297078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:Calculator\|Random:Rand\|secondClock  " "Automatically promoted node CPU:Calculator\|Random:Rand\|secondClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705293297078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Random:Rand\|flag~0 " "Destination node CPU:Calculator\|Random:Rand\|flag~0" {  } { { "Random.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Random.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 14224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705293297078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Random:Rand\|secondClock~0 " "Destination node CPU:Calculator\|Random:Rand\|secondClock~0" {  } { { "Random.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Random.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 14374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705293297078 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1705293297078 ""}  } { { "Random.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Random.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705293297078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:Calculator\|Mux36~0  " "Automatically promoted node CPU:Calculator\|Mux36~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705293297078 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 109 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 13614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705293297078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:Calculator\|Mux69~0  " "Automatically promoted node CPU:Calculator\|Mux69~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705293297078 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 109 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 13837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705293297078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:Calculator\|Random:Rand\|thirdClock  " "Automatically promoted node CPU:Calculator\|Random:Rand\|thirdClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705293297078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Random:Rand\|flag~0 " "Destination node CPU:Calculator\|Random:Rand\|flag~0" {  } { { "Random.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Random.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 14224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705293297078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Random:Rand\|thirdClock~0 " "Destination node CPU:Calculator\|Random:Rand\|thirdClock~0" {  } { { "Random.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Random.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 14902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705293297078 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1705293297078 ""}  } { { "Random.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Random.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705293297078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:Calculator\|Mux3~0  " "Automatically promoted node CPU:Calculator\|Mux3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705293297078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Mux1~15 " "Destination node CPU:Calculator\|Mux1~15" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 109 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 6722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705293297078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Mux2~4 " "Destination node CPU:Calculator\|Mux2~4" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 109 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 6727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705293297078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Mux3~5 " "Destination node CPU:Calculator\|Mux3~5" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 109 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 6732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705293297078 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1705293297078 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 109 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 6651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705293297078 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1705293297586 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1705293297591 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1705293297592 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1705293297601 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1705293297608 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1705293297615 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1705293297865 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "18 Embedded multiplier block " "Packed 18 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1705293297870 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "17 " "Created 17 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1705293297870 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1705293297870 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705293298041 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1705293298049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1705293298687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705293300856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1705293300890 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1705293314954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705293314954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1705293315774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+02 ns 1.3% " "3e+02 ns of routing delay (approximately 1.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1705293318793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Router estimated average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1705293319356 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1705293319356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1705293324369 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1705293324369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705293324371 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.99 " "Total time spent on timing analysis during the Fitter is 4.99 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1705293324546 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1705293324578 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1705293325214 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1705293325216 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1705293325767 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705293326661 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "781 " "Peak virtual memory: 781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705293327935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 14 22:35:27 2024 " "Processing ended: Sun Jan 14 22:35:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705293327935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705293327935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705293327935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1705293327935 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1705293329039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705293329040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 14 22:35:28 2024 " "Processing started: Sun Jan 14 22:35:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705293329040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1705293329040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Calculator -c Calculator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1705293329040 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1705293329187 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1705293329518 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1705293329530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705293329601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 14 22:35:29 2024 " "Processing ended: Sun Jan 14 22:35:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705293329601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705293329601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705293329601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1705293329601 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1705293330232 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1705293330626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705293330626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 14 22:35:30 2024 " "Processing started: Sun Jan 14 22:35:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705293330626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1705293330626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Calculator -c Calculator " "Command: quartus_sta Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1705293330626 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1705293330647 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1705293330756 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1705293330756 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705293330778 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705293330778 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "121 " "The Timing Analyzer is analyzing 121 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1705293330995 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculator.sdc " "Synopsys Design Constraints File file not found: 'Calculator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1705293331087 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1705293331087 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1705293331113 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name opCode\[0\] opCode\[0\] " "create_clock -period 1.000 -name opCode\[0\] opCode\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1705293331113 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name resetCPU resetCPU " "create_clock -period 1.000 -name resetCPU resetCPU" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1705293331113 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU:Calculator\|Random:Rand\|fourthClock CPU:Calculator\|Random:Rand\|fourthClock " "create_clock -period 1.000 -name CPU:Calculator\|Random:Rand\|fourthClock CPU:Calculator\|Random:Rand\|fourthClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1705293331113 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU:Calculator\|Random:Rand\|thirdClock CPU:Calculator\|Random:Rand\|thirdClock " "create_clock -period 1.000 -name CPU:Calculator\|Random:Rand\|thirdClock CPU:Calculator\|Random:Rand\|thirdClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1705293331113 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU:Calculator\|Random:Rand\|secondClock CPU:Calculator\|Random:Rand\|secondClock " "create_clock -period 1.000 -name CPU:Calculator\|Random:Rand\|secondClock CPU:Calculator\|Random:Rand\|secondClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1705293331113 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705293331113 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Calculator\|Mux36~0  from: datad  to: combout " "Cell: Calculator\|Mux36~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705293331124 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Calculator\|Mux69~0  from: datad  to: combout " "Cell: Calculator\|Mux69~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705293331124 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1705293331124 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1705293331129 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705293331131 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1705293331132 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1705293331135 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1705293331356 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1705293331356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -50.913 " "Worst-case setup slack is -50.913" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -50.913           -8502.898 clock  " "  -50.913           -8502.898 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.313            -293.968 CPU:Calculator\|Random:Rand\|thirdClock  " "   -9.313            -293.968 CPU:Calculator\|Random:Rand\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.563            -194.406 opCode\[0\]  " "   -7.563            -194.406 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.160            -174.063 CPU:Calculator\|Random:Rand\|fourthClock  " "   -4.160            -174.063 CPU:Calculator\|Random:Rand\|fourthClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.045             -92.930 resetCPU  " "   -4.045             -92.930 resetCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.010             -48.586 CPU:Calculator\|Random:Rand\|secondClock  " "   -3.010             -48.586 CPU:Calculator\|Random:Rand\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705293331356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.035 " "Worst-case hold slack is 0.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.035               0.000 opCode\[0\]  " "    0.035               0.000 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 resetCPU  " "    0.082               0.000 resetCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 CPU:Calculator\|Random:Rand\|secondClock  " "    0.315               0.000 CPU:Calculator\|Random:Rand\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 clock  " "    0.345               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 CPU:Calculator\|Random:Rand\|thirdClock  " "    0.392               0.000 CPU:Calculator\|Random:Rand\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.521               0.000 CPU:Calculator\|Random:Rand\|fourthClock  " "    0.521               0.000 CPU:Calculator\|Random:Rand\|fourthClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705293331378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.100 " "Worst-case recovery slack is -1.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.100             -61.554 clock  " "   -1.100             -61.554 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.018               0.000 CPU:Calculator\|Random:Rand\|secondClock  " "    1.018               0.000 CPU:Calculator\|Random:Rand\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.202               0.000 CPU:Calculator\|Random:Rand\|thirdClock  " "    1.202               0.000 CPU:Calculator\|Random:Rand\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705293331382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.029 " "Worst-case removal slack is -1.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.029             -32.736 CPU:Calculator\|Random:Rand\|thirdClock  " "   -1.029             -32.736 CPU:Calculator\|Random:Rand\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.838             -26.608 CPU:Calculator\|Random:Rand\|secondClock  " "   -0.838             -26.608 CPU:Calculator\|Random:Rand\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.269            -182.115 clock  " "   -0.269            -182.115 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705293331387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1602.034 clock  " "   -3.000           -1602.034 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -52.000 CPU:Calculator\|Random:Rand\|fourthClock  " "   -1.000             -52.000 CPU:Calculator\|Random:Rand\|fourthClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -33.000 CPU:Calculator\|Random:Rand\|secondClock  " "   -1.000             -33.000 CPU:Calculator\|Random:Rand\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 CPU:Calculator\|Random:Rand\|thirdClock  " "   -1.000             -32.000 CPU:Calculator\|Random:Rand\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 opCode\[0\]  " "    0.346               0.000 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 resetCPU  " "    0.387               0.000 resetCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293331389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705293331389 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1705293332126 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1705293332144 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1705293332863 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Calculator\|Mux36~0  from: datad  to: combout " "Cell: Calculator\|Mux36~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705293333044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Calculator\|Mux69~0  from: datad  to: combout " "Cell: Calculator\|Mux69~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705293333044 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1705293333044 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705293333046 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1705293333086 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1705293333086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -45.381 " "Worst-case setup slack is -45.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -45.381           -7467.846 clock  " "  -45.381           -7467.846 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.285            -261.392 CPU:Calculator\|Random:Rand\|thirdClock  " "   -8.285            -261.392 CPU:Calculator\|Random:Rand\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.653            -166.734 opCode\[0\]  " "   -6.653            -166.734 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.628             -83.421 resetCPU  " "   -3.628             -83.421 resetCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.586            -151.319 CPU:Calculator\|Random:Rand\|fourthClock  " "   -3.586            -151.319 CPU:Calculator\|Random:Rand\|fourthClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.624             -39.103 CPU:Calculator\|Random:Rand\|secondClock  " "   -2.624             -39.103 CPU:Calculator\|Random:Rand\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705293333089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.007 " "Worst-case hold slack is 0.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.007               0.000 opCode\[0\]  " "    0.007               0.000 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 resetCPU  " "    0.107               0.000 resetCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 clock  " "    0.305               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 CPU:Calculator\|Random:Rand\|secondClock  " "    0.324               0.000 CPU:Calculator\|Random:Rand\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 CPU:Calculator\|Random:Rand\|thirdClock  " "    0.412               0.000 CPU:Calculator\|Random:Rand\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 CPU:Calculator\|Random:Rand\|fourthClock  " "    0.470               0.000 CPU:Calculator\|Random:Rand\|fourthClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705293333116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.880 " "Worst-case recovery slack is -0.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.880             -48.359 clock  " "   -0.880             -48.359 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.967               0.000 CPU:Calculator\|Random:Rand\|secondClock  " "    0.967               0.000 CPU:Calculator\|Random:Rand\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.120               0.000 CPU:Calculator\|Random:Rand\|thirdClock  " "    1.120               0.000 CPU:Calculator\|Random:Rand\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705293333122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.925 " "Worst-case removal slack is -0.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.925             -29.424 CPU:Calculator\|Random:Rand\|thirdClock  " "   -0.925             -29.424 CPU:Calculator\|Random:Rand\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.768             -24.384 CPU:Calculator\|Random:Rand\|secondClock  " "   -0.768             -24.384 CPU:Calculator\|Random:Rand\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.292            -198.953 clock  " "   -0.292            -198.953 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705293333128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1601.712 clock  " "   -3.000           -1601.712 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -52.000 CPU:Calculator\|Random:Rand\|fourthClock  " "   -1.000             -52.000 CPU:Calculator\|Random:Rand\|fourthClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -33.000 CPU:Calculator\|Random:Rand\|secondClock  " "   -1.000             -33.000 CPU:Calculator\|Random:Rand\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 CPU:Calculator\|Random:Rand\|thirdClock  " "   -1.000             -32.000 CPU:Calculator\|Random:Rand\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 opCode\[0\]  " "    0.419               0.000 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 resetCPU  " "    0.427               0.000 resetCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293333132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705293333132 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1705293333905 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Calculator\|Mux36~0  from: datad  to: combout " "Cell: Calculator\|Mux36~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705293334041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Calculator\|Mux69~0  from: datad  to: combout " "Cell: Calculator\|Mux69~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705293334041 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1705293334041 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705293334043 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1705293334066 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1705293334066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.638 " "Worst-case setup slack is -28.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.638           -4317.327 clock  " "  -28.638           -4317.327 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.037            -158.912 CPU:Calculator\|Random:Rand\|thirdClock  " "   -5.037            -158.912 CPU:Calculator\|Random:Rand\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.232             -85.506 opCode\[0\]  " "   -4.232             -85.506 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.243             -86.775 CPU:Calculator\|Random:Rand\|fourthClock  " "   -2.243             -86.775 CPU:Calculator\|Random:Rand\|fourthClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.075             -43.176 resetCPU  " "   -2.075             -43.176 resetCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.313             -14.003 CPU:Calculator\|Random:Rand\|secondClock  " "   -1.313             -14.003 CPU:Calculator\|Random:Rand\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705293334071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.016 " "Worst-case hold slack is 0.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 opCode\[0\]  " "    0.016               0.000 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 resetCPU  " "    0.022               0.000 resetCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 CPU:Calculator\|Random:Rand\|secondClock  " "    0.133               0.000 CPU:Calculator\|Random:Rand\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 clock  " "    0.185               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 CPU:Calculator\|Random:Rand\|fourthClock  " "    0.269               0.000 CPU:Calculator\|Random:Rand\|fourthClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 CPU:Calculator\|Random:Rand\|thirdClock  " "    0.301               0.000 CPU:Calculator\|Random:Rand\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705293334102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.217 " "Worst-case recovery slack is -0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.217              -9.382 clock  " "   -0.217              -9.382 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.844               0.000 CPU:Calculator\|Random:Rand\|secondClock  " "    0.844               0.000 CPU:Calculator\|Random:Rand\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.955               0.000 CPU:Calculator\|Random:Rand\|thirdClock  " "    0.955               0.000 CPU:Calculator\|Random:Rand\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705293334111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.656 " "Worst-case removal slack is -0.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.656             -20.896 CPU:Calculator\|Random:Rand\|thirdClock  " "   -0.656             -20.896 CPU:Calculator\|Random:Rand\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.540             -17.184 CPU:Calculator\|Random:Rand\|secondClock  " "   -0.540             -17.184 CPU:Calculator\|Random:Rand\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.154            -103.803 clock  " "   -0.154            -103.803 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705293334120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1679.910 clock  " "   -3.000           -1679.910 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -52.000 CPU:Calculator\|Random:Rand\|fourthClock  " "   -1.000             -52.000 CPU:Calculator\|Random:Rand\|fourthClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -33.000 CPU:Calculator\|Random:Rand\|secondClock  " "   -1.000             -33.000 CPU:Calculator\|Random:Rand\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 CPU:Calculator\|Random:Rand\|thirdClock  " "   -1.000             -32.000 CPU:Calculator\|Random:Rand\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 opCode\[0\]  " "    0.340               0.000 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 resetCPU  " "    0.408               0.000 resetCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705293334126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705293334126 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1705293335200 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1705293335201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "520 " "Peak virtual memory: 520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705293335289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 14 22:35:35 2024 " "Processing ended: Sun Jan 14 22:35:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705293335289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705293335289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705293335289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1705293335289 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1705293336361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705293336361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 14 22:35:36 2024 " "Processing started: Sun Jan 14 22:35:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705293336361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1705293336361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Calculator -c Calculator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1705293336361 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1705293336556 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Calculator.vo /mnt/External/Codigos/Calculator32bits/simulation/questa/ simulation " "Generated file Calculator.vo in folder \"/mnt/External/Codigos/Calculator32bits/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1705293337281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "641 " "Peak virtual memory: 641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705293337327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 14 22:35:37 2024 " "Processing ended: Sun Jan 14 22:35:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705293337327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705293337327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705293337327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1705293337327 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 208 s " "Quartus Prime Full Compilation was successful. 0 errors, 208 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1705293337960 ""}
