# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/verilog/add4.v" \
"../../../../project_1.srcs/sources_1/imports/verilog/alu.v" \
"../../../../project_1.srcs/sources_1/new/alu_muldiv_mux2to1.v" \
"../../../../project_1.srcs/sources_1/imports/verilog/archer_rv32i_single_cycle.v" \
"../../../../project_1.srcs/sources_1/imports/verilog/branch_cmp.v" \
"../../../../project_1.srcs/sources_1/imports/verilog/control.v" \
"../../../../project_1.srcs/sources_1/imports/verilog/immgen.v" \
"../../../../project_1.srcs/sources_1/imports/verilog/lmb.v" \
"../../../../project_1.srcs/sources_1/new/mul_div.v" \
"../../../../project_1.srcs/sources_1/imports/verilog/mux2to1.v" \
"../../../../project_1.srcs/sources_1/imports/verilog/pc.v" \
"../../../../project_1.srcs/sources_1/imports/verilog/regfile.v" \
"../../../../project_1.srcs/sources_1/imports/verilog/rom.v" \
"../../../../project_1.srcs/sources_1/imports/verilog/sram.v" \
"../../../../project_1.srcs/sim_1/imports/verilog/archer_rv32i_single_cycle_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
