 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Warning: The scenario mode_norm.fast.RCmin has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:31:21 2019
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin ====
===========================================================

========================================== Summary Table for Corner mode_norm.fast.RCmin ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
HCLK                                    M,D       841     18      232     86.90    116.98      0.00      0.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     18      232     86.90    116.98      0.00      0.00         0         0


Warning: The scenario mode_norm.fast.RCmin_bc has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin_bc has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
==============================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin_bc ====
==============================================================

========================================= Summary Table for Corner mode_norm.fast.RCmin_bc =========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
HCLK                                    M,D       841     18      232     86.90    116.98     82.07     36.64         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     18      232     86.90    116.98     82.07     36.64         0         0


===========================================================
==== Summary Reporting for Corner mode_norm.slow.RCmax ====
===========================================================

========================================== Summary Table for Corner mode_norm.slow.RCmax ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
HCLK                                    M,D       841     18      232     86.90    116.98     85.91     38.22        10         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     18      232     86.90    116.98     85.91     38.22        10         0


================================================================
==== Summary Reporting for Corner mode_norm.worst_low.RCmax ====
================================================================

======================================== Summary Table for Corner mode_norm.worst_low.RCmax ========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.worst_low.RCmax, Scenario: mode_norm.worst_low.RCmax
HCLK                                    M,D       841     18      232     86.90    116.98    106.39     48.69        16         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     18      232     86.90    116.98    106.39     48.69        16         0


1
