// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_qoi_decode (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r_address0,
        in_r_ce0,
        in_r_q0,
        in_r_address1,
        in_r_ce1,
        in_r_q1,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        img
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] in_r_address0;
output   in_r_ce0;
input  [7:0] in_r_q0;
output  [11:0] in_r_address1;
output   in_r_ce1;
input  [7:0] in_r_q1;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [7:0] m_axi_gmem_WDATA;
output  [0:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [7:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [10:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] img;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] in_r_address0;
reg in_r_ce0;
reg in_r_ce1;
reg m_axi_gmem_AWVALID;
reg m_axi_gmem_WVALID;
reg m_axi_gmem_BREADY;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state5;
wire   [31:0] mul_fu_92_p2;
reg   [31:0] mul_reg_128;
wire   [0:0] icmp_ln91_fu_99_p2;
reg   [0:0] icmp_ln91_reg_133;
reg   [5:0] index_mem_V_address0;
reg    index_mem_V_ce0;
reg    index_mem_V_we0;
reg   [23:0] index_mem_V_d0;
reg    index_mem_V_ce1;
wire   [23:0] index_mem_V_q1;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54_ap_start;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54_ap_done;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54_ap_idle;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54_ap_ready;
wire   [11:0] grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54_in_r_address0;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54_in_r_ce0;
wire  signed [31:0] grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54_width_out;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54_width_out_ap_vld;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61_ap_start;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61_ap_done;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61_ap_idle;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61_ap_ready;
wire   [5:0] grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61_index_mem_V_address0;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61_index_mem_V_ce0;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61_index_mem_V_we0;
wire   [23:0] grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61_index_mem_V_d0;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67_ap_start;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67_ap_done;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67_ap_idle;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67_ap_ready;
wire   [11:0] grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67_in_r_address0;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67_in_r_ce0;
wire  signed [31:0] grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67_height_out;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67_height_out_ap_vld;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_ap_start;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_ap_done;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_ap_idle;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_ap_ready;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWVALID;
wire   [63:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWADDR;
wire   [0:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWID;
wire   [31:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWLEN;
wire   [2:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWSIZE;
wire   [1:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWBURST;
wire   [1:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWLOCK;
wire   [3:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWCACHE;
wire   [2:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWPROT;
wire   [3:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWQOS;
wire   [3:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWREGION;
wire   [0:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWUSER;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_WVALID;
wire   [7:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_WDATA;
wire   [0:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_WSTRB;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_WLAST;
wire   [0:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_WID;
wire   [0:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_WUSER;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_ARVALID;
wire   [63:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_ARADDR;
wire   [0:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_ARID;
wire   [31:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_ARLEN;
wire   [2:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_ARSIZE;
wire   [1:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_ARBURST;
wire   [1:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_ARLOCK;
wire   [3:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_ARCACHE;
wire   [2:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_ARPROT;
wire   [3:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_ARQOS;
wire   [3:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_ARREGION;
wire   [0:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_ARUSER;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_RREADY;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_BREADY;
wire   [5:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_index_mem_V_address0;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_index_mem_V_ce0;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_index_mem_V_we0;
wire   [23:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_index_mem_V_d0;
wire   [5:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_index_mem_V_address1;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_index_mem_V_ce1;
wire   [11:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_in_r_address0;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_in_r_ce0;
wire   [11:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_in_r_address1;
wire    grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_in_r_ce1;
wire   [2:0] grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_ap_return;
reg    grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61_ap_start_reg;
reg    grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_ap_start_reg;
wire    ap_CS_fsm_state6;
reg    ap_block_state6_on_subcall_done;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_state2_on_subcall_done;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54_ap_start_reg = 1'b0;
#0 grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61_ap_start_reg = 1'b0;
#0 grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67_ap_start_reg = 1'b0;
#0 grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_ap_start_reg = 1'b0;
end

top_qoi_decode_index_mem_V_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
index_mem_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(index_mem_V_address0),
    .ce0(index_mem_V_ce0),
    .we0(index_mem_V_we0),
    .d0(index_mem_V_d0),
    .address1(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_index_mem_V_address1),
    .ce1(index_mem_V_ce1),
    .q1(index_mem_V_q1)
);

top_qoi_decode_Pipeline_VITIS_LOOP_78_1 grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54_ap_start),
    .ap_done(grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54_ap_done),
    .ap_idle(grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54_ap_idle),
    .ap_ready(grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54_ap_ready),
    .in_r_address0(grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54_in_r_address0),
    .in_r_ce0(grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54_in_r_ce0),
    .in_r_q0(in_r_q0),
    .width_out(grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54_width_out),
    .width_out_ap_vld(grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54_width_out_ap_vld)
);

top_qoi_decode_Pipeline_VITIS_LOOP_86_3 grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61_ap_start),
    .ap_done(grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61_ap_done),
    .ap_idle(grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61_ap_idle),
    .ap_ready(grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61_ap_ready),
    .index_mem_V_address0(grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61_index_mem_V_address0),
    .index_mem_V_ce0(grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61_index_mem_V_ce0),
    .index_mem_V_we0(grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61_index_mem_V_we0),
    .index_mem_V_d0(grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61_index_mem_V_d0)
);

top_qoi_decode_Pipeline_VITIS_LOOP_80_2 grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67_ap_start),
    .ap_done(grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67_ap_done),
    .ap_idle(grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67_ap_idle),
    .ap_ready(grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67_ap_ready),
    .in_r_address0(grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67_in_r_address0),
    .in_r_ce0(grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67_in_r_ce0),
    .in_r_q0(in_r_q0),
    .height_out(grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67_height_out),
    .height_out_ap_vld(grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67_height_out_ap_vld)
);

top_qoi_decode_Pipeline_VITIS_LOOP_91_4 grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_ap_start),
    .ap_done(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_ap_done),
    .ap_idle(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_ap_idle),
    .ap_ready(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_ap_ready),
    .m_axi_gmem_AWVALID(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
    .m_axi_gmem_WDATA(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(8'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(11'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
    .m_axi_gmem_BREADY(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(m_axi_gmem_BRESP),
    .m_axi_gmem_BID(m_axi_gmem_BID),
    .m_axi_gmem_BUSER(m_axi_gmem_BUSER),
    .mul(mul_reg_128),
    .index_mem_V_address0(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_index_mem_V_address0),
    .index_mem_V_ce0(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_index_mem_V_ce0),
    .index_mem_V_we0(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_index_mem_V_we0),
    .index_mem_V_d0(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_index_mem_V_d0),
    .index_mem_V_address1(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_index_mem_V_address1),
    .index_mem_V_ce1(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_index_mem_V_ce1),
    .index_mem_V_q1(index_mem_V_q1),
    .img(img),
    .in_r_address0(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_in_r_address0),
    .in_r_ce0(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_in_r_ce0),
    .in_r_q0(in_r_q0),
    .in_r_address1(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_in_r_address1),
    .in_r_ce1(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_in_r_ce1),
    .in_r_q1(in_r_q1),
    .ap_return(grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_ap_return)
);

top_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U220(
    .din0(grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67_height_out),
    .din1(grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54_width_out),
    .dout(mul_fu_92_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54_ap_start_reg <= 1'b1;
        end else if ((grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54_ap_ready == 1'b1)) begin
            grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67_ap_start_reg <= 1'b1;
        end else if ((grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67_ap_ready == 1'b1)) begin
            grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61_ap_start_reg <= 1'b1;
        end else if ((grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61_ap_ready == 1'b1)) begin
            grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln91_fu_99_p2 == 1'd0))) begin
            grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_ap_start_reg <= 1'b1;
        end else if ((grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_ap_ready == 1'b1)) begin
            grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        icmp_ln91_reg_133 <= icmp_ln91_fu_99_p2;
        mul_reg_128 <= mul_fu_92_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state6_on_subcall_done)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln91_reg_133 == 1'd0))) begin
        in_r_address0 = grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_in_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        in_r_address0 = grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67_in_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_r_address0 = grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54_in_r_address0;
    end else begin
        in_r_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln91_reg_133 == 1'd0))) begin
        in_r_ce0 = grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_in_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        in_r_ce0 = grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67_in_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_r_ce0 = grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54_in_r_ce0;
    end else begin
        in_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln91_reg_133 == 1'd0))) begin
        in_r_ce1 = grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_in_r_ce1;
    end else begin
        in_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln91_reg_133 == 1'd0))) begin
        index_mem_V_address0 = grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_index_mem_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        index_mem_V_address0 = grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61_index_mem_V_address0;
    end else begin
        index_mem_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln91_reg_133 == 1'd0))) begin
        index_mem_V_ce0 = grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_index_mem_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        index_mem_V_ce0 = grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61_index_mem_V_ce0;
    end else begin
        index_mem_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln91_reg_133 == 1'd0))) begin
        index_mem_V_ce1 = grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_index_mem_V_ce1;
    end else begin
        index_mem_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln91_reg_133 == 1'd0))) begin
        index_mem_V_d0 = grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_index_mem_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        index_mem_V_d0 = grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61_index_mem_V_d0;
    end else begin
        index_mem_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln91_reg_133 == 1'd0))) begin
        index_mem_V_we0 = grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_index_mem_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        index_mem_V_we0 = grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61_index_mem_V_we0;
    end else begin
        index_mem_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state6) & (icmp_ln91_reg_133 == 1'd0)) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln91_fu_99_p2 == 1'd0)))) begin
        m_axi_gmem_AWVALID = grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWVALID;
    end else begin
        m_axi_gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state6) & (icmp_ln91_reg_133 == 1'd0)) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln91_fu_99_p2 == 1'd0)))) begin
        m_axi_gmem_BREADY = grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_BREADY;
    end else begin
        m_axi_gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state6) & (icmp_ln91_reg_133 == 1'd0)) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln91_fu_99_p2 == 1'd0)))) begin
        m_axi_gmem_WVALID = grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_WVALID;
    end else begin
        m_axi_gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61_ap_done == 1'b0) | (grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state6_on_subcall_done = ((grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_ap_done == 1'b0) & (icmp_ln91_reg_133 == 1'd0));
end

assign grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54_ap_start = grp_qoi_decode_Pipeline_VITIS_LOOP_78_1_fu_54_ap_start_reg;

assign grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67_ap_start = grp_qoi_decode_Pipeline_VITIS_LOOP_80_2_fu_67_ap_start_reg;

assign grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61_ap_start = grp_qoi_decode_Pipeline_VITIS_LOOP_86_3_fu_61_ap_start_reg;

assign grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_ap_start = grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_ap_start_reg;

assign icmp_ln91_fu_99_p2 = ((mul_fu_92_p2 == 32'd0) ? 1'b1 : 1'b0);

assign in_r_address1 = grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_in_r_address1;

assign m_axi_gmem_ARADDR = 64'd0;

assign m_axi_gmem_ARBURST = 2'd0;

assign m_axi_gmem_ARCACHE = 4'd0;

assign m_axi_gmem_ARID = 1'd0;

assign m_axi_gmem_ARLEN = 32'd0;

assign m_axi_gmem_ARLOCK = 2'd0;

assign m_axi_gmem_ARPROT = 3'd0;

assign m_axi_gmem_ARQOS = 4'd0;

assign m_axi_gmem_ARREGION = 4'd0;

assign m_axi_gmem_ARSIZE = 3'd0;

assign m_axi_gmem_ARUSER = 1'd0;

assign m_axi_gmem_ARVALID = 1'b0;

assign m_axi_gmem_AWADDR = grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWADDR;

assign m_axi_gmem_AWBURST = grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWBURST;

assign m_axi_gmem_AWCACHE = grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWCACHE;

assign m_axi_gmem_AWID = grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWID;

assign m_axi_gmem_AWLEN = grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWLEN;

assign m_axi_gmem_AWLOCK = grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWLOCK;

assign m_axi_gmem_AWPROT = grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWPROT;

assign m_axi_gmem_AWQOS = grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWQOS;

assign m_axi_gmem_AWREGION = grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWREGION;

assign m_axi_gmem_AWSIZE = grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWSIZE;

assign m_axi_gmem_AWUSER = grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_AWUSER;

assign m_axi_gmem_RREADY = 1'b0;

assign m_axi_gmem_WDATA = grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_WDATA;

assign m_axi_gmem_WID = grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_WID;

assign m_axi_gmem_WLAST = grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_WLAST;

assign m_axi_gmem_WSTRB = grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_WSTRB;

assign m_axi_gmem_WUSER = grp_qoi_decode_Pipeline_VITIS_LOOP_91_4_fu_74_m_axi_gmem_WUSER;

endmodule //top_qoi_decode
