// Seed: 3326101597
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    output tri1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    output wor id_5,
    input wor id_6,
    input supply1 id_7,
    output tri0 id_8
);
  uwire id_10 = 1'b0;
  module_0(
      id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10
  );
endmodule
