*$
* DRV8244HDGQQ1
*****************************************************************************
* (C) Copyright 2022 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Texas Instruments Inc.
* Part: DRV8244HDGQQ1
* Date: 24MAY2022
* Model Type: Transient
* Simulator: PSPICE
* Simulator Version: 17.4-2019 S024
* EVM Order Number: NA
* EVM Users Guide: NA
* Datasheet: SLVSG24 - NOVEMBER 2021
* Topologies Supported: Driver
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web
*
*****************************************************************************
* Model Usage Notes:
*
* A. Features that have been modelled
*	1. Control Modes (PH/EN, PWM, Independent Half-Bridge)
*	2. Configurable Slew Rate
*	3. Integrated Current Sense
*	4. Configurable Current Regulation
*	5. Proportional Load Current Output on IPROPI pin
*	6. UVLO, Logic Level, Tri-level logic
*	7. Protection and diagnostic features with configurable 
*      fault reaction (latched or retry)
*	   a. Load diagnostics in the off-state
*      b. Voltage monitoring on supply VM
*      c. Over current protection
*      d. Over temperature protection
*      e. Fault indication on nFAULT pin	   
*	8. Current IVMQ and IVMS in Sleep and Standby state
*	9. Temperature dependency on RDSON of integrated Power FETs    	
*   10. Cycle skipping in ENPH/PWM mode
*
* B. Model Limitations and Features that haven't been modelled
*	1. Spread Spectrum clocking for low EMI   
*   2. EC parameters from Table 7.5.8 [AI_ERR, AI_ERR_M, OffsetIPROPI, BWIPROPI]
*
* C. Model Parameter(s)
*	1. Temp_Amb: Sets the ambient temperature from -40C to 125C 
*
*****************************************************************************
.SUBCKT DRV8244HDGQQ1_TRANS nSLEEP DRVOFF EN_IN1 PH_IN2 MODE ITRIP SR DIAG 
+ IPROPI nFAULT VM OUT1 OUT2 GND TJ_HSFET1 TJ_HSFET2 TJ_LSFET1 TJ_LSFET2 
+ TJ_AVG PARAMS: Temp_Amb=25
E_U2_ABM1         U2_N16966203 0 VALUE { {Temp_Amb}    }
X_U2_U42         SLEEP_OK STANDBY_OK U2_N16923680 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U2_R7         U2_N16907330 U2_VMOK_5CP  10  
R_U2_R1         U2_HS1_ON U2_BT1_3P4US  4.9k  
X_U2_M2         U2_N16965286 U2_GATE2 GND dmg4800lsd
X_U2_U45         U2_N16912418 U2_VGATE_VTH U2_N16955628 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
G_U2_ABMII8         U2_GATE2 GND VALUE { IF(V(U2_LS1_OFF)>0.5, V(U2_SRLSOFF),0)
+     }
E_U2_E1         U2_TA_RDSON 0 TABLE { V(U2_N16966203, 0) } 
+ ( (-40,6.4m) (25,15.5m)(50,20.1m)(85,27.6m)(100,31.2m)(125,37.6m) )
C_U2_C3         0 U2_HSFET1_ON  1n IC=0  
C_U2_C2         0 U2_BT2_3P4US  1n IC=0  
X_U2_M1         U2_N16965217 U2_GATE1 U2_N16865430 dmg4800lsd
X_U2_U40         U2_GATE4 U2_V5V d_dj 
X_U2_U35         U2_N16865450 U2_GATE1 d_dj 
X_U2_U43         U2_N16911201 U2_VGATE_VTH U2_N16999624 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U2_C8         0 U2_RHIZ_OUTX  1n IC=0  
X_U2_S1    U2_RHIZ_OUTX GND OUT1 GND MOS_U2_S1 
G_U2_ABMII11         U2_VMOK_5CP U2_GATE3 VALUE { IF(V(U2_HS2_ON)>0.5,
+  IF(V(U2_GATE3) <1.62, 10m, V(U2_SRHSON)), 0)    }
E_U2_E10         U2_N16876332 0 U2_N16876299 0 1
C_U2_C7         0 U2_VMOK_5CP  1n IC=0  
X_U2_U_R1         VM U2_N16965217 U2_TA_RDSON 0 VCR PARAMS:  RREF=1
E_U2_E5         U2_SRLSON 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,0.9m)(2,400u)(3,460u)(4,690u)(5,1.75m)(6,1.29m) )
E_U2_UDTH8_E4         U2_UDTH8_TDEAD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1, 2m)(2, 0.7m)(3, 1.5m)(4,2m)(5,1.7m)(6, 1.7m) )
X_U2_UDTH8_U3         U2_UDTH8_N15514247 U2_UDTH8_N15514347 U2_UDTH8_N15514359
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_UDTH8_V1         U2_UDTH8_N15514347 0 1
X_U2_UDTH8_S1    U2_HSFET2_ON 0 U2_UDTH8_N15514247 0 DTIME_LS2_U2_UDTH8_S1 
X_U2_UDTH8_U7         U2_UDTH8_N15514247 U2_UDTH8_N15517781 d_dj 
V_U2_UDTH8_V2         U2_UDTH8_N15517781 0 2
X_U2_UDTH8_U2         PRE_LS2_ON U2_UDTH8_N15514359 U2_LS2_ON AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U2_UDTH8_C1         U2_UDTH8_N15514247 0  1n IC=0 
G_U2_UDTH8_ABM2I1         0 U2_UDTH8_N15514247 VALUE { IF(V(U2_HSFET2_ON) <
+  0.5, V(U2_UDTH8_TDEAD),0)    }
X_U2_U_R4         U2_N16876299 U2_N16965416 U2_TA_RDSON 0 VCR PARAMS:  RREF=1
X_U2_UDTH101_S1    U2_HSFET1_ON 0 U2_UDTH101_N15514247 0
+  DTIME_LS1_U2_UDTH101_S1 
V_U2_UDTH101_V1         U2_UDTH101_N15514347 0 1
X_U2_UDTH101_U2         PRE_LS1_ON U2_UDTH101_N15514359 U2_LS1_ON
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U2_UDTH101_C1         U2_UDTH101_N15514247 0  1n IC=0 
E_U2_UDTH101_E4         U2_UDTH101_TDEAD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1, 5m)(2,3m)(3,5m)(4,5m)(6,5m) )
X_U2_UDTH101_U3         U2_UDTH101_N15514247 U2_UDTH101_N15514347
+  U2_UDTH101_N15514359 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_UDTH101_V2         U2_UDTH101_N15517781 0 2
X_U2_UDTH101_U7         U2_UDTH101_N15514247 U2_UDTH101_N15517781 d_dj 
G_U2_UDTH101_ABM2I1         0 U2_UDTH101_N15514247 VALUE { IF(V(U2_HSFET1_ON) <
+  0.5, V(U2_UDTH101_TDEAD),0)    }
V_U2_V2         U2_V5V GND 5
R_U2_R5         U2_N16955586 U2_HSFET2_ON  10  
E_U2_UDTH9_E4         U2_UDTH9_TDEAD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,3m)(2,2m)(3,2m)(4,1.9m)(5,1.92m)(6,1.9m) )
X_U2_UDTH9_U3         U2_UDTH9_N15514247 U2_UDTH9_N15514347 U2_UDTH9_N15514359
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_UDTH9_S1    U2_LSFET2_ON 0 U2_UDTH9_N15514247 0 DTIME_HS2_U2_UDTH9_S1 
C_U2_UDTH9_C1         U2_UDTH9_N15514247 0  1n IC=0 
X_U2_UDTH9_U7         U2_UDTH9_N15514247 U2_UDTH9_N15517681 d_dj 
G_U2_UDTH9_ABM2I1         0 U2_UDTH9_N15514247 VALUE { IF(V(U2_LSFET2_ON) <
+  0.5, V(U2_UDTH9_TDEAD),0)    }
V_U2_UDTH9_V1         U2_UDTH9_N15514347 0 1
V_U2_UDTH9_V2         U2_UDTH9_N15517681 0 2
X_U2_UDTH9_U2         PRE_HS2_ON U2_UDTH9_N15514359 U2_HS2_ON AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U2_E8         U2_N16865450 0 U2_N16865430 0 1
E_U2_E13         U2_N16912369 0 U2_GATE3 OUT2 1
C_U2_U1_C50         U2_U1_N16869691 0  4.66341 IC=0 
C_U2_U1_C21         U2_U1_N16825513 U2_U1_N16825520  10.78733 IC=0 
R_U2_U1_R169         U2_U1_N16924982 0  0.000001  
R_U2_U1_R165         U2_U1_N16921355 0  0.000001  
C_U2_U1_C162         U2_U1_N16919529 U2_U1_N16919616  0.000001 IC=0 
R_U2_U1_R143         U2_U1_N16843935 U2_U1_N16843942  2.79551  
R_U2_U1_R120         U2_U1_N16828374 U2_U1_N16828381  3.41480  
C_U2_U1_C68         U2_U1_N16852635 U2_U1_N16852642  0.30147 IC=0 
R_U2_U1_R98         U2_U1_N16820712 U2_U1_N16820719  3.32108  
C_U2_U1_C92         U2_U1_N16820670 U2_U1_N16820677  0.30153 IC=0 
R_U2_U1_R66         U2_U1_N16824558 U2_U1_N16824565  3.44566  
R_U2_U1_R158         U2_U1_N16887718 0  0.000001  
C_U2_U1_C65         U2_U1_N16824551 U2_U1_N16824558  0.08807 IC=0 
R_U2_U1_R12         U2_U1_N16844144 U2_U1_N16844151  0.00034  
R_U2_U1_R159         U2_U1_N16821706 U2_U1_N16918322  19.06677  
R_U2_U1_R113         U2_U1_N16843560 U2_U1_N16843567  3.20960  
C_U2_U1_C110         U2_U1_N16843539 U2_U1_N16843546  0.00858 IC=0 
C_U2_U1_C118         U2_U1_N16828360 U2_U1_N16828367  135.73138 IC=0 
C_U2_U1_C57         U2_U1_N16844410 U2_U1_N16844417  0.35814 IC=0 
R_U2_U1_R42         U2_U1_N16869635 U2_U1_N16869642  0.00035  
C_U2_U1_C6         U2_U1_N16704638 U2_U1_N16704652  0.01178 IC=0 
R_U2_U1_R86         U2_U1_N16821699 U2_U1_N16821706  3.75492  
C_U2_U1_C86         U2_U1_N16821699 U2_U1_N16821706  0.36404 IC=0 
R_U2_U1_R171         U2_U1_N16928940 U2_U1_N16928947  19.09192  
G_U2_U1_ABM2I2         U2_U1_RTJP_FET21 0 VALUE { IF(V(U2_HSFET1_ON) > 0.5,
+  -1*V(U2_U1_N16824615), 0)    }
R_U2_U1_R8         U2_U1_N16704666 U2_U1_N16704680  3.93163  
C_U2_U1_C104         U2_U1_N16843900 U2_U1_N16843907  10.27784 IC=0 
R_U2_U1_R71         U2_U1_N16852656 U2_U1_N16852663  1.25025  
C_U2_U1_C28         U2_U1_N16853002 U2_U1_N16853009  0.21939 IC=0 
G_U2_U1_ABM2I7         U2_U1_RTJP_FET14 0 VALUE { IF(V(U2_LSFET2_ON) > 0.5,
+  -1*V(U2_U1_N16866738), 0)    }
C_U2_U1_C22         U2_U1_N16825520 U2_U1_N16825527  0.09507 IC=0 
R_U2_U1_R38         U2_U1_N16853640 U2_U1_N16853647  1.61986  
C_U2_U1_C34         U2_U1_RTJP_FET44 U2_U1_N16853619  0.00100 IC=0 
R_U2_U1_R32         U2_U1_N16853030 U2_U1_N16853037  0.25585  
G_U2_U1_ABM2I8         U2_U1_RTJP_FET23 0 VALUE { IF(V(U2_HSFET2_ON) > 0.5,
+  -1*V(U2_U1_N16872389), 0)    }
E_U2_U1_ABM20         TJ_HSFET2 0 VALUE {
+  V(U2_U1_RTJP_FET31)+V(U2_U1_RTJP_FET32)+V(U2_U1_RTJP_FET33)+V(U2_U1_RTJP_FET34)+
+ {Temp_Amb}    }
X_U2_U1_U226         U2_U1_N16902089 U2_U1_N16848667 U2_U1_N16848700
+  U2_U1_N16848708 U2_U1_N16848690 OR4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U1_U220         TJ_HSFET2 U2_U1_THYS U2_U1_N16848667 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_U1_R124         U2_U1_N16827481 U2_U1_N16827488  0.10239  
C_U2_U1_C74         U2_U1_RTJP_FET42 U2_U1_N16853299  2.51013 IC=0 
X_U2_U1_U473         U2_U1_N16848690 U2_U1_TSD_RESET INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
E_U2_U1_ABM30         U2_U1_N16882662 0 VALUE { (V(OUT2)-V(GND))*ABS(V(ISNS2)) 
+    }
C_U2_U1_C69         U2_U1_N16852642 U2_U1_N16852649  0.59078 IC=0 
R_U2_U1_R18         U2_U1_RTJP_FET23 U2_U1_N16825499  1.73721  
C_U2_U1_C93         U2_U1_N16820677 U2_U1_N16820684  0.54629 IC=0 
C_U2_U1_C66         U2_U1_N16824558 U2_U1_N16824565  0.39553 IC=0 
R_U2_U1_R51         U2_U1_RTJP_FET34 U2_U1_N16844375  0.03281  
G_U2_U1_ABM2I16         U2_U1_RTJP_FET32 0 VALUE { IF(V(U2_LSFET1_ON) > 0.5,
+  -1*V(U2_U1_N16882599), 0)    }
C_U2_U1_C111         U2_U1_N16843546 U2_U1_N16843553  0.03825 IC=0 
R_U2_U1_R121         U2_U1_N16828381 U2_U1_N16828388  3.92648  
C_U2_U1_C119         U2_U1_N16828367 U2_U1_N16828374  0.01953 IC=0 
C_U2_U1_C155         U2_U1_N16843942 0  4.46453 IC=0 
C_U2_U1_C149         U2_U1_N16853044 U2_U1_N16879312  0.68290 IC=0 
R_U2_U1_R101         U2_U1_RTJP_FET33 U2_U1_N16843886  1.15275  
R_U2_U1_R147         U2_U1_N16828388 U2_U1_N16876427  19.19879  
C_U2_U1_C140         U2_U1_N16844417 U2_U1_N16844424  4.65827 IC=0 
R_U2_U1_R99         U2_U1_N16820719 U2_U1_N16820726  3.42103  
R_U2_U1_R100         U2_U1_N16820726 0  19.25835  
R_U2_U1_R141         U2_U1_N16824565 0  19.15772  
X_U2_U1_U228         U2_U1_N16902848 U2_U1_TSD_LSFET2 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=12u
C_U2_U1_C161         U2_U1_N16918322 U2_U1_N16919529  0.000001 IC=0 
C_U2_U1_C105         U2_U1_N16843907 U2_U1_N16843914  0.00089 IC=0 
R_U2_U1_R13         U2_U1_N16844151 U2_U1_N16844158  1.46496  
C_U2_U1_C29         U2_U1_N16853009 U2_U1_N16853016  0.04588 IC=0 
C_U2_U1_C124         U2_U1_RTJP_FET22 U2_U1_N16827474  0.00038 IC=0 
C_U2_U1_C23         U2_U1_N16825527 U2_U1_N16825534  0.69482 IC=0 
R_U2_U1_R58         U2_U1_RTJP_FET21 U2_U1_N16824509  0.30040  
R_U2_U1_R114         U2_U1_N16843567 U2_U1_N16843574  3.50292  
C_U2_U1_C169         U2_U1_N16886854 U2_U1_N16924982  0.000001 IC=0 
R_U2_U1_R74         U2_U1_RTJP_FET42 U2_U1_N16853299  0.03070  
C_U2_U1_C35         U2_U1_N16853619 U2_U1_N16853626  1.74487 IC=0 
R_U2_U1_R43         U2_U1_N16869642 U2_U1_N16869649  1.34959  
R_U2_U1_R72         U2_U1_N16852663 U2_U1_N16852670  0.09945  
C_U2_U1_C170         U2_U1_N16924982 0  0.000001 IC=0 
X_U2_U1_U482         TSD_TRIG TCLEAR_TSD U2_U1_N16913244 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U2_U1_R172         U2_U1_N16928947 0  0.000001  
C_U2_U1_C75         U2_U1_N16853299 U2_U1_N16853306  52.79208 IC=0 
E_U2_U1_ABM7         U2_U1_N16824615 0 VALUE { (V(VM)-V(OUT1))*V(ISNS1)    }
C_U2_U1_C70         U2_U1_N16852649 U2_U1_N16852656  10.23983 IC=0 
C_U2_U1_C94         U2_U1_N16820684 U2_U1_N16820691  10.24026 IC=0 
R_U2_U1_R33         U2_U1_N16853037 U2_U1_N16853044  2.94865  
R_U2_U1_R39         U2_U1_N16853647 U2_U1_N16853654  0.00024  
R_U2_U1_R4         U2_U1_N16704610 U2_U1_N16704624  1.36198  
C_U2_U1_C141         U2_U1_N16824565 0  4.64903 IC=0 
X_U2_U1_U471         U2_U1_TSD_TRIGB U2_U1_N16913224 one_shot PARAMS:  T=2u
R_U2_U1_R125         U2_U1_N16827488 U2_U1_N16827495  1.28085  
R_U2_U1_R173         U2_U1_N16853341 U2_U1_N16930579  19.17750  
E_U2_U1_ABM21         U2_U1_N16872389 0 VALUE { (V(VM)-V(OUT2))*V(ISNS2)    }
C_U2_U1_C150         U2_U1_N16879312 U2_U1_N16879319  4.65369 IC=0 
C_U2_U1_C112         U2_U1_N16843553 U2_U1_N16843560  0.02934 IC=0 
C_U2_U1_C120         U2_U1_N16828374 U2_U1_N16828381  0.07104 IC=0 
C_U2_U1_C7         U2_U1_N16704652 U2_U1_N16704666  0.07618 IC=0 
R_U2_U1_R19         U2_U1_N16825499 U2_U1_N16825506  0.00035  
C_U2_U1_C160         U2_U1_N16821706 U2_U1_N16918322  4.66938 IC=0 
C_U2_U1_C30         U2_U1_N16853016 U2_U1_N16853023  10.78820 IC=0 
C_U2_U1_C125         U2_U1_N16827474 U2_U1_N16827481  0.00032 IC=0 
X_U2_U1_U229         U2_U1_N16848781 U2_U1_TSD_HSFET2 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=12u
C_U2_U1_C106         U2_U1_N16843914 U2_U1_N16843921  0.00014 IC=0 
R_U2_U1_R52         U2_U1_N16844375 U2_U1_N16844382  0.00003  
C_U2_U1_C24         U2_U1_N16825534 U2_U1_N16825541  4.66813 IC=0 
C_U2_U1_C100         U2_U1_N16820726 0  4.61720 IC=0 
C_U2_U1_C152         U2_U1_N16853661 U2_U1_N16881142  0.06661 IC=0 
C_U2_U1_C36         U2_U1_N16853626 U2_U1_N16853633  0.00014 IC=0 
R_U2_U1_R102         U2_U1_N16843886 U2_U1_N16843893  0.00044  
R_U2_U1_R148         U2_U1_N16876427 U2_U1_N16876434  0.000001  
C_U2_U1_C76         U2_U1_N16853306 U2_U1_N16853313  0.00949 IC=0 
R_U2_U1_R14         U2_U1_N16844158 U2_U1_N16844165  0.00010  
C_U2_U1_C11         U2_U1_RTJP_FET32 U2_U1_N16844144  0.74950 IC=0 
R_U2_U1_R59         U2_U1_N16824509 U2_U1_N16824516  0.00034  
R_U2_U1_R133         U2_U1_N16843574 U2_U1_N16843582  19.27722  
C_U2_U1_C1         U2_U1_RTJP_FET11 U2_U1_N16704582  0.00034 IC=0 
C_U2_U1_C71         U2_U1_N16852656 U2_U1_N16852663  0.05080 IC=0 
R_U2_U1_R91         U2_U1_RTJP_FET13 U2_U1_N16820670  0.37761  
C_U2_U1_C95         U2_U1_N16820691 U2_U1_N16820698  0.00773 IC=0 
G_U2_U1_ABM2I12         U2_U1_RTJP_FET42 0 VALUE { IF(V(U2_LSFET1_ON) > 0.5,
+  -1*V(U2_U1_N16878063), 0)    }
R_U2_U1_R44         U2_U1_N16869649 U2_U1_N16869656  0.00010  
R_U2_U1_R75         U2_U1_N16853299 U2_U1_N16853306  0.00003  
R_U2_U1_R9         U2_U1_N16704680 U2_U1_N16704694  20.00339  
C_U2_U1_C113         U2_U1_N16843560 U2_U1_N16843567  0.08421 IC=0 
C_U2_U1_C121         U2_U1_N16828381 U2_U1_N16828388  0.33615 IC=0 
R_U2_U1_R73         U2_U1_N16852670 U2_U1_N16852677  2.84232  
C_U2_U1_C41         U2_U1_RTJP_FET12 U2_U1_N16869635  0.72628 IC=0 
C_U2_U1_C151         U2_U1_N16879319 0  0.000001 IC=0 
C_U2_U1_C107         U2_U1_N16843921 U2_U1_N16843928  0.00494 IC=0 
C_U2_U1_C31         U2_U1_N16853023 U2_U1_N16853030  0.01986 IC=0 
R_U2_U1_R144         U2_U1_N16827516 U2_U1_N16875544  3.45484  
C_U2_U1_C126         U2_U1_N16827481 U2_U1_N16827488  0.00011 IC=0 
C_U2_U1_C157         U2_U1_N16844424 U2_U1_N16887718  0.000001 IC=0 
R_U2_U1_R40         U2_U1_N16853654 U2_U1_N16853661  2.46225  
E_U2_U1_ABM31         U2_U1_N16866738 0 VALUE { (V(OUT2)-V(GND))*ABS(V(ISNS2)) 
+    }
R_U2_U1_R126         U2_U1_N16827495 U2_U1_N16827502  1.26840  
R_U2_U1_R174         U2_U1_N16930579 U2_U1_N16930586  0.000001  
X_U2_U1_U227         U2_U1_N16848702 U2_U1_TSD_LSFET1 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=12u
C_U2_U1_C164         U2_U1_N16825541 U2_U1_N16921348  0.000001 IC=0 
R_U2_U1_R20         U2_U1_N16825506 U2_U1_N16825513  1.47550  
G_U2_U1_ABMII1         0 U2_U1_N16913230 VALUE { IF(V(U2_U1_N16913227) > 0.5, 
+ {0.5n/4.2m}, 0)    }
C_U2_U1_C153         U2_U1_N16881142 U2_U1_N16881149  0.32170 IC=0 
C_U2_U1_C37         U2_U1_N16853633 U2_U1_N16853640  50.61096 IC=0 
C_U2_U1_C12         U2_U1_N16844144 U2_U1_N16844151  0.22522 IC=0 
R_U2_U1_R53         U2_U1_N16844382 U2_U1_N16844389  0.16561  
X_U2_U1_S2    U2_U1_N16913249 0 U2_U1_N16913230 0 TSDwOTP_U2_U1_S2 
C_U2_U1_C77         U2_U1_N16853313 U2_U1_N16853320  0.02056 IC=0 
C_U2_U1_C72         U2_U1_N16852663 U2_U1_N16852670  0.62894 IC=0 
C_U2_U1_C96         U2_U1_N16820698 U2_U1_N16820705  0.02894 IC=0 
G_U2_U1_ABM2I1         U2_U1_RTJP_FET11 0 VALUE { IF(V(U2_HSFET1_ON) > 0.5,
+  -1*V(U2_U1_N16704286), 0)    }
R_U2_U1_R103         U2_U1_N16843893 U2_U1_N16843900  2.24653  
X_U2_U1_U52         U2_U1_N16902552 U2_U1_TSD_HSFET1 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=12u
C_U2_U1_C114         U2_U1_N16843567 U2_U1_N16843574  0.40380 IC=0 
C_U2_U1_C42         U2_U1_N16869635 U2_U1_N16869642  0.22130 IC=0 
R_U2_U1_R15         U2_U1_N16844165 U2_U1_N16844172  0.00025  
R_U2_U1_R92         U2_U1_N16820670 U2_U1_N16820677  0.00033  
R_U2_U1_R60         U2_U1_N16824516 U2_U1_N16824523  0.11228  
R_U2_U1_R134         U2_U1_N16843582 U2_U1_N16843589  0.000001  
C_U2_U1_C8         U2_U1_N16704666 U2_U1_N16704680  0.35797 IC=0 
C_U2_U1_C32         U2_U1_N16853030 U2_U1_N16853037  0.06324 IC=0 
R_U2_U1_R76         U2_U1_N16853306 U2_U1_N16853313  0.52830  
C_U2_U1_C127         U2_U1_N16827488 U2_U1_N16827495  0.00115 IC=0 
C_U2_U1_C158         U2_U1_N16887718 0  0.000001 IC=0 
E_U2_U1_ABM25         U2_U1_N16878063 0 VALUE { (V(OUT1)-V(GND))*ABS(V(ISNS1)) 
+    }
R_U2_U1_R45         U2_U1_N16869656 U2_U1_N16869663  0.09508  
C_U2_U1_C142         U2_U1_N16843928 U2_U1_N16843935  0.07088 IC=0 
C_U2_U1_C154         U2_U1_N16881149 0  4.51040 IC=0 
C_U2_U1_C38         U2_U1_N16853640 U2_U1_N16853647  0.00524 IC=0 
G_U2_U1_ABM2I10         U2_U1_RTJP_FET24 0 VALUE { IF(V(U2_LSFET2_ON) > 0.5,
+  -1*V(U2_U1_N16873228), 0)    }
C_U2_U1_C165         U2_U1_N16921348 U2_U1_N16921355  0.000001 IC=0 
X_U2_U1_U475         TJ_LSFET1 U2_U1_T_TSD U2_U1_N16848702 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U2_U1_C78         U2_U1_N16853320 U2_U1_N16853327  0.03253 IC=0 
R_U2_U1_R5         U2_U1_N16704624 U2_U1_N16704638  2.01322  
X_U2_U1_U474         TJ_HSFET1 U2_U1_T_TSD U2_U1_N16902552 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U2_U1_C13         U2_U1_N16844151 U2_U1_N16844158  0.04513 IC=0 
R_U2_U1_R145         U2_U1_N16875544 U2_U1_N16875551  4.01786  
C_U2_U1_C97         U2_U1_N16820705 U2_U1_N16820712  0.62723 IC=0 
C_U2_U1_C2         U2_U1_N16704582 U2_U1_N16704596  0.00008 IC=0 
G_U2_U1_ABM2I6         U2_U1_RTJP_FET13 0 VALUE { IF(V(U2_HSFET2_ON) > 0.5,
+  -1*V(U2_U1_N16866369), 0)    }
E_U2_U1_ABM27         U2_U1_N16882473 0 VALUE { (V(VM)-V(OUT1))*V(ISNS1)    }
C_U2_U1_C73         U2_U1_N16852670 U2_U1_N16852677  0.09431 IC=0 
X_U2_U1_U481         U2_U1_N16913224 U2_U1_N16913244 U2_U1_N16913227
+  U2_U1_N16913249 SRLATCH_RHP PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
R_U2_U1_R127         U2_U1_N16827502 U2_U1_N16827509  1.54854  
R_U2_U1_R175         U2_U1_N16930586 0  0.000001  
G_U2_U1_ABM2I9         U2_U1_RTJP_FET22 0 VALUE { IF(V(U2_LSFET1_ON) > 0.5,
+  -1*V(U2_U1_N16872928), 0)    }
R_U2_U1_R21         U2_U1_N16825513 U2_U1_N16825520  0.00010  
R_U2_U1_R167         U2_U1_N16843589 0  0.000001  
C_U2_U1_C133         U2_U1_N16843574 U2_U1_N16843582  4.61187 IC=0 
C_U2_U1_C43         U2_U1_N16869642 U2_U1_N16869649  0.04449 IC=0 
R_U2_U1_R54         U2_U1_N16844389 U2_U1_N16844396  0.00026  
R_U2_U1_R104         U2_U1_N16843900 U2_U1_N16843907  0.00010  
C_U2_U1_C143         U2_U1_N16843935 U2_U1_N16843942  0.50163 IC=0 
C_U2_U1_C33         U2_U1_N16853037 U2_U1_N16853044  0.08716 IC=0 
C_U2_U1_C128         U2_U1_N16827495 U2_U1_N16827502  0.00483 IC=0 
R_U2_U1_R115         U2_U1_RTJP_FET24 U2_U1_N16828346  0.03687  
R_U2_U1_R16         U2_U1_N16844172 U2_U1_N16844179  2.75444  
C_U2_U1_C166         U2_U1_N16921355 0  0.000001 IC=0 
R_U2_U1_R93         U2_U1_N16820677 U2_U1_N16820684  0.11114  
R_U2_U1_R61         U2_U1_N16824523 U2_U1_N16824530  0.00010  
C_U2_U1_C39         U2_U1_N16853647 U2_U1_N16853654  114.51294 IC=0 
C_U2_U1_C58         U2_U1_RTJP_FET21 U2_U1_N16824509  4.57466 IC=0 
R_U2_U1_R46         U2_U1_N16869663 U2_U1_N16869670  0.00025  
C_U2_U1_C147         U2_U1_N16828388 U2_U1_N16876427  4.64386 IC=0 
C_U2_U1_C14         U2_U1_N16844158 U2_U1_N16844165  10.85504 IC=0 
R_U2_U1_R77         U2_U1_N16853313 U2_U1_N16853320  0.92216  
G_U2_U1_ABM2I15         U2_U1_RTJP_FET33 0 VALUE { IF(V(U2_HSFET2_ON) > 0.5,
+  -1*V(U2_U1_N16882536), 0)    }
C_U2_U1_C171         U2_U1_N16852677 U2_U1_N16928940  0.40378 IC=0 
C_U2_U1_C79         U2_U1_N16853327 U2_U1_N16853334  0.07871 IC=0 
R_U2_U1_R156         U2_U1_N16844186 U2_U1_N16886854  19.05034  
C_U2_U1_C159         U2_U1_N16913230 0  1n IC=0  
C_U2_U1_C98         U2_U1_N16820712 U2_U1_N16820719  0.07859 IC=0 
R_U2_U1_R108         U2_U1_RTJP_FET31 U2_U1_N16843532  0.28837  
R_U2_U1_R10         U2_U1_N16704694 0  0.000001  
E_U2_U1_ABM23         U2_U1_N16873228 0 VALUE { (V(OUT2)-V(GND))*ABS(V(ISNS2)) 
+    }
R_U2_U1_R162         U2_U1_N16919616 0  0.000001  
R_U2_U1_R81         U2_U1_RTJP_FET14 U2_U1_N16821671  0.03066  
R_U2_U1_R146         U2_U1_N16875551 0  19.87548  
E_U2_U1_ABM17         TJ_HSFET1 0 VALUE {
+  V(U2_U1_RTJP_FET11)+V(U2_U1_RTJP_FET12)+V(U2_U1_RTJP_FET13)+V(U2_U1_RTJP_FET14)+
+ {Temp_Amb}    }
C_U2_U1_C134         U2_U1_N16843582 U2_U1_N16843589  0.000001 IC=0 
C_U2_U1_C44         U2_U1_N16869649 U2_U1_N16869656  10.80253 IC=0 
R_U2_U1_R129         U2_U1_N16827509 U2_U1_N16827516  1.63582  
C_U2_U1_C9         U2_U1_N16704680 U2_U1_N16704694  4.46501 IC=0 
R_U2_U1_R22         U2_U1_N16825520 U2_U1_N16825527  2.82078  
R_U2_U1_R27         U2_U1_RTJP_FET43 U2_U1_N16853002  1.75972  
C_U2_U1_C129         U2_U1_N16827502 U2_U1_N16827509  0.01586 IC=0 
R_U2_U1_R1         U2_U1_RTJP_FET11 U2_U1_N16704582  0.26897  
E_U2_U1_ABM22         U2_U1_N16872928 0 VALUE { (V(OUT1)-V(GND))*ABS(V(ISNS1)) 
+    }
X_U2_U1_U331         U2_U1_N16913230 U2_U1_N16913166 d_dj 
E_U2_U1_ABM3         U2_U1_N16704286 0 VALUE { (V(VM)-V(OUT1))*V(ISNS1)    }
G_U2_U1_ABM2I3         U2_U1_RTJP_FET41 0 VALUE { IF(V(U2_HSFET1_ON) > 0.5,
+  -1*V(U2_U1_N16852740), 0)    }
R_U2_U1_R55         U2_U1_N16844396 U2_U1_N16844403  1.32808  
C_U2_U1_C40         U2_U1_N16853654 U2_U1_N16853661  0.01815 IC=0 
C_U2_U1_C59         U2_U1_N16824509 U2_U1_N16824516  0.29025 IC=0 
E_U2_U1_ABM15         U2_U1_N16866369 0 VALUE { (V(VM)-V(OUT2))*V(ISNS2)    }
C_U2_U1_C172         U2_U1_N16928940 U2_U1_N16928947  4.66365 IC=0 
C_U2_U1_C80         U2_U1_N16853334 U2_U1_N16853341  0.34290 IC=0 
E_U2_U1_ABM18         TJ_LSFET2 0 VALUE {
+  V(U2_U1_RTJP_FET41)+V(U2_U1_RTJP_FET42)+V(U2_U1_RTJP_FET43)+V(U2_U1_RTJP_FET44)+
+ {Temp_Amb}    }
R_U2_U1_R105         U2_U1_N16843907 U2_U1_N16843914  1.52730  
C_U2_U1_C148         U2_U1_N16876427 U2_U1_N16876434  0.000001 IC=0 
C_U2_U1_C15         U2_U1_N16844165 U2_U1_N16844172  0.20443 IC=0 
C_U2_U1_C99         U2_U1_N16820719 U2_U1_N16820726  0.41370 IC=0 
R_U2_U1_R116         U2_U1_N16828346 U2_U1_N16828353  0.00003  
C_U2_U1_C3         U2_U1_N16704596 U2_U1_N16704610  0.00117 IC=0 
R_U2_U1_R17         U2_U1_N16844179 U2_U1_N16844186  1.86522  
X_U2_U1_U477         TJ_LSFET2 U2_U1_T_TSD U2_U1_N16902848 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U2_U1_C51         U2_U1_RTJP_FET34 U2_U1_N16844375  2.31712 IC=0 
R_U2_U1_R149         U2_U1_N16853044 U2_U1_N16879312  1.99129  
R_U2_U1_R62         U2_U1_N16824530 U2_U1_N16824537  0.13902  
R_U2_U1_R94         U2_U1_N16820684 U2_U1_N16820691  0.00010  
V_U2_U1_V23         U2_U1_N16913166 0 1
X_U2_U1_U224         TJ_LSFET2 U2_U1_THYS U2_U1_N16848708 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_U1_R47         U2_U1_N16869670 U2_U1_N16869677  0.13345  
C_U2_U1_C45         U2_U1_N16869656 U2_U1_N16869663  0.02661 IC=0 
R_U2_U1_R78         U2_U1_N16853320 U2_U1_N16853327  1.72792  
R_U2_U1_R109         U2_U1_N16843532 U2_U1_N16843539  0.11857  
R_U2_U1_R82         U2_U1_N16821671 U2_U1_N16821678  0.00003  
C_U2_U1_C168         U2_U1_N16843589 0  0.000001 IC=0 
C_U2_U1_C130         U2_U1_N16827509 U2_U1_N16827516  0.03899 IC=0 
R_U2_U1_R6         U2_U1_N16704638 U2_U1_N16704652  1.14003  
R_U2_U1_R67         U2_U1_RTJP_FET41 U2_U1_N16852635  0.32502  
V_U2_U1_TAMB2         U2_U1_T_TSD 0 170
C_U2_U1_C60         U2_U1_N16824516 U2_U1_N16824523  0.38354 IC=0 
V_U2_U1_TAMB1         U2_U1_THYS 0 140
E_U2_U1_ABM28         U2_U1_N16882536 0 VALUE { (V(VM)-V(OUT2))*V(ISNS2)    }
C_U2_U1_C16         U2_U1_N16844172 U2_U1_N16844179  0.10083 IC=0 
R_U2_U1_R23         U2_U1_N16825527 U2_U1_N16825534  1.96663  
R_U2_U1_R28         U2_U1_N16853002 U2_U1_N16853009  0.00035  
C_U2_U1_C173         U2_U1_N16928947 0  0.000001 IC=0 
R_U2_U1_R34         U2_U1_RTJP_FET44 U2_U1_N16853619  1.48994  
X_U2_U1_U219         U2_U1_TSD_HSFET1 U2_U1_TSD_LSFET1 U2_U1_TSD_HSFET2
+  U2_U1_TSD_LSFET2 U2_U1_TSD_SET OR4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U2_U1_C81         U2_U1_RTJP_FET14 U2_U1_N16821671  2.51928 IC=0 
E_U2_U1_ABM8         U2_U1_N16852740 0 VALUE { (V(VM)-V(OUT1))*V(ISNS1)    }
R_U2_U1_R56         U2_U1_N16844403 U2_U1_N16844410  2.93163  
C_U2_U1_C52         U2_U1_N16844375 U2_U1_N16844382  52.92463 IC=0 
C_U2_U1_C46         U2_U1_N16869663 U2_U1_N16869670  0.20185 IC=0 
R_U2_U1_R106         U2_U1_N16843914 U2_U1_N16843921  0.37870  
C_U2_U1_C163         U2_U1_N16919616 0  0.000001 IC=0 
X_U2_U1_U1         TJ_HSFET1 U2_U1_THYS U2_U1_N16902089 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U2_U1_R117         U2_U1_N16828353 U2_U1_N16828360  0.85116  
C_U2_U1_C156         U2_U1_N16844186 U2_U1_N16886854  4.67497 IC=0 
C_U2_U1_C10         U2_U1_N16704694 0  0.000001 IC=0 
X_U2_U1_U478         U2_U1_TSD_SET U2_U1_TSD_RESET TSD_TRIG U2_U1_TSD_TRIGB
+  SRLATCH_RHP PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
R_U2_U1_R95         U2_U1_N16820691 U2_U1_N16820698  0.79343  
R_U2_U1_R150         U2_U1_N16879312 U2_U1_N16879319  19.14231  
R_U2_U1_R63         U2_U1_N16824537 U2_U1_N16824544  1.17896  
G_U2_U1_ABM2I11         U2_U1_RTJP_FET43 0 VALUE { IF(V(U2_HSFET2_ON) > 0.5,
+  -1*V(U2_U1_N16878005), 0)    }
R_U2_U1_R79         U2_U1_N16853327 U2_U1_N16853334  3.24625  
R_U2_U1_R152         U2_U1_N16853661 U2_U1_N16881142  3.63549  
R_U2_U1_R48         U2_U1_N16869677 U2_U1_N16869684  2.87645  
C_U2_U1_C174         U2_U1_N16853341 U2_U1_N16930579  4.65052 IC=0 
R_U2_U1_R110         U2_U1_N16843539 U2_U1_N16843546  0.51304  
C_U2_U1_C61         U2_U1_N16824523 U2_U1_N16824530  10.12473 IC=0 
R_U2_U1_R83         U2_U1_N16821678 U2_U1_N16821685  0.00026  
C_U2_U1_C17         U2_U1_N16844179 U2_U1_N16844186  0.73364 IC=0 
G_U2_U1_ABM2I17         U2_U1_RTJP_FET34 0 VALUE { IF(V(U2_LSFET2_ON) > 0.5,
+  -1*V(U2_U1_N16882662), 0)    }
C_U2_U1_C4         U2_U1_N16704610 U2_U1_N16704624  0.00203 IC=0 
R_U2_U1_R68         U2_U1_N16852635 U2_U1_N16852642  0.00033  
C_U2_U1_C82         U2_U1_N16821671 U2_U1_N16821678  52.81418 IC=0 
C_U2_U1_C53         U2_U1_N16844382 U2_U1_N16844389  0.02405 IC=0 
R_U2_U1_R35         U2_U1_N16853619 U2_U1_N16853626  0.04713  
R_U2_U1_R2         U2_U1_N16704582 U2_U1_N16704596  0.11478  
C_U2_U1_C47         U2_U1_N16869670 U2_U1_N16869677  0.09994 IC=0 
R_U2_U1_R24         U2_U1_N16825534 U2_U1_N16825541  19.0778  
R_U2_U1_R29         U2_U1_N16853009 U2_U1_N16853016  1.34629  
C_U2_U1_C18         U2_U1_RTJP_FET23 U2_U1_N16825499  0.78814 IC=0 
R_U2_U1_R166         U2_U1_N16876434 0  0.000001  
R_U2_U1_R57         U2_U1_N16844410 U2_U1_N16844417  3.79679  
X_U2_U1_U463         U2_U1_N16913230 TCLEAR_TSD BUF_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U2_U1_R107         U2_U1_N16843921 U2_U1_N16843928  1.57134  
R_U2_U1_R163         U2_U1_N16825541 U2_U1_N16921348  0.000001  
C_U2_U1_C62         U2_U1_N16824530 U2_U1_N16824537  0.02383 IC=0 
R_U2_U1_R118         U2_U1_N16828360 U2_U1_N16828367  0.00020  
C_U2_U1_C175         U2_U1_N16930579 U2_U1_N16930586  0.000001 IC=0 
E_U2_U1_ABM24         U2_U1_N16878005 0 VALUE { (V(VM)-V(OUT2))*V(ISNS2)    }
C_U2_U1_C115         U2_U1_RTJP_FET24 U2_U1_N16828346  2.03073 IC=0 
R_U2_U1_R96         U2_U1_N16820698 U2_U1_N16820705  1.76938  
C_U2_U1_C144         U2_U1_N16827516 U2_U1_N16875544  0.07281 IC=0 
R_U2_U1_R151         U2_U1_N16879319 0  0.000001  
R_U2_U1_R64         U2_U1_N16824544 U2_U1_N16824551  0.25671  
R_U2_U1_R49         U2_U1_N16869684 U2_U1_N16869691  1.90011  
C_U2_U1_C83         U2_U1_N16821678 U2_U1_N16821685  104.17162 IC=0 
C_U2_U1_C54         U2_U1_N16844389 U2_U1_N16844396  106.45757 IC=0 
R_U2_U1_R80         U2_U1_N16853334 U2_U1_N16853341  3.87498  
R_U2_U1_R153         U2_U1_N16881142 U2_U1_N16881149  4.05519  
C_U2_U1_C101         U2_U1_RTJP_FET33 U2_U1_N16843886  1.21359 IC=0 
G_U2_U1_ABM2I5         U2_U1_RTJP_FET12 0 VALUE { IF(V(U2_LSFET1_ON) > 0.5,
+  -1*V(U2_U1_N16869743), 0)    }
R_U2_U1_R161         U2_U1_N16919529 U2_U1_N16919616  0.000001  
X_U2_U1_U476         TJ_HSFET2 U2_U1_T_TSD U2_U1_N16848781 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U2_U1_ABM19         TJ_LSFET1 0 VALUE {
+  V(U2_U1_RTJP_FET21)+V(U2_U1_RTJP_FET22)+V(U2_U1_RTJP_FET23)+V(U2_U1_RTJP_FET24)+
+ {Temp_Amb}    }
R_U2_U1_R111         U2_U1_N16843546 U2_U1_N16843553  1.70349  
R_U2_U1_R84         U2_U1_N16821685 U2_U1_N16821692  1.40362  
C_U2_U1_C48         U2_U1_N16869677 U2_U1_N16869684  0.09080 IC=0 
C_U2_U1_C19         U2_U1_N16825499 U2_U1_N16825506  0.21929 IC=0 
R_U2_U1_R7         U2_U1_N16704652 U2_U1_N16704666  3.48526  
X_U2_U1_U222         TJ_LSFET1 U2_U1_THYS U2_U1_N16848700 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U2_U1_ABM2I13         U2_U1_RTJP_FET44 0 VALUE { IF(V(U2_LSFET2_ON) > 0.5,
+  -1*V(U2_U1_N16878121), 0)    }
R_U2_U1_R69         U2_U1_N16852642 U2_U1_N16852649  0.10466  
R_U2_U1_R30         U2_U1_N16853016 U2_U1_N16853023  0.00010  
G_U2_U1_ABM2I14         U2_U1_RTJP_FET31 0 VALUE { IF(V(U2_HSFET1_ON) > 0.5,
+  -1*V(U2_U1_N16882473), 0)    }
R_U2_U1_R36         U2_U1_N16853626 U2_U1_N16853633  0.41521  
R_U2_U1_R140         U2_U1_N16844417 U2_U1_N16844424  19.11628  
R_U2_U1_R122         U2_U1_RTJP_FET22 U2_U1_N16827474  0.34886  
C_U2_U1_C176         U2_U1_N16930586 0  0.000001 IC=0 
C_U2_U1_C63         U2_U1_N16824537 U2_U1_N16824544  0.05521 IC=0 
E_U2_U1_ABM29         U2_U1_N16882599 0 VALUE { (V(OUT1)-V(GND))*ABS(V(ISNS1)) 
+    }
C_U2_U1_C145         U2_U1_N16875544 U2_U1_N16875551  0.32616 IC=0 
C_U2_U1_C108         U2_U1_RTJP_FET31 U2_U1_N16843532  4.90550 IC=0 
C_U2_U1_C116         U2_U1_N16828346 U2_U1_N16828353  54.32048 IC=0 
R_U2_U1_R155         U2_U1_N16843942 0  20.01009  
C_U2_U1_C5         U2_U1_N16704624 U2_U1_N16704638  0.03101 IC=0 
R_U2_U1_R142         U2_U1_N16843928 U2_U1_N16843935  3.60723  
R_U2_U1_R164         U2_U1_N16921348 U2_U1_N16921355  0.000001  
C_U2_U1_C84         U2_U1_N16821685 U2_U1_N16821692  0.04603 IC=0 
C_U2_U1_C55         U2_U1_N16844396 U2_U1_N16844403  0.04105 IC=0 
R_U2_U1_R119         U2_U1_N16828367 U2_U1_N16828374  2.16111  
C_U2_U1_C102         U2_U1_N16843886 U2_U1_N16843893  0.17349 IC=0 
R_U2_U1_R65         U2_U1_N16824551 U2_U1_N16824558  2.95866  
C_U2_U1_C49         U2_U1_N16869684 U2_U1_N16869691  0.71679 IC=0 
C_U2_U1_C20         U2_U1_N16825506 U2_U1_N16825513  0.04334 IC=0 
R_U2_U1_R97         U2_U1_N16820705 U2_U1_N16820712  0.10066  
R_U2_U1_R154         U2_U1_N16881149 0  19.86419  
R_U2_U1_R50         U2_U1_N16869691 0  19.10088  
R_U2_U1_R11         U2_U1_RTJP_FET32 U2_U1_N16844144  1.84591  
R_U2_U1_R157         U2_U1_N16844424 U2_U1_N16887718  0.000001  
R_U2_U1_R112         U2_U1_N16843553 U2_U1_N16843560  0.58258  
R_U2_U1_R41         U2_U1_RTJP_FET12 U2_U1_N16869635  1.87713  
R_U2_U1_R85         U2_U1_N16821692 U2_U1_N16821699  2.76618  
C_U2_U1_C67         U2_U1_RTJP_FET41 U2_U1_N16852635  4.19056 IC=0 
C_U2_U1_C91         U2_U1_RTJP_FET13 U2_U1_N16820670  3.64056 IC=0 
C_U2_U1_C64         U2_U1_N16824544 U2_U1_N16824551  0.10492 IC=0 
E_U2_U1_ABM26         U2_U1_N16878121 0 VALUE { (V(OUT2)-V(GND))*ABS(V(ISNS2)) 
+    }
R_U2_U1_R70         U2_U1_N16852649 U2_U1_N16852656  0.00010  
R_U2_U1_R170         U2_U1_N16852677 U2_U1_N16928940  3.38894  
C_U2_U1_C109         U2_U1_N16843532 U2_U1_N16843539  0.32628 IC=0 
C_U2_U1_C117         U2_U1_N16828353 U2_U1_N16828360  0.00796 IC=0 
R_U2_U1_R160         U2_U1_N16918322 U2_U1_N16919529  0.000001  
E_U2_U1_ABM14         U2_U1_N16869743 0 VALUE { (V(OUT1)-V(GND))*ABS(V(ISNS1)) 
+    }
C_U2_U1_C146         U2_U1_N16875551 0  4.50876 IC=0 
C_U2_U1_C167         U2_U1_N16876434 0  0.000001 IC=0 
C_U2_U1_C85         U2_U1_N16821692 U2_U1_N16821699  0.09749 IC=0 
R_U2_U1_R31         U2_U1_N16853023 U2_U1_N16853030  0.07455  
C_U2_U1_C56         U2_U1_N16844403 U2_U1_N16844410  0.08738 IC=0 
R_U2_U1_R37         U2_U1_N16853633 U2_U1_N16853640  0.00003  
R_U2_U1_R3         U2_U1_N16704596 U2_U1_N16704610  0.77482  
C_U2_U1_C103         U2_U1_N16843893 U2_U1_N16843900  0.02322 IC=0 
R_U2_U1_R168         U2_U1_N16886854 U2_U1_N16924982  0.000001  
C_U2_U1_C27         U2_U1_RTJP_FET43 U2_U1_N16853002  0.77188 IC=0 
R_U2_U1_R123         U2_U1_N16827474 U2_U1_N16827481  0.03001  
X_U2_U24         PRE_LS2_ON U2_LS2_OFF INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_H2    U2_N16876299 OUT2 ISNS2 0 MOS_U2_H2 
R_U2_R6         U2_N16955628 U2_LSFET2_ON  10  
X_U2_U38         U2_GATE3 U2_VMOK_5CP d_dj 
C_U2_C5         0 U2_HSFET2_ON  1n IC=0  
C_U2_C1         0 U2_BT1_3P4US  1n IC=0  
G_U2_ABMII12         U2_GATE3 U2_N16876332 VALUE { IF(V(U2_HS2_OFF)>0.5,
+  V(U2_SRHSOFF),0)    }
X_U2_U19         PRE_LS1_ON U2_LS1_OFF INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U2_E11         U2_N16910164 0 U2_GATE1 OUT1 1
V_U2_V3         U2_VGATE_VTH 0 1.62
G_U2_ABMII3         U2_VMOK_5CP U2_GATE1 VALUE { IF(V(U2_HS1_ON)>0.5,
+  IF(V(U2_GATE1) <1.62, 10m, V(U2_SRHSON)), 0)    }
X_U2_U25         PRE_HS2_ON U2_HS2_OFF INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U41         GND U2_GATE4 d_dj 
E_U2_E6         U2_SRLSOFF 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,0.9m)(2,400u)(3,460u)(4,690u)(5,1.75m)(6,1.29m) )
E_U2_E3         U2_SRHSON 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,400u)(3,400u)(6,400u) )
X_U2_U_R2         U2_N16865430 U2_N16965286 U2_TA_RDSON 0 VCR PARAMS:  RREF=1
X_U2_M3         U2_N16965318 U2_GATE3 U2_N16876299 dmg4800lsd
C_U2_C6         0 U2_LSFET2_ON  1n IC=0  
E_U2_ABM69         U2_N16939147 0 VALUE { IF( V(U2_BT2_3P4US) > 0.5,V(ISNS2),
+  0)    }
X_U2_U_R3         VM U2_N16965318 U2_TA_RDSON 0 VCR PARAMS:  RREF=1
R_U2_R4         U2_N16999624 U2_LSFET1_ON  10  
X_U2_U7         U2_GATE1 U2_VMOK_5CP d_dj 
X_U2_U37         GND U2_GATE2 d_dj 
G_U2_ABMII9         U2_V5V U2_GATE4 VALUE { IF(V(U2_LS2_ON)>0.5, IF(V(U2_GATE4)
+  <1.62,10m, V(U2_SRLSON)), 0)    }
X_U2_U33         IPROPI U2_V5V d_dj 
R_U2_R2         U2_HS2_ON U2_BT2_3P4US  4.9k  
X_U2_H1    U2_N16865430 OUT1 ISNS1 0 MOS_U2_H1 
X_U2_M4         U2_N16965416 U2_GATE4 GND dmg4800lsd
X_U2_U44         U2_N16912369 U2_VGATE_VTH U2_N16955586 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U2_UDTH100_S1    U2_LSFET1_ON 0 U2_UDTH100_N15514247 0
+  DTIME_HS1_U2_UDTH100_S1 
X_U2_UDTH100_U7         U2_UDTH100_N15514247 U2_UDTH100_N15517681 d_dj 
X_U2_UDTH100_U3         U2_UDTH100_N15514247 U2_UDTH100_N15514347
+  U2_UDTH100_N15514359 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U2_UDTH100_ABM2I1         0 U2_UDTH100_N15514247 VALUE { IF(V(U2_LSFET1_ON) <
+  0.5, V(U2_UDTH100_TDEAD),0)    }
V_U2_UDTH100_V2         U2_UDTH100_N15517681 0 2
E_U2_UDTH100_E4         U2_UDTH100_TDEAD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,3m)(2,2m)(3,2m)(4,1.4m)(5,1.92m)(6,1.9m) )
C_U2_UDTH100_C1         U2_UDTH100_N15514247 0  1n IC=0 
X_U2_UDTH100_U2         PRE_HS1_ON U2_UDTH100_N15514359 U2_HS1_ON
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U2_UDTH100_V1         U2_UDTH100_N15514347 0 1
G_U2_ABMII4         U2_GATE1 U2_N16865450 VALUE { IF(V(U2_HS1_OFF)>0.5,
+  V(U2_SRHSOFF),0)    }
X_U2_U36         U2_GATE2 U2_V5V d_dj 
C_U2_C4         0 U2_LSFET1_ON  1n IC=0  
X_U2_S4    U2_RHIZ_OUTX GND U2_GATE3 GND MOS_U2_S4 
E_U2_E12         U2_N16911201 0 U2_GATE2 GND 1
E_U2_ABM68         U2_N16939127 0 VALUE { IF( V(U2_BT1_3P4US) > 0.5,V(ISNS1),
+  0)    }
X_U2_U3         U2_N16910164 U2_VGATE_VTH U2_N16910814 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U2_ABM55         VISENSE 0 VALUE { V(ISNS1)+V(ISNS2)    }
G_U2_ABMII10         U2_GATE4 GND VALUE { IF(V(U2_LS2_OFF)>0.5,
+  V(U2_SRLSOFF),0)    }
X_U2_U20         PRE_HS1_ON U2_HS1_OFF INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U2_ABMII7         U2_V5V U2_GATE2 VALUE { IF(V(U2_LS1_ON)>0.5, IF(V(U2_GATE2)
+  <1.62, 10m, V(U2_SRLSON)), 0)    }
X_U2_S3    U2_RHIZ_OUTX GND U2_GATE1 GND MOS_U2_S3 
E_U2_ABM67         U2_N16907330 0 VALUE { {IF( V(VMUV_OK) > 0.5 |  
+ +V(ACTIVE_OK) > 0.5,  
+ +V(VM)+5, 0)}  }
E_U2_E4         U2_SRHSOFF 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,0.85m)(2,1.5m)(3,470u)(4,650u)(5,1.57m)(6,1.2m) )
R_U2_R3         U2_N16910814 U2_HSFET1_ON  10  
E_U2_E14         U2_N16912418 0 U2_GATE4 GND 1
X_U2_U34         GND VM d_dj 
X_U2_U39         U2_N16876332 U2_GATE3 d_dj 
R_U2_R8         U2_N16923680 U2_RHIZ_OUTX  10  
G_U2_ABM2I1         U2_V5V IPROPI VALUE { IF(V(IPROPI_PU) > 0.5, 10m,
+  (V(U2_N16939127)+V(U2_N16939147))/4570)    }
X_U2_S2    U2_RHIZ_OUTX GND OUT2 GND MOS_U2_S2 
R_R2         GND PH_IN2  200k  
R_R12         0 MODE  1G  
E_ABM1         N570439 0 VALUE { ( V(TJ_HSFET1)  
+ +V(TJ_LSFET1) ) / 2.0   }
R_R15         0 DIAG  1G  
X_U14         DIAG V5INT d_dj 
I_I3         V5INT ITRIP DC 48u  
E_ABM2         N570446 0 VALUE { ( V(TJ_HSFET2)  
+ +V(TJ_LSFET2) ) / 2.0   }
E_E2         ITRIP_LVL 0 TABLE { V(ITRIP, 0) } 
+ ( (5m,1) (0.39,2)(1,3) (2.2,4)(4.79,5) (5,6) )
G_ABM2I1         VM GND VALUE { IF(V(SLEEP_OK) > 0.5,  V(N563754), 0)    }
X_U1_U164         PH_IN2_L EN_IN1_H U1_N527212 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U76         U1_N529630 U1_N529686 U1_N529702 U1_N529696 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U24         U1_EN_IN1_INT U1_N528502 U1_N528572 EN_IN1_H COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U166         U1_N527212 U1_PWM U1_N527514 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U141         EN_IN1_H PH_IN2_H U1_N529936 NOR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U126         U1_N579285 U1_N739884 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=12u
X_U1_U132         EN_IN1_L PH_IN2_H U1_N525896 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U139         U1_N525992 U1_N526008 U1_N530150 U1_N526538 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_V12         U1_N528572 0 100m
X_U1_U182         U1_PWM U1_N748279 U1_N748195 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U123         U1_VM_INT U1_N543019 U1_N543051 NPOR COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U30         PH_IN2_H PH_IN2_L INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U52         NSLEEP_L U1_TSLEEP BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=120u
V_U1_V15         U1_N777375 0 1.55
X_U1_U1         U1_VM_INT U1_N542791 U1_N542831 U1_N542735 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_V7         U1_N528914 0 300m
V_U1_V2         U1_N542831 0 200m
V_U1_V14         U1_N528002 0 100m
X_U1_U134         PH_IN2_H EN_IN1_L U1_N529876 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U82         HALF_BRDG EN_IN1_L U1_N529702 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U21         U1_PMOD_L U1_PMOD_LB INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U165         ACTIVE_OK U1_N527530 PRE_LS2 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U172         U1_N527858 U1_N528060 U1_N527912 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U7         U1_N542735 U1_N542751 d_dj 
X_U1_U18         U1_PMOD_INT U1_N529150 U1_N529184 U1_N529110 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U1_E8         U1_DRVOFF_INT 0 DRVOFF GND 1
V_U1_VJ2         U1_N578897 0 0.6
X_U1_U57         U1_PMOD_H TREADY_OK U1_MODE_RESET 0 HALF_BRDG N585131 DFFR_RHP
+  PARAMS: VDD=1 VSS=0 VTH=0.5
X_U1_U162         U1_N527438 U1_N527514 U1_N527542 U1_N527530 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_E6         U1_N777339 0 NSLEEP GND 1
X_U1_U129         TREADY_OK U1_DRVOFF_L ACTIVE_OK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U484         U1_N739884 U1_N579285 VMOV_OK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U1_R1         U1_N542751 U1_N542757  450k  
X_U1_U181         PH_IN2_H EN_IN1_H U1_N527720 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U183         EN_IN1_H PH_IN2_H U1_N748279 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U485         HALF_BRDG PH_IN2_L U1_N527542 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U1_E4         U1_EN_IN1_INT 0 EN_IN1 GND 1
X_U1_U336         U1_VM_INT U1_N578885 U1_N578897 U1_N579285 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U34         NSLEEP_H NSLEEP_L INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U1_E5         U1_PH_IN2_INT 0 PH_IN2 GND 1
X_U1_U376         U1_TSLEEP U1_N785440 SLEEP_OK N785368 SRLATCH_RHP PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
X_U1_U146         U1_N529936 U1_N530048 U1_N529968 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U148         HALF_BRDG EN_IN1_H U1_N530150 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U1_V16         U1_N777421 0 200m
X_U1_U486         HALF_BRDG PH_IN2_H U1_N528070 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U108         U1_N542757 VMUV_OK BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U1_V8         U1_N528962 0 100m
X_U1_U156         EN_IN1_L PH_IN2_L U1_N526732 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U1_E3         U1_PMOD_INT 0 MODE GND 1
V_U1_V1         U1_N542791 0 4.4
X_U1_U161         U1_N527720 U1_PH_EN U1_N527438 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U487         NSLEEP_H U1_N785440 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_U1_U185         NPOR U1_NPOR_L INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U137         U1_PWM U1_N529968 U1_N526008 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U157         U1_N526800 U1_N526806 U1_N528070 U1_N527110 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U333         U1_N748135 U1_N748195 STANDBY_OK OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U109         U1_N529110 U1_PMOD_LB U1_PMOD_HIZ AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U1_V13         U1_N527870 0 1.5
X_U1_U102         U1_DRVOFF_INT U1_N527284 U1_N527370 DRVOFF_H
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U105         DRVOFF_H U1_DRVOFF_L INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U1_V11         U1_N528502 0 1.5
V_U1_V10         U1_N529150 0 2
X_U1_U27         EN_IN1_H EN_IN1_L INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U1_V26         U1_N543019 0 3.9
X_U1_U56         U1_PMOD_L TREADY_OK U1_MODE_RESET 0 U1_PH_EN N526946 DFFR_RHP
+  PARAMS: VDD=1 VSS=0 VTH=0.5
C_U1_C2         U1_N542757 0  1n   
X_U1_U80         U1_N529844 U1_PH_EN U1_N529630 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U171         EN_IN1_H PH_IN2_H U1_N527858 NOR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U9         U1_PMOD_INT U1_N528914 U1_N528962 U1_N528872 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U145         PH_IN2_H EN_IN1_L U1_N528832 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U1_E1         U1_VM_INT 0 VM GND 1
X_U1_U17         U1_N528872 U1_N528924 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U31         U1_PH_IN2_INT U1_N527870 U1_N528002 PH_IN2_H COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U135         U1_PH_EN U1_N525896 U1_N525992 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U331         U1_N542905 U1_N542735 d_dj 
X_U1_U160         ACTIVE_OK U1_N527110 PRE_HS2 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U170         U1_PWM U1_N527912 U1_N526806 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U184         SLEEP_OK U1_NPOR_L U1_MODE_RESET OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U58         U1_PMOD_HIZ TREADY_OK U1_MODE_RESET 0 U1_PWM N525860 DFFR_RHP
+  PARAMS: VDD=1 VSS=0 VTH=0.5
V_U1_V9         U1_N529184 0 200m
V_U1_VJ1         U1_N578885 0 36
V_U1_V25         U1_N527370 0 100m
X_U1_U140         ACTIVE_OK U1_N526538 PRE_HS1 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U15         U1_N528886 U1_N528924 U1_PMOD_L AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U133         PH_IN2_H U1_N529876 U1_N529844 NOR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U147         EN_IN1_H PH_IN2_L U1_N530048 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U81         U1_N528832 U1_PWM U1_N529686 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U83         ACTIVE_OK U1_N529696 PRE_LS1 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U35         U1_N777339 U1_N777375 U1_N777421 NSLEEP_H COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U23         U1_PMOD_HIZ U1_PMOD_L U1_PMOD_H NOR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U173         EN_IN1_L PH_IN2_H U1_N528060 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U1_R2         U1_N542905 U1_N542757  18.5k  
X_U1_U16         U1_N528872 U1_N528886 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
V_U1_V27         U1_N543051 0 300m
X_U1_U155         U1_PH_EN U1_N526732 U1_N526800 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U332         NSLEEP_H DRVOFF_H U1_N748135 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U1_V24         U1_N527284 0 1.5
E_ABM3         TJ_AVG 0 VALUE { ( V(N570439)  
+ +V(N570446) ) / 2.0   }
I_I1         V5INT MODE DC 48u  
G_ABM2I2         VM GND VALUE { IF(V(STANDBY_OK) > 0.5,  V(N563988), 0)    }
X_U15         GND NSLEEP d_dj 
R_R11         DRVOFF N80918  200k  
E_E3         DIAG_LVL 0 TABLE { V(DIAG, 0) } 
+ ( (5m,1) (0.39,2)(1,3) (2.2,4)(4.79,5) (5,6) )
V_V1         V5INT GND 5
R_R13         0 SR  1G  
R_R3         GND NSLEEP  100k  
X_U7         MODE V5INT d_dj 
X_U16         GND PH_IN2 d_dj 
X_U13         ITRIP V5INT d_dj 
R_R1         GND EN_IN1  200k  
X_U12         SR V5INT d_dj 
E_E5         N563988 0 TABLE { V(VM, 0) } 
+ ( (4.5,1m)(13.5, 3m)(30,5m) )
X_U3_U402         U3_FULL_CMB1 U3_FULL_CMB2 U3_N636926 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U26         U3_V1V U3_ITRIP U3_TOFF_DEL U3_V0V U3_N1048310 U3_N1048324
+  DFFR_RHP PARAMS: VDD=1 VSS=0 VTH=0.5
E_U3_ABM9         U3_DIAG_LVL5OF6 0 VALUE { IF(4.5 < V(DIAG_LVL) & V(DIAG_LVL)
+  < 5.1, 1, 0)    }
X_U3_U568         U3_VMOVP U3_N1070149 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U488         U3_TCOM_RST U3_TCOM_DEL BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=4u
X_U3_U564         U3_N1050796 U3_TOFF_2 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U3_R8         U3_N991151 U3_N991157  120k  
X_U3_S_ROLP_PU1    U3_ROLP_PU1 0 V5INT OUT1 FAULTS_U3_S_ROLP_PU1 
X_U3_U30         U3_N568406 U3_LATCH U3_N568458 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U363         U3_N583208 STANDBY_OK U3_OLP_DISA AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U429         U3_DIAG_LVL2OR6 U3_N633948 U3_N633000 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U455         U3_FULL_CMB1 U3_FULL_CMB2 U3_N638240 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U393         U3_N617750 U3_N617742 U3_CMP_REF U3_N617656 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U342         HALF_BRDG U3_N575457 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U3         U3_N766458 U3_N588968 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=9u
X_U3_U570         U3_TRESET U3_N1070157 U3_N1070238 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_S_ROLP_PD2    U3_ROLP_PD2 0 OUT2 GND FAULTS_U3_S_ROLP_PD2 
X_U3_U435         EN_IN1_L EN_IN1_H PH_IN2_H U3_N633948 AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_U3_ABMII1         0 U3_N569944 VALUE { IF(V(U3_N1048310)>0.5,166u,0)    }
X_U3_U35         U3_LIM_CUR1 PRE_LS1 U3_N734852 U3_N736079 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U375         U3_ITRIP U3_N603908 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=29u
X_U3_U405         U3_FULL_CMB3 U3_N637444 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U32         NSLEEP_H VMUV_OK U3_N568394 NAND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U487         U3_N1020522 U3_V1V d_dj 
X_U3_U498         U3_N736353 U3_N736179 U3_N736321 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U49         U3_ILIM12 U3_ILIM1 U3_N568588 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U480         U3_VM_MONITOR U3_OTP U3_N735667 PRE_HS2_ON AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U3_C10         U3_N991157 0  1n   
X_U3_S1    U3_N642030 0 NFAULT 0 FAULTS_U3_S1 
R_U3_R3J         OUT1 U3_N777767  1k  
X_U3_U366         HALF_BRDG U3_N583745 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U15         U3_N568560 U3_FULL_BRDG U3_ILIM12 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U351         U3_N577443 U3_N577649 U3_LATCH OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U400         U3_FULL_OUTX_SEL U3_FULL_CMP_REF BUF_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U3_U508         TSD_TRIG U3_RETRY U3_N1029638 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U353         U3_N577461 U3_N577589 U3_N577507 U3_N577649 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U468         VMUV_OK NPOR U3_VM_MONITOR AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U67         U3_ILIM22 U3_TRETRY U3_N571282 N571288 SRLATCH_RHP PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U427         U3_COMB1 U3_COMB2 U3_COMB3 U3_COMB4 U3_HALF_OUTX_SEL
+  OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U426         U3_FULL_OUTX_SEL U3_HALF_OUTX_SEL HALF_BRDG U3_OUTX_SEL
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U582         EN_IN1_L PH_IN2_H U3_N1082967 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U3_ABM10         U3_DIAG_LVL6OF6 0 VALUE { IF(5.5 < V(DIAG_LVL) & V(DIAG_LVL)
+  < 6.1, 1, 0)    }
X_U3_U336         U3_N569944 U3_TOFF_1 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U371         U3_DIAG_LVL4OF6 HALF_BRDG U3_N583899 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U358         U3_N582800 U3_N583010 U3_N583208 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U3_ABM20         U3_N643075 0 VALUE { IF(V(U3_OLP_DISA) > 0.5, 0,
+  V(U3_OLP_EN))    }
X_U3_U412         U3_DIAG_LVL2OF6 U3_DIAG_LVL6OF6 U3_DIAG_LVL2OR6 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U68         U3_CUR_LIM2B U3_N571470 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U470         U3_N695782 U3_N614618 U3_N1070238 U3_N661177 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U34         U3_N991383 U3_N991371 U3_N991427 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U126         NSLEEP_L U3_N708322 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20u
X_U3_U1J         U3_N778299 U3_N617656 U3_N775712 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U3_U16         U3_N569406 HALF_BRDG U3_ILIM1 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U3_C12         0 U3_N1050796  10n IC=0  
X_U3_U53         U3_V1V U3_ILIM22 U3_N571514 U3_V0V U3_N571538 N571526 DFFR_RHP
+  PARAMS: VDD=1 VSS=0 VTH=0.5
E_U3_ABM11         U3_N577749 0 VALUE { IF(V(DIAG_LVL) > 1.2, 1, 0)    }
X_U3_U56         U3_N571510 U3_N571570 U3_LIM_CUR2 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U569         U3_N1070149 U3_N1070157 one_shot PARAMS:  T=2u
X_U3_U492         U3_TWAKEUP NPOR U3_N1033590 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U565         U3_TOFF_2 U3_TOFF_2DEL BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=2u
X_U3_U421         U3_DIAG_LVL3OR4 U3_N1141697 U3_COMB4 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U3_C11         U3_N1020522 0  1n IC=0  
X_U3_U347         U3_N576065 U3_N576563 U3_N576159 U3_N576985 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U419         U3_DIAG_LVL2OR6 U3_N1141697 U3_COMB3 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U3_ABM19         U3_ITRIP_DISA 0 VALUE { IF(V(U3_VITRIP) <0.5, 0, 1)    }
C_U3_C3         0 U3_N991449  1n IC=0  
X_U3_U346         U3_DIAG_LVL4OF6 HALF_BRDG U3_N576563 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U460         U3_N656495 U3_N657421 U3_N614071 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U3_C8         0 U3_N569944  10n IC=0  
X_U3_U386         U3_N991157 U3_N991173 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U478         U3_VM_MONITOR U3_OTP U3_N733973 PRE_HS1_ON AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U50         U3_N571282 U3_RETRY U3_N571510 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U384         U3_N568588 U3_ILIM11 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=6u
E_U3_ABM2         U3_N569406 0 VALUE { IF(ABS(V(ISNS1)) > 21, 1, 0)    }
X_U3_U331         U3_N540753 U3_N540685 d_dj 
X_U3_U532         VMOV_OK U3_RETRY U3_N1137120 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U3_ABM1         U3_N568560 0 VALUE { IF(V(VISENSE) > 21, 1 ,0)    }
X_U3_U364         U3_N582818 U3_N582946 U3_N583010 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U433         U3_DIAG_LVL3OR4 U3_N633736 U3_N633258 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U501         U3_TCLEAR_OCP U3_N754656 U3_N754793 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U453         U3_N638240 U3_N1082337 HALF_BRDG U3_ROLP_PD2 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U44         U3_ILIM1 U3_ILIM2 U3_N568912 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U502         U3_N766172 U3_IPROPI_PUB U3_LIM1_CUR_BUFB U3_LIM2_CUR_BUFB
+  U3_N766458 AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U489         U3_N1020462 U3_TCOM_DEL U3_N1020468 U3_N1020538 SRLATCH_RHP
+  PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U574         U3_DIAG_LVL2OR6 EN_IN1_H U3_N639726 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U71         U3_LIM_CUR1 U3_CUR_LIM1B INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=1u
X_U3_U399         U3_FULL_CMB3 U3_FULL_CMB2 U3_FULL_OUTX_SEL OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U392         U3_N777767 U3_N777807 U3_OUTX_SEL U3_N778299 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U69         U3_N991371 U3_N991383 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=1u
X_U3_U448         U3_N637839 U3_N1082669 HALF_BRDG U3_ROLP_PU2 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U3_ABM5         U3_DIAG_LVL1OF6 0 VALUE { IF(2m < V(DIAG_LVL) & V(DIAG_LVL) 
+  < 1.1, 1, 0)    }
R_U3_R4J         OUT2 U3_N777807  1k  
X_U3_U469         U3_VMOVP U3_N677595 U3_N657421 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U383         U3_N608162 U3_CUR_LIM BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=6u
X_U3_U372         STANDBY_OK U3_N584251 U3_OLP_EN AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U60         U3_N991449 U3_TRETRY BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U3_V1         U3_V1V 0 1Vdc
X_U3_U367         U3_N583835 U3_N584045 U3_N584251 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U536         U3_LATCH U3_N1137282 U3_N1137186 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U354         U3_DIAG_LVL3OF6 HALF_BRDG U3_N577589 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_S_ROLP_PU2    U3_ROLP_PU2 0 V5INT OUT2 FAULTS_U3_S_ROLP_PU2 
G_U3_ABMII2         0 U3_N991449 VALUE { IF(V(U3_N991435)>0.5, 100n, 0)    }
X_U3_U490         U3_TWAKEUP NPOR U3_N711936 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U413         U3_DIAG_LVL3OF6 U3_DIAG_LVL4OF6 U3_DIAG_LVL3OR4 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U576         U3_DIAG_LVL3OR4 EN_IN1_H U3_N1079348 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U3_ABM18         U3_N812198 0 VALUE { IF( V(U3_LATCH) > 0.5, 0,
+  V(TCLEAR_TSD))    }
X_U3_U436         U3_FULL_CMP_REF U3_HALF_CMP_REF HALF_BRDG U3_CMP_REF
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U3_ABM13         U3_N604324 0 VALUE { IF(V(U3_EXTD_TOFF)  > 0.5,
+  V(U3_TOFF_2),  
+ + V(U3_TOFF_1))   }
X_U3_U381         HALF_BRDG U3_N604650 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U3_V2         U3_V0V 0 0Vdc
X_U3_U1         IPROPI U3_VITRIP U3_N766172 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U401         EN_IN1_H PH_IN2_L U3_FULL_CMB1 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U361         U3_DIAG_LVL5OF6 HALF_BRDG U3_N582946 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U443         U3_N637444 U3_N1079348 HALF_BRDG U3_ROLP_PD1 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U66         U3_ILIM11 U3_TRETRY U3_N568298 N568304 SRLATCH_RHP PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
E_U3_ABM3         U3_N569696 0 VALUE { IF(ABS(V(ISNS2)) > 21, 1, 0)    }
X_U3_U73         U3_CUR_LIM1B U3_N568732 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U373         U3_N583853 U3_N583981 U3_N583899 U3_N584633 U3_N584045
+  OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U51         U3_ILIM12 U3_ILIM2 U3_N571292 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U423         EN_IN1_L PH_IN2_H U3_N1141697 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U500         NSLEEP_H VMUV_OK U3_N754656 NAND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U567         U3_TRESET U3_VMUV_OK_N U3_N1137302 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U21         U3_CUR_LIM1B PRE_HS1 U3_N645390 U3_N734169 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U463         U3_N540753 TREADY_OK BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U391         U3_TCLEAR_OCP U3_N812198 U3_N614618 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U338         U3_N569944 U3_V1V d_dj 
V_U3_V3         U3_N991687 0 1V
X_U3_U407         U3_DIAG_LVL2OR6 EN_IN1_L U3_COMB1 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U462         VMUV_OK U3_VMUV_OK_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U404         U3_FULL_CMB3 U3_N637839 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_S2    U3_N1033834 0 U3_N540753 0 FAULTS_U3_S2 
X_U3_U566         U3_V1V U3_EXTD_TOFF U3_TOFF_2DEL U3_V0V U3_N1050792
+  U3_N1050844 DFFR_RHP PARAMS: VDD=1 VSS=0 VTH=0.5
X_U3_U561         U3_N991173 U3_TCLEAR_OCP one_shot PARAMS:  T=2u
X_U3_U349         U3_N577749 U3_N577353 U3_N577443 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U431         U3_N633000 U3_N633258 U3_HALF_CMP_REF OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U3_ABM6         U3_DIAG_LVL3OF6 0 VALUE { IF(2.5 < V(DIAG_LVL) & V(DIAG_LVL)
+  < 3.1, 1, 0)    }
X_U3_U7         0 NFAULT d_dj 
X_U3_U513         U3_V1V TSD_TRIG U3_N1029844 U3_V0V U3_N1029812 N1029840
+  DFFR_RHP PARAMS: VDD=1 VSS=0 VTH=0.5
X_U3_U374         U3_DIAG_LVL6OF6 HALF_BRDG U3_N584633 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U515         NSLEEP_H VMUV_OK U3_N1029844 NAND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U348         U3_DIAG_LVL6OF6 HALF_BRDG U3_N576159 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U136         U3_N556339 SLEEP_OK U3_TWAKEUP N556540 SRLATCH_RHP PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U22         U3_N645390 PRE_HS2 U3_CUR_LIM2B U3_N735734 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U75         U3_N571470 U3_LIM_CUR2 U3_LIM2_CUR_BUFB NOR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U38         U3_TOFF_1 U3_TOFF_DEL BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=2u
X_U3_U356         U3_DIAG_LVL1OF6 U3_N582710 U3_N582800 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U547         U3_N991449 U3_N991687 d_dj 
C_U3_C1         U3_N540753 0  1u IC=0  
V_U3_V23         U3_N540685 0 1V
X_U3_U395         EN_IN1_H PH_IN2_H U3_FULL_CMB3 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U504         U3_N775712 U3_OLP_CMP BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10u
X_U3_U46         HALF_BRDG U3_FULL_BRDG INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U352         U3_DIAG_LVL2OF6 HALF_BRDG U3_N577461 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U563         U3_N1050796 U3_V1V d_dj 
X_U3_U74         U3_N568732 U3_LIM_CUR1 U3_LIM1_CUR_BUFB NOR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U497         U3_N736079 U3_N736179 U3_N736070 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U3_ABM15         U3_N734852 0 VALUE { IF( V(HALF_BRDG) > 0.5, V(U3_CUR_TRIP),
+  0)    }
X_U3_U390         U3_TCOM_RST U3_CUR_LIM TSD_TRIG U3_N656495 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U62         U3_TRETRY U3_TRETRY_DEL BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=0.5u
X_U3_U476         U3_VMUV_OK_N U3_N677595 one_shot PARAMS:  T=2u
X_U3_S_ROLP_PD1    U3_ROLP_PD1 0 OUT1 GND FAULTS_U3_S_ROLP_PD1 
X_U3_U359         U3_DIAG_LVL1OF6 HALF_BRDG U3_N582818 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U491         U3_N711936 U3_N1020462 one_shot PARAMS:  T=2u
E_U3_ABM16         U3_N735158 0 VALUE { IF( V(HALF_BRDG) < 0.5, V(U3_CUR_TRIP),
+  0)    }
X_U3_U499         U3_CUR_LIM U3_N754793 IPROPI_PU U3_IPROPI_PUB SRLATCH_RHP
+  PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U517         U3_ITRIP_DISA U3_N588968 U3_ITRIP AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U510         U3_N1029638 U3_N1029730 U3_N1029716 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U434         EN_IN1_L EN_IN1_H PH_IN2_H U3_N633736 OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U562         U3_N1033590 U3_N1033834 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=5n
X_U3_U484         U3_N708322 NSLEEP_L U3_TRESET AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U3_ABM7         U3_DIAG_LVL2OF6 0 VALUE { IF(1.5 < V(DIAG_LVL) & V(DIAG_LVL)
+  < 2.1, 1, 0)    }
X_U3_U396         EN_IN1_L PH_IN2_H U3_FULL_CMB2 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U370         U3_DIAG_LVL3OF6 HALF_BRDG U3_N583981 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U496         U3_N735158 U3_N735734 U3_N735667 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U33         U3_N568368 U3_N568458 U3_LIM_CUR1 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U76         U3_CUR_LIM U3_RETRY U3_N991371 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U3_VOLP_REFH         U3_N617750 0 2.65
E_U3_ABM17         U3_N736179 0 VALUE { IF( V(HALF_BRDG) < 0.5,
+  V(U3_CUR_TRIP_L), 1)    }
X_U3_U54         NSLEEP_H VMUV_OK U3_N571514 NAND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U380         U3_N604650 U3_N603908 U3_N1044720 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U486         U3_N1020522 U3_TCOM_RST BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U36         U3_N734852 U3_LIM_CUR2 PRE_LS2 U3_N736353 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U474         NPOR U3_N695782 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U45         U3_ILIM12 U3_N568912 U3_N608162 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U388         U3_N991157 U3_N991131 d_dj 
X_U3_U482         U3_VM_MONITOR U3_OTP U3_N736321 PRE_LS2_ON AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U3_E2         U3_VITRIP 0 TABLE { V(ITRIP_LVL, 0) } 
+ ( (1,0)(2,1.18)(3,1.98)(4,2.31)(5,2.64)(6,2.97) )
X_U3_U387         U3_N991131 U3_N991151 d_dj 
X_U3_U341         U3_DIAG_LVL1OF6 U3_N575457 U3_N575749 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U3_ABM12         U3_N584053 0 VALUE { IF(V(DIAG_LVL) > 1.2, 1, 0)    }
X_U3_U343         U3_N575749 U3_N576985 U3_RETRY OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U580         U3_DIAG_LVL2OR6 U3_N1082762 U3_N1082669 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U389         U3_N991427 U3_TRETRY_DEL U3_N991435 U3_N991131 SRLATCH_RHP
+  PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U581         EN_IN1_L PH_IN2_H U3_N1082762 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U537         U3_V1V VMOV_OK U3_N1137302 U3_V0V U3_N1137282 N1137298
+  DFFR_RHP PARAMS: VDD=1 VSS=0 VTH=0.5
E_U3_ABM14         U3_N645390 0 VALUE { IF( V(HALF_BRDG) > 0.5,
+  V(U3_CUR_TRIP_L), 1)    }
E_U3_ABM8         U3_DIAG_LVL4OF6 0 VALUE { IF(3.5 < V(DIAG_LVL) & V(DIAG_LVL)
+  < 4.1, 1, 0)    }
X_U3_U481         U3_VM_MONITOR U3_OTP U3_N736070 PRE_LS1_ON AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U3_ABMII6         0 U3_N1050796 VALUE { IF(V(U3_N1050792)>0.5,166u,0)    }
X_U3_U365         U3_N584053 U3_N583745 U3_N583835 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U376         U3_N1044720 U3_TOFF_2DEL U3_EXTD_TOFF N603984 SRLATCH_RHP
+  PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U72         U3_LIM_CUR2 U3_CUR_LIM2B INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=1u
X_U3_U385         U3_N571292 U3_ILIM22 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=6u
X_U3_U350         HALF_BRDG U3_N577353 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U416         U3_DIAG_LVL3OR4 EN_IN1_L U3_COMB2 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U3_C4J         U3_N777807 0  1n   
X_U3_U533         U3_N1137120 U3_N1137186 U3_VMOVP OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U578         U3_DIAG_LVL3OR4 U3_N1082967 U3_N1082337 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_S7    U3_N1050844 0 U3_N1050796 0 FAULTS_U3_S7 
X_U3_U9         U3_V1V U3_ITRIP U3_N604324 U3_V0V U3_CUR_TRIP U3_CUR_TRIP_L
+  DFFR_RHP PARAMS: VDD=1 VSS=0 VTH=0.5
X_U3_U514         U3_N1029812 U3_LATCH U3_N1029730 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U135         NSLEEP_H U3_N556339 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10u
C_U3_C3J         U3_N777767 0  1n   
X_U3_U47         U3_N569696 HALF_BRDG U3_ILIM2 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U355         U3_DIAG_LVL5OF6 HALF_BRDG U3_N577507 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U357         HALF_BRDG U3_N582710 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_S6    U3_N1020538 0 U3_N1020522 0 FAULTS_U3_S6 
X_U3_S3    U3_N991131 0 U3_N991449 0 FAULTS_U3_S3 
V_U3_VOLP_REFL         U3_N617742 0 2
X_U3_U368         U3_DIAG_LVL2OF6 HALF_BRDG U3_N583853 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U337         U3_N571538 U3_LATCH U3_N571570 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_S4    U3_N1048324 0 U3_N569944 0 FAULTS_U3_S4 
X_U3_U516         U3_N1029716 U3_OTP INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U493         U3_N661177 U3_N614071 U3_N642346 N533236 SRLATCH_RHP PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U31         U3_V1V U3_ILIM11 U3_N568394 U3_V0V U3_N568406 N568412 DFFR_RHP
+  PARAMS: VDD=1 VSS=0 VTH=0.5
X_U3_U459         U3_N642346 U3_OLP_CMP U3_N643075 U3_N642030 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U345         U3_DIAG_LVL1OF6 HALF_BRDG U3_N576065 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U494         U3_N735158 U3_N734169 U3_N733973 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U439         U3_N636926 U3_N639726 HALF_BRDG U3_ROLP_PU1 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U28         U3_N568298 U3_RETRY U3_N568368 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
G_U3_ABMII4 U3_V1V U3_N1020522 VALUE { IF(V(U3_N1020468) > 0.5, 2u, 0) 
+    }
G_U3_ABMII5   0 U3_N540753 VALUE { IF(V(U3_N1033590) > 0.5, 0.5m, 0)    }
E_E4         N563754 0 TABLE { V(VM, 0) } 
+ ( (4.5, 0.1u)(13.5,1u)(30,5u) )
R_R14         0 ITRIP  1G  
X_U17         GND EN_IN1 d_dj 
E_E1         SR_LVL 0 TABLE { V(SR, 0) } 
+ ( (5m,1) (0.39,2)(1,3) (2.2,4)(4.79,5) (5,6) )
X_U18         N80918 V5INT d_dj 
I_I4         V5INT DIAG DC 48u  
I_I2         V5INT SR DC 48u  
.ENDS DRV8244HDGQQ1_TRANS
*$
.subckt MOS_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL  _U2_S1 VSWITCH Roff=10G Ron=5k Voff=0.2 Von=0.8
.ends MOS_U2_S1
*$
.subckt DTIME_LS2_U2_UDTH8_S1 1 2 3 4  
S_U2_UDTH8_S1         3 4 1 2 _U2_UDTH8_S1
RS_U2_UDTH8_S1         1 2 1G
.MODEL   _U2_UDTH8_S1 VSWITCH Roff=1G Ron=1 Voff=0.2 Von=0.8
.ends DTIME_LS2_U2_UDTH8_S1
*$
.subckt DTIME_LS1_U2_UDTH101_S1 1 2 3 4  
S_U2_UDTH101_S1         3 4 1 2 _U2_UDTH101_S1
RS_U2_UDTH101_S1         1 2 1G
.MODEL   _U2_UDTH101_S1 VSWITCH Roff=1G Ron=1 Voff=0.2 Von=0.8
.ends DTIME_LS1_U2_UDTH101_S1
*$
.subckt DTIME_HS2_U2_UDTH9_S1 1 2 3 4  
S_U2_UDTH9_S1         3 4 1 2 _U2_UDTH9_S1
RS_U2_UDTH9_S1         1 2 1G
.MODEL  _U2_UDTH9_S1 VSWITCH Roff=1G Ron=1 Voff=0.2 Von=0.8
.ends DTIME_HS2_U2_UDTH9_S1
*$
.subckt TSDwOTP_U2_U1_S2 1 2 3 4  
S_U2_U1_S2         3 4 1 2 _U2_U1_S2
RS_U2_U1_S2         1 2 1G
.MODEL  _U2_U1_S2 VSWITCH Roff=1G Ron=100m Voff=0.2 Von=0.8
.ends TSDwOTP_U2_U1_S2
*$
.subckt MOS_U2_H2 1 2 3 4  
H_U2_H2         3 4 VH_U2_H2 1
VH_U2_H2         1 2 0V
.ends MOS_U2_H2
*$
.subckt MOS_U2_H1 1 2 3 4  
H_U2_H1         3 4 VH_U2_H1 1
VH_U2_H1         1 2 0V
.ends MOS_U2_H1
*$
.subckt DTIME_HS1_U2_UDTH100_S1 1 2 3 4  
S_U2_UDTH100_S1         3 4 1 2 _U2_UDTH100_S1
RS_U2_UDTH100_S1         1 2 1G
.MODEL _U2_UDTH100_S1 VSWITCH Roff=1G Ron=1 Voff=0.2 Von=0.8
.ends DTIME_HS1_U2_UDTH100_S1
*$
.subckt MOS_U2_S4 1 2 3 4  
S_U2_S4         3 4 1 2 _U2_S4
RS_U2_S4         1 2 1G
.MODEL _U2_S4 VSWITCH Roff=10G Ron=5k Voff=0.2 Von=0.8
.ends MOS_U2_S4
*$
.subckt MOS_U2_S3 1 2 3 4  
S_U2_S3         3 4 1 2 _U2_S3
RS_U2_S3         1 2 1G
.MODEL  _U2_S3 VSWITCH Roff=10G Ron=5k Voff=0.2 Von=0.8
.ends MOS_U2_S3
*$
.subckt MOS_U2_S2 1 2 3 4  
S_U2_S2         3 4 1 2 _U2_S2
RS_U2_S2         1 2 1G
.MODEL  _U2_S2 VSWITCH Roff=10G Ron=5k Voff=0.2 Von=0.8
.ends MOS_U2_S2
*$
.subckt FAULTS_U3_S_ROLP_PU1 1 2 3 4  
S_U3_S_ROLP_PU1         3 4 1 2 _U3_S_ROLP_PU1
RS_U3_S_ROLP_PU1         1 2 1G
.MODEL  _U3_S_ROLP_PU1 VSWITCH Roff=1G Ron=1k Voff=0.2 Von=0.8
.ends FAULTS_U3_S_ROLP_PU1
*$
.subckt FAULTS_U3_S_ROLP_PD2 1 2 3 4  
S_U3_S_ROLP_PD2         3 4 1 2 _U3_S_ROLP_PD2
RS_U3_S_ROLP_PD2         1 2 1G
.MODEL  _U3_S_ROLP_PD2 VSWITCH Roff=1G Ron=1k Voff=0.2 Von=0.8
.ends FAULTS_U3_S_ROLP_PD2
*$
.subckt FAULTS_U3_S1 1 2 3 4  
S_U3_S1         3 4 1 2 _U3_S1
RS_U3_S1         1 2 1G
.MODEL _U3_S1 VSWITCH Roff=1E9 Ron=60 Voff=0.8 Von=0.2
.ends FAULTS_U3_S1
*$
.subckt FAULTS_U3_S_ROLP_PU2 1 2 3 4  
S_U3_S_ROLP_PU2         3 4 1 2 _U3_S_ROLP_PU2
RS_U3_S_ROLP_PU2         1 2 1G
.MODEL  _U3_S_ROLP_PU2 VSWITCH Roff=1G Ron=1k Voff=0.2 Von=0.8
.ends FAULTS_U3_S_ROLP_PU2
*$
.subckt FAULTS_U3_S2 1 2 3 4  
S_U3_S2         3 4 1 2 _U3_S2
RS_U3_S2         1 2 1G
.MODEL   _U3_S2 VSWITCH Roff=1G Ron=1 Voff=0.8 Von=0.2
.ends FAULTS_U3_S2
*$
.subckt FAULTS_U3_S_ROLP_PD1 1 2 3 4  
S_U3_S_ROLP_PD1         3 4 1 2 _U3_S_ROLP_PD1
RS_U3_S_ROLP_PD1         1 2 1G
.MODEL  _U3_S_ROLP_PD1 VSWITCH Roff=1G Ron=1k Voff=0.2 Von=0.8
.ends FAULTS_U3_S_ROLP_PD1
*$
.subckt FAULTS_U3_S7 1 2 3 4  
S_U3_S7         3 4 1 2 _U3_S7
RS_U3_S7         1 2 1G
.MODEL  _U3_S7 VSWITCH Roff=1G Ron=1 Voff=0.2 Von=0.8
.ends FAULTS_U3_S7
*$
.subckt FAULTS_U3_S6 1 2 3 4  
S_U3_S6         3 4 1 2 _U3_S6
RS_U3_S6         1 2 1G
.MODEL   _U3_S6 VSWITCH Roff=1G Ron=1 Voff=0.2 Von=0.8
.ends FAULTS_U3_S6
*$
.subckt FAULTS_U3_S3 1 2 3 4  
S_U3_S3         3 4 1 2 _U3_S3
RS_U3_S3         1 2 1G
.MODEL   _U3_S3 VSWITCH Roff=1G Ron=100m Voff=0.2 Von=0.8
.ends FAULTS_U3_S3
*$
.subckt FAULTS_U3_S4 1 2 3 4  
S_U3_S4         3 4 1 2 _U3_S4
RS_U3_S4         1 2 1G
.MODEL  _U3_S4 VSWITCH Roff=1G Ron=1 Voff=0.2 Von=0.8
.ends FAULTS_U3_S4
*$
.subckt D_DJ 1 2
d1 1 2 dd
.model dd d (IS=1E-15 N=0.01 tt=10p)
.ends D_DJ 
*$
.SUBCKT ONE_SHOT IN OUT PARAMS: T=100
S_S1 MEAS 0 RESET2 0 S1
E_ABM1 CH 0 VALUE { IF( V(IN)>0.5 | V(OUT)>0.5,1,0) }
R_R2 RESET2 RESET 0.1
E_ABM3 OUT 0 VALUE { IF( V(MEAS)<0.5 & V(CH)>0.5,1,0) }
R_R1 MEAS CH 1
C_C2 0 RESET2 {T*1.4427}
C_C1 0 MEAS {T*1.4427}
E_ABM2 RESET 0 VALUE { IF(V(CH)<0.5,1,0) }
.MODEL S1 VSWITCH (ROFF=1E+009 RON=1 VOFF=0.25 VON=0.75)
.ENDS ONE_SHOT
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 100K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.44}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT SRLATCH_RHP S R Q QB PARAMS: VDD=5 VSS=0 VTHRESH=2.5 
R_R6   N15991368 0  1G  
R_R3   N15991362 N15991368  1  
E_ABM4   QB 0 VALUE { IF(V(N15991368) > {VTHRESH}, {VSS},{VDD}) }
E_ABM5   N15991362 0 VALUE { IF( V(R)> {VTHRESH}, {VSS},
+ IF(V(S)> {VTHRESH},{VDD}, V(Q))) }
E_ABM3  Q 0 VALUE { IF(V(N15991368) > {VTHRESH}, {VDD}, {VSS}) }
C_C3    N15991368 0  1n IC=0 
.ENDS SRLATCH_RHP
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT DFFR_RHP D CLK R S Q QB
+ PARAMS: VDD=1 VSS=0 VTH=0.5
R_R1         N12121580 MAST  1 
E_ABM3         Q 0 VALUE { IF(V(SLAV) > {VTH}, {VDD}, {VSS})  }
R_R2         N12121598 SLAV  1 
R_R5         MAST 0  1G  
C_C2         SLAV 0  1n   
E_ABM2         N12121586 0 VALUE {IF(V(CLK) > {VTH}, {VSS}, {VDD}) }
R_R4         R 0  1E9  
E_ABM1         N12121580 0 VALUE { IF( V(R) > {VTH}, {VSS}, IF(V(S) > {VTH}, {VDD},
+  IF(V(CLK) > {VTH}, V(MAST), V(D))))    }
E_ABM5         N12121598 0 VALUE { IF(V(R) > {VTH}, {VSS}, IF(V(S) > {VTH}, {VDD},
+  IF(V(N12121586) > {VTH}, V(SLAV), V(MAST)))) }
R_R6         SLAV 0  1G  
E_ABM4         QB 0 VALUE { IF(V(SLAV) > {VTH}, {VSS}, {VDD})  }
R_R3         S 0  1E9  
C_C1         MAST 0  1n IC=0  
.ENDS DFFR_RHP
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$
.SUBCKT DMG4800LSD  D G S
M1   1  G  3  3  NMOS L=0.5u W=290m M=1
RD   D  1  0.1m
RS   S  3  0.1m
CGS  G  3  10p 
CGD  G  1  40p 
DSD  3 D  DSUB
.MODEL NMOS NMOS (LEVEL=1 U0=400 VMAX=40k VTO=1.62 TOX=60n)
.MODEL DSUB D (IS=70n N=2 RS=1m BV=40 CJO=4p VJ=0.950 M=0.920)
.ENDS DMG4800LSD
*$
.SUBCKT VCR 1 2 3 4 PARAMS: RREF=1
RIN 3 4 1G
R_REF 5 0 {RREF}
FCOPY 0 5 VSNS 1
EOUT 1 6 POLY(2) 3 4 5 0 0 0 0 0 1
VSNS 6 2 0
.ENDS VCR
*$
