/*
 * Copyright (c) 2025 Renesas Electronics Corporation
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/*
 * common device tree elements of all (currently supported) RX MCUs
 */

#include <mem.h>
#include <zephyr/dt-bindings/clock/rx_clock.h>
#include <zephyr/dt-bindings/pinctrl/renesas/pinctrl-rx.h>

/ {
	#address-cells = <1>;
	#size-cells = <1>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			compatible = "renesas,rxv2";
			device_type = "cpu";
			reg = <0>;
			status = "okay";
		};
	};

	icu: interrupt-controller@87000 {
		#interrupt-cells = <2>;
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "renesas,rx-icu";
		interrupt-controller;
		reg = <0x0087000 0xff>,
		      <0x0087200 0x1f>,
		      <0x0087300 0xff>,
		      <0x00872f0 0x02>,
		      <0x0087500 0x0f>,
		      <0x0087510 0x01>,
		      <0x0087514 0x01>;
		reg-names = "IR", "IER", "IPR", "FIR","IRQCR","IRQFLTE","IRQFLTC0";

		swint1: swint1@872e0 {
			compatible = "renesas,rx-swint";
			reg = <0x000872e0 0x01>;
			interrupts = <27 14>;
			interrupt-parent = <&icu>;
			status = "okay";
		};
	};

	dtc: rx-dtc@82400 {
		compatible = "renesas,rx-dtc";
		reg = <0x00082400 0x01>;
		clocks = <&iclk MSTPA 28>;
		status = "okay";
	};

	soc {
		#address-cells = <1>;
		#size-cells = <1>;
		device_type = "soc";
		compatible = "simple-bus";
		interrupt-parent = <&icu>;

		pinctrl: pin-controller@8c11f {
			compatible = "renesas,rx-pinctrl";
			reg = <0x0008C11F 0x3c0>;
			status = "okay";
		};

		pinmux0: pinmux@8c143 {
			compatible = "renesas,rx-pinmux";
			#pinmux-cells = <2>;
			reg = <0x00008c143 0x8>; /* P00PFS */
			status = "okay";
		};

		pinmux1: pinmux@8c14a {
			compatible = "renesas,rx-pinmux";
			#pinmux-cells = <2>;
			reg = <0x00008c14a 0x8>; /* P1nPFS */
			status = "okay";
		};

		pinmux2: pinmux@8c150 {
			compatible = "renesas,rx-pinmux";
			#pinmux-cells = <2>;
			reg = <0x00008c150 0x8>; /* P2nPFS */
			status = "okay";
		};

		pinmux3: pinmux@8c158 {
			compatible = "renesas,rx-pinmux";
			#pinmux-cells = <2>;
			reg = <0x00008c158 0x8>; /* P3nPFS */
			status = "okay";
		};

		pinmux4: pinmux@8c160 {
			compatible = "renesas,rx-pinmux";
			#pinmux-cells = <2>;
			reg = <0x00008c160 0x8>; /* P4nPFS */
			status = "okay";
		};

		pinmux5: pinmux@8c16c {
			compatible = "renesas,rx-pinmux";
			#pinmux-cells = <2>;
			reg = <0x00008c16c 0x8>; /* P5nPFS */
			status = "okay";
		};

		pinmuxa: pinmux@8c190 {
			compatible = "renesas,rx-pinmux";
			#pinmux-cells = <2>;
			reg = <0x00008c190 0x8>; /* PAnPFS */
			status = "okay";
		};

		pinmuxb: pinmux@8c198 {
			compatible = "renesas,rx-pinmux";
			#pinmux-cells = <2>;
			reg = <0x00008c198 0x8>; /* PBnPFS */
			status = "okay";
		};

		pinmuxc: pinmux@8c1a2 {
			compatible = "renesas,rx-pinmux";
			#pinmux-cells = <2>;
			reg = <0x00008c1a2 0x8>; /* PCnPFS */
			status = "okay";
		};

		pinmuxd: pinmux@8c1a8 {
			compatible = "renesas,rx-pinmux";
			#pinmux-cells = <2>;
			reg = <0x00008c1a8 0x8>; /* PDnPFS */
			status = "okay";
		};

		pinmuxe: pinmux@8c1b0 {
			compatible = "renesas,rx-pinmux";
			#pinmux-cells = <2>;
			reg = <0x00008c1b0 0x8>; /* PEnPFS */
			status = "okay";
		};

		pinmuxh: pinmux@8c1c8 {
			compatible = "renesas,rx-pinmux";
			#pinmux-cells = <2>;
			reg = <0x00008c1c8 0x8>; /* PHnPFS */
			status = "okay";
		};

		pinmuxj: pinmux@8c1d1 {
			compatible = "renesas,rx-pinmux";
			#pinmux-cells = <2>;
			reg = <0x00008c1d1 0x8>; /* PJnPFS */
			status = "okay";
		};

		ioport0: gpio@8c000 {
			compatible = "renesas,rx-gpio";
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <8>;
			port = <0>;
			reg = <0x0008c000 0x01>,
			      <0x0008c020 0x01>,
			      <0x0008c040 0x01>,
			      <0x0008c060 0x01>,
			      <0x0008c0c0 0x01>;
			reg-names = "PDR", "PODR", "PIDR", "PMR", "PCR";
			pinmux = <&pinmux0>;
			status = "disabled";
		};

		ioport1: gpio@8c001 {
			compatible = "renesas,rx-gpio";
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <8>;
			port = <1>;
			reg = <0x0008c001 0x01>,
			      <0x0008c082 0x01>,
			      <0x0008c021 0x01>,
			      <0x0008c041 0x01>,
			      <0x0008c061 0x01>,
			      <0x0008c083 0x01>,
			      <0x0008c0c1 0x01>;
			reg-names = "PDR", "PODR", "PIDR", "PMR", "ODR0", "ODR1", "PCR";
			pinmux = <&pinmux1>;
			status = "disabled";
		};

		ioport2: gpio@8c002 {
			compatible = "renesas,rx-gpio";
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <8>;
			port = <2>;
			reg = <0x0008c002 0x01>,
			      <0x0008c022 0x01>,
			      <0x0008c042 0x01>,
			      <0x0008c062 0x01>,
			      <0x0008c084 0x01>,
			      <0x0008c085 0x01>,
			      <0x0008c0c2 0x01>;
			reg-names = "PDR", "PODR", "PIDR", "PMR", "ODR0", "ODR1", "PCR";
			pinmux = <&pinmux2>;
			status = "disabled";
		};

		ioport3: gpio@8c003 {
			compatible = "renesas,rx-gpio";
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <8>;
			port = <3>;
			reg = <0x0008c003 0x01>,
			      <0x0008c023 0x01>,
			      <0x0008c043 0x01>,
			      <0x0008c063 0x01>,
			      <0x0008c086 0x01>,
			      <0x0008c087 0x01>,
			      <0x0008c0c3 0x01>;
			reg-names = "PDR", "PODR", "PIDR", "PMR", "ODR0", "ODR1", "PCR";
			pinmux = <&pinmux3>;
			status = "disabled";
		};

		ioport4: gpio@8c004 {
			compatible = "renesas,rx-gpio";
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <8>;
			port = <4>;
			reg = <0x0008c004 0x01>,
			      <0x0008c024 0x01>,
			      <0x0008c044 0x01>,
			      <0x0008c064 0x01>,
			      <0x0008c0c4 0x01>;
			reg-names = "PDR", "PODR", "PIDR", "PMR", "PCR";
			pinmux = <&pinmux4>;
			status = "disabled";
		};

		ioport5: gpio@8c005 {
			compatible = "renesas,rx-gpio";
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <8>;
			port = <5>;
			reg = <0x0008c005 0x01>,
			      <0x0008c025 0x01>,
			      <0x0008c045 0x01>,
			      <0x0008c065 0x01>,
			      <0x0008c0c5 0x01>;
			reg-names = "PDR", "PODR", "PIDR", "PMR", "PCR";
			pinmux = <&pinmux5>;
			status = "disabled";
		};

		ioporta: gpio@8c00a {
			compatible = "renesas,rx-gpio";
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <8>;
			port = <10>;
			reg = <0x0008c00a 0x01>,
			      <0x0008c02a 0x01>,
			      <0x0008c04a 0x01>,
			      <0x0008c06a 0x01>,
			      <0x0008c094 0x01>,
			      <0x0008c095 0x01>,
			      <0x0008c0ca 0x01>;
			reg-names = "PDR", "PODR", "PIDR", "PMR", "ODR0", "ODR1", "PCR";
			pinmux = <&pinmuxa>;
			status = "disabled";
		};

		ioportb: gpio@8c00b {
			compatible = "renesas,rx-gpio";
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <8>;
			port = <11>;
			reg = <0x0008c00b 0x01>,
			      <0x0008c02b 0x01>,
			      <0x0008c04b 0x01>,
			      <0x0008c06b 0x01>,
			      <0x0008c096 0x01>,
			      <0x0008c097 0x01>,
			      <0x0008c0cb 0x01>;
			reg-names = "PDR", "PODR", "PIDR", "PMR", "ODR0", "ODR1", "PCR";
			pinmux = <&pinmuxb>;
			status = "disabled";
		};

		ioportc: gpio@8c00c {
			compatible = "renesas,rx-gpio";
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <8>;
			port = <12>;
			reg = <0x0008c00c 0x01>,
			      <0x0008c02c 0x01>,
			      <0x0008c04c 0x01>,
			      <0x0008c06c 0x01>,
			      <0x0008c098 0x01>,
			      <0x0008c099 0x01>,
			      <0x0008c0cc 0x01>;
			reg-names = "PDR", "PODR", "PIDR", "PMR", "ODR0", "ODR1", "PCR";
			pinmux = <&pinmuxc>;
			status = "disabled";
		};

		ioportd: gpio@8c00d {
			compatible = "renesas,rx-gpio";
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <8>;
			port = <13>;
			reg = <0x0008c00d 0x01>,
			      <0x0008c02d 0x01>,
			      <0x0008c04d 0x01>,
			      <0x0008c06d 0x01>,
			      <0x0008c09a 0x01>,
			      <0x0008c09b 0x01>,
			      <0x0008c0cd 0x01>;
			reg-names = "PDR", "PODR", "PIDR", "PMR", "ODR0", "ODR1", "PCR";
			pinmux = <&pinmuxd>;
			status = "disabled";
		};

		ioporte: gpio@8c00e {
			compatible = "renesas,rx-gpio";
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <8>;
			port = <14>;
			reg = <0x0008c00e 0x01>,
			      <0x0008c02e 0x01>,
			      <0x0008c04e 0x01>,
			      <0x0008c06e 0x01>,
			      <0x0008c09c 0x01>,
			      <0x0008c09d 0x01>,
			      <0x0008c0ce 0x01>;
			reg-names = "PDR", "PODR", "PIDR", "PMR", "ODR0", "ODR1", "PCR";
			pinmux = <&pinmuxe>;
			status = "disabled";
		};

		ioporth: gpio@8c011 {
			compatible = "renesas,rx-gpio";
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <8>;
			port = <17>;
			reg = <0x0008c011 0x01>,
			      <0x0008c031 0x01>,
			      <0x0008c051 0x01>,
			      <0x0008c071 0x01>,
			      <0x0008c0d1 0x01>;
			reg-names = "PDR", "PODR", "PIDR", "PMR", "PCR";
			pinmux = <&pinmuxh>;
			status = "disabled";
		};

		ioportj: gpio@8c012 {
			compatible = "renesas,rx-gpio";
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <8>;
			port = <19>;
			reg = <0x0008c012 0x01>,
			      <0x0008c032 0x01>,
			      <0x0008c052 0x01>,
			      <0x0008c072 0x01>,
			      <0x0008c0d2 0x01>;
			reg-names = "PDR", "PODR", "PIDR", "PMR", "PCR";
			pinmux = <&pinmuxj>;
			status = "disabled";
		};

		sci1: sci1@8a020 {
			compatible = "renesas,rx-sci";
			interrupts = <218 1>, <219 1>, <220 1>, <221 1>;
			interrupt-names = "eri", "rxi", "txi", "tei";
			reg = <0x8a020 0x20>;
			clocks = <&pclkb MSTPB 30>;
			status = "disabled";
			channel = <1>;

			uart {
				compatible = "renesas,rx-uart-sci";
				status = "disabled";
			};
		};

		sci5: sci5@8a0a0 {
			compatible = "renesas,rx-sci";
			interrupts = <222 1>, <223 1>, <224 1>, <225 1>;
			interrupt-names = "eri", "rxi", "txi", "tei";
			reg = <0x8A0a0 0x20>;
			clocks = <&pclkb MSTPB 26>;
			status = "disabled";
			channel = <5>;

			uart {
				compatible = "renesas,rx-uart-sci";
				status = "disabled";
			};
		};

		sci6: sci6@8a0c0 {
			compatible = "renesas,rx-sci";
			interrupts = <226 1>, <227 1>, <228 1>, <229 1>;
			interrupt-names = "eri", "rxi", "txi", "tei";
			reg = <0x8a0c0 0x20>;
			clocks = <&pclkb MSTPB 25>;
			status = "disabled";
			channel = <6>;

			uart {
				compatible = "renesas,rx-uart-sci";
				status = "disabled";
			};
		};

		sci8: sci8@8a100 {
			compatible = "renesas,rx-sci";
			interrupts = <230 1>, <231 1>, <232 1>, <233 1>;
			interrupt-names = "eri", "rxi", "txi", "tei";
			reg = <0x8a100 0x20>;
			clocks = <&pclkb MSTPC 27>;
			status = "disabled";
			channel = <8>;

			uart {
				compatible = "renesas,rx-uart-sci";
				status = "disabled";
			};
		};

		sci9: sci9@8a120 {
			compatible = "renesas,rx-sci";
			interrupts = <234 1>, <235 1>, <236 1>, <237 1>;
			interrupt-names = "eri", "rxi", "txi", "tei";
			reg = <0x8a120 0x20>;
			clocks = <&pclkb MSTPB 4>;
			status = "disabled";
			channel = <8>;

			uart {
				compatible = "renesas,rx-uart-sci";
				status = "disabled";
			};
		};

		sci12: sci12@8b300 {
			compatible = "renesas,rx-sci";
			interrupts = <238 1>, <239 1>, <240 1>, <241 1>;
			interrupt-names = "rxi", "txi", "tei", "eri";
			reg = <0x8b300 0x20>;
			clocks = <&pclkb MSTPB 4>;
			status = "disabled";
			channel = <8>;

			uart {
				compatible = "renesas,rx-uart-sci";
				status = "disabled";
			};
		};

		cmt: timer@88000 {
			compatible = "renesas,rx-timer-cmt-start-control";
			#address-cells = <1>;
			#size-cells = <1>;
			reg = <0x00088000 0x02>;
			clocks = <&pclkb MSTPA 15>;
			reg-names = "CMSTR0";
			status = "okay";

			cmt0: timer@88002 {
				compatible = "renesas,rx-timer-cmt";
				#address-cells = <1>;
				#size-cells = <1>;
				reg = <0x00088002 0x02>,
				      <0x00088004 0x02>,
				      <0x00088006 0x02>;
				reg-names = "CMCR", "CMCNT", "CMCOR";
				interrupts = <28 1>;
				interrupt-names = "cmi";
				status = "okay";
			};

			cmt1: timer@88008 {
				compatible = "renesas,rx-timer-cmt";
				reg = <0x00088008 0x02>,
				      <0x0008800A 0x02>,
				      <0x0008800C 0x02>;
				reg-names = "CMCR", "CMCNT", "CMCOR";
				interrupts = <29 1>;
				interrupt-names = "cmi";
				status = "disabled";
			};
		};

		ofsm: ofsm@ffffff80 {
			compatible = "zephyr,memory-region";
			reg = <0xFFFFFF80 0x0F>;
			zephyr,memory-region = "OFSM";
			status = "okay";
		};
	};
};
