0.7
2020.2
Oct 13 2023
20:47:58
C:/repo/systemverilog/l_00_gate level/l_00_gate level.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/repo/systemverilog/l_00_gate level/l_00_gate level.srcs/sim_1/new/eq_comp_2bit_tb.sv,1724091762,systemVerilog,,,,eq_comp_2bit_tb,,uvm,,,,,,
C:/repo/systemverilog/l_00_gate level/l_00_gate level.srcs/sources_1/new/eq_comp_1bit.sv,1724098990,systemVerilog,,C:/repo/systemverilog/l_00_gate level/l_00_gate level.srcs/sources_1/new/eq_comp_2bit.sv,,eq_comp_1bit,,uvm,,,,,,
C:/repo/systemverilog/l_00_gate level/l_00_gate level.srcs/sources_1/new/eq_comp_2bit.sv,1724090587,systemVerilog,,C:/repo/systemverilog/l_00_gate level/l_00_gate level.srcs/sim_1/new/eq_comp_2bit_tb.sv,,eq_comp_2bit,,uvm,,,,,,
