INFO: [VRFC 10-2263] Analyzing Verilog file "E:/principles-of-computer-organization/exp3/control_unit/control_unit.sim/sim_1/synth/timing/tb_cu_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module perform
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/principles-of-computer-organization/exp3/control_unit/control_unit.srcs/sim_1/new/tb_cu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cu
