/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  reg [10:0] _01_;
  reg [16:0] _02_;
  wire [11:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [18:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [19:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [18:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [19:0] celloutsig_0_31z;
  wire [29:0] celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [6:0] celloutsig_0_36z;
  wire [2:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [17:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_41z;
  wire [6:0] celloutsig_0_43z;
  wire [12:0] celloutsig_0_45z;
  wire [14:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [30:0] celloutsig_0_54z;
  wire [9:0] celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [21:0] celloutsig_0_63z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [14:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [15:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(celloutsig_0_5z | celloutsig_0_0z[5]);
  assign celloutsig_0_16z = ~(celloutsig_0_11z[0] | celloutsig_0_7z);
  assign celloutsig_0_20z = ~(in_data[51] | celloutsig_0_9z);
  assign celloutsig_0_30z = celloutsig_0_18z | celloutsig_0_27z[8];
  assign celloutsig_0_25z = ~(celloutsig_0_15z ^ celloutsig_0_16z);
  assign celloutsig_1_9z = in_data[174:159] + { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_8z[3:2], celloutsig_1_8z[3], celloutsig_1_8z[3], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_11z = { in_data[121:119], celloutsig_1_2z, celloutsig_1_8z[3:2], celloutsig_1_8z[3], celloutsig_1_8z[3], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_6z } + { in_data[168:160], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_19z = { celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_9z } + in_data[75:73];
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 7'h00;
    else _00_ <= in_data[11:5];
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _01_ <= 11'h000;
    else _01_ <= { celloutsig_0_1z, celloutsig_0_5z, _00_, celloutsig_0_3z, celloutsig_0_7z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 17'h00000;
    else _02_ <= in_data[80:64];
  assign celloutsig_0_0z = in_data[25:14] / { 1'h1, in_data[45:35] };
  assign celloutsig_0_39z = celloutsig_0_17z[18:1] / { 1'h1, celloutsig_0_17z[7:4], celloutsig_0_30z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_35z, celloutsig_0_6z, celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_41z = { celloutsig_0_31z[14:9], celloutsig_0_28z } / { 1'h1, celloutsig_0_27z[10:5] };
  assign celloutsig_0_57z = { celloutsig_0_17z[7:2], celloutsig_0_5z, celloutsig_0_33z } / { 1'h1, _02_[14:9], celloutsig_0_13z, celloutsig_0_49z, celloutsig_0_25z };
  assign celloutsig_0_63z = { celloutsig_0_2z, celloutsig_0_34z, celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_48z, celloutsig_0_34z, celloutsig_0_57z } / { 1'h1, celloutsig_0_32z[18:1], celloutsig_0_19z };
  assign celloutsig_1_12z = { celloutsig_1_8z[3:2], celloutsig_1_8z[3], celloutsig_1_0z } / { 1'h1, celloutsig_1_8z[2], celloutsig_1_8z[3], celloutsig_1_8z[3] };
  assign celloutsig_0_11z = _01_[9:6] / { 1'h1, celloutsig_0_6z[0], celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_21z = { celloutsig_0_0z[8:6], celloutsig_0_14z, celloutsig_0_10z, _00_ } / { 1'h1, in_data[46:28] };
  assign celloutsig_0_24z = { celloutsig_0_0z[7:2], celloutsig_0_16z } / { 1'h1, celloutsig_0_11z[2:0], celloutsig_0_19z };
  assign celloutsig_0_18z = in_data[88:82] === { celloutsig_0_11z[2:0], celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_0_22z = _02_[6:4] === { celloutsig_0_10z[0], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_29z = celloutsig_0_21z[16:1] === { in_data[51:41], celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_49z = celloutsig_0_39z[16:0] >= { _00_[6:1], celloutsig_0_38z, celloutsig_0_29z, celloutsig_0_16z, celloutsig_0_48z, celloutsig_0_43z };
  assign celloutsig_0_5z = { _00_[6:2], celloutsig_0_1z, celloutsig_0_3z } >= _00_;
  assign celloutsig_1_10z = { in_data[116:111], celloutsig_1_3z, celloutsig_1_5z } >= { celloutsig_1_5z[6:5], celloutsig_1_5z, celloutsig_1_8z[3:2], celloutsig_1_8z[3], celloutsig_1_8z[3], celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_11z[13:1], celloutsig_1_18z, celloutsig_1_13z, celloutsig_1_8z[3:2], celloutsig_1_8z[3], celloutsig_1_8z[3] } >= { celloutsig_1_18z[2], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_18z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_15z = { _01_[10:1], celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_14z } >= { _02_[16], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_0_45z = { _01_[6:1], celloutsig_0_6z, celloutsig_0_10z } % { 1'h1, celloutsig_0_41z[2], celloutsig_0_37z, celloutsig_0_25z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_28z };
  assign celloutsig_0_46z = { celloutsig_0_17z[10:7], celloutsig_0_43z, celloutsig_0_6z } % { 1'h1, celloutsig_0_31z[17:5], celloutsig_0_26z };
  assign celloutsig_1_18z = { celloutsig_1_17z[1:0], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, celloutsig_1_12z[2:0] };
  assign celloutsig_0_10z = in_data[23:21] % { 1'h1, _01_[5], celloutsig_0_5z };
  assign celloutsig_0_27z = { celloutsig_0_17z[18:4], celloutsig_0_11z } % { 1'h1, celloutsig_0_17z[14:0], celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_9z };
  assign celloutsig_0_32z = { celloutsig_0_14z, celloutsig_0_6z, _02_, celloutsig_0_16z, celloutsig_0_29z } % { 1'h1, celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_6z = _00_[4:1] * _00_[3:0];
  assign celloutsig_0_14z = { _00_[5:0], celloutsig_0_7z } * { _01_[7:5], celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_17z = { _02_[14:0], celloutsig_0_11z } * { celloutsig_0_10z, celloutsig_0_7z, _00_, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_43z = celloutsig_0_36z[6] ? { celloutsig_0_0z[10:7], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_16z } : { celloutsig_0_41z[5:0], celloutsig_0_18z };
  assign celloutsig_0_54z = _00_[3] ? { in_data[14:8], _01_, celloutsig_0_10z, celloutsig_0_28z, celloutsig_0_5z, celloutsig_0_36z, celloutsig_0_47z } : { celloutsig_0_46z[10:5], celloutsig_0_45z, _00_[6:4], 1'h0, _00_[2:0], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_35z = { celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_5z } !== { celloutsig_0_17z[15], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_38z = { celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_36z } !== { celloutsig_0_14z[6:1], celloutsig_0_34z, celloutsig_0_1z, celloutsig_0_30z, celloutsig_0_35z };
  assign celloutsig_0_48z = { celloutsig_0_21z[3:1], celloutsig_0_34z } !== { in_data[62:61], celloutsig_0_18z, celloutsig_0_2z };
  assign celloutsig_1_7z = in_data[189:180] !== { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_13z = { celloutsig_1_9z[0], celloutsig_1_2z } !== celloutsig_1_9z[8:4];
  assign celloutsig_0_36z = ~ _02_[7:1];
  assign celloutsig_0_37z = ~ { celloutsig_0_11z[1:0], celloutsig_0_30z };
  assign celloutsig_1_5z = ~ { in_data[188:187], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_15z = ~ { celloutsig_1_9z[15:12], celloutsig_1_10z };
  assign celloutsig_1_17z = ~ { celloutsig_1_15z[3], celloutsig_1_2z };
  assign celloutsig_0_31z = ~ { in_data[29:28], _00_, _01_ };
  assign celloutsig_0_33z = ~ { celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_16z };
  assign celloutsig_0_62z = | { celloutsig_0_54z[18:11], celloutsig_0_23z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_1_1z = | { in_data[116:115], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = | { in_data[157:148], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_6z = | { in_data[172:169], celloutsig_1_0z };
  assign celloutsig_0_2z = | in_data[36:34];
  assign celloutsig_0_3z = | { in_data[36:32], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[180] & in_data[159];
  assign celloutsig_0_23z = celloutsig_0_16z & celloutsig_0_11z[1];
  assign celloutsig_0_26z = celloutsig_0_0z[1] & celloutsig_0_25z;
  assign celloutsig_0_47z = | in_data[24:19];
  assign celloutsig_0_28z = | { celloutsig_0_19z, celloutsig_0_5z };
  assign celloutsig_0_34z = ^ { celloutsig_0_32z[14:9], celloutsig_0_16z };
  assign celloutsig_1_4z = ^ { in_data[175:173], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_9z = ^ { _01_[10:4], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_1z = ^ { in_data[27:23], celloutsig_0_0z };
  assign celloutsig_0_13z = ^ { _00_, celloutsig_0_9z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_2z = 4'h0;
    else if (clkin_data[96]) celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z[3:2] = ~ { celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_8z[1:0] = { celloutsig_1_8z[3], celloutsig_1_8z[3] };
  assign { out_data[131:128], out_data[96], out_data[32], out_data[21:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
