

================================================================
== Vivado HLS Report for 'MixColumns76'
================================================================
* Date:           Sun Jan  2 15:59:56 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        aes
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.812|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   17|   17|   17|   17|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   16|   16|         4|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    185|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    141|
|Register         |        -|      -|      65|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      65|    326|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_155_p2                   |     +    |      0|  0|  15|           3|           5|
    |ap_block_state1                 |    or    |      0|  0|   2|           1|           1|
    |ret_V_1_fu_161_p2               |    or    |      0|  0|   4|           4|           2|
    |ret_V_2_fu_171_p2               |    or    |      0|  0|   4|           4|           2|
    |ret_V_fu_144_p2                 |    or    |      0|  0|   4|           4|           1|
    |p_i23_cast_cast_cast_fu_256_p3  |  select  |      0|  0|   5|           1|           5|
    |p_i28_cast_cast_cast_fu_302_p3  |  select  |      0|  0|   5|           1|           5|
    |p_i33_cast_cast_cast_fu_347_p3  |  select  |      0|  0|   5|           1|           5|
    |p_i_cast_cast_cast_fu_211_p3    |  select  |      0|  0|   5|           1|           5|
    |ret_V_11_fu_361_p2              |    xor   |      0|  0|   8|           8|           8|
    |ret_V_12_fu_191_p2              |    xor   |      0|  0|   8|           8|           8|
    |ret_V_13_fu_237_p2              |    xor   |      0|  0|   8|           8|           8|
    |ret_V_14_fu_282_p2              |    xor   |      0|  0|   8|           8|           8|
    |ret_V_15_fu_328_p2              |    xor   |      0|  0|   8|           8|           8|
    |ret_V_3_fu_185_p2               |    xor   |      0|  0|   8|           8|           8|
    |ret_V_5_fu_230_p2               |    xor   |      0|  0|   8|           8|           8|
    |ret_V_7_fu_275_p2               |    xor   |      0|  0|   8|           8|           8|
    |ret_V_9_fu_322_p2               |    xor   |      0|  0|   8|           8|           8|
    |ret_V_s_fu_181_p2               |    xor   |      0|  0|   8|           8|           8|
    |tmp1_fu_219_p2                  |    xor   |      0|  0|   8|           8|           8|
    |tmp2_fu_224_p2                  |    xor   |      0|  0|   8|           8|           8|
    |tmp3_fu_264_p2                  |    xor   |      0|  0|   8|           8|           8|
    |tmp4_fu_269_p2                  |    xor   |      0|  0|   8|           8|           8|
    |tmp5_fu_310_p2                  |    xor   |      0|  0|   8|           8|           8|
    |tmp6_fu_316_p2                  |    xor   |      0|  0|   8|           8|           8|
    |tmp7_fu_355_p2                  |    xor   |      0|  0|   8|           8|           8|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 185|         156|         167|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  33|          6|    1|          6|
    |ap_done         |   9|          2|    1|          2|
    |in_V_address0   |  15|          3|    4|         12|
    |in_V_address1   |  15|          3|    4|         12|
    |out_V_address0  |  15|          3|    4|         12|
    |out_V_address1  |  15|          3|    4|         12|
    |out_V_d0        |  15|          3|    8|         24|
    |out_V_d1        |  15|          3|    8|         24|
    |p_s_reg_116     |   9|          2|    5|         10|
    +----------------+----+-----------+-----+-----------+
    |Total           | 141|         28|   39|        114|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |ap_CS_fsm         |  5|   0|    5|          0|
    |ap_done_reg       |  1|   0|    1|          0|
    |i_V_reg_396       |  5|   0|    5|          0|
    |p_s_reg_116       |  5|   0|    5|          0|
    |ret_V_11_reg_440  |  8|   0|    8|          0|
    |ret_V_9_reg_435   |  8|   0|    8|          0|
    |rhs_V_reg_408     |  8|   0|    8|          0|
    |t_V_reg_401       |  8|   0|    8|          0|
    |tmp_1_reg_380     |  4|   0|    4|          0|
    |tmp_4_reg_370     |  5|   0|   64|         59|
    |tmp_7_reg_386     |  3|   0|   64|         61|
    |tmp_9_reg_415     |  3|   0|   64|         61|
    |tmp_s_reg_425     |  2|   0|   64|         62|
    +------------------+---+----+-----+-----------+
    |Total             | 65|   0|  308|        243|
    +------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | MixColumns76 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | MixColumns76 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | MixColumns76 | return value |
|ap_done         | out |    1| ap_ctrl_hs | MixColumns76 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | MixColumns76 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | MixColumns76 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | MixColumns76 | return value |
|in_V_address0   | out |    4|  ap_memory |     in_V     |     array    |
|in_V_ce0        | out |    1|  ap_memory |     in_V     |     array    |
|in_V_q0         |  in |    8|  ap_memory |     in_V     |     array    |
|in_V_address1   | out |    4|  ap_memory |     in_V     |     array    |
|in_V_ce1        | out |    1|  ap_memory |     in_V     |     array    |
|in_V_q1         |  in |    8|  ap_memory |     in_V     |     array    |
|out_V_address0  | out |    4|  ap_memory |     out_V    |     array    |
|out_V_ce0       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0        | out |    8|  ap_memory |     out_V    |     array    |
|out_V_address1  | out |    4|  ap_memory |     out_V    |     array    |
|out_V_ce1       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we1       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d1        | out |    8|  ap_memory |     out_V    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

