// Seed: 864011860
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wor id_0,
    output uwire void id_1,
    input supply1 id_2,
    output wor id_3,
    input wire id_4,
    output wor id_5,
    input tri id_6,
    input wor id_7,
    input uwire id_8,
    output tri0 id_9,
    input wor id_10,
    input wand id_11,
    input wand id_12,
    output supply0 id_13#(
        .id_20(1 ^ 1),
        .id_21(1),
        .id_22(id_20),
        .id_23(1)
    ),
    input tri1 id_14,
    output wor id_15,
    input wor id_16,
    input wor id_17,
    input tri1 id_18
);
  wire id_24;
  wire id_25, id_26;
  always if (1) id_15 = (id_18);
  module_0 modCall_1 (
      id_25,
      id_24,
      id_26,
      id_25,
      id_26,
      id_25,
      id_25,
      id_25,
      id_26,
      id_24,
      id_25,
      id_25,
      id_26,
      id_25,
      id_24,
      id_24
  );
endmodule
