glabel cpuCompile_SH
/* 800351B4 00030774  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 800351B8 00030778  7C 08 02 A6 */	mflr r0
/* 800351BC 0003077C  3C A0 30 00 */	lis r5, 0x30000028@ha
/* 800351C0 00030780  90 01 00 24 */	stw r0, 0x24(r1)
/* 800351C4 00030784  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 800351C8 00030788  7C 9F 23 78 */	mr r31, r4
/* 800351CC 0003078C  38 85 00 28 */	addi r4, r5, 0x30000028@l
/* 800351D0 00030790  93 C1 00 18 */	stw r30, 0x18(r1)
/* 800351D4 00030794  7C 7E 1B 78 */	mr r30, r3
/* 800351D8 00030798  38 61 00 08 */	addi r3, r1, 8
/* 800351DC 0003079C  48 04 BF 1D */	bl xlHeapTake
/* 800351E0 000307A0  2C 03 00 00 */	cmpwi r3, 0
/* 800351E4 000307A4  40 82 00 0C */	bne lbl_800351F0
/* 800351E8 000307A8  38 60 00 00 */	li r3, 0
/* 800351EC 000307AC  48 00 00 B8 */	b lbl_800352A4
lbl_800351F0:
/* 800351F0 000307B0  80 61 00 08 */	lwz r3, 8(r1)
/* 800351F4 000307B4  38 1E 0B 60 */	addi r0, r30, 0xb60
/* 800351F8 000307B8  7D 3E 00 50 */	subf r9, r30, r0
/* 800351FC 000307BC  3C 80 54 C6 */	lis r4, 0x54C6103A@ha
/* 80035200 000307C0  90 7F 00 00 */	stw r3, 0(r31)
/* 80035204 000307C4  38 04 10 3A */	addi r0, r4, 0x54C6103A@l
/* 80035208 000307C8  3D 49 38 E3 */	addis r10, r9, 0x38e3
/* 8003520C 000307CC  3D 00 7C C6 */	lis r8, 0x7CC6382E@ha
/* 80035210 000307D0  80 61 00 08 */	lwz r3, 8(r1)
/* 80035214 000307D4  3C E0 80 E6 */	lis r7, 0x80E60008@ha
/* 80035218 000307D8  3C C0 7C A5 */	lis r6, 0x7CA53A14@ha
/* 8003521C 000307DC  3C A0 80 E7 */	lis r5, 0x80E70004@ha
/* 80035220 000307E0  90 03 00 00 */	stw r0, 0(r3)
/* 80035224 000307E4  38 08 38 2E */	addi r0, r8, 0x7CC6382E@l
/* 80035228 000307E8  39 06 3A 14 */	addi r8, r6, 0x7CA53A14@l
/* 8003522C 000307EC  3C 60 4E 80 */	lis r3, 0x4E800020@ha
/* 80035230 000307F0  81 21 00 08 */	lwz r9, 8(r1)
/* 80035234 000307F4  38 C5 00 04 */	addi r6, r5, 0x80E70004@l
/* 80035238 000307F8  3C 80 7D 05 */	lis r4, 0x7D053B2E@ha
/* 8003523C 000307FC  91 49 00 04 */	stw r10, 4(r9)
/* 80035240 00030800  39 47 00 08 */	addi r10, r7, 0x80E60008@l
/* 80035244 00030804  38 A4 3B 2E */	addi r5, r4, 0x7D053B2E@l
/* 80035248 00030808  38 E7 00 04 */	addi r7, r7, 4
/* 8003524C 0003080C  81 21 00 08 */	lwz r9, 8(r1)
/* 80035250 00030810  38 80 00 24 */	li r4, 0x24
/* 80035254 00030814  90 09 00 08 */	stw r0, 8(r9)
/* 80035258 00030818  38 03 00 20 */	addi r0, r3, 0x4E800020@l
/* 8003525C 0003081C  81 21 00 08 */	lwz r9, 8(r1)
/* 80035260 00030820  91 49 00 0C */	stw r10, 0xc(r9)
/* 80035264 00030824  80 61 00 08 */	lwz r3, 8(r1)
/* 80035268 00030828  91 03 00 10 */	stw r8, 0x10(r3)
/* 8003526C 0003082C  80 61 00 08 */	lwz r3, 8(r1)
/* 80035270 00030830  90 E3 00 14 */	stw r7, 0x14(r3)
/* 80035274 00030834  80 61 00 08 */	lwz r3, 8(r1)
/* 80035278 00030838  90 C3 00 18 */	stw r6, 0x18(r3)
/* 8003527C 0003083C  80 61 00 08 */	lwz r3, 8(r1)
/* 80035280 00030840  90 A3 00 1C */	stw r5, 0x1c(r3)
/* 80035284 00030844  80 61 00 08 */	lwz r3, 8(r1)
/* 80035288 00030848  90 03 00 20 */	stw r0, 0x20(r3)
/* 8003528C 0003084C  80 61 00 08 */	lwz r3, 8(r1)
/* 80035290 00030850  48 05 63 F5 */	bl DCStoreRange
/* 80035294 00030854  80 61 00 08 */	lwz r3, 8(r1)
/* 80035298 00030858  38 80 00 24 */	li r4, 0x24
/* 8003529C 0003085C  48 05 64 71 */	bl ICInvalidateRange
/* 800352A0 00030860  38 60 00 01 */	li r3, 1
lbl_800352A4:
/* 800352A4 00030864  80 01 00 24 */	lwz r0, 0x24(r1)
/* 800352A8 00030868  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 800352AC 0003086C  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 800352B0 00030870  7C 08 03 A6 */	mtlr r0
/* 800352B4 00030874  38 21 00 20 */	addi r1, r1, 0x20
/* 800352B8 00030878  4E 80 00 20 */	blr 
