ARM MP+PPO803
"Fre DMBdWW Rfe DpAddrdR PosRR"
Cycle=Rfe DpAddrdR PosRR Fre DMBdWW
Relax=
Safe=Rfe Fre PosRR DMBdWW DpAddrdR
Prefetch=1:x=T
Orig=Fre DMBdWW Rfe DpAddrdR PosRR
{
%x0=x; %y0=y;
%y1=y; %x1=x;
}
 P0            | P1               ;
 MOV R0, #1    | LDR R0, [%y1]    ;
 STR R0, [%x0] | EOR R1,R0,R0     ;
 DMB           | LDR R2, [R1,%x1] ;
 MOV R1, #1    | LDR R3, [%x1]    ;
 STR R1, [%y0] |                  ;
exists
(1:R0=1 /\ 1:R3=0)
