/include/ "system-conf.dtsi"

/ {
	chosen {
		xlnx,eeprom = "/axi/i2c@ff030000/i2c-mux@74/i2c@0/eeprom@54";
		bootargs = " earlycon console=ttyPS0,115200 clk_ignore_unused init_fatal_sh=1 cma=1000M";
		stdout-path = "serial0:115200n8";
	};
};


&fpga_full {
	#address-cells = <2>;
	#size-cells = <2>;
	firmware-name = "system.bit.bin";
	resets = <&zynqmp_reset 116>, <&zynqmp_reset 117>, <&zynqmp_reset 118>, <&zynqmp_reset 119>;
};

&amba_pl {
	afi0: afi0 {
		compatible = "xlnx,afi-fpga";
		config-afi = <0 0>, <1 0>, <2 0>, <3 0>, <4 1>, <5 1>, <6 0>, <7 0>, <8 0>, <9 0>, <10 0>, <11 0>, <12 0>, <13 0>, <14 0x0>, <15 0x000>;
	};

	clocking0: clocking0 {
		#clock-cells = <0>;
		assigned-clock-rates = <99999001>;
		assigned-clocks = <&zynqmp_clk 71>;
		clock-output-names = "fabric_clk";
		clocks = <&zynqmp_clk 71>;
		compatible = "xlnx,fclk";
	};

	clocking1: clocking1 {
		#clock-cells = <0>;
		assigned-clock-rates = <99999001>;
		assigned-clocks = <&zynqmp_clk 72>;
		clock-output-names = "fabric_clk";
		clocks = <&zynqmp_clk 72>;
		compatible = "xlnx,fclk";
	};

	/* fpga clocks */
	misc_clk_5: misc_clk_5 {
		#clock-cells = <0x0>;
		clock-frequency = <49999500>;
		compatible = "fixed-clock";
	};

	misc_clk_7: misc_clk_7 {
		#clock-cells = <0x0>;
		clock-frequency = <24000000>;
		compatible = "fixed-clock";
	};


	imx219_vana: fixedregulator@3 {
		compatible = "regulator-fixed";
		regulator-name = "imx219_vana";
		regulator-min-microvolt = <2800000>;
		regulator-max-microvolt = <2800000>;
		enable-active-high;
	};

	imx219_vdig: fixedregulator@4 {
		compatible = "regulator-fixed";
		regulator-name = "imx219_vdig";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
	};

	imx219_vddl: fixedregulator@5 {
		compatible = "regulator-fixed";
		regulator-name = "imx219_vddl";
		regulator-min-microvolt = <1200000>;
		regulator-max-microvolt = <1200000>;
	};
	
	/* zocl */
	zyxclmm_drm {
		compatible = "xlnx,zocl";
		status = "okay";
		interrupt-parent = <&gic>;
		interrupts = <0 89  4>, <0 90  4>, <0 91  4>, <0 92  4>,
			     <0 93  4>, <0 94  4>, <0 95  4>, <0 96  4>;
	};
};

&axi_iic_0 {
	imx219: sensor@10 {
		compatible = "sony,imx219";
		reg = <0x10>;
		clocks = <&misc_clk_7>;
		VANA-supply = <&imx219_vana>;   /* 2.8v */
		VDIG-supply = <&imx219_vdig>;   /* 1.8v */
		VDDL-supply = <&imx219_vddl>;   /* 1.2v */

		port {
		     imx219_0: endpoint {
			remote-endpoint = <&mipi_csi_inraspi_pipeline_mipi_csi2_rx_subsyst_0>;
			data-lanes = <1 2>;
			link-frequencies = /bits/ 64 <456000000>;
			};
		};
	};
};

&raspi_pipeline_mipi_csi2_rx_subsyst_0 {
	xlnx,en-active-lanes;
};

&mipi_csi_inraspi_pipeline_mipi_csi2_rx_subsyst_0 {
	remote-endpoint = <&imx219_0>;
};

&raspi_pipeline_ISPPipeline_accel_0 {
	compatible = "xlnx,ISPPipeline_accel";
	reset-gpios = <&gpio 82 1>;
	xlnx,max-height = <1080>;
	xlnx,max-width = <1920>;
	xlnx,rgain = <128>;
	xlnx,bgain = <210>;
	xlnx,pawb = <350>;
	xlnx,mode-reg = <1>;
	ports {
		#address-cells = <1>;
		#size-cells = <0>;
			port@0 {
			reg = <0>;
			xlnx,video-width = <10>;
			xlnx,cfa-pattern = "rggb";
				raspi_pipeline_ISPPipeline_accel_0raspi_pipeline_mipi_csi2_rx_subsyst_0: endpoint {
				remote-endpoint = <&mipi_csirx_outraspi_pipeline_mipi_csi2_rx_subsyst_0>;
			};
		};
			port@1 {
			reg = <1>;
			xlnx,video-width = <8>;
			xlnx,cfa-pattern = "rggb";
			
			imx_demosaic_out: endpoint {
				remote-endpoint = <&imx_scaler_in>;
			};
		};
	};
};

&raspi_pipeline_v_proc_ss_0 {
	compatible = "xlnx,v-vpss-scaler-2.2";
};

&scaler_port0raspi_pipeline_v_proc_ss_0 {
	imx_scaler_in: endpoint {
		remote-endpoint = <&imx_demosaic_out>;
	};
};

/* vcu encode/decode */
&vcu_vcu_0 {
	xlnx,skip-isolation;
};


