git clone --depth 1 --no-tags https://github.com/WazaAbdulkadir/APB-Protocol-Project-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525825902
git clone --depth 1 --no-tags https://github.com/WEIhabi/habi_master_hw_vsd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528692662
git clone --depth 1 --no-tags https://github.com/sarawiRTLDV/System-Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532509012
git clone --depth 1 --no-tags https://github.com/Gopalsuthar2308/My_Github_exp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520759275
git clone --depth 1 --no-tags https://github.com/VenkataPruthviKrishna/test1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528856458
git clone --depth 1 --no-tags https://github.com/Heutlett/TEXT_PROCESSOR_ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528938742
git clone --depth 1 --no-tags https://github.com/Aric5301/LSH-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529178768
git clone --depth 1 --no-tags https://github.com/vj-sananda/msim-python.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531313539
git clone --depth 1 --no-tags https://github.com/Aditi-Dhibar/RAM-and-ROM-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531552274
git clone --depth 1 --no-tags https://github.com/anmehta4/ece554_minilab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539187381
git clone --depth 1 --no-tags https://github.com/luophoe/SystemVerilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540177407
git clone --depth 1 --no-tags https://github.com/Adeen317/100_DaysofRTL_SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534142838
git clone --depth 1 --no-tags https://github.com/dfantonio/UFRGS-ENG04461.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536268145
git clone --depth 1 --no-tags https://github.com/riser44/GNN_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492291950
git clone --depth 1 --no-tags https://github.com/John0b1000/ece2613_labs_DE10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498035758
git clone --depth 1 --no-tags https://github.com/JA-2023/CPE333_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494915404
git clone --depth 1 --no-tags https://github.com/abhishekkhare1998/sha-256-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494925584
git clone --depth 1 --no-tags https://github.com/hchou4/Casino_slots_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500020903
git clone --depth 1 --no-tags https://github.com/padung99/Metrotek_LAB1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503544517
git clone --depth 1 --no-tags https://github.com/AmrMohamed226/NLP-and-Machine-Translation-systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503557704
git clone --depth 1 --no-tags https://github.com/owlxiao/riscv-dataflow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502960998
git clone --depth 1 --no-tags https://github.com/Ivansquark/mca.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503498088
git clone --depth 1 --no-tags https://github.com/HandsomeKid666/HW5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509324109
git clone --depth 1 --no-tags https://github.com/wrblynch/bitcoin-hashing-algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507142329
git clone --depth 1 --no-tags https://github.com/c28504693/HW3-voter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502338396
git clone --depth 1 --no-tags https://github.com/kagani/TinyCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510476848
git clone --depth 1 --no-tags https://github.com/OrigiWang/ahb-ram-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511481645
git clone --depth 1 --no-tags https://github.com/abrahamjdn/UVM-mips-single-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512285953
git clone --depth 1 --no-tags https://github.com/abrahamjdn/UVM-mips-multicycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512286968
git clone --depth 1 --no-tags https://github.com/VuksaNed/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512217257
git clone --depth 1 --no-tags https://github.com/andrewbmccullough/ece474-vlsi-system-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512997270
git clone --depth 1 --no-tags https://github.com/LyashenkoValeria/SPr430.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506471188
git clone --depth 1 --no-tags https://github.com/shakirsultan/Single-Cycle-RISC-V-Data-Path-and-Control-Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504160053
git clone --depth 1 --no-tags https://github.com/dinasmh/apb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535041245
git clone --depth 1 --no-tags https://github.com/maxpinheiro/eece2323-lab0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536249963
git clone --depth 1 --no-tags https://github.com/ikar298/Design-of-Error-Detection-and-Correction-Module-using-Hamming-Code-Technique.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528750399
git clone --depth 1 --no-tags https://github.com/amichai-bd/smart_uart_playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529162433
git clone --depth 1 --no-tags https://github.com/Artem-Savin/Circuitry.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536946009
git clone --depth 1 --no-tags https://github.com/tharunenamala/kani-kani.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536872375
git clone --depth 1 --no-tags https://github.com/Heutlett/proyectogrupal1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538578239
git clone --depth 1 --no-tags https://github.com/barzamin/ece554_miniproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533894331
git clone --depth 1 --no-tags https://github.com/munjoon98/2022-COSE222-Third-Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532195231
git clone --depth 1 --no-tags https://github.com/good4Ya/NRZ_CDR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540533682
git clone --depth 1 --no-tags https://github.com/s3722763/GBAEmulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531065618
git clone --depth 1 --no-tags https://github.com/vsheung/Bacarrat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529995404
git clone --depth 1 --no-tags https://github.com/adinavale/Assertions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529673148
git clone --depth 1 --no-tags https://github.com/CynthiaLi1018/EE-371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518593917
git clone --depth 1 --no-tags https://github.com/JakobVokac/LNS_MAC_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522713597
git clone --depth 1 --no-tags https://github.com/josuah/fpga-wishbone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522901257
git clone --depth 1 --no-tags https://github.com/SunicYosen/sram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520034338
git clone --depth 1 --no-tags https://github.com/Atm06/Project_Electronic_Lock-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520346133
git clone --depth 1 --no-tags https://github.com/Parretto/Scaler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523739505
git clone --depth 1 --no-tags https://github.com/Nahla-Mustafa99/Multi-ModeCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508448835
git clone --depth 1 --no-tags https://github.com/chen-ian-rong/HW-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507662327
git clone --depth 1 --no-tags https://github.com/kmakmichael/ecpe_173.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509613306
git clone --depth 1 --no-tags https://github.com/andrewb1999/calyx-axi-ex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509584332
git clone --depth 1 --no-tags https://github.com/alainlou/chipdev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524230988
git clone --depth 1 --no-tags https://github.com/gitoper/learngit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521496980
git clone --depth 1 --no-tags https://github.com/zjed/SystemVerilog_DMA_Controller_Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512062720
git clone --depth 1 --no-tags https://github.com/alexc0888/fourToSixteenBinaryDecoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519455807
git clone --depth 1 --no-tags https://github.com/mohammedsaber10/async_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519906592
git clone --depth 1 --no-tags https://github.com/Bhavanasandrala/try.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521846920
git clone --depth 1 --no-tags https://github.com/varghese-rahul/SystemVerilog_DMA_Controller_Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506817915
git clone --depth 1 --no-tags https://github.com/supleed2/axiTest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535754748
git clone --depth 1 --no-tags https://github.com/HieronZhang/project-v-open-beta-For-ECE4700J.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502721752
git clone --depth 1 --no-tags https://github.com/felpsribeiro/acelerador-raiz-quadrada.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499279474
git clone --depth 1 --no-tags https://github.com/geoneill12/OTTER_Multicycle_STM32_Programmer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502206443
git clone --depth 1 --no-tags https://github.com/ishmemon/EE-469-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502492288
git clone --depth 1 --no-tags https://github.com/RehanEjaz/peripherals-fpga-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497821922
git clone --depth 1 --no-tags https://github.com/romerojhh/TheSnakeGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497268485
git clone --depth 1 --no-tags https://github.com/roberto967/Projetos_Circuitos_Logicos_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496734673
git clone --depth 1 --no-tags https://github.com/ashleyjr/rv32i_peripheral.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495194216
git clone --depth 1 --no-tags https://github.com/kenzhang82/git-submodule-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497554506
git clone --depth 1 --no-tags https://github.com/Richard-Voragen/Single-Cycle-ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495537022
git clone --depth 1 --no-tags https://github.com/boga-vidhath/8-bit-Unsigned-Division-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500922621
git clone --depth 1 --no-tags https://github.com/ishfaqahmed29/uvm_xor_tb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499692436
git clone --depth 1 --no-tags https://github.com/Faisalawan11/Project-1-AHB-LITE-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515500420
git clone --depth 1 --no-tags https://github.com/Foh-k/AKARIN_RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522128039
git clone --depth 1 --no-tags https://github.com/ryan-trampe/verification_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521125798
git clone --depth 1 --no-tags https://github.com/Bryukvina/Risc_v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520523047
git clone --depth 1 --no-tags https://github.com/PaulManriquez/MIPS_FULL_PROCESSOR_MONOCYCLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520720360
git clone --depth 1 --no-tags https://github.com/adnanashraf17501/Systemverilog-Bootcamp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522526220
git clone --depth 1 --no-tags https://github.com/RazaSaleem/DV-Essentials-Trianing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522217141
git clone --depth 1 --no-tags https://github.com/Howard-121/Computer_Architecture_I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508769096
git clone --depth 1 --no-tags https://github.com/vagrant313/HDLpractice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509713947
git clone --depth 1 --no-tags https://github.com/MicroGrit/grm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509631106
git clone --depth 1 --no-tags https://github.com/Me-RajatChaudhary/100DaysOfRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524097435
git clone --depth 1 --no-tags https://github.com/visionvlsi/sv1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503362154
git clone --depth 1 --no-tags https://github.com/CurtisFod/DES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505656206
git clone --depth 1 --no-tags https://github.com/nkjenkin/arm-cpu-5stage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520654454
git clone --depth 1 --no-tags https://github.com/liangcha1980/liangcha1980.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517907547
git clone --depth 1 --no-tags https://github.com/mauer4/Personal-Project-Verilog-CLOCK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511793998
git clone --depth 1 --no-tags https://github.com/aastha0603/round_robin_arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513820826
git clone --depth 1 --no-tags https://github.com/krzpch/SDwUP_Projekt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507016237
git clone --depth 1 --no-tags https://github.com/ZeroMips/zeromips-logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512894525
git clone --depth 1 --no-tags https://github.com/poorvi01w/Adder-cum-Subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513938379
git clone --depth 1 --no-tags https://github.com/jayeshsuyal/whishbone-memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534342457
git clone --depth 1 --no-tags https://github.com/prajwal0718/FIFO_Layered_TB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534322668
git clone --depth 1 --no-tags https://github.com/meghnamandava/CS534-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535340713
