[{"DBLP title": "A Case for Hybrid Discrete-Continuous Architectures.", "DBLP authors": ["Simha Sethumadhavan", "Ryan Roberts", "Yannis P. Tsividis"], "year": 2012, "MAG papers": [{"PaperId": 2100621846, "PaperTitle": "a case for hybrid discrete continuous architectures", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"columbia university": 3.0}}], "source": "ES"}, {"DBLP title": "Atomic Streaming: A Framework of On-Chip Data Supply System for Task-Parallel MPSoCs.", "DBLP authors": ["Ji Kong", "Peilin Liu", "Yu Zhang"], "year": 2012, "MAG papers": [{"PaperId": 1983267405, "PaperTitle": "atomic streaming a framework of on chip data supply system for task parallel mpsocs", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"shanghai jiao tong university": 2.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "A HW/SW Co-designed Programmable Functional Unit.", "DBLP authors": ["Abhishek Deb", "Josep M. Codina", "Antonio Gonz\u00e1lez"], "year": 2012, "MAG papers": [{"PaperId": 2036482573, "PaperTitle": "a hw sw co designed programmable functional unit", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"intel": 1.0}}], "source": "ES"}, {"DBLP title": "A High-Level Power Model for MPSoC on FPGA.", "DBLP authors": ["Roberta Piscitelli", "Andy D. Pimentel"], "year": 2012, "MAG papers": [{"PaperId": 1985775997, "PaperTitle": "a high level power model for mpsoc on fpga", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of amsterdam": 2.0}}], "source": "ES"}, {"DBLP title": "An Overview of Static Pipelining.", "DBLP authors": ["Ian Finlayson", "Gang-Ryung Uh", "David B. Whalley", "Gary S. Tyson"], "year": 2012, "MAG papers": [{"PaperId": 2132588994, "PaperTitle": "an overview of static pipelining", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"florida state university": 3.0, "boise state university": 1.0}}], "source": "ES"}, {"DBLP title": "Cache Impacts of Datatype Acceleration.", "DBLP authors": ["Lisa Wu", "Martha A. Kim", "Stephen A. Edwards"], "year": 2012, "MAG papers": [{"PaperId": 2114417009, "PaperTitle": "cache impacts of datatype acceleration", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"columbia university": 3.0}}], "source": "ES"}, {"DBLP title": "DRAM Scheduling Policy for GPGPU Architectures Based on a Potential Function.", "DBLP authors": ["Nagesh B. Lakshminarayana", "Jaekyu Lee", "Hyesoon Kim", "Jinwoo Shin"], "year": 2012, "MAG papers": [{"PaperId": 2061179133, "PaperTitle": "dram scheduling policy for gpgpu architectures based on a potential function", "Year": 2012, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Instruction Shuffle: Achieving MIMD-like Performance on SIMD Architectures.", "DBLP authors": ["Yaohua Wang", "Shuming Chen", "Kai Zhang", "Jianghua Wan", "Xiaowen Chen", "Hu Chen", "Haibo Wang"], "year": 2012, "MAG papers": [{"PaperId": 2028931088, "PaperTitle": "instruction shuffle achieving mimd like performance on simd architectures", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of defence": 7.0}}], "source": "ES"}, {"DBLP title": "B-Fetch: Branch Prediction Directed Prefetching for In-Order Processors.", "DBLP authors": ["Reena Panda", "Paul V. Gratz", "Daniel A. Jim\u00e9nez"], "year": 2012, "MAG papers": [{"PaperId": 2054557177, "PaperTitle": "b fetch branch prediction directed prefetching for in order processors", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"texas a m university": 2.0, "university of texas at san antonio": 1.0}}], "source": "ES"}, {"DBLP title": "Mitigating the Effects of Process Variation in Ultra-low Voltage Chip Multiprocessors using Dual Supply Voltages and Half-Speed Units.", "DBLP authors": ["Timothy N. Miller", "Renji Thomas", "Radu Teodorescu"], "year": 2012, "MAG papers": [{"PaperId": 2072255634, "PaperTitle": "mitigating the effects of process variation in ultra low voltage chip multiprocessors using dual supply voltages and half speed units", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"ohio state university": 3.0}}], "source": "ES"}, {"DBLP title": "Leveraging Sharing in Second Level Translation-Lookaside Buffers for Chip Multiprocessors.", "DBLP authors": ["Yang Li", "Rami G. Melhem", "Alex K. Jones"], "year": 2012, "MAG papers": [{"PaperId": 2026002515, "PaperTitle": "leveraging sharing in second level translation lookaside buffers for chip multiprocessors", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of pittsburgh": 3.0}}], "source": "ES"}, {"DBLP title": "Decoupling Datacenter Storage Studies from Access to Large-Scale Applications.", "DBLP authors": ["Christina Delimitrou", "Sriram Sankar", "Kushagra Vaid", "Christos Kozyrakis"], "year": 2012, "MAG papers": [{"PaperId": 2027866731, "PaperTitle": "decoupling datacenter storage studies from access to large scale applications", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"stanford university": 2.0, "microsoft": 2.0}}], "source": "ES"}, {"DBLP title": "The Need for Power Debugging in the Multi-Core Environment.", "DBLP authors": ["Jie Chen", "Guru Venkataramani", "Gabriel Parmer"], "year": 2012, "MAG papers": [{"PaperId": 1968932275, "PaperTitle": "the need for power debugging in the multi core environment", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"george washington university": 3.0}}], "source": "ES"}, {"DBLP title": "Enabling Efficient and Scalable Hybrid Memories Using Fine-Granularity DRAM Cache Management.", "DBLP authors": ["Justin Meza", "Jichuan Chang", "HanBin Yoon", "Onur Mutlu", "Parthasarathy Ranganathan"], "year": 2012, "MAG papers": [{"PaperId": 1994717635, "PaperTitle": "enabling efficient and scalable hybrid memories using fine granularity dram cache management", "Year": 2012, "CitationCount": 119, "EstimatedCitation": 168, "Affiliations": {"hewlett packard": 2.0, "carnegie mellon university": 3.0}}], "source": "ES"}, {"DBLP title": "MultiAmdahl: How Should I Divide My Heterogenous Chip?", "DBLP authors": ["Tsahee Zidenberg", "Isaac Keslassy", "Uri C. Weiser"], "year": 2012, "MAG papers": [{"PaperId": 2010471736, "PaperTitle": "multiamdahl how should i divide my heterogenous chip", "Year": 2012, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"technion israel institute of technology": 3.0}}], "source": "ES"}]