// See LICENSE.SiFive for license details.

#include "testchip_dtm.h"
#include <riscv/encoding.h>
#include <fesvr/dtm.h>
#include <riscv/debug_defines.h>
#include <fstream>
#include <vector>

#define err_printf_and_abort(...) \
  fprintf(stdout, __VA_ARGS__); \
  abort()

#define RV_X(x, s, n) \
  (((x) >> (s)) & ((1 << (n)) - 1))
#define ENCODE_ITYPE_IMM(x) \
  (RV_X(x, 0, 12) << 20)
#define LOAD(xlen, dst, base, imm) \
  (((xlen) == 64 ? 0x00003003 : 0x00002003) \
   | ((dst) << 7) | ((base) << 15) | (uint32_t)ENCODE_ITYPE_IMM(imm))
#define FLOAD(flen, dst, base, imm)                                     \
  (((flen) == 64 ? 0x00003007 : 0x00002007)                             \
   | ((dst) << 7) | ((base) << 15) | (uint32_t)ENCODE_ITYPE_IMM(imm))
#define ADDI(dst, src, imm) (0x13 | ((dst) << 7) | ((src) << 15) | (uint32_t)ENCODE_ITYPE_IMM(imm))
#define VL1R(dst, base) (0x02800007 | ((dst) << 7) | (base << 15))
#define VSETVL(dst, rs1, rs2) (0x80007057 | ((dst) << 7) | ((rs1) << 15) | ((rs2) << 20))
#define EBREAK  0x00100073
#define X0 0
#define S0 8
#define S1 9
#define WRITE 1
#define SET 2
#define CLEAR 3
#define CSRRx(type, dst, csr, src) (0x73 | ((type) << 12) | ((dst) << 7) | ((src) << 15) | (uint32_t)((csr) << 20))

#define AC_AR_REGNO(x) ((0x1000 | x) << AC_ACCESS_REGISTER_REGNO_OFFSET)
#define AC_AR_SIZE(x)  (((x == 128)? 4 : (x == 64 ? 3 : 2)) << AC_ACCESS_REGISTER_AARSIZE_OFFSET)

#define AC_RUN_OR_ABORT(a, b, c, d, e) {                                \
  uint32_t cmderr = run_abstract_command(a, b, c, d, e);                \
  if (cmderr) {                                                         \
    err_printf_and_abort("Error %x\n", cmderr);                         \
  }                                                                     \
  }

#define MSIP_BASE 0x2000000

#define MAX_VLEN (8 * 32) // Limited by debug module capacity

testchip_dtm_t::testchip_dtm_t(int argc, char** argv, bool can_have_loadmem) : dtm_t(argc, argv), loadarch_done(false)
{
  has_loadmem = false;
  is_loadmem = false;
  loadarch_file = "";
  std::vector<std::string> args(argv + 1, argv + argc);
  for (auto& arg : args) {
    if (arg.find("+loadmem=") == 0)
      has_loadmem = can_have_loadmem;
    if (arg.find("+loadarch=") == 0)
      loadarch_file = arg.substr(strlen("+loadarch="));
  }
  testchip_htif_t::parse_htif_args(args);
}


void testchip_dtm_t::write_chunk(addr_t taddr, size_t nbytes, const void* src)
{
  if (is_loadmem) {
    load_mem_write(taddr, nbytes, src);
  } else {
    dtm_t::write_chunk(taddr, nbytes, src);
  }
}

void testchip_dtm_t::read_chunk(addr_t taddr, size_t nbytes, void* dst)
{
  if (is_loadmem) {
    load_mem_read(taddr, nbytes, dst);
  } else {
    dtm_t::read_chunk(taddr, nbytes, dst);
  }
}

reg_t read_priv(std::string priv_str) {
  reg_t prv;
  if (priv_str == "U") {
    prv = 0;
  } else if (priv_str == "S") {
    prv = 1;
  } else if (priv_str == "M") {
    prv = 3;
  } else {
    err_printf_and_abort("loadarch illegal privilege mode %s\n", priv_str.c_str());
  }
  return prv;
}


void testchip_dtm_t::loadarch_restore_reg(uint32_t regno, reg_t reg) {
  uint32_t data[2];
  data[0] = (uint32_t) reg;
  data[1] = (uint32_t) (reg >> 32);
  uint32_t cmd = (AC_ACCESS_REGISTER_TRANSFER |
                  AC_ACCESS_REGISTER_WRITE |
                  AC_AR_SIZE(64) |
                  AC_AR_REGNO(regno));
  printf("loadarch restoring reg %d=%lx\n", regno, reg);
  AC_RUN_OR_ABORT(cmd, 0, 0, data, 2);
}

void testchip_dtm_t::loadarch_restore_freg(uint32_t regno, reg_t reg) {
  uint32_t prog[2] = {
    FLOAD(64, regno, X0, get_data_base()),
    EBREAK
  };
  uint32_t data[2];
  data[0] = (uint32_t) reg;
  data[1] = (uint32_t) (reg >> 32);
  uint32_t cmd = (AC_ACCESS_REGISTER_POSTEXEC |
                  AC_ACCESS_REGISTER_TRANSFER |
                  AC_ACCESS_REGISTER_WRITE |
                  AC_AR_SIZE(64) |
                  AC_AR_REGNO(0));
  printf("loadarch restoring freg %d=%lx\n", regno, reg);
  AC_RUN_OR_ABORT(cmd, prog, 2, data, 2);
}

// TODO: Check that DM_ABSTRACTCS_DATACOUNT is large enough for a vreg
void testchip_dtm_t::loadarch_restore_vreg(uint32_t regno, unsigned char* reg, size_t bytes) {
  uint32_t data[MAX_VLEN / (8 * 4)];
  for (size_t i = 0; i < bytes; i += 4) {
    memcpy(&data[i/4], reg + i, 4);
  }
  uint32_t prog[3] = {
    ADDI(S0, X0, get_data_base()),
    VL1R(regno, S0),
    EBREAK
  };
  uint32_t cmd = (AC_ACCESS_REGISTER_POSTEXEC |
		  AC_ACCESS_REGISTER_TRANSFER |
		  AC_ACCESS_REGISTER_WRITE |
		  AC_AR_SIZE(64) |
		  AC_AR_REGNO(0));
  printf("loadarch restoring vreg %d=", regno);
  for (size_t i = bytes; i-- > 0; ) {
    printf("%02x", reg[i]);
  }
  printf("\n");
  AC_RUN_OR_ABORT(cmd, prog, 3, data, bytes / 4);
}

void testchip_dtm_t::loadarch_restore_vtype(uint32_t vtype) {
  uint32_t prog[2] = {
    VSETVL(X0, X0, S0),
    EBREAK
  };
  uint32_t data[1] = {vtype};
  uint32_t cmd = (AC_ACCESS_REGISTER_POSTEXEC |
		  AC_ACCESS_REGISTER_TRANSFER |
		  AC_ACCESS_REGISTER_WRITE |
		  AC_AR_SIZE(64) |
		  AC_AR_REGNO(S0));
  printf("loadarch restoring vtype=%x\n", vtype);
  AC_RUN_OR_ABORT(cmd, prog, 2, data, 1);
}

void testchip_dtm_t::loadarch_restore_csr(uint32_t regno, reg_t reg) {
  uint32_t prog[5] = {
    CSRRx(WRITE, S0, CSR_DSCRATCH0, S0),
    LOAD(64, S0, X0, get_data_base()),
    CSRRx(WRITE, S0, regno, S0),
    CSRRx(WRITE, S0, CSR_DSCRATCH0, S0),
    EBREAK
  };
  uint32_t data[2];
  data[0] = (uint32_t) reg;
  data[1] = (uint32_t) (reg >> 32);
  uint32_t cmd = (AC_ACCESS_REGISTER_POSTEXEC |
                  AC_ACCESS_REGISTER_TRANSFER |
                  AC_ACCESS_REGISTER_WRITE |
                  AC_AR_SIZE(64) |
                  AC_AR_REGNO(0));
  printf("loadarch restoring csr %x=%lx\n", regno, reg);
  AC_RUN_OR_ABORT(cmd, prog, 5, data, 2);
}

void testchip_dtm_t::reset()
{
  testchip_htif_t::perform_init_accesses();
  if (loadarch_file != "") {
    printf("loadarch attempting to load architectural state from %s\n", loadarch_file.c_str());
    std::string line;
    std::ifstream in(loadarch_file);

    if (!in.is_open()) {
      err_printf_and_abort("loadarch could not load architectural state file %s\n", loadarch_file.c_str());
    }

    std::vector<std::string> lines;
    while (std::getline(in, line)) {
      lines.push_back(line);
    }

    printf("Read %d lines\n", lines.size());

    if (lines[0] != ":") {
      err_printf_and_abort("loadarch improper file format %s: no initial :\n", loadarch_file.c_str());
    }
    lines.erase(lines.begin()); // first line is garbage ':' character

    const size_t LOADARCH_LINES_PER_HART_DEFAULT = 92; // lines not including vregs
    const size_t LOADARCH_LINES_PER_HART_NON_VECTOR = LOADARCH_LINES_PER_HART_DEFAULT + 1; // + 1 since vregs N prints dummy line with no v ext
    const size_t LOADARCH_LINES_PER_HART_VECTOR = LOADARCH_LINES_PER_HART_NON_VECTOR + 32; // lines including max amt of vregs (if they exist)

    // TODO FIX THIS BRITTLE CODE
    const bool has_vregs = lines.size() % LOADARCH_LINES_PER_HART_VECTOR == 0;
    if (lines.size() == 0 || (lines.size() % LOADARCH_LINES_PER_HART_NON_VECTOR != 0 && !has_vregs)) {
      err_printf_and_abort("loadarch improper file format %s: incorrect number of lines\n", loadarch_file.c_str());
    }

    const size_t LOADARCH_LINES_PER_HART = has_vregs ? LOADARCH_LINES_PER_HART_VECTOR : LOADARCH_LINES_PER_HART_NON_VECTOR;

    size_t nharts = lines.size() / LOADARCH_LINES_PER_HART;
    loadarch_state.resize(nharts);

    size_t id = 0;
    for (size_t hartsel = 0; hartsel < nharts; hartsel++) {
      loadarch_state_t &state = loadarch_state[hartsel];
      state.pc       = std::stoull(lines[id++], nullptr, 0);
      state.prv      = read_priv(lines[id++]);

      state.fcsr     = std::stoull(lines[id++], nullptr, 0);

      state.vstart   = std::stoull(lines[id++], nullptr, 0);
      state.vxsat    = std::stoull(lines[id++], nullptr, 0);
      state.vxrm     = std::stoull(lines[id++], nullptr, 0);
      state.vcsr     = std::stoull(lines[id++], nullptr, 0);
      state.vtype    = std::stoull(lines[id++], nullptr, 0);

      state.stvec    = std::stoull(lines[id++], nullptr, 0);
      state.sscratch = std::stoull(lines[id++], nullptr, 0);
      state.sepc     = std::stoull(lines[id++], nullptr, 0);
      state.scause   = std::stoull(lines[id++], nullptr, 0);
      state.stval    = std::stoull(lines[id++], nullptr, 0);
      state.satp     = std::stoull(lines[id++], nullptr, 0);

      state.mstatus  = std::stoull(lines[id++], nullptr, 0);
      state.medeleg  = std::stoull(lines[id++], nullptr, 0);
      state.mideleg  = std::stoull(lines[id++], nullptr, 0);
      state.mie      = std::stoull(lines[id++], nullptr, 0);
      state.mtvec    = std::stoull(lines[id++], nullptr, 0);
      state.mscratch = std::stoull(lines[id++], nullptr, 0);
      state.mepc     = std::stoull(lines[id++], nullptr, 0);
      state.mcause   = std::stoull(lines[id++], nullptr, 0);
      state.mtval    = std::stoull(lines[id++], nullptr, 0);
      state.mip      = std::stoull(lines[id++], nullptr, 0);

      state.mcycle   = std::stoull(lines[id++], nullptr, 0);
      state.minstret = std::stoull(lines[id++], nullptr, 0);

      state.mtime    = std::stoull(lines[id++], nullptr, 0);
      state.mtimecmp = std::stoull(lines[id++], nullptr, 0);

      for (size_t i = 0; i < 32; i++) {
        // Spike prints 128b-wide floats, which this doesn't support
	state.FPR[i] = std::stoull(lines[id++].substr(18), nullptr, 16);
      }
      reg_t regs[32];
      for (size_t i = 0; i < 32; i++) {
	state.XPR[i] = std::stoull(lines[id++], nullptr, 0);
      }

      if (has_vregs) {
        std::string vlen = lines[id].substr(lines[id].find("VLEN="));
        vlen = vlen.substr(0, vlen.find(" ")).substr(strlen("VLEN="));
        std::string elen = lines[id].substr(lines[id].find("ELEN="));
        elen = elen.substr(0, elen.find(" ")).substr(strlen("ELEN="));

        state.VLEN = std::stoull(vlen, nullptr, 0);
        state.ELEN = std::stoull(elen, nullptr, 0);
        id++;
        if (state.VLEN > MAX_VLEN) {
          err_printf_and_abort("Loadarch VLEN %d > %d. Aborting\n", state.VLEN, MAX_VLEN);
        }

        for (size_t i = 0; i < 32; i++) {
          state.VPR[i] = (unsigned char*) malloc(state.VLEN / 8);
          std::string elems_s = lines[id].substr(lines[id].find("0x"));
          for (size_t j = state.VLEN / state.ELEN; j-- > 0;) {
            reg_t elem = std::stoull(elems_s.substr(0, elems_s.find(' ')), nullptr, 0);
            if (j > 0)
              elems_s = elems_s.substr(elems_s.find("0x", 2));
            memcpy(state.VPR[i] + j * (state.ELEN / 8), &elem, state.ELEN / 8);
          }
          id++;
        }
      } else {
        id++; // skip dummy line
      }

      // mtime goes to CLINT
      write_chunk(0x2000000 + 0xbff8, 8, &state.mtime);
      // mtimecmp goes to CLINT
      write_chunk(0x2000000 + 0x4000 + hartsel * 8, 8, &state.mtimecmp);


      halt(hartsel);

      loadarch_restore_csr(CSR_MSTATUS , MSTATUS_FS | MSTATUS_XS | MSTATUS_VS);
      if (state.mstatus & MSTATUS_FS) {
        for (size_t i = 0; i < 32; i++) {
          loadarch_restore_freg(i, state.FPR[i]);
        }
	loadarch_restore_csr(CSR_FCSR     , state.fcsr);
      }
      if (state.mstatus & MSTATUS_VS) {
        if (has_vregs) {
          for (size_t i = 0; i < 32; i++) {
            loadarch_restore_vreg(i, state.VPR[i], (size_t)state.VLEN / 8);
          }
        }
	loadarch_restore_csr(CSR_VSTART , state.vstart);
	loadarch_restore_csr(CSR_VXSAT  , state.vxsat);
	loadarch_restore_csr(CSR_VXRM   , state.vxrm);
	loadarch_restore_csr(CSR_VCSR   , state.vcsr);
	loadarch_restore_vtype(state.vtype); // vsetvl
      }

      loadarch_restore_csr(CSR_STVEC    , state.stvec);
      loadarch_restore_csr(CSR_SSCRATCH , state.sscratch);
      loadarch_restore_csr(CSR_SEPC     , state.sepc);
      loadarch_restore_csr(CSR_STVAL    , state.stval);
      loadarch_restore_csr(CSR_SATP     , state.satp);
      loadarch_restore_csr(CSR_MSTATUS  , state.mstatus);
      loadarch_restore_csr(CSR_MEDELEG  , state.medeleg);
      loadarch_restore_csr(CSR_MIDELEG  , state.mideleg);
      loadarch_restore_csr(CSR_MIE      , state.mie);
      loadarch_restore_csr(CSR_MTVEC    , state.mtvec);
      loadarch_restore_csr(CSR_MSCRATCH , state.mscratch);
      loadarch_restore_csr(CSR_MEPC     , state.mepc);
      loadarch_restore_csr(CSR_MCAUSE   , state.mcause);
      loadarch_restore_csr(CSR_MTVAL    , state.mtval);
      loadarch_restore_csr(CSR_MIP      , state.mip);
      loadarch_restore_csr(CSR_MCYCLE   , state.mcycle);
      loadarch_restore_csr(CSR_MINSTRET , state.minstret);

      loadarch_restore_csr(CSR_DCSR     , state.prv);
      loadarch_restore_csr(CSR_DPC      , state.pc);

      for (size_t i = 0; i < 32; i++) {
	loadarch_restore_reg(i, state.XPR[i]);
      }
    }
    assert(id == lines.size());

    printf("loadarch resuming harts\n");
    loadarch_done = true;
    for (size_t hartsel = 0; hartsel < nharts; hartsel++) {
      resume(hartsel);
    }
  } else if (write_hart0_msip) {
    // The dtm_t::reset skips the rest of the bootrom
    // Use CLINT to interrupt the core instead
    //dtm_t::reset();
    uint32_t one = 1;
    write_chunk(MSIP_BASE, sizeof(uint32_t), &one);
  }
}
