INFO: [VRFC 10-163] Analyzing VHDL file "/home/crfosse/vivado/assigment_3/assigment_3.srcs/sources_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
