git clone --depth 1 --no-tags https://github.com/ketak-singh/Speech-Recognition-Simulation-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508399691
git clone --depth 1 --no-tags https://github.com/Mrcold2002/Computer-composition-and-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508639401
git clone --depth 1 --no-tags https://github.com/1mina1/Uart-transmitter-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512260229
git clone --depth 1 --no-tags https://github.com/antonblanchard/microwatt-mpw7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512019900
git clone --depth 1 --no-tags https://github.com/Byteahalf/riscv_online_debug.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509292984
git clone --depth 1 --no-tags https://github.com/markaulunGH/alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508791601
git clone --depth 1 --no-tags https://github.com/dkarakay/EE314-term-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508884363
git clone --depth 1 --no-tags https://github.com/TangtangSix/distance.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510173390
git clone --depth 1 --no-tags https://github.com/jogeshsingh/MIPS-32-bit-Single_Cycle_Architecture_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507506290
git clone --depth 1 --no-tags https://github.com/Sachin09032k/A5-1-GSM-Cipher-Image-Encryption-and-Decryption-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511235383
git clone --depth 1 --no-tags https://github.com/madoov/MAPPY-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511237957
git clone --depth 1 --no-tags https://github.com/HareetX/RV64IM-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511034754
git clone --depth 1 --no-tags https://github.com/Lokshaw-Chau/myCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512076875
git clone --depth 1 --no-tags https://github.com/Shaanukstar123/Mars-Rover-Project-WALL-EE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509882821
git clone --depth 1 --no-tags https://github.com/adarsh4j/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511080327
git clone --depth 1 --no-tags https://github.com/hoglet67/DragonKeyMatrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508402948
git clone --depth 1 --no-tags https://github.com/thainnos/FISMOS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510232772
git clone --depth 1 --no-tags https://github.com/h20210154/BWT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510281615
git clone --depth 1 --no-tags https://github.com/StefanoRizzello/IIR_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509148022
git clone --depth 1 --no-tags https://github.com/xusiqi2002/tinyriscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509698562
git clone --depth 1 --no-tags https://github.com/mannavapremkumar/Lab03.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511808081
git clone --depth 1 --no-tags https://github.com/DT9025A/From-digital-circuits-to-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506562943
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/sidewinder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511644545
git clone --depth 1 --no-tags https://github.com/cryystalll/Dart-Game-Based-on-Electronic-Dart-Board-With-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511644382
git clone --depth 1 --no-tags https://github.com/CHESS-mission/Clyde.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512522498
git clone --depth 1 --no-tags https://github.com/UncleZhang13/IC_Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506593796
git clone --depth 1 --no-tags https://github.com/Smartmayukh/Lemmings-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509098780
git clone --depth 1 --no-tags https://github.com/nk-yadav/A5-1-stream-cipher-verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509845781
git clone --depth 1 --no-tags https://github.com/StefanoRizzello/Multiplier_verification_with_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509150045
git clone --depth 1 --no-tags https://github.com/Mateus-Henr/RISC-V-Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509473790
git clone --depth 1 --no-tags https://github.com/mohamedtareq24/4_Channel_Logic_Analyzer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511646260
git clone --depth 1 --no-tags https://github.com/KerJoe/VgaTest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510483818
git clone --depth 1 --no-tags https://github.com/Yale-Young/FPGA-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508104609
git clone --depth 1 --no-tags https://github.com/flashbangout/handshakefinish.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506991050
git clone --depth 1 --no-tags https://github.com/efrem-upt/hamming-ecc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509424551
git clone --depth 1 --no-tags https://github.com/StefanoRizzello/RISC-V_Lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509146355
git clone --depth 1 --no-tags https://github.com/Guilhermeaug/NanoRisc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511924669
git clone --depth 1 --no-tags https://github.com/crlarsen/fp_div-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510880421
git clone --depth 1 --no-tags https://github.com/venite-xjc/2020WHUCOD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507970460
git clone --depth 1 --no-tags https://github.com/Dudestin/tinyEtherDeveloper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511674574
git clone --depth 1 --no-tags https://github.com/Smartmayukh/Cellular-Automata-and-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509083020
git clone --depth 1 --no-tags https://github.com/Omar-Abdullah-Muhammad-AlMaghawry/PCI_Interface_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512522832
git clone --depth 1 --no-tags https://github.com/SoraShu/miniRV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506655227
git clone --depth 1 --no-tags https://github.com/yashgupta26/Single-Port-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510043025
git clone --depth 1 --no-tags https://github.com/SunrShine/FocInSoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509712865
git clone --depth 1 --no-tags https://github.com/t0d4/IoTProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506455431
git clone --depth 1 --no-tags https://github.com/abrahamjdn/MIPS-Multicycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508585042
git clone --depth 1 --no-tags https://github.com/stativeboss/Development-of-a-Matrix-Multiplication-unit-using-2D-systolic-array-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512249915
git clone --depth 1 --no-tags https://github.com/Suhaib033/Image-Processing-using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511950967
git clone --depth 1 --no-tags https://github.com/ysyx-ta/axi4-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511753237
git clone --depth 1 --no-tags https://github.com/Smartmayukh/Serial-Communication-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509990356
git clone --depth 1 --no-tags https://github.com/bet20ICL/imps-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510031958
git clone --depth 1 --no-tags https://github.com/MJARAB/Matrix-Operations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510528482
git clone --depth 1 --no-tags https://github.com/mannavapremkumar/Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511739457
git clone --depth 1 --no-tags https://github.com/WHU-RVLAB/Educational_cpu_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507850313
git clone --depth 1 --no-tags https://github.com/Walid-Kh/AES-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506744355
git clone --depth 1 --no-tags https://github.com/hesiqi2000/zynq-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512075906
git clone --depth 1 --no-tags https://github.com/SanjaySivalingam/Warehouse_management_using_FPGA_based_AGV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511973048
git clone --depth 1 --no-tags https://github.com/Nahla-Mustafa99/Verilog_PCI_target_device-slave-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507987317
git clone --depth 1 --no-tags https://github.com/thariqfahry/colour-memory-2000.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511331026
git clone --depth 1 --no-tags https://github.com/buntyhim/Vaman_FPGA_LCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506709809
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/sidewinder_dma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512500128
git clone --depth 1 --no-tags https://github.com/ksdgundam1/36bits_ripple_carry_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507715287
git clone --depth 1 --no-tags https://github.com/mannavapremkumar/Router-1X3-Desgin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511639263
git clone --depth 1 --no-tags https://github.com/mannavapremkumar/Lab02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511806688
git clone --depth 1 --no-tags https://github.com/drovak/friden.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508946567
git clone --depth 1 --no-tags https://github.com/charlie-ccw/2nd-year-project-vision.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507849393
git clone --depth 1 --no-tags https://github.com/mattvenn/select-driver-cell.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507021993
git clone --depth 1 --no-tags https://github.com/jogeshsingh/UART_Communication_on_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509703511
git clone --depth 1 --no-tags https://github.com/eteRnaL198/cs-ex-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512341849
git clone --depth 1 --no-tags https://github.com/Hola39e/pss_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506636840
git clone --depth 1 --no-tags https://github.com/jogeshsingh/8-bit-Adder_Subtractor-Design-Unit-using-Verilog-HDL-in-NCSim-Cadence.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508615593
git clone --depth 1 --no-tags https://github.com/yangbo/fpga-mojo-sound-locator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512361420
git clone --depth 1 --no-tags https://github.com/Pairshoe/Thinpad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508968342
git clone --depth 1 --no-tags https://github.com/sydzou/8-bit-Barrel-Shifter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511241767
git clone --depth 1 --no-tags https://github.com/lunarmobiscuit/verilog-65C2402-fsm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512511162
git clone --depth 1 --no-tags https://github.com/andreemedeiros/CPU-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509103930
git clone --depth 1 --no-tags https://github.com/cepdnaclk/e16-4yp-Hardware-Cache-Switching-with-Operating-System-Context-Switches.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509495448
git clone --depth 1 --no-tags https://github.com/abhishek692001/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509825782
git clone --depth 1 --no-tags https://github.com/MonirMomo/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509821372
git clone --depth 1 --no-tags https://github.com/Atg2002/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509838284
git clone --depth 1 --no-tags https://github.com/Chinhalex/THSoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507265556
git clone --depth 1 --no-tags https://github.com/DanielLeyvaM/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507455445
git clone --depth 1 --no-tags https://github.com/saay1010/Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508018535
git clone --depth 1 --no-tags https://github.com/experimentech/14500_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509080751
git clone --depth 1 --no-tags https://github.com/yls108u/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510633188
git clone --depth 1 --no-tags https://github.com/ShadyCookies/4-stage-Pipelined-8-bit-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510695465
git clone --depth 1 --no-tags https://github.com/sreedharn1108/Dual_Port_SRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509581878
git clone --depth 1 --no-tags https://github.com/ajaykrishna1878/ALU-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506528986
git clone --depth 1 --no-tags https://github.com/Hetvi21/efabless.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506543060
git clone --depth 1 --no-tags https://github.com/Kalkan-Emre/CENG_232_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510855283
git clone --depth 1 --no-tags https://github.com/Prasoon-Garg/Y86-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511246677
git clone --depth 1 --no-tags https://github.com/PrashantP2k/Floating-Point-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510843240
git clone --depth 1 --no-tags https://github.com/AhmedElDaly9/Low-Power-Configurable-Multi-Clock-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511094165
git clone --depth 1 --no-tags https://github.com/Kajaldeep/CS220-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510807721
git clone --depth 1 --no-tags https://github.com/ekcmert/eggtimer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510512681
git clone --depth 1 --no-tags https://github.com/sidastro30/Simple-UART-Protocol-HDL-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510460369
git clone --depth 1 --no-tags https://github.com/pateldivyam26/EEL2020-Digital-Design-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510473120
