0.6
2019.1
May 24 2019
15:06:07
C:/Users/aarusso/Downloads/bsg_defines.v,1678931104,verilog,,,,,,,,,,,,
C:/Users/aarusso/Downloads/bsg_fpu_add_sub.sv,1679093878,systemVerilog,,C:/Users/aarusso/Downloads/bsg_fpu_clz.v,C:/Users/aarusso/Downloads/bsg_defines.sv;C:/Users/aarusso/Downloads/bsg_fpu_defines.vh;C:/Users/aarusso/Downloads/bsg_defines.v,bsg_fpu_add_sub;bsg_fpu_add_sub__abstract,,,../../../../../Downloads,,,,,
,,,,C:/Users/aarusso/Downloads/bsg_fpu_mul.sv,C:/Users/aarusso/Downloads/bsg_defines.v,bsg_fpu_clz;bsg_fpu_clz__abstract,,,,,,,,
C:/Users/aarusso/Downloads/bsg_fpu_defines.vh,1678929866,verilog,,,,,,,,,,,,
C:/Users/aarusso/Downloads/bsg_fpu_mul.sv,1679091203,systemVerilog,,C:/Users/aarusso/Downloads/bsg_fpu_preprocess.sv,C:/Users/aarusso/Downloads/bsg_defines.sv;C:/Users/aarusso/Downloads/bsg_fpu_defines.vh;C:/Users/aarusso/Downloads/bsg_defines.v,bsg_fpu_mul;bsg_fpu_mul__abstract,,,../../../../../Downloads,,,,,
C:/Users/aarusso/Downloads/bsg_fpu_preprocess.sv,1679091354,systemVerilog,,C:/Users/aarusso/Downloads/bsg_fpu_sticky.v,C:/Users/aarusso/Downloads/bsg_defines.sv;C:/Users/aarusso/Downloads/bsg_defines.v,bsg_fpu_preprocess;bsg_fpu_preprocess__abstract,,,../../../../../Downloads,,,,,
,,,,C:/Users/aarusso/Downloads/bsg_less_than.v,C:/Users/aarusso/Downloads/bsg_defines.v,bsg_fpu_sticky;bsg_fpu_sticky__abstract,,,,,,,,
,,,,C:/Users/aarusso/Downloads/bsg_mul_synth.v,C:/Users/aarusso/Downloads/bsg_defines.v,bsg_less_than;bsg_less_than__abstract,,,,,,,,
,,,,C:/Users/aarusso/Downloads/bsg_reduce.v,C:/Users/aarusso/Downloads/bsg_defines.v,bsg_mul_synth;bsg_mul_synth__abstract,,,,,,,,
,,,,C:/Users/aarusso/systolic_array/systolic_array.srcs/sources_1/new/mac.sv,C:/Users/aarusso/Downloads/bsg_defines.v,bsg_reduce;bsg_reduce__abstract,,,,,,,,
C:/Users/aarusso/Downloads/nonsynth_clock_gen.sv,1679086226,systemVerilog,,C:/Users/aarusso/Downloads/nonsynth_reset_gen.sv,,nonsynth_clock_gen,,,../../../../../Downloads,,,,,
C:/Users/aarusso/Downloads/nonsynth_reset_gen.sv,1679086378,systemVerilog,,C:/Users/aarusso/systolic_array/systolic_array.srcs/sim_1/new/mac_tb.sv,,nonsynth_reset_gen,,,../../../../../Downloads,,,,,
C:/Users/aarusso/systolic_array/systolic_array.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/aarusso/systolic_array/systolic_array.srcs/sim_1/new/mac_tb.sv,1679091266,systemVerilog,,,C:/Users/aarusso/Downloads/bsg_defines.sv;C:/Users/aarusso/Downloads/bsg_defines.v,mac_tb,,,../../../../../Downloads,,,,,
C:/Users/aarusso/systolic_array/systolic_array.srcs/sources_1/new/mac.sv,1679082296,systemVerilog,,C:/Users/aarusso/Downloads/nonsynth_clock_gen.sv,,mac,,,../../../../../Downloads,,,,,
