

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312'
================================================================
* Date:           Fri Mar 10 17:36:24 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  31.144 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_57_3  |        ?|        ?|         4|          4|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     207|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    7|       0|      63|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      91|    -|
|Register         |        -|    -|     122|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    7|     122|     361|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_32s_23s_54_1_1_U184   |mul_32s_23s_54_1_1   |        0|   2|  0|  21|    0|
    |mul_32s_24s_55_1_1_U186   |mul_32s_24s_55_1_1   |        0|   2|  0|  21|    0|
    |mul_32s_27ns_32_1_1_U185  |mul_32s_27ns_32_1_1  |        0|   3|  0|  21|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   7|  0|  63|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_213_p2    |         +|   0|  0|  63|          56|          56|
    |add_ln57_fu_165_p2    |         +|   0|  0|  18|          11|           1|
    |add_ln58_1_fu_154_p2  |         +|   0|  0|  10|          10|          10|
    |add_ln58_fu_148_p2    |         +|   0|  0|  10|          10|          10|
    |add_ln59_fu_137_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln60_fu_240_p2    |         +|   0|  0|  39|          32|          32|
    |sub_ln59_fu_233_p2    |         -|   0|  0|  39|          32|          32|
    |icmp_ln57_fu_127_p2   |      icmp|   0|  0|  11|          11|          11|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 207|         172|         162|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  21|          5|    1|          5|
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_4   |   9|          2|   11|         22|
    |j_fu_48                |   9|          2|   11|         22|
    |z_vec_coeffs_address0  |  17|          4|   10|         40|
    |z_vec_coeffs_address1  |  13|          3|   10|         30|
    |z_vec_coeffs_d0        |  13|          3|   32|         96|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  91|         21|   76|        217|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |j_fu_48                      |  11|   0|   11|          0|
    |sext_ln19_8_reg_273          |  32|   0|   32|          0|
    |sext_ln57_3_cast_reg_253     |  54|   0|   54|          0|
    |z_vec_coeffs_addr_2_reg_267  |  10|   0|   10|          0|
    |z_vec_coeffs_addr_reg_261    |  10|   0|   10|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 122|   0|  122|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                           Source Object                          |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312|  return value|
|zext_ln57_3            |   in|    8|     ap_none|                                                       zext_ln57_3|        scalar|
|add_ln57_8             |   in|   11|     ap_none|                                                        add_ln57_8|        scalar|
|zext_ln58_8            |   in|   10|     ap_none|                                                       zext_ln58_8|        scalar|
|z_vec_coeffs_address0  |  out|   10|   ap_memory|                                                      z_vec_coeffs|         array|
|z_vec_coeffs_ce0       |  out|    1|   ap_memory|                                                      z_vec_coeffs|         array|
|z_vec_coeffs_we0       |  out|    1|   ap_memory|                                                      z_vec_coeffs|         array|
|z_vec_coeffs_d0        |  out|   32|   ap_memory|                                                      z_vec_coeffs|         array|
|z_vec_coeffs_q0        |   in|   32|   ap_memory|                                                      z_vec_coeffs|         array|
|z_vec_coeffs_address1  |  out|   10|   ap_memory|                                                      z_vec_coeffs|         array|
|z_vec_coeffs_ce1       |  out|    1|   ap_memory|                                                      z_vec_coeffs|         array|
|z_vec_coeffs_q1        |   in|   32|   ap_memory|                                                      z_vec_coeffs|         array|
|zext_ln50_7            |   in|    8|     ap_none|                                                       zext_ln50_7|        scalar|
|sext_ln57_3            |   in|   23|     ap_none|                                                       sext_ln57_3|        scalar|
+-----------------------+-----+-----+------------+------------------------------------------------------------------+--------------+

