[Files List]
C:\Aldec\Active-HDL-Student-Edition\vlib\std/src/standard.vhd=S
E:\GIT\my_projects\FPGA\Verilog\counter\counter\counter/src/counter.v=S
E:\GIT\my_projects\FPGA\Verilog\counter\counter\counter/src/counter_tb.v=S
