INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/training/xilinx_projects/SPI_master/SPI_master.srcs/sources_1/new/SPI_master_cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_master_cs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/training/xilinx_projects/SPI_master/SPI_master.srcs/sources_1/new/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/training/xilinx_projects/SPI_master/SPI_master.srcs/sim_1/new/SPI_master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_master_tb
