

================================================================
== Vitis HLS Report for 'MLP_1_batch_nodes'
================================================================
* Date:           Mon Apr 12 16:03:26 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.580 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      323|      323|  3.230 us|  3.230 us|  318|  318|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_MLP_PE_148_fu_128                            |MLP_PE_148                            |      317|      317|   3.170 us|   3.170 us|  317|  317|     none|
        |grp_MLP_PE_147_fu_138                            |MLP_PE_147                            |      316|      316|   3.160 us|   3.160 us|  316|  316|     none|
        |grp_MLP_PE_146_fu_150                            |MLP_PE_146                            |      302|      302|   3.020 us|   3.020 us|  302|  302|     none|
        |grp_MLP_PE45_fu_162                              |MLP_PE45                              |      302|      302|   3.020 us|   3.020 us|  302|  302|     none|
        |grp_load_mlp_weight_vector_fu_174                |load_mlp_weight_vector                |      305|      305|   3.050 us|   3.050 us|  305|  305|     none|
        |grp_MLP_1_batch_nodes_Block_split13_proc_fu_182  |MLP_1_batch_nodes_Block_split13_proc  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|     none|
        |call_ln108_MLP_1_batch_nodes_entry59_fu_190      |MLP_1_batch_nodes_entry59             |        0|        0|       0 ns|       0 ns|    0|    0|     none|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.34>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%d_out_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %d_out"   --->   Operation 12 'read' 'd_out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mlp_1_bias_V_load_loc_c17 = alloca i64 1"   --->   Operation 13 'alloca' 'mlp_1_bias_V_load_loc_c17' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mlp_1_bias_V_load_loc_c16 = alloca i64 1"   --->   Operation 14 'alloca' 'mlp_1_bias_V_load_loc_c16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mlp_1_bias_V_load_loc_c15 = alloca i64 1"   --->   Operation 15 'alloca' 'mlp_1_bias_V_load_loc_c15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mlp_1_bias_V_load_loc_c = alloca i64 1"   --->   Operation 16 'alloca' 'mlp_1_bias_V_load_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%d_out_c14 = alloca i64 1" [GIN_compute.cpp:108]   --->   Operation 17 'alloca' 'd_out_c14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%d_out_c = alloca i64 1" [GIN_compute.cpp:108]   --->   Operation 18 'alloca' 'd_out_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mlp_1_weight_fifo_0_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 19 'alloca' 'mlp_1_weight_fifo_0_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mlp_1_weight_fifo_1_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 20 'alloca' 'mlp_1_weight_fifo_1_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mlp_1_weight_fifo_2_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 21 'alloca' 'mlp_1_weight_fifo_2_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mlp_1_weight_fifo_3_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 22 'alloca' 'mlp_1_weight_fifo_3_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (1.34ns)   --->   "%call_ln108 = call void @MLP_1_batch_nodes.entry59, i10 %d_out_read, i10 %d_out_c, i10 %d_out_c14" [GIN_compute.cpp:108]   --->   Operation 23 'call' 'call_ln108' <Predicate = true> <Delay = 1.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln108 = call void @load_mlp_weight_vector, i32 %mlp_1_weight_fifo_0_V_V, i10 %d_out_c, i32 %mlp_1_weights_V" [GIN_compute.cpp:108]   --->   Operation 24 'call' 'call_ln108' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln108 = call void @MLP_1_batch_nodes_Block_.split13_proc, i10 %d_out_c14, i32 %mlp_1_bias_V_load_loc_c, i32 %mlp_1_bias_V" [GIN_compute.cpp:108]   --->   Operation 25 'call' 'call_ln108' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln108 = call void @load_mlp_weight_vector, i32 %mlp_1_weight_fifo_0_V_V, i10 %d_out_c, i32 %mlp_1_weights_V" [GIN_compute.cpp:108]   --->   Operation 26 'call' 'call_ln108' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln108 = call void @MLP_1_batch_nodes_Block_.split13_proc, i10 %d_out_c14, i32 %mlp_1_bias_V_load_loc_c, i32 %mlp_1_bias_V" [GIN_compute.cpp:108]   --->   Operation 27 'call' 'call_ln108' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE45, i32 %mlp_in_local, i32 %mlp_1_weight_fifo_0_V_V, i32 %mlp_1_weight_fifo_1_V_V, i32 %mlp_1_bias_V_load_loc_c, i31 %mlp_out_local, i32 %mlp_1_bias_V_load_loc_c15" [GIN_compute.cpp:113]   --->   Operation 28 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.25>
ST_5 : Operation 29 [1/2] (0.25ns)   --->   "%call_ln113 = call void @MLP_PE45, i32 %mlp_in_local, i32 %mlp_1_weight_fifo_0_V_V, i32 %mlp_1_weight_fifo_1_V_V, i32 %mlp_1_bias_V_load_loc_c, i31 %mlp_out_local, i32 %mlp_1_bias_V_load_loc_c15" [GIN_compute.cpp:113]   --->   Operation 29 'call' 'call_ln113' <Predicate = true> <Delay = 0.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE.146, i32 %mlp_in_local1, i32 %mlp_1_weight_fifo_1_V_V, i32 %mlp_1_weight_fifo_2_V_V, i32 %mlp_1_bias_V_load_loc_c15, i31 %mlp_out_local4, i32 %mlp_1_bias_V_load_loc_c16" [GIN_compute.cpp:113]   --->   Operation 30 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.25>
ST_7 : Operation 31 [1/2] (0.25ns)   --->   "%call_ln113 = call void @MLP_PE.146, i32 %mlp_in_local1, i32 %mlp_1_weight_fifo_1_V_V, i32 %mlp_1_weight_fifo_2_V_V, i32 %mlp_1_bias_V_load_loc_c15, i31 %mlp_out_local4, i32 %mlp_1_bias_V_load_loc_c16" [GIN_compute.cpp:113]   --->   Operation 31 'call' 'call_ln113' <Predicate = true> <Delay = 0.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE.147, i32 %mlp_in_local2, i32 %mlp_1_weight_fifo_2_V_V, i32 %mlp_1_weight_fifo_3_V_V, i32 %mlp_1_bias_V_load_loc_c16, i31 %mlp_out_local5, i32 %mlp_1_bias_V_load_loc_c17" [GIN_compute.cpp:113]   --->   Operation 32 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.25>
ST_9 : Operation 33 [1/2] (0.25ns)   --->   "%call_ln113 = call void @MLP_PE.147, i32 %mlp_in_local2, i32 %mlp_1_weight_fifo_2_V_V, i32 %mlp_1_weight_fifo_3_V_V, i32 %mlp_1_bias_V_load_loc_c16, i31 %mlp_out_local5, i32 %mlp_1_bias_V_load_loc_c17" [GIN_compute.cpp:113]   --->   Operation 33 'call' 'call_ln113' <Predicate = true> <Delay = 0.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE.148, i32 %mlp_in_local3, i32 %mlp_1_weight_fifo_3_V_V, i32 %mlp_1_bias_V_load_loc_c17, i31 %mlp_out_local6" [GIN_compute.cpp:113]   --->   Operation 34 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.25>
ST_11 : Operation 35 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_11"   --->   Operation 35 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 36 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_1_weight_fifo_LF_0_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_1_weight_fifo_0_V_V, i32 %mlp_1_weight_fifo_0_V_V"   --->   Operation 36 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_weight_fifo_0_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 38 [1/1] (0.00ns)   --->   "%empty_154 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_1_weight_fifo_LF_1_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_1_weight_fifo_1_V_V, i32 %mlp_1_weight_fifo_1_V_V"   --->   Operation 38 'specchannel' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_weight_fifo_1_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "%empty_155 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_1_weight_fifo_LF_2_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_1_weight_fifo_2_V_V, i32 %mlp_1_weight_fifo_2_V_V"   --->   Operation 40 'specchannel' 'empty_155' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_weight_fifo_2_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%empty_156 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_1_weight_fifo_LF_3_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_1_weight_fifo_3_V_V, i32 %mlp_1_weight_fifo_3_V_V"   --->   Operation 42 'specchannel' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_weight_fifo_3_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%empty_157 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %d_out_c, i10 %d_out_c" [GIN_compute.cpp:108]   --->   Operation 44 'specchannel' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln108 = specinterface void @_ssdm_op_SpecInterface, i10 %d_out_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:108]   --->   Operation 45 'specinterface' 'specinterface_ln108' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "%empty_158 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c14_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %d_out_c14, i10 %d_out_c14" [GIN_compute.cpp:108]   --->   Operation 46 'specchannel' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln108 = specinterface void @_ssdm_op_SpecInterface, i10 %d_out_c14, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:108]   --->   Operation 47 'specinterface' 'specinterface_ln108' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%empty_159 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_1_bias_OC_V_OC_load_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_1_bias_V_load_loc_c, i32 %mlp_1_bias_V_load_loc_c"   --->   Operation 48 'specchannel' 'empty_159' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_bias_V_load_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%empty_160 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_1_bias_OC_V_OC_load_OC_loc_c15_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_1_bias_V_load_loc_c15, i32 %mlp_1_bias_V_load_loc_c15"   --->   Operation 50 'specchannel' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_bias_V_load_loc_c15, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%empty_161 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_1_bias_OC_V_OC_load_OC_loc_c16_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_1_bias_V_load_loc_c16, i32 %mlp_1_bias_V_load_loc_c16"   --->   Operation 52 'specchannel' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_bias_V_load_loc_c16, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%empty_162 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_1_bias_OC_V_OC_load_OC_loc_c17_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_1_bias_V_load_loc_c17, i32 %mlp_1_bias_V_load_loc_c17"   --->   Operation 54 'specchannel' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_bias_V_load_loc_c17, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/2] (0.25ns)   --->   "%call_ln113 = call void @MLP_PE.148, i32 %mlp_in_local3, i32 %mlp_1_weight_fifo_3_V_V, i32 %mlp_1_bias_V_load_loc_c17, i31 %mlp_out_local6" [GIN_compute.cpp:113]   --->   Operation 56 'call' 'call_ln113' <Predicate = true> <Delay = 0.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln115 = ret" [GIN_compute.cpp:115]   --->   Operation 57 'ret' 'ret_ln115' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mlp_in_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mlp_in_local1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mlp_in_local2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mlp_in_local3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mlp_out_local]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mlp_out_local4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mlp_out_local5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mlp_out_local6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ d_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mlp_1_weights_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mlp_1_bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
d_out_read                (read                ) [ 000000000000]
mlp_1_bias_V_load_loc_c17 (alloca              ) [ 001111111111]
mlp_1_bias_V_load_loc_c16 (alloca              ) [ 001111111111]
mlp_1_bias_V_load_loc_c15 (alloca              ) [ 001111111111]
mlp_1_bias_V_load_loc_c   (alloca              ) [ 001111111111]
d_out_c14                 (alloca              ) [ 011111111111]
d_out_c                   (alloca              ) [ 011111111111]
mlp_1_weight_fifo_0_V_V   (alloca              ) [ 001111111111]
mlp_1_weight_fifo_1_V_V   (alloca              ) [ 001111111111]
mlp_1_weight_fifo_2_V_V   (alloca              ) [ 001111111111]
mlp_1_weight_fifo_3_V_V   (alloca              ) [ 001111111111]
call_ln108                (call                ) [ 000000000000]
call_ln108                (call                ) [ 000000000000]
call_ln108                (call                ) [ 000000000000]
call_ln113                (call                ) [ 000000000000]
call_ln113                (call                ) [ 000000000000]
call_ln113                (call                ) [ 000000000000]
specdataflowpipeline_ln0  (specdataflowpipeline) [ 000000000000]
empty                     (specchannel         ) [ 000000000000]
specinterface_ln0         (specinterface       ) [ 000000000000]
empty_154                 (specchannel         ) [ 000000000000]
specinterface_ln0         (specinterface       ) [ 000000000000]
empty_155                 (specchannel         ) [ 000000000000]
specinterface_ln0         (specinterface       ) [ 000000000000]
empty_156                 (specchannel         ) [ 000000000000]
specinterface_ln0         (specinterface       ) [ 000000000000]
empty_157                 (specchannel         ) [ 000000000000]
specinterface_ln108       (specinterface       ) [ 000000000000]
empty_158                 (specchannel         ) [ 000000000000]
specinterface_ln108       (specinterface       ) [ 000000000000]
empty_159                 (specchannel         ) [ 000000000000]
specinterface_ln0         (specinterface       ) [ 000000000000]
empty_160                 (specchannel         ) [ 000000000000]
specinterface_ln0         (specinterface       ) [ 000000000000]
empty_161                 (specchannel         ) [ 000000000000]
specinterface_ln0         (specinterface       ) [ 000000000000]
empty_162                 (specchannel         ) [ 000000000000]
specinterface_ln0         (specinterface       ) [ 000000000000]
call_ln113                (call                ) [ 000000000000]
ret_ln115                 (ret                 ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mlp_in_local">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_in_local"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mlp_in_local1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_in_local1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mlp_in_local2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_in_local2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mlp_in_local3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_in_local3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mlp_out_local">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_out_local"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mlp_out_local4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_out_local4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mlp_out_local5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_out_local5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mlp_out_local6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_out_local6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="d_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mlp_1_weights_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_1_weights_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mlp_1_bias_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_1_bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MLP_1_batch_nodes.entry59"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_mlp_weight_vector"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MLP_1_batch_nodes_Block_.split13_proc"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MLP_PE45"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MLP_PE.146"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MLP_PE.147"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MLP_PE.148"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_1_weight_fifo_LF_0_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_1_weight_fifo_LF_1_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_1_weight_fifo_LF_2_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_1_weight_fifo_LF_3_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_out_c_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_out_c14_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_1_bias_OC_V_OC_load_OC_loc_c_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_1_bias_OC_V_OC_load_OC_loc_c15_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_1_bias_OC_V_OC_load_OC_loc_c16_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_1_bias_OC_V_OC_load_OC_loc_c17_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="mlp_1_bias_V_load_loc_c17_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mlp_1_bias_V_load_loc_c17/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="mlp_1_bias_V_load_loc_c16_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mlp_1_bias_V_load_loc_c16/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="mlp_1_bias_V_load_loc_c15_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mlp_1_bias_V_load_loc_c15/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="mlp_1_bias_V_load_loc_c_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mlp_1_bias_V_load_loc_c/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="d_out_c14_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_out_c14/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="d_out_c_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_out_c/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="mlp_1_weight_fifo_0_V_V_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mlp_1_weight_fifo_0_V_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="mlp_1_weight_fifo_1_V_V_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mlp_1_weight_fifo_1_V_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="mlp_1_weight_fifo_2_V_V_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mlp_1_weight_fifo_2_V_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="mlp_1_weight_fifo_3_V_V_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mlp_1_weight_fifo_3_V_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="d_out_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="0"/>
<pin id="124" dir="0" index="1" bw="10" slack="0"/>
<pin id="125" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_out_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_MLP_PE_148_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="9"/>
<pin id="132" dir="0" index="3" bw="32" slack="9"/>
<pin id="133" dir="0" index="4" bw="31" slack="0"/>
<pin id="134" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln113/10 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_MLP_PE_147_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="7"/>
<pin id="142" dir="0" index="3" bw="32" slack="7"/>
<pin id="143" dir="0" index="4" bw="32" slack="7"/>
<pin id="144" dir="0" index="5" bw="31" slack="0"/>
<pin id="145" dir="0" index="6" bw="32" slack="7"/>
<pin id="146" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln113/8 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_MLP_PE_146_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="32" slack="5"/>
<pin id="154" dir="0" index="3" bw="32" slack="5"/>
<pin id="155" dir="0" index="4" bw="32" slack="5"/>
<pin id="156" dir="0" index="5" bw="31" slack="0"/>
<pin id="157" dir="0" index="6" bw="32" slack="5"/>
<pin id="158" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln113/6 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_MLP_PE45_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="32" slack="3"/>
<pin id="166" dir="0" index="3" bw="32" slack="3"/>
<pin id="167" dir="0" index="4" bw="32" slack="3"/>
<pin id="168" dir="0" index="5" bw="31" slack="0"/>
<pin id="169" dir="0" index="6" bw="32" slack="3"/>
<pin id="170" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln113/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_load_mlp_weight_vector_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="1"/>
<pin id="177" dir="0" index="2" bw="10" slack="1"/>
<pin id="178" dir="0" index="3" bw="32" slack="0"/>
<pin id="179" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln108/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_MLP_1_batch_nodes_Block_split13_proc_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="10" slack="1"/>
<pin id="185" dir="0" index="2" bw="32" slack="1"/>
<pin id="186" dir="0" index="3" bw="32" slack="0"/>
<pin id="187" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln108/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="call_ln108_MLP_1_batch_nodes_entry59_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="10" slack="0"/>
<pin id="193" dir="0" index="2" bw="10" slack="0"/>
<pin id="194" dir="0" index="3" bw="10" slack="0"/>
<pin id="195" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln108/1 "/>
</bind>
</comp>

<comp id="198" class="1005" name="mlp_1_bias_V_load_loc_c17_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="7"/>
<pin id="200" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="mlp_1_bias_V_load_loc_c17 "/>
</bind>
</comp>

<comp id="204" class="1005" name="mlp_1_bias_V_load_loc_c16_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="5"/>
<pin id="206" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mlp_1_bias_V_load_loc_c16 "/>
</bind>
</comp>

<comp id="210" class="1005" name="mlp_1_bias_V_load_loc_c15_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="3"/>
<pin id="212" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mlp_1_bias_V_load_loc_c15 "/>
</bind>
</comp>

<comp id="216" class="1005" name="mlp_1_bias_V_load_loc_c_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mlp_1_bias_V_load_loc_c "/>
</bind>
</comp>

<comp id="222" class="1005" name="d_out_c14_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="0"/>
<pin id="224" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="d_out_c14 "/>
</bind>
</comp>

<comp id="228" class="1005" name="d_out_c_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="10" slack="0"/>
<pin id="230" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="d_out_c "/>
</bind>
</comp>

<comp id="234" class="1005" name="mlp_1_weight_fifo_0_V_V_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mlp_1_weight_fifo_0_V_V "/>
</bind>
</comp>

<comp id="240" class="1005" name="mlp_1_weight_fifo_1_V_V_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="3"/>
<pin id="242" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mlp_1_weight_fifo_1_V_V "/>
</bind>
</comp>

<comp id="246" class="1005" name="mlp_1_weight_fifo_2_V_V_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="5"/>
<pin id="248" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mlp_1_weight_fifo_2_V_V "/>
</bind>
</comp>

<comp id="252" class="1005" name="mlp_1_weight_fifo_3_V_V_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="7"/>
<pin id="254" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="mlp_1_weight_fifo_3_V_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="128" pin=4"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="138" pin=5"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="150" pin=5"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="0" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="162" pin=5"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="122" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="82" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="138" pin=6"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="128" pin=3"/></net>

<net id="207"><net_src comp="86" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="150" pin=6"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="138" pin=4"/></net>

<net id="213"><net_src comp="90" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="162" pin=6"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="150" pin=4"/></net>

<net id="219"><net_src comp="94" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="162" pin=4"/></net>

<net id="225"><net_src comp="98" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="190" pin=3"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="231"><net_src comp="102" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="237"><net_src comp="106" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="243"><net_src comp="110" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="162" pin=3"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="249"><net_src comp="114" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="150" pin=3"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="255"><net_src comp="118" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="138" pin=3"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="128" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mlp_out_local | {4 5 }
	Port: mlp_out_local4 | {6 7 }
	Port: mlp_out_local5 | {8 9 }
	Port: mlp_out_local6 | {10 11 }
 - Input state : 
	Port: MLP_1_batch_nodes : mlp_in_local | {4 5 }
	Port: MLP_1_batch_nodes : mlp_in_local1 | {6 7 }
	Port: MLP_1_batch_nodes : mlp_in_local2 | {8 9 }
	Port: MLP_1_batch_nodes : mlp_in_local3 | {10 11 }
	Port: MLP_1_batch_nodes : d_out | {1 }
	Port: MLP_1_batch_nodes : mlp_1_weights_V | {2 3 }
	Port: MLP_1_batch_nodes : mlp_1_bias_V | {2 3 }
  - Chain level:
	State 1
		call_ln108 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |              grp_MLP_PE_148_fu_128              |    0    |  0.774  |   536   |   459   |
|          |              grp_MLP_PE_147_fu_138              |    0    |  0.774  |   476   |   414   |
|          |              grp_MLP_PE_146_fu_150              |    0    |  0.387  |   125   |   205   |
|   call   |               grp_MLP_PE45_fu_162               |    0    |  0.387  |   125   |   148   |
|          |        grp_load_mlp_weight_vector_fu_174        |    1    |  0.774  |    73   |    70   |
|          | grp_MLP_1_batch_nodes_Block_split13_proc_fu_182 |    0    |  0.387  |    10   |    9    |
|          |   call_ln108_MLP_1_batch_nodes_entry59_fu_190   |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   read   |              d_out_read_read_fu_122             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                 |    1    |  3.483  |   1345  |   1305  |
|----------|-------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|        d_out_c14_reg_222        |   10   |
|         d_out_c_reg_228         |   10   |
|mlp_1_bias_V_load_loc_c15_reg_210|   32   |
|mlp_1_bias_V_load_loc_c16_reg_204|   32   |
|mlp_1_bias_V_load_loc_c17_reg_198|   32   |
| mlp_1_bias_V_load_loc_c_reg_216 |   32   |
| mlp_1_weight_fifo_0_V_V_reg_234 |   32   |
| mlp_1_weight_fifo_1_V_V_reg_240 |   32   |
| mlp_1_weight_fifo_2_V_V_reg_246 |   32   |
| mlp_1_weight_fifo_3_V_V_reg_252 |   32   |
+---------------------------------+--------+
|              Total              |   276  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    3   |  1345  |  1305  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   276  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |  1621  |  1305  |
+-----------+--------+--------+--------+--------+
