#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 13 23:14:39 2024
# Process ID: 2928
# Current directory: G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1
# Command line: vivado.exe -log CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl
# Log file: G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/CPU.vds
# Journal file: G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a35tcsg324-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/ip/prgrom/prgrom.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16240 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 343.605 ; gain = 101.734
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:1]
INFO: [Synth 8-638] synthesizing module 'BUFG' [F:/Vivado/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [F:/Vivado/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (2#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'cpuclk' [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-2928-LAPTOP-I606K2C4/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'cpuclk' (3#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-2928-LAPTOP-I606K2C4/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_bmpg_0' [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-2928-LAPTOP-I606K2C4/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uart_bmpg_0' (4#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-2928-LAPTOP-I606K2C4/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'IFetch' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/IFetch.v:1]
INFO: [Synth 8-256] done synthesizing module 'IFetch' (5#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/IFetch.v:1]
INFO: [Synth 8-638] synthesizing module 'programrom' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/m_inst.v:1]
INFO: [Synth 8-638] synthesizing module 'prgrom' [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-2928-LAPTOP-I606K2C4/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'prgrom' (6#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-2928-LAPTOP-I606K2C4/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'programrom' (7#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/m_inst.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'rom_adr_i' does not match port width (14) of module 'programrom' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:60]
WARNING: [Synth 8-689] width (15) of port connection 'upg_adr_i' does not match port width (14) of module 'programrom' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:65]
INFO: [Synth 8-638] synthesizing module 'controller' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/controller.v:1]
INFO: [Synth 8-256] done synthesizing module 'controller' (8#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/controller.v:1]
INFO: [Synth 8-638] synthesizing module 'decoder' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:1]
INFO: [Synth 8-638] synthesizing module 'Immi' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/Immi.v:2]
INFO: [Synth 8-256] done synthesizing module 'Immi' (9#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/Immi.v:2]
WARNING: [Synth 8-151] case item 7'b0110111 is unreachable [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:60]
INFO: [Synth 8-256] done synthesizing module 'decoder' (10#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:1]
INFO: [Synth 8-638] synthesizing module 'ALU' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ALU.v:38]
INFO: [Synth 8-256] done synthesizing module 'ALU' (11#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-638] synthesizing module 'dmemory32' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/dmemory32.v:1]
INFO: [Synth 8-638] synthesizing module 'RAM' [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-2928-LAPTOP-I606K2C4/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (12#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-2928-LAPTOP-I606K2C4/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dmemory32' (13#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/dmemory32.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'ram_adr_i' does not match port width (14) of module 'dmemory32' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:74]
WARNING: [Synth 8-689] width (15) of port connection 'upg_adr_i' does not match port width (14) of module 'dmemory32' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:80]
INFO: [Synth 8-638] synthesizing module 'MemOrIO' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/MemOrIO.v:1]
INFO: [Synth 8-256] done synthesizing module 'MemOrIO' (14#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/MemOrIO.v:1]
INFO: [Synth 8-638] synthesizing module 'ioread' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ioread.v:4]
INFO: [Synth 8-256] done synthesizing module 'ioread' (15#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ioread.v:4]
WARNING: [Synth 8-689] width (16) of port connection 'ioread_data_switch' does not match port width (8) of module 'ioread' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:84]
WARNING: [Synth 8-689] width (16) of port connection 'ioread_data' does not match port width (8) of module 'ioread' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:84]
INFO: [Synth 8-638] synthesizing module 'leds' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/leds.v:4]
INFO: [Synth 8-256] done synthesizing module 'leds' (16#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/leds.v:4]
WARNING: [Synth 8-689] width (2) of port connection 'ledaddr' does not match port width (3) of module 'leds' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:85]
INFO: [Synth 8-638] synthesizing module 'seven_segment_tube' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/seven_segment_tube.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/seven_segment_tube.v:42]
INFO: [Synth 8-256] done synthesizing module 'seven_segment_tube' (17#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/seven_segment_tube.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'code' does not match port width (32) of module 'seven_segment_tube' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:86]
INFO: [Synth 8-638] synthesizing module 'switches' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/switches.v:23]
INFO: [Synth 8-256] done synthesizing module 'switches' (18#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/switches.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'addr' does not match port width (3) of module 'switches' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:87]
WARNING: [Synth 8-3848] Net jal in module/entity CPU does not have driver. [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-256] done synthesizing module 'CPU' (19#1) [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:1]
WARNING: [Synth 8-3331] design switches has unconnected port button4[3]
WARNING: [Synth 8-3331] design switches has unconnected port button4[1]
WARNING: [Synth 8-3331] design switches has unconnected port button4[0]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[31]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[30]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[29]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[28]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[27]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[26]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[25]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[24]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[23]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[22]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[21]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[20]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[19]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[18]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[17]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[16]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[15]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[14]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[13]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[12]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[11]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[10]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[9]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[8]
WARNING: [Synth 8-3331] design controller has unconnected port inst[31]
WARNING: [Synth 8-3331] design controller has unconnected port inst[30]
WARNING: [Synth 8-3331] design controller has unconnected port inst[29]
WARNING: [Synth 8-3331] design controller has unconnected port inst[28]
WARNING: [Synth 8-3331] design controller has unconnected port inst[27]
WARNING: [Synth 8-3331] design controller has unconnected port inst[26]
WARNING: [Synth 8-3331] design controller has unconnected port inst[25]
WARNING: [Synth 8-3331] design controller has unconnected port inst[24]
WARNING: [Synth 8-3331] design controller has unconnected port inst[23]
WARNING: [Synth 8-3331] design controller has unconnected port inst[22]
WARNING: [Synth 8-3331] design controller has unconnected port inst[21]
WARNING: [Synth 8-3331] design controller has unconnected port inst[20]
WARNING: [Synth 8-3331] design controller has unconnected port inst[19]
WARNING: [Synth 8-3331] design controller has unconnected port inst[18]
WARNING: [Synth 8-3331] design controller has unconnected port inst[17]
WARNING: [Synth 8-3331] design controller has unconnected port inst[16]
WARNING: [Synth 8-3331] design controller has unconnected port inst[15]
WARNING: [Synth 8-3331] design controller has unconnected port inst[14]
WARNING: [Synth 8-3331] design controller has unconnected port inst[13]
WARNING: [Synth 8-3331] design controller has unconnected port inst[12]
WARNING: [Synth 8-3331] design controller has unconnected port inst[11]
WARNING: [Synth 8-3331] design controller has unconnected port inst[10]
WARNING: [Synth 8-3331] design controller has unconnected port inst[9]
WARNING: [Synth 8-3331] design controller has unconnected port inst[8]
WARNING: [Synth 8-3331] design controller has unconnected port inst[7]
WARNING: [Synth 8-3331] design IFetch has unconnected port imm[31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 404.547 ; gain = 162.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin uif:jal to constant 0 [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:57]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 404.547 ; gain = 162.676
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-2928-LAPTOP-I606K2C4/dcp4/prgrom_in_context.xdc] for cell 'uprog/instmem'
Finished Parsing XDC File [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-2928-LAPTOP-I606K2C4/dcp4/prgrom_in_context.xdc] for cell 'uprog/instmem'
Parsing XDC File [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-2928-LAPTOP-I606K2C4/dcp5/RAM_in_context.xdc] for cell 'umem/ram'
Finished Parsing XDC File [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-2928-LAPTOP-I606K2C4/dcp5/RAM_in_context.xdc] for cell 'umem/ram'
Parsing XDC File [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-2928-LAPTOP-I606K2C4/dcp6/uart_bmpg_0_in_context.xdc] for cell 'uart'
Finished Parsing XDC File [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-2928-LAPTOP-I606K2C4/dcp6/uart_bmpg_0_in_context.xdc] for cell 'uart'
Parsing XDC File [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-2928-LAPTOP-I606K2C4/dcp7/cpuclk_in_context.xdc] for cell 'uclk'
Finished Parsing XDC File [G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-2928-LAPTOP-I606K2C4/dcp7/cpuclk_in_context.xdc] for cell 'uclk'
Parsing XDC File [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 752.465 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 752.465 ; gain = 510.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 752.465 ; gain = 510.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for rx. (constraint file  G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-2928-LAPTOP-I606K2C4/dcp6/uart_bmpg_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx. (constraint file  G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-2928-LAPTOP-I606K2C4/dcp6/uart_bmpg_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for tx. (constraint file  G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-2928-LAPTOP-I606K2C4/dcp6/uart_bmpg_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx. (constraint file  G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-2928-LAPTOP-I606K2C4/dcp6/uart_bmpg_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for fpga_clk. (constraint file  G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-2928-LAPTOP-I606K2C4/dcp7/cpuclk_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fpga_clk. (constraint file  G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-2928-LAPTOP-I606K2C4/dcp7/cpuclk_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for uart. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uclk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for umem/ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uprog/instmem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 752.465 ; gain = 510.594
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "tube_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element PC_reg was removed.  [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/IFetch.v:10]
INFO: [Synth 8-5546] ROM "lw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "B" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "J" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ALU.v:38]
INFO: [Synth 8-5544] ROM "ALUControl" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUResult" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'state1_reg[3:0]' into 'state2_reg[3:0]' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/seven_segment_tube.v:34]
WARNING: [Synth 8-6014] Unused sequential element state1_reg was removed.  [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/seven_segment_tube.v:34]
INFO: [Synth 8-5546] ROM "tub_control1" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'ALUResult_reg' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ALU.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ALU.v:20]
WARNING: [Synth 8-327] inferring latch for variable 'ioread_data_reg' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ioread.v:15]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 752.465 ; gain = 510.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 75    
	   9 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 41    
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CPU 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module IFetch 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module programrom 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Immi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 1     
Module decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 67    
	   3 Input     32 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module dmemory32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module MemOrIO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module leds 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module seven_segment_tube 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module switches 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_0' in module 'partition' to reference 'logic__139' which has no pins
INFO: [Synth 8-5546] ROM "register_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uswitch/switchData_reg was removed.  [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/switches.v:34]
INFO: [Synth 8-5545] ROM "tube_clock/count3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tube_clock/tube_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "uctrl/ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uctrl/B" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uctrl/R" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uctrl/J" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tube_tb/tub_control1" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uif/PC_reg was removed.  [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/IFetch.v:10]
WARNING: [Synth 8-3331] design CPU has unconnected port button4[3]
WARNING: [Synth 8-3331] design CPU has unconnected port button4[2]
WARNING: [Synth 8-3331] design CPU has unconnected port button4[1]
WARNING: [Synth 8-3331] design CPU has unconnected port button4[0]
INFO: [Synth 8-3886] merging instance 'tube_tb/tub_control2_reg[0]' (FDE) to 'tube_tb/tub_control1_reg[0]'
INFO: [Synth 8-3886] merging instance 'tube_tb/tub_control1_reg[0]' (FDE) to 'tube_tb/tub_control1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tube_tb/tub_control1_reg[1] )
INFO: [Synth 8-3886] merging instance 'tube_tb/tub_control1_reg[2]' (FDE) to 'tube_tb/tub_control1_reg[3]'
INFO: [Synth 8-3886] merging instance 'tube_tb/tub_control1_reg[3]' (FDE) to 'tube_tb/tub_control1_reg[4]'
INFO: [Synth 8-3886] merging instance 'tube_tb/tub_control1_reg[4]' (FDE) to 'tube_tb/tub_control1_reg[5]'
INFO: [Synth 8-3886] merging instance 'tube_tb/tub_control1_reg[5]' (FDE) to 'tube_tb/tub_control1_reg[6]'
INFO: [Synth 8-3886] merging instance 'tube_tb/tub_control1_reg[6]' (FDE) to 'tube_tb/tub_control1_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tube_tb/tub_control1_reg[7] )
WARNING: [Synth 8-3332] Sequential element (register_reg[0][31]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][30]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][29]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][28]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][27]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][26]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][25]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][24]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][23]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][22]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][21]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][20]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][19]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][18]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][17]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][16]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][15]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][14]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][13]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][12]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][11]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][10]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][9]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][8]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][7]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][6]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][5]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][4]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][3]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][2]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][1]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][0]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][31]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][31]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][30]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][30]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][29]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][29]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][28]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][28]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][27]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][27]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][26]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][26]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][25]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][25]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][24]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][24]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][23]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][23]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][22]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][22]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][21]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][21]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][20]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][20]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][19]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][19]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][18]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][18]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][17]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][17]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][16]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][16]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][15]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][15]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][14]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][14]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][13]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][13]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][12]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][12]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][11]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][11]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][10]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][10]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][9]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][9]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][8]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][8]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][7]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][7]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][6]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][6]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][5]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][5]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][4]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][4]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][3]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][3]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][2]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][2]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][1]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][1]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[0][0]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[0][0]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[1][31]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][30]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][29]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][28]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][27]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][26]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][25]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][24]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][23]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][22]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][21]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][20]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][19]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][18]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][17]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][16]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][15]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][14]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][13]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][12]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][11]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][10]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][9]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][8]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][7]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][6]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][5]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][4]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][3]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][2]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][1]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][0]) is unused and will be removed from module decoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[1][31]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[1][31]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[1][30]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[1][30]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[1][29]__0) is unused and will be removed from module decoder.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[1][29]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
WARNING: [Synth 8-3332] Sequential element (register_reg[1][28]__0) is unused and will be removed from module decoder.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[1][28]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[1][27]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[1][26]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[1][25]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[1][24]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[1][23]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[1][22]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[1][21]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[1][20]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[1][19]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[1][18]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[1][17]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[1][16]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[1][15]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'udcd/register_reg[1][14]__0/Q' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:18]
INFO: [Common 17-14] Message 'Synth 8-5559' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uALU/ALUControl_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 752.465 ; gain = 510.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'uclk/clk_out1' to pin 'uclk/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'uclk/clk_out2' to pin 'uclk/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 752.465 ; gain = 510.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
Found timing loop:
     0: i_32/i_422/O (GATE_2_1_NOR)
     1: i_32/i_422/O (GATE_2_1_NOR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ALU.v:19]
Found timing loop:
     0: i_32/i_421/O (GATE_2_2)
     1: i_32/i_421/O (GATE_2_2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ALU.v:19]
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 755.285 ; gain = 513.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_284/O (LUT2)
     1: i_284/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:1]
Found timing loop:
     0: i_283/O (LUT2)
     1: i_283/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [G:/Study2024S/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:1]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 757.910 ; gain = 516.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 757.910 ; gain = 516.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        2|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 757.910 ; gain = 516.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 757.910 ; gain = 516.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 757.910 ; gain = 516.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 757.910 ; gain = 516.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 757.910 ; gain = 516.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
|2     |uart_bmpg_0   |         1|
|3     |RAM           |         1|
|4     |prgrom        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |RAM         |     1|
|2     |cpuclk      |     1|
|3     |prgrom      |     1|
|4     |uart_bmpg_0 |     1|
|5     |BUFG        |     2|
|6     |CARRY4      |    36|
|7     |LUT1        |    25|
|8     |LUT2        |    78|
|9     |LUT3        |    26|
|10    |LUT4        |    63|
|11    |LUT5        |   143|
|12    |LUT6        |   119|
|13    |FDCE        |    16|
|14    |FDRE        |    59|
|15    |LD          |    35|
|16    |IBUF        |    18|
|17    |OBUF        |    40|
+------+------------+------+

Report Instance Areas: 
+------+-------------+-------------------+------+
|      |Instance     |Module             |Cells |
+------+-------------+-------------------+------+
|1     |top          |                   |   777|
|2     |  tube_clock |clock_divider      |    52|
|3     |  tube_tb    |seven_segment_tube |    48|
|4     |  uALU       |ALU                |   147|
|5     |  uif        |IFetch             |    32|
|6     |  uled       |leds               |    25|
|7     |  umem       |dmemory32          |    90|
|8     |  uprog      |programrom         |   268|
+------+-------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 757.910 ; gain = 516.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3080 critical warnings and 2089 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 757.910 ; gain = 168.121
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 757.910 ; gain = 516.039
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  LD => LDCE: 35 instances

INFO: [Common 17-83] Releasing license: Synthesis
154 Infos, 178 Warnings, 204 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 757.910 ; gain = 527.555
INFO: [Common 17-1381] The checkpoint 'G:/Study2024S/CS202-SpringProject/Project/Lab9.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 757.910 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 13 23:15:11 2024...
