$date
	Sat Aug 31 10:40:08 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module pe4to2_tb $end
$var wire 2 ! out [1:0] $end
$var reg 1 " en $end
$var reg 4 # in [3:0] $end
$scope module q $end
$var wire 1 " en $end
$var wire 4 $ in [3:0] $end
$var reg 2 % out [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b1 $
b1 #
0"
b0 !
$end
#20
b11 #
b11 $
#40
b1 !
b1 %
b10 #
b10 $
1"
#60
b11 !
b11 %
b1101 #
b1101 $
#80
b10 !
b10 %
b100 #
b100 $
#100
b11 !
b11 %
b1110 #
b1110 $
#120
b0 !
b0 %
b0 #
b0 $
#140
b11 !
b11 %
b1111 #
b1111 $
#160
