Settings for each Folder Synthesis output:

high:

dc::set_time_unit -picoseconds	
dc::set_load_unit -picofarads
define_clock -period 5000 -name clk [dc::get_ports {iCLK}] -rise 50 -fall 50
set_attribute clock_network_late_latency 1 clk
set_attribute clock_source_early_latency 1.5 clk
set_attribute clock_setup_uncertainty {100 50} clk
set_attribute slew {100 110 110 120} [find / -clock clk]
report clocks
external_delay -clock clk -input 200 -name in_delay /designs/ALT_MULTADD/ports_in/* 
external_delay -clock clk -output 200 -name out_delay /designs/ALT_MULTADD/ports_out/*
set_attribute external_driver [find [find / -libcell MUX2ND2] -libpin ZN] /designs/ALT_MULTADD/ports_in/*
set_attribute external_pin_cap 2 /designs/ALT_MULTADD/ports_out/*
set_attribute max_fanout 10 /designs/*

set_attribute power_optimization_effort high
synthesize -to_mapped -effort low

low:

dc::set_time_unit -picoseconds	
dc::set_load_unit -picofarads
define_clock -period 5000 -name clk [dc::get_ports {iCLK}] -rise 50 -fall 50
set_attribute clock_network_late_latency 1 clk
set_attribute clock_source_early_latency 1.5 clk
set_attribute clock_setup_uncertainty {100 50} clk
set_attribute slew {100 110 110 120} [find / -clock clk]
report clocks
external_delay -clock clk -input 200 -name in_delay /designs/ALT_MULTADD/ports_in/* 
external_delay -clock clk -output 200 -name out_delay /designs/ALT_MULTADD/ports_out/*
set_attribute external_driver [find [find / -libcell MUX2ND2] -libpin ZN] /designs/ALT_MULTADD/ports_in/*
set_attribute external_pin_cap 2 /designs/ALT_MULTADD/ports_out/*
set_attribute max_fanout 10 /designs/*
set_attribute power_optimization_effort low
synthesize -to_mapped -effort low

clockset1:

dc::set_time_unit -picoseconds	
dc::set_load_unit -picofarads
define_clock -period 2000 -name clk [dc::get_ports {iCLK}] -rise 50 -fall 50
set_attribute clock_network_late_latency 1 clk
set_attribute clock_source_early_latency 1.5 clk
set_attribute clock_setup_uncertainty {100 50} clk
set_attribute slew {100 110 110 120} [find / -clock clk]
report clocks
external_delay -clock clk -input 200 -name in_delay /designs/ALT_MULTADD/ports_in/* 
external_delay -clock clk -output 200 -name out_delay /designs/ALT_MULTADD/ports_out/*
set_attribute external_driver [find [find / -libcell MUX2ND2] -libpin ZN] /designs/ALT_MULTADD/ports_in/*
set_attribute external_pin_cap 2 /designs/ALT_MULTADD/ports_out/*
set_attribute max_fanout 10 /designs/*
set_attribute power_optimization_effort low
synthesize -to_mapped -effort low

clockset2:

dc::set_time_unit -picoseconds	
dc::set_load_unit -picofarads
define_clock -period 2000 -name clk [dc::get_ports {iCLK}] -rise 10 -fall 50
set_attribute clock_network_late_latency 1 clk
set_attribute clock_source_early_latency 1.5 clk
set_attribute clock_setup_uncertainty {100 50} clk
set_attribute slew {100 110 110 120} [find / -clock clk]
report clocks
external_delay -clock clk -input 200 -name in_delay /designs/ALT_MULTADD/ports_in/* 
external_delay -clock clk -output 200 -name out_delay /designs/ALT_MULTADD/ports_out/*
set_attribute external_driver [find [find / -libcell MUX2ND2] -libpin ZN] /designs/ALT_MULTADD/ports_in/*
set_attribute external_pin_cap 2 /designs/ALT_MULTADD/ports_out/*
set_attribute max_fanout 10 /designs/*
set_attribute power_optimization_effort low
synthesize -to_mapped -effort low

clockset3:

dc::set_time_unit -picoseconds	
dc::set_load_unit -picofarads
define_clock -period 2000 -name clk [dc::get_ports {iCLK}] -rise 10 -fall 10
set_attribute clock_network_late_latency 1 clk
set_attribute clock_source_early_latency 1.5 clk
set_attribute clock_setup_uncertainty {100 50} clk
set_attribute slew {100 110 110 120} [find / -clock clk]
report clocks
external_delay -clock clk -input 200 -name in_delay /designs/ALT_MULTADD/ports_in/* 
external_delay -clock clk -output 200 -name out_delay /designs/ALT_MULTADD/ports_out/*
set_attribute external_driver [find [find / -libcell MUX2ND2] -libpin ZN] /designs/ALT_MULTADD/ports_in/*
set_attribute external_pin_cap 2 /designs/ALT_MULTADD/ports_out/*
set_attribute max_fanout 10 /designs/*
set_attribute power_optimization_effort low
synthesize -to_mapped -effort low

clockset4:

dc::set_time_unit -picoseconds	
dc::set_load_unit -picofarads
define_clock -period 2000 -name clk [dc::get_ports {iCLK}] -rise 10 -fall 10
set_attribute clock_network_late_latency 2 clk
set_attribute clock_source_early_latency 1.5 clk
set_attribute clock_setup_uncertainty {100 50} clk
set_attribute slew {100 110 110 120} [find / -clock clk]
report clocks
external_delay -clock clk -input 200 -name in_delay /designs/ALT_MULTADD/ports_in/* 
external_delay -clock clk -output 200 -name out_delay /designs/ALT_MULTADD/ports_out/*
set_attribute external_driver [find [find / -libcell MUX2ND2] -libpin ZN] /designs/ALT_MULTADD/ports_in/*
set_attribute external_pin_cap 2 /designs/ALT_MULTADD/ports_out/*
set_attribute max_fanout 10 /designs/*
set_attribute power_optimization_effort low
synthesize -to_mapped -effort low

clockset5:

dc::set_time_unit -picoseconds	
dc::set_load_unit -picofarads
define_clock -period 2000 -name clk [dc::get_ports {iCLK}] -rise 10 -fall 10
set_attribute clock_network_late_latency 2 clk
set_attribute clock_source_early_latency 3 clk
set_attribute clock_setup_uncertainty {100 50} clk
set_attribute slew {100 110 110 120} [find / -clock clk]
report clocks
external_delay -clock clk -input 200 -name in_delay /designs/ALT_MULTADD/ports_in/* 
external_delay -clock clk -output 200 -name out_delay /designs/ALT_MULTADD/ports_out/*
set_attribute external_driver [find [find / -libcell MUX2ND2] -libpin ZN] /designs/ALT_MULTADD/ports_in/*
set_attribute external_pin_cap 2 /designs/ALT_MULTADD/ports_out/*
set_attribute max_fanout 10 /designs/*
set_attribute power_optimization_effort low
synthesize -to_mapped -effort low


clockset6:

dc::set_time_unit -picoseconds	
dc::set_load_unit -picofarads
define_clock -period 2000 -name clk [dc::get_ports {iCLK}] -rise 10 -fall 10
set_attribute clock_network_late_latency 2 clk
set_attribute clock_source_early_latency 3 clk
set_attribute clock_setup_uncertainty {200 50} clk
set_attribute slew {100 110 110 120} [find / -clock clk]
report clocks
external_delay -clock clk -input 200 -name in_delay /designs/ALT_MULTADD/ports_in/* 
external_delay -clock clk -output 200 -name out_delay /designs/ALT_MULTADD/ports_out/*
set_attribute external_driver [find [find / -libcell MUX2ND2] -libpin ZN] /designs/ALT_MULTADD/ports_in/*
set_attribute external_pin_cap 2 /designs/ALT_MULTADD/ports_out/*
set_attribute max_fanout 10 /designs/*
set_attribute power_optimization_effort low
synthesize -to_mapped -effort low

clockset7:

dc::set_time_unit -picoseconds	
dc::set_load_unit -picofarads
define_clock -period 2000 -name clk [dc::get_ports {iCLK}] -rise 10 -fall 10
set_attribute clock_network_late_latency 2 clk
set_attribute clock_source_early_latency 3 clk
set_attribute clock_setup_uncertainty {200 100} clk
set_attribute slew {100 110 110 120} [find / -clock clk]
report clocks
external_delay -clock clk -input 200 -name in_delay /designs/ALT_MULTADD/ports_in/* 
external_delay -clock clk -output 200 -name out_delay /designs/ALT_MULTADD/ports_out/*
set_attribute external_driver [find [find / -libcell MUX2ND2] -libpin ZN] /designs/ALT_MULTADD/ports_in/*
set_attribute external_pin_cap 2 /designs/ALT_MULTADD/ports_out/*
set_attribute max_fanout 10 /designs/*
set_attribute power_optimization_effort low
synthesize -to_mapped -effort low

clockset8:

dc::set_time_unit -picoseconds	
dc::set_load_unit -picofarads
define_clock -period 2000 -name clk [dc::get_ports {iCLK}] -rise 10 -fall 10
set_attribute clock_network_late_latency 2 clk
set_attribute clock_source_early_latency 3 clk
set_attribute clock_setup_uncertainty {200 100} clk
set_attribute slew {100 100 100 100} [find / -clock clk]
report clocks
external_delay -clock clk -input 200 -name in_delay /designs/ALT_MULTADD/ports_in/* 
external_delay -clock clk -output 200 -name out_delay /designs/ALT_MULTADD/ports_out/*
set_attribute external_driver [find [find / -libcell MUX2ND2] -libpin ZN] /designs/ALT_MULTADD/ports_in/*
set_attribute external_pin_cap 2 /designs/ALT_MULTADD/ports_out/*
set_attribute max_fanout 10 /designs/*
set_attribute power_optimization_effort low
synthesize -to_mapped -effort low

clockset9:

dc::set_time_unit -picoseconds	
dc::set_load_unit -picofarads
define_clock -period 2000 -name clk [dc::get_ports {iCLK}] -rise 10 -fall 10
set_attribute clock_network_late_latency 2 clk
set_attribute clock_source_early_latency 3 clk
set_attribute clock_setup_uncertainty {200 100} clk
set_attribute slew {100 100 100 100} [find / -clock clk]
report clocks
external_delay -clock clk -input 100 -name in_delay /designs/ALT_MULTADD/ports_in/* 
external_delay -clock clk -output 200 -name out_delay /designs/ALT_MULTADD/ports_out/*
set_attribute external_driver [find [find / -libcell MUX2ND2] -libpin ZN] /designs/ALT_MULTADD/ports_in/*
set_attribute external_pin_cap 2 /designs/ALT_MULTADD/ports_out/*
set_attribute max_fanout 10 /designs/*
set_attribute power_optimization_effort low
synthesize -to_mapped -effort low

clockset10:

dc::set_time_unit -picoseconds	
dc::set_load_unit -picofarads
define_clock -period 2000 -name clk [dc::get_ports {iCLK}] -rise 10 -fall 10
set_attribute clock_network_late_latency 2 clk
set_attribute clock_source_early_latency 3 clk
set_attribute clock_setup_uncertainty {200 100} clk
set_attribute slew {100 100 100 100} [find / -clock clk]
report clocks
external_delay -clock clk -input 100 -name in_delay /designs/ALT_MULTADD/ports_in/* 
external_delay -clock clk -output 100 -name out_delay /designs/ALT_MULTADD/ports_out/*
set_attribute external_driver [find [find / -libcell MUX2ND2] -libpin ZN] /designs/ALT_MULTADD/ports_in/*
set_attribute external_pin_cap 2 /designs/ALT_MULTADD/ports_out/*
set_attribute max_fanout 10 /designs/*
set_attribute power_optimization_effort low
synthesize -to_mapped -effort low

clockset11:

dc::set_time_unit -picoseconds	
dc::set_load_unit -picofarads
define_clock -period 2000 -name clk [dc::get_ports {iCLK}] -rise 10 -fall 10
set_attribute clock_network_late_latency 2 clk
set_attribute clock_source_early_latency 3 clk
set_attribute clock_setup_uncertainty {200 100} clk
set_attribute slew {100 100 100 100} [find / -clock clk]
report clocks
external_delay -clock clk -input 100 -name in_delay /designs/ALT_MULTADD/ports_in/* 
external_delay -clock clk -output 100 -name out_delay /designs/ALT_MULTADD/ports_out/*
set_attribute external_driver [find [find / -libcell MUX2ND2] -libpin ZN] /designs/ALT_MULTADD/ports_in/*
set_attribute external_pin_cap 5 /designs/ALT_MULTADD/ports_out/*
set_attribute max_fanout 10 /designs/*
set_attribute power_optimization_effort low
synthesize -to_mapped -effort low


clockset12:

dc::set_time_unit -picoseconds	
dc::set_load_unit -picofarads
define_clock -period 2000 -name clk [dc::get_ports {iCLK}] -rise 10 -fall 10
set_attribute clock_network_late_latency 2 clk
set_attribute clock_source_early_latency 3 clk
set_attribute clock_setup_uncertainty {200 100} clk
set_attribute slew {100 100 100 100} [find / -clock clk]
report clocks
external_delay -clock clk -input 100 -name in_delay /designs/ALT_MULTADD/ports_in/* 
external_delay -clock clk -output 100 -name out_delay /designs/ALT_MULTADD/ports_out/*
set_attribute external_driver [find [find / -libcell MUX2ND2] -libpin ZN] /designs/ALT_MULTADD/ports_in/*
set_attribute external_pin_cap 5 /designs/ALT_MULTADD/ports_out/*
set_attribute max_fanout 5 /designs/*
set_attribute power_optimization_effort low
synthesize -to_mapped -effort low
