INTSTYLE=ise
INFILE=/home/piter/fpga/projects/clock_devider_frequency_reduce/clk_div.ncd
OUTFILE=/home/piter/fpga/projects/clock_devider_frequency_reduce/clk_div.bit
FAMILY=Spartan6
PART=xc6slx45-3csg324
WORKINGDIR=/home/piter/fpga/projects/clock_devider_frequency_reduce
LICENSE=WebPack
USER_INFO=210814340_0_0_917
