
ESD_CP_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000529c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001bb4  0800543c  0800543c  0001543c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ff0  08006ff0  00020c98  2**0
                  CONTENTS
  4 .ARM          00000008  08006ff0  08006ff0  00016ff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006ff8  08006ff8  00020c98  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ff8  08006ff8  00016ff8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006ffc  08006ffc  00016ffc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000c98  20000000  08007000  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004510  20000c98  08007c98  00020c98  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200051a8  08007c98  000251a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020c98  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a8a6  00000000  00000000  00020cc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039db  00000000  00000000  0003b56e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001340  00000000  00000000  0003ef50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011d0  00000000  00000000  00040290  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001913d  00000000  00000000  00041460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001728e  00000000  00000000  0005a59d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00096990  00000000  00000000  0007182b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001081bb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000051b4  00000000  00000000  00108210  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000c98 	.word	0x20000c98
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005424 	.word	0x08005424

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000c9c 	.word	0x20000c9c
 80001dc:	08005424 	.word	0x08005424

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b96e 	b.w	80004d4 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	4604      	mov	r4, r0
 8000218:	468c      	mov	ip, r1
 800021a:	2b00      	cmp	r3, #0
 800021c:	f040 8083 	bne.w	8000326 <__udivmoddi4+0x116>
 8000220:	428a      	cmp	r2, r1
 8000222:	4617      	mov	r7, r2
 8000224:	d947      	bls.n	80002b6 <__udivmoddi4+0xa6>
 8000226:	fab2 f282 	clz	r2, r2
 800022a:	b142      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022c:	f1c2 0020 	rsb	r0, r2, #32
 8000230:	fa24 f000 	lsr.w	r0, r4, r0
 8000234:	4091      	lsls	r1, r2
 8000236:	4097      	lsls	r7, r2
 8000238:	ea40 0c01 	orr.w	ip, r0, r1
 800023c:	4094      	lsls	r4, r2
 800023e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000242:	0c23      	lsrs	r3, r4, #16
 8000244:	fbbc f6f8 	udiv	r6, ip, r8
 8000248:	fa1f fe87 	uxth.w	lr, r7
 800024c:	fb08 c116 	mls	r1, r8, r6, ip
 8000250:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000254:	fb06 f10e 	mul.w	r1, r6, lr
 8000258:	4299      	cmp	r1, r3
 800025a:	d909      	bls.n	8000270 <__udivmoddi4+0x60>
 800025c:	18fb      	adds	r3, r7, r3
 800025e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000262:	f080 8119 	bcs.w	8000498 <__udivmoddi4+0x288>
 8000266:	4299      	cmp	r1, r3
 8000268:	f240 8116 	bls.w	8000498 <__udivmoddi4+0x288>
 800026c:	3e02      	subs	r6, #2
 800026e:	443b      	add	r3, r7
 8000270:	1a5b      	subs	r3, r3, r1
 8000272:	b2a4      	uxth	r4, r4
 8000274:	fbb3 f0f8 	udiv	r0, r3, r8
 8000278:	fb08 3310 	mls	r3, r8, r0, r3
 800027c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000280:	fb00 fe0e 	mul.w	lr, r0, lr
 8000284:	45a6      	cmp	lr, r4
 8000286:	d909      	bls.n	800029c <__udivmoddi4+0x8c>
 8000288:	193c      	adds	r4, r7, r4
 800028a:	f100 33ff 	add.w	r3, r0, #4294967295
 800028e:	f080 8105 	bcs.w	800049c <__udivmoddi4+0x28c>
 8000292:	45a6      	cmp	lr, r4
 8000294:	f240 8102 	bls.w	800049c <__udivmoddi4+0x28c>
 8000298:	3802      	subs	r0, #2
 800029a:	443c      	add	r4, r7
 800029c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002a0:	eba4 040e 	sub.w	r4, r4, lr
 80002a4:	2600      	movs	r6, #0
 80002a6:	b11d      	cbz	r5, 80002b0 <__udivmoddi4+0xa0>
 80002a8:	40d4      	lsrs	r4, r2
 80002aa:	2300      	movs	r3, #0
 80002ac:	e9c5 4300 	strd	r4, r3, [r5]
 80002b0:	4631      	mov	r1, r6
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	b902      	cbnz	r2, 80002ba <__udivmoddi4+0xaa>
 80002b8:	deff      	udf	#255	; 0xff
 80002ba:	fab2 f282 	clz	r2, r2
 80002be:	2a00      	cmp	r2, #0
 80002c0:	d150      	bne.n	8000364 <__udivmoddi4+0x154>
 80002c2:	1bcb      	subs	r3, r1, r7
 80002c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c8:	fa1f f887 	uxth.w	r8, r7
 80002cc:	2601      	movs	r6, #1
 80002ce:	fbb3 fcfe 	udiv	ip, r3, lr
 80002d2:	0c21      	lsrs	r1, r4, #16
 80002d4:	fb0e 331c 	mls	r3, lr, ip, r3
 80002d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002dc:	fb08 f30c 	mul.w	r3, r8, ip
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d907      	bls.n	80002f4 <__udivmoddi4+0xe4>
 80002e4:	1879      	adds	r1, r7, r1
 80002e6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002ea:	d202      	bcs.n	80002f2 <__udivmoddi4+0xe2>
 80002ec:	428b      	cmp	r3, r1
 80002ee:	f200 80e9 	bhi.w	80004c4 <__udivmoddi4+0x2b4>
 80002f2:	4684      	mov	ip, r0
 80002f4:	1ac9      	subs	r1, r1, r3
 80002f6:	b2a3      	uxth	r3, r4
 80002f8:	fbb1 f0fe 	udiv	r0, r1, lr
 80002fc:	fb0e 1110 	mls	r1, lr, r0, r1
 8000300:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000304:	fb08 f800 	mul.w	r8, r8, r0
 8000308:	45a0      	cmp	r8, r4
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x10c>
 800030c:	193c      	adds	r4, r7, r4
 800030e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x10a>
 8000314:	45a0      	cmp	r8, r4
 8000316:	f200 80d9 	bhi.w	80004cc <__udivmoddi4+0x2bc>
 800031a:	4618      	mov	r0, r3
 800031c:	eba4 0408 	sub.w	r4, r4, r8
 8000320:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000324:	e7bf      	b.n	80002a6 <__udivmoddi4+0x96>
 8000326:	428b      	cmp	r3, r1
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x12e>
 800032a:	2d00      	cmp	r5, #0
 800032c:	f000 80b1 	beq.w	8000492 <__udivmoddi4+0x282>
 8000330:	2600      	movs	r6, #0
 8000332:	e9c5 0100 	strd	r0, r1, [r5]
 8000336:	4630      	mov	r0, r6
 8000338:	4631      	mov	r1, r6
 800033a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033e:	fab3 f683 	clz	r6, r3
 8000342:	2e00      	cmp	r6, #0
 8000344:	d14a      	bne.n	80003dc <__udivmoddi4+0x1cc>
 8000346:	428b      	cmp	r3, r1
 8000348:	d302      	bcc.n	8000350 <__udivmoddi4+0x140>
 800034a:	4282      	cmp	r2, r0
 800034c:	f200 80b8 	bhi.w	80004c0 <__udivmoddi4+0x2b0>
 8000350:	1a84      	subs	r4, r0, r2
 8000352:	eb61 0103 	sbc.w	r1, r1, r3
 8000356:	2001      	movs	r0, #1
 8000358:	468c      	mov	ip, r1
 800035a:	2d00      	cmp	r5, #0
 800035c:	d0a8      	beq.n	80002b0 <__udivmoddi4+0xa0>
 800035e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000362:	e7a5      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000364:	f1c2 0320 	rsb	r3, r2, #32
 8000368:	fa20 f603 	lsr.w	r6, r0, r3
 800036c:	4097      	lsls	r7, r2
 800036e:	fa01 f002 	lsl.w	r0, r1, r2
 8000372:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000376:	40d9      	lsrs	r1, r3
 8000378:	4330      	orrs	r0, r6
 800037a:	0c03      	lsrs	r3, r0, #16
 800037c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000380:	fa1f f887 	uxth.w	r8, r7
 8000384:	fb0e 1116 	mls	r1, lr, r6, r1
 8000388:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800038c:	fb06 f108 	mul.w	r1, r6, r8
 8000390:	4299      	cmp	r1, r3
 8000392:	fa04 f402 	lsl.w	r4, r4, r2
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x19c>
 8000398:	18fb      	adds	r3, r7, r3
 800039a:	f106 3cff 	add.w	ip, r6, #4294967295
 800039e:	f080 808d 	bcs.w	80004bc <__udivmoddi4+0x2ac>
 80003a2:	4299      	cmp	r1, r3
 80003a4:	f240 808a 	bls.w	80004bc <__udivmoddi4+0x2ac>
 80003a8:	3e02      	subs	r6, #2
 80003aa:	443b      	add	r3, r7
 80003ac:	1a5b      	subs	r3, r3, r1
 80003ae:	b281      	uxth	r1, r0
 80003b0:	fbb3 f0fe 	udiv	r0, r3, lr
 80003b4:	fb0e 3310 	mls	r3, lr, r0, r3
 80003b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003bc:	fb00 f308 	mul.w	r3, r0, r8
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x1c4>
 80003c4:	1879      	adds	r1, r7, r1
 80003c6:	f100 3cff 	add.w	ip, r0, #4294967295
 80003ca:	d273      	bcs.n	80004b4 <__udivmoddi4+0x2a4>
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d971      	bls.n	80004b4 <__udivmoddi4+0x2a4>
 80003d0:	3802      	subs	r0, #2
 80003d2:	4439      	add	r1, r7
 80003d4:	1acb      	subs	r3, r1, r3
 80003d6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003da:	e778      	b.n	80002ce <__udivmoddi4+0xbe>
 80003dc:	f1c6 0c20 	rsb	ip, r6, #32
 80003e0:	fa03 f406 	lsl.w	r4, r3, r6
 80003e4:	fa22 f30c 	lsr.w	r3, r2, ip
 80003e8:	431c      	orrs	r4, r3
 80003ea:	fa20 f70c 	lsr.w	r7, r0, ip
 80003ee:	fa01 f306 	lsl.w	r3, r1, r6
 80003f2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003f6:	fa21 f10c 	lsr.w	r1, r1, ip
 80003fa:	431f      	orrs	r7, r3
 80003fc:	0c3b      	lsrs	r3, r7, #16
 80003fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000402:	fa1f f884 	uxth.w	r8, r4
 8000406:	fb0e 1119 	mls	r1, lr, r9, r1
 800040a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800040e:	fb09 fa08 	mul.w	sl, r9, r8
 8000412:	458a      	cmp	sl, r1
 8000414:	fa02 f206 	lsl.w	r2, r2, r6
 8000418:	fa00 f306 	lsl.w	r3, r0, r6
 800041c:	d908      	bls.n	8000430 <__udivmoddi4+0x220>
 800041e:	1861      	adds	r1, r4, r1
 8000420:	f109 30ff 	add.w	r0, r9, #4294967295
 8000424:	d248      	bcs.n	80004b8 <__udivmoddi4+0x2a8>
 8000426:	458a      	cmp	sl, r1
 8000428:	d946      	bls.n	80004b8 <__udivmoddi4+0x2a8>
 800042a:	f1a9 0902 	sub.w	r9, r9, #2
 800042e:	4421      	add	r1, r4
 8000430:	eba1 010a 	sub.w	r1, r1, sl
 8000434:	b2bf      	uxth	r7, r7
 8000436:	fbb1 f0fe 	udiv	r0, r1, lr
 800043a:	fb0e 1110 	mls	r1, lr, r0, r1
 800043e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000442:	fb00 f808 	mul.w	r8, r0, r8
 8000446:	45b8      	cmp	r8, r7
 8000448:	d907      	bls.n	800045a <__udivmoddi4+0x24a>
 800044a:	19e7      	adds	r7, r4, r7
 800044c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000450:	d22e      	bcs.n	80004b0 <__udivmoddi4+0x2a0>
 8000452:	45b8      	cmp	r8, r7
 8000454:	d92c      	bls.n	80004b0 <__udivmoddi4+0x2a0>
 8000456:	3802      	subs	r0, #2
 8000458:	4427      	add	r7, r4
 800045a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800045e:	eba7 0708 	sub.w	r7, r7, r8
 8000462:	fba0 8902 	umull	r8, r9, r0, r2
 8000466:	454f      	cmp	r7, r9
 8000468:	46c6      	mov	lr, r8
 800046a:	4649      	mov	r1, r9
 800046c:	d31a      	bcc.n	80004a4 <__udivmoddi4+0x294>
 800046e:	d017      	beq.n	80004a0 <__udivmoddi4+0x290>
 8000470:	b15d      	cbz	r5, 800048a <__udivmoddi4+0x27a>
 8000472:	ebb3 020e 	subs.w	r2, r3, lr
 8000476:	eb67 0701 	sbc.w	r7, r7, r1
 800047a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800047e:	40f2      	lsrs	r2, r6
 8000480:	ea4c 0202 	orr.w	r2, ip, r2
 8000484:	40f7      	lsrs	r7, r6
 8000486:	e9c5 2700 	strd	r2, r7, [r5]
 800048a:	2600      	movs	r6, #0
 800048c:	4631      	mov	r1, r6
 800048e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000492:	462e      	mov	r6, r5
 8000494:	4628      	mov	r0, r5
 8000496:	e70b      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000498:	4606      	mov	r6, r0
 800049a:	e6e9      	b.n	8000270 <__udivmoddi4+0x60>
 800049c:	4618      	mov	r0, r3
 800049e:	e6fd      	b.n	800029c <__udivmoddi4+0x8c>
 80004a0:	4543      	cmp	r3, r8
 80004a2:	d2e5      	bcs.n	8000470 <__udivmoddi4+0x260>
 80004a4:	ebb8 0e02 	subs.w	lr, r8, r2
 80004a8:	eb69 0104 	sbc.w	r1, r9, r4
 80004ac:	3801      	subs	r0, #1
 80004ae:	e7df      	b.n	8000470 <__udivmoddi4+0x260>
 80004b0:	4608      	mov	r0, r1
 80004b2:	e7d2      	b.n	800045a <__udivmoddi4+0x24a>
 80004b4:	4660      	mov	r0, ip
 80004b6:	e78d      	b.n	80003d4 <__udivmoddi4+0x1c4>
 80004b8:	4681      	mov	r9, r0
 80004ba:	e7b9      	b.n	8000430 <__udivmoddi4+0x220>
 80004bc:	4666      	mov	r6, ip
 80004be:	e775      	b.n	80003ac <__udivmoddi4+0x19c>
 80004c0:	4630      	mov	r0, r6
 80004c2:	e74a      	b.n	800035a <__udivmoddi4+0x14a>
 80004c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c8:	4439      	add	r1, r7
 80004ca:	e713      	b.n	80002f4 <__udivmoddi4+0xe4>
 80004cc:	3802      	subs	r0, #2
 80004ce:	443c      	add	r4, r7
 80004d0:	e724      	b.n	800031c <__udivmoddi4+0x10c>
 80004d2:	bf00      	nop

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80004d8:	b480      	push	{r7}
 80004da:	b083      	sub	sp, #12
 80004dc:	af00      	add	r7, sp, #0
 80004de:	4603      	mov	r3, r0
 80004e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	db0b      	blt.n	8000502 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80004ea:	79fb      	ldrb	r3, [r7, #7]
 80004ec:	f003 021f 	and.w	r2, r3, #31
 80004f0:	4907      	ldr	r1, [pc, #28]	; (8000510 <__NVIC_EnableIRQ+0x38>)
 80004f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004f6:	095b      	lsrs	r3, r3, #5
 80004f8:	2001      	movs	r0, #1
 80004fa:	fa00 f202 	lsl.w	r2, r0, r2
 80004fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000502:	bf00      	nop
 8000504:	370c      	adds	r7, #12
 8000506:	46bd      	mov	sp, r7
 8000508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop
 8000510:	e000e100 	.word	0xe000e100

08000514 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000514:	b480      	push	{r7}
 8000516:	b083      	sub	sp, #12
 8000518:	af00      	add	r7, sp, #0
 800051a:	4603      	mov	r3, r0
 800051c:	6039      	str	r1, [r7, #0]
 800051e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000520:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000524:	2b00      	cmp	r3, #0
 8000526:	db0a      	blt.n	800053e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000528:	683b      	ldr	r3, [r7, #0]
 800052a:	b2da      	uxtb	r2, r3
 800052c:	490c      	ldr	r1, [pc, #48]	; (8000560 <__NVIC_SetPriority+0x4c>)
 800052e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000532:	0112      	lsls	r2, r2, #4
 8000534:	b2d2      	uxtb	r2, r2
 8000536:	440b      	add	r3, r1
 8000538:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800053c:	e00a      	b.n	8000554 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800053e:	683b      	ldr	r3, [r7, #0]
 8000540:	b2da      	uxtb	r2, r3
 8000542:	4908      	ldr	r1, [pc, #32]	; (8000564 <__NVIC_SetPriority+0x50>)
 8000544:	79fb      	ldrb	r3, [r7, #7]
 8000546:	f003 030f 	and.w	r3, r3, #15
 800054a:	3b04      	subs	r3, #4
 800054c:	0112      	lsls	r2, r2, #4
 800054e:	b2d2      	uxtb	r2, r2
 8000550:	440b      	add	r3, r1
 8000552:	761a      	strb	r2, [r3, #24]
}
 8000554:	bf00      	nop
 8000556:	370c      	adds	r7, #12
 8000558:	46bd      	mov	sp, r7
 800055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055e:	4770      	bx	lr
 8000560:	e000e100 	.word	0xe000e100
 8000564:	e000ed00 	.word	0xe000ed00

08000568 <adc_init>:
  21000, 22000, 23000, 24000, 25000, 26000, 27000, 28000, 29000
};


void adc_init(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= MASK(ENABLE_, GPIOA_CLOCK); // Enable clock source for PORT A
 800056c:	4b1e      	ldr	r3, [pc, #120]	; (80005e8 <adc_init+0x80>)
 800056e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000570:	4a1d      	ldr	r2, [pc, #116]	; (80005e8 <adc_init+0x80>)
 8000572:	f043 0301 	orr.w	r3, r3, #1
 8000576:	6313      	str	r3, [r2, #48]	; 0x30
	GPIOA->MODER |= MASK(ANALOG_MODE, PA0); // PA0 pin is Analog Mode
 8000578:	4b1c      	ldr	r3, [pc, #112]	; (80005ec <adc_init+0x84>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	4a1b      	ldr	r2, [pc, #108]	; (80005ec <adc_init+0x84>)
 800057e:	f043 0303 	orr.w	r3, r3, #3
 8000582:	6013      	str	r3, [r2, #0]
	RCC->APB2ENR |= MASK(ENABLE_, ADC_CLOCK);  // Enable clock source for ADC1
 8000584:	4b18      	ldr	r3, [pc, #96]	; (80005e8 <adc_init+0x80>)
 8000586:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000588:	4a17      	ldr	r2, [pc, #92]	; (80005e8 <adc_init+0x80>)
 800058a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800058e:	6453      	str	r3, [r2, #68]	; 0x44
	ADC1->CR1 |= MASK(ENABLE_, ADC_RESOLUTION);  //  set ADC resolution to 10bit i.e. max is 1023
 8000590:	4b17      	ldr	r3, [pc, #92]	; (80005f0 <adc_init+0x88>)
 8000592:	685b      	ldr	r3, [r3, #4]
 8000594:	4a16      	ldr	r2, [pc, #88]	; (80005f0 <adc_init+0x88>)
 8000596:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800059a:	6053      	str	r3, [r2, #4]
	ADC1->CR2 &= ~ MASK(ENABLE_, ADC_ENABLE);  //  ADC disable
 800059c:	4b14      	ldr	r3, [pc, #80]	; (80005f0 <adc_init+0x88>)
 800059e:	689b      	ldr	r3, [r3, #8]
 80005a0:	4a13      	ldr	r2, [pc, #76]	; (80005f0 <adc_init+0x88>)
 80005a2:	f023 0301 	bic.w	r3, r3, #1
 80005a6:	6093      	str	r3, [r2, #8]
	ADC1->SQR3 |= 0; // Enable ADC 0th Channel
 80005a8:	4b11      	ldr	r3, [pc, #68]	; (80005f0 <adc_init+0x88>)
 80005aa:	4a11      	ldr	r2, [pc, #68]	; (80005f0 <adc_init+0x88>)
 80005ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005ae:	6353      	str	r3, [r2, #52]	; 0x34
	ADC1->CR1 |= MASK(ENABLE_, INTERRUPT_EOC); //end of conversion interrupt
 80005b0:	4b0f      	ldr	r3, [pc, #60]	; (80005f0 <adc_init+0x88>)
 80005b2:	685b      	ldr	r3, [r3, #4]
 80005b4:	4a0e      	ldr	r2, [pc, #56]	; (80005f0 <adc_init+0x88>)
 80005b6:	f043 0320 	orr.w	r3, r3, #32
 80005ba:	6053      	str	r3, [r2, #4]
	ADC1->CR2 |=  MASK(ENABLE_, ADC_ENABLE);  // ADC ON
 80005bc:	4b0c      	ldr	r3, [pc, #48]	; (80005f0 <adc_init+0x88>)
 80005be:	689b      	ldr	r3, [r3, #8]
 80005c0:	4a0b      	ldr	r2, [pc, #44]	; (80005f0 <adc_init+0x88>)
 80005c2:	f043 0301 	orr.w	r3, r3, #1
 80005c6:	6093      	str	r3, [r2, #8]
	NVIC_EnableIRQ(ADC_IRQn);
 80005c8:	2012      	movs	r0, #18
 80005ca:	f7ff ff85 	bl	80004d8 <__NVIC_EnableIRQ>
	NVIC_SetPriority(ADC_IRQn,2);
 80005ce:	2102      	movs	r1, #2
 80005d0:	2012      	movs	r0, #18
 80005d2:	f7ff ff9f 	bl	8000514 <__NVIC_SetPriority>
	ADC1->CR2 |= MASK(ENABLE_, START_CONVERSION);  // Start  ADC conversion
 80005d6:	4b06      	ldr	r3, [pc, #24]	; (80005f0 <adc_init+0x88>)
 80005d8:	689b      	ldr	r3, [r3, #8]
 80005da:	4a05      	ldr	r2, [pc, #20]	; (80005f0 <adc_init+0x88>)
 80005dc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80005e0:	6093      	str	r3, [r2, #8]
}
 80005e2:	bf00      	nop
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	bf00      	nop
 80005e8:	40023800 	.word	0x40023800
 80005ec:	40020000 	.word	0x40020000
 80005f0:	40012000 	.word	0x40012000

080005f4 <ADC_IRQHandler>:


void ADC_IRQHandler()
{
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
	//store the DR register contents in a variable,
	//no need to clear the EOC as its cleared when you read the DR register
	if(ADC1->SR & MASK(ENABLE_, EOC))
 80005f8:	4b09      	ldr	r3, [pc, #36]	; (8000620 <ADC_IRQHandler+0x2c>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	f003 0302 	and.w	r3, r3, #2
 8000600:	2b00      	cmp	r3, #0
 8000602:	d008      	beq.n	8000616 <ADC_IRQHandler+0x22>
	{
		adc_value = ADC1->DR;
 8000604:	4b06      	ldr	r3, [pc, #24]	; (8000620 <ADC_IRQHandler+0x2c>)
 8000606:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000608:	ee07 3a90 	vmov	s15, r3
 800060c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000610:	4b04      	ldr	r3, [pc, #16]	; (8000624 <ADC_IRQHandler+0x30>)
 8000612:	edc3 7a00 	vstr	s15, [r3]
	}
}
 8000616:	bf00      	nop
 8000618:	46bd      	mov	sp, r7
 800061a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061e:	4770      	bx	lr
 8000620:	40012000 	.word	0x40012000
 8000624:	20000cb4 	.word	0x20000cb4

08000628 <calculate_temperature>:

void calculate_temperature()
{
 8000628:	b480      	push	{r7}
 800062a:	b083      	sub	sp, #12
 800062c:	af00      	add	r7, sp, #0
	float analog_voltage = 0;
 800062e:	f04f 0300 	mov.w	r3, #0
 8000632:	607b      	str	r3, [r7, #4]
	int ntc_resistance = 0;
 8000634:	2300      	movs	r3, #0
 8000636:	603b      	str	r3, [r7, #0]
	analog_voltage = (3*adc_value)/1023; //gets the analog voltage corresponding to adc output value
 8000638:	4ba8      	ldr	r3, [pc, #672]	; (80008dc <calculate_temperature+0x2b4>)
 800063a:	edd3 7a00 	vldr	s15, [r3]
 800063e:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8000642:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000646:	eddf 6aa6 	vldr	s13, [pc, #664]	; 80008e0 <calculate_temperature+0x2b8>
 800064a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800064e:	edc7 7a01 	vstr	s15, [r7, #4]
	ntc_resistance = ((-analog_voltage*10000)/(analog_voltage-3)); //3 is vcc, 10k is nominal resistance
 8000652:	edd7 7a01 	vldr	s15, [r7, #4]
 8000656:	eef1 7a67 	vneg.f32	s15, s15
 800065a:	ed9f 7aa2 	vldr	s14, [pc, #648]	; 80008e4 <calculate_temperature+0x2bc>
 800065e:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000662:	edd7 7a01 	vldr	s15, [r7, #4]
 8000666:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800066a:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800066e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000672:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000676:	ee17 3a90 	vmov	r3, s15
 800067a:	603b      	str	r3, [r7, #0]
	if(ntc_resistance == lookupTable[28])
 800067c:	f247 1248 	movw	r2, #29000	; 0x7148
 8000680:	683b      	ldr	r3, [r7, #0]
 8000682:	4293      	cmp	r3, r2
 8000684:	d103      	bne.n	800068e <calculate_temperature+0x66>
	{
		temperature = 2;
 8000686:	4b98      	ldr	r3, [pc, #608]	; (80008e8 <calculate_temperature+0x2c0>)
 8000688:	2202      	movs	r2, #2
 800068a:	601a      	str	r2, [r3, #0]
	}
	else if(ntc_resistance < lookupTable[1] && ntc_resistance >= lookupTable[0])
	{
		temperature = 95;
	}
}
 800068c:	e190      	b.n	80009b0 <calculate_temperature+0x388>
	else if(ntc_resistance < lookupTable[28] && ntc_resistance >= lookupTable[27])
 800068e:	f247 1248 	movw	r2, #29000	; 0x7148
 8000692:	683b      	ldr	r3, [r7, #0]
 8000694:	4293      	cmp	r3, r2
 8000696:	da08      	bge.n	80006aa <calculate_temperature+0x82>
 8000698:	f646 5260 	movw	r2, #28000	; 0x6d60
 800069c:	683b      	ldr	r3, [r7, #0]
 800069e:	4293      	cmp	r3, r2
 80006a0:	db03      	blt.n	80006aa <calculate_temperature+0x82>
		temperature = 3;
 80006a2:	4b91      	ldr	r3, [pc, #580]	; (80008e8 <calculate_temperature+0x2c0>)
 80006a4:	2203      	movs	r2, #3
 80006a6:	601a      	str	r2, [r3, #0]
 80006a8:	e182      	b.n	80009b0 <calculate_temperature+0x388>
	else if(ntc_resistance < lookupTable[27] && ntc_resistance >= lookupTable[26])
 80006aa:	f646 5260 	movw	r2, #28000	; 0x6d60
 80006ae:	683b      	ldr	r3, [r7, #0]
 80006b0:	4293      	cmp	r3, r2
 80006b2:	da08      	bge.n	80006c6 <calculate_temperature+0x9e>
 80006b4:	f646 1278 	movw	r2, #27000	; 0x6978
 80006b8:	683b      	ldr	r3, [r7, #0]
 80006ba:	4293      	cmp	r3, r2
 80006bc:	db03      	blt.n	80006c6 <calculate_temperature+0x9e>
		temperature = 4;
 80006be:	4b8a      	ldr	r3, [pc, #552]	; (80008e8 <calculate_temperature+0x2c0>)
 80006c0:	2204      	movs	r2, #4
 80006c2:	601a      	str	r2, [r3, #0]
 80006c4:	e174      	b.n	80009b0 <calculate_temperature+0x388>
	else if(ntc_resistance < lookupTable[26] && ntc_resistance >= lookupTable[25])
 80006c6:	f646 1278 	movw	r2, #27000	; 0x6978
 80006ca:	683b      	ldr	r3, [r7, #0]
 80006cc:	4293      	cmp	r3, r2
 80006ce:	da08      	bge.n	80006e2 <calculate_temperature+0xba>
 80006d0:	f246 5290 	movw	r2, #26000	; 0x6590
 80006d4:	683b      	ldr	r3, [r7, #0]
 80006d6:	4293      	cmp	r3, r2
 80006d8:	db03      	blt.n	80006e2 <calculate_temperature+0xba>
		temperature = 5;
 80006da:	4b83      	ldr	r3, [pc, #524]	; (80008e8 <calculate_temperature+0x2c0>)
 80006dc:	2205      	movs	r2, #5
 80006de:	601a      	str	r2, [r3, #0]
 80006e0:	e166      	b.n	80009b0 <calculate_temperature+0x388>
	else if(ntc_resistance < lookupTable[25] && ntc_resistance >= lookupTable[24])
 80006e2:	f246 5290 	movw	r2, #26000	; 0x6590
 80006e6:	683b      	ldr	r3, [r7, #0]
 80006e8:	4293      	cmp	r3, r2
 80006ea:	da08      	bge.n	80006fe <calculate_temperature+0xd6>
 80006ec:	f246 12a8 	movw	r2, #25000	; 0x61a8
 80006f0:	683b      	ldr	r3, [r7, #0]
 80006f2:	4293      	cmp	r3, r2
 80006f4:	db03      	blt.n	80006fe <calculate_temperature+0xd6>
		temperature = 6;
 80006f6:	4b7c      	ldr	r3, [pc, #496]	; (80008e8 <calculate_temperature+0x2c0>)
 80006f8:	2206      	movs	r2, #6
 80006fa:	601a      	str	r2, [r3, #0]
 80006fc:	e158      	b.n	80009b0 <calculate_temperature+0x388>
	else if(ntc_resistance < lookupTable[24] && ntc_resistance >= lookupTable[23])
 80006fe:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8000702:	683b      	ldr	r3, [r7, #0]
 8000704:	4293      	cmp	r3, r2
 8000706:	da08      	bge.n	800071a <calculate_temperature+0xf2>
 8000708:	f645 52c0 	movw	r2, #24000	; 0x5dc0
 800070c:	683b      	ldr	r3, [r7, #0]
 800070e:	4293      	cmp	r3, r2
 8000710:	db03      	blt.n	800071a <calculate_temperature+0xf2>
		temperature = 7;
 8000712:	4b75      	ldr	r3, [pc, #468]	; (80008e8 <calculate_temperature+0x2c0>)
 8000714:	2207      	movs	r2, #7
 8000716:	601a      	str	r2, [r3, #0]
 8000718:	e14a      	b.n	80009b0 <calculate_temperature+0x388>
	else if(ntc_resistance < lookupTable[23] && ntc_resistance >= lookupTable[22])
 800071a:	f645 52c0 	movw	r2, #24000	; 0x5dc0
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	4293      	cmp	r3, r2
 8000722:	da08      	bge.n	8000736 <calculate_temperature+0x10e>
 8000724:	f645 12d8 	movw	r2, #23000	; 0x59d8
 8000728:	683b      	ldr	r3, [r7, #0]
 800072a:	4293      	cmp	r3, r2
 800072c:	db03      	blt.n	8000736 <calculate_temperature+0x10e>
		temperature = 8;
 800072e:	4b6e      	ldr	r3, [pc, #440]	; (80008e8 <calculate_temperature+0x2c0>)
 8000730:	2208      	movs	r2, #8
 8000732:	601a      	str	r2, [r3, #0]
 8000734:	e13c      	b.n	80009b0 <calculate_temperature+0x388>
	else if(ntc_resistance < lookupTable[22] && ntc_resistance >= lookupTable[21])
 8000736:	f645 12d8 	movw	r2, #23000	; 0x59d8
 800073a:	683b      	ldr	r3, [r7, #0]
 800073c:	4293      	cmp	r3, r2
 800073e:	da08      	bge.n	8000752 <calculate_temperature+0x12a>
 8000740:	f245 52f0 	movw	r2, #22000	; 0x55f0
 8000744:	683b      	ldr	r3, [r7, #0]
 8000746:	4293      	cmp	r3, r2
 8000748:	db03      	blt.n	8000752 <calculate_temperature+0x12a>
		temperature = 9;
 800074a:	4b67      	ldr	r3, [pc, #412]	; (80008e8 <calculate_temperature+0x2c0>)
 800074c:	2209      	movs	r2, #9
 800074e:	601a      	str	r2, [r3, #0]
 8000750:	e12e      	b.n	80009b0 <calculate_temperature+0x388>
	else if(ntc_resistance < lookupTable[21] && ntc_resistance >= lookupTable[20])
 8000752:	f245 52f0 	movw	r2, #22000	; 0x55f0
 8000756:	683b      	ldr	r3, [r7, #0]
 8000758:	4293      	cmp	r3, r2
 800075a:	da08      	bge.n	800076e <calculate_temperature+0x146>
 800075c:	f245 2208 	movw	r2, #21000	; 0x5208
 8000760:	683b      	ldr	r3, [r7, #0]
 8000762:	4293      	cmp	r3, r2
 8000764:	db03      	blt.n	800076e <calculate_temperature+0x146>
		temperature = 10;
 8000766:	4b60      	ldr	r3, [pc, #384]	; (80008e8 <calculate_temperature+0x2c0>)
 8000768:	220a      	movs	r2, #10
 800076a:	601a      	str	r2, [r3, #0]
 800076c:	e120      	b.n	80009b0 <calculate_temperature+0x388>
	else if(ntc_resistance < lookupTable[20] && ntc_resistance >= lookupTable[19])
 800076e:	f245 2208 	movw	r2, #21000	; 0x5208
 8000772:	683b      	ldr	r3, [r7, #0]
 8000774:	4293      	cmp	r3, r2
 8000776:	da08      	bge.n	800078a <calculate_temperature+0x162>
 8000778:	f644 6220 	movw	r2, #20000	; 0x4e20
 800077c:	683b      	ldr	r3, [r7, #0]
 800077e:	4293      	cmp	r3, r2
 8000780:	db03      	blt.n	800078a <calculate_temperature+0x162>
		temperature = 11;
 8000782:	4b59      	ldr	r3, [pc, #356]	; (80008e8 <calculate_temperature+0x2c0>)
 8000784:	220b      	movs	r2, #11
 8000786:	601a      	str	r2, [r3, #0]
 8000788:	e112      	b.n	80009b0 <calculate_temperature+0x388>
	else if(ntc_resistance < lookupTable[19] && ntc_resistance >= lookupTable[18])
 800078a:	f644 6220 	movw	r2, #20000	; 0x4e20
 800078e:	683b      	ldr	r3, [r7, #0]
 8000790:	4293      	cmp	r3, r2
 8000792:	da08      	bge.n	80007a6 <calculate_temperature+0x17e>
 8000794:	f644 2238 	movw	r2, #19000	; 0x4a38
 8000798:	683b      	ldr	r3, [r7, #0]
 800079a:	4293      	cmp	r3, r2
 800079c:	db03      	blt.n	80007a6 <calculate_temperature+0x17e>
		temperature = 12;
 800079e:	4b52      	ldr	r3, [pc, #328]	; (80008e8 <calculate_temperature+0x2c0>)
 80007a0:	220c      	movs	r2, #12
 80007a2:	601a      	str	r2, [r3, #0]
 80007a4:	e104      	b.n	80009b0 <calculate_temperature+0x388>
	else if(ntc_resistance < lookupTable[18] && ntc_resistance >= lookupTable[17])
 80007a6:	f644 2238 	movw	r2, #19000	; 0x4a38
 80007aa:	683b      	ldr	r3, [r7, #0]
 80007ac:	4293      	cmp	r3, r2
 80007ae:	da08      	bge.n	80007c2 <calculate_temperature+0x19a>
 80007b0:	f244 6250 	movw	r2, #18000	; 0x4650
 80007b4:	683b      	ldr	r3, [r7, #0]
 80007b6:	4293      	cmp	r3, r2
 80007b8:	db03      	blt.n	80007c2 <calculate_temperature+0x19a>
		temperature = 13;
 80007ba:	4b4b      	ldr	r3, [pc, #300]	; (80008e8 <calculate_temperature+0x2c0>)
 80007bc:	220d      	movs	r2, #13
 80007be:	601a      	str	r2, [r3, #0]
 80007c0:	e0f6      	b.n	80009b0 <calculate_temperature+0x388>
	else if(ntc_resistance < lookupTable[17] && ntc_resistance >= lookupTable[16])
 80007c2:	f244 6250 	movw	r2, #18000	; 0x4650
 80007c6:	683b      	ldr	r3, [r7, #0]
 80007c8:	4293      	cmp	r3, r2
 80007ca:	da08      	bge.n	80007de <calculate_temperature+0x1b6>
 80007cc:	f244 2268 	movw	r2, #17000	; 0x4268
 80007d0:	683b      	ldr	r3, [r7, #0]
 80007d2:	4293      	cmp	r3, r2
 80007d4:	db03      	blt.n	80007de <calculate_temperature+0x1b6>
		temperature = 14;
 80007d6:	4b44      	ldr	r3, [pc, #272]	; (80008e8 <calculate_temperature+0x2c0>)
 80007d8:	220e      	movs	r2, #14
 80007da:	601a      	str	r2, [r3, #0]
 80007dc:	e0e8      	b.n	80009b0 <calculate_temperature+0x388>
	else if(ntc_resistance < lookupTable[16] && ntc_resistance >= lookupTable[15])
 80007de:	f244 2268 	movw	r2, #17000	; 0x4268
 80007e2:	683b      	ldr	r3, [r7, #0]
 80007e4:	4293      	cmp	r3, r2
 80007e6:	da08      	bge.n	80007fa <calculate_temperature+0x1d2>
 80007e8:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 80007ec:	683b      	ldr	r3, [r7, #0]
 80007ee:	4293      	cmp	r3, r2
 80007f0:	db03      	blt.n	80007fa <calculate_temperature+0x1d2>
		temperature = 15;
 80007f2:	4b3d      	ldr	r3, [pc, #244]	; (80008e8 <calculate_temperature+0x2c0>)
 80007f4:	220f      	movs	r2, #15
 80007f6:	601a      	str	r2, [r3, #0]
 80007f8:	e0da      	b.n	80009b0 <calculate_temperature+0x388>
	else if(ntc_resistance < lookupTable[15] && ntc_resistance >= lookupTable[14])
 80007fa:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 80007fe:	683b      	ldr	r3, [r7, #0]
 8000800:	4293      	cmp	r3, r2
 8000802:	da08      	bge.n	8000816 <calculate_temperature+0x1ee>
 8000804:	f643 2298 	movw	r2, #15000	; 0x3a98
 8000808:	683b      	ldr	r3, [r7, #0]
 800080a:	4293      	cmp	r3, r2
 800080c:	db03      	blt.n	8000816 <calculate_temperature+0x1ee>
		temperature = 17;
 800080e:	4b36      	ldr	r3, [pc, #216]	; (80008e8 <calculate_temperature+0x2c0>)
 8000810:	2211      	movs	r2, #17
 8000812:	601a      	str	r2, [r3, #0]
 8000814:	e0cc      	b.n	80009b0 <calculate_temperature+0x388>
	else if(ntc_resistance < lookupTable[14] && ntc_resistance >= lookupTable[13])
 8000816:	f643 2298 	movw	r2, #15000	; 0x3a98
 800081a:	683b      	ldr	r3, [r7, #0]
 800081c:	4293      	cmp	r3, r2
 800081e:	da08      	bge.n	8000832 <calculate_temperature+0x20a>
 8000820:	f243 62b0 	movw	r2, #14000	; 0x36b0
 8000824:	683b      	ldr	r3, [r7, #0]
 8000826:	4293      	cmp	r3, r2
 8000828:	db03      	blt.n	8000832 <calculate_temperature+0x20a>
		temperature = 19;
 800082a:	4b2f      	ldr	r3, [pc, #188]	; (80008e8 <calculate_temperature+0x2c0>)
 800082c:	2213      	movs	r2, #19
 800082e:	601a      	str	r2, [r3, #0]
 8000830:	e0be      	b.n	80009b0 <calculate_temperature+0x388>
	else if(ntc_resistance < lookupTable[13] && ntc_resistance >= lookupTable[12])
 8000832:	f243 62b0 	movw	r2, #14000	; 0x36b0
 8000836:	683b      	ldr	r3, [r7, #0]
 8000838:	4293      	cmp	r3, r2
 800083a:	da08      	bge.n	800084e <calculate_temperature+0x226>
 800083c:	f243 22c8 	movw	r2, #13000	; 0x32c8
 8000840:	683b      	ldr	r3, [r7, #0]
 8000842:	4293      	cmp	r3, r2
 8000844:	db03      	blt.n	800084e <calculate_temperature+0x226>
		temperature = 20;
 8000846:	4b28      	ldr	r3, [pc, #160]	; (80008e8 <calculate_temperature+0x2c0>)
 8000848:	2214      	movs	r2, #20
 800084a:	601a      	str	r2, [r3, #0]
 800084c:	e0b0      	b.n	80009b0 <calculate_temperature+0x388>
	else if(ntc_resistance < lookupTable[12] && ntc_resistance >= lookupTable[11])
 800084e:	f243 22c8 	movw	r2, #13000	; 0x32c8
 8000852:	683b      	ldr	r3, [r7, #0]
 8000854:	4293      	cmp	r3, r2
 8000856:	da08      	bge.n	800086a <calculate_temperature+0x242>
 8000858:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 800085c:	683b      	ldr	r3, [r7, #0]
 800085e:	4293      	cmp	r3, r2
 8000860:	db03      	blt.n	800086a <calculate_temperature+0x242>
		temperature = 22;
 8000862:	4b21      	ldr	r3, [pc, #132]	; (80008e8 <calculate_temperature+0x2c0>)
 8000864:	2216      	movs	r2, #22
 8000866:	601a      	str	r2, [r3, #0]
 8000868:	e0a2      	b.n	80009b0 <calculate_temperature+0x388>
	else if(ntc_resistance < lookupTable[11] && ntc_resistance >= lookupTable[10])
 800086a:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 800086e:	683b      	ldr	r3, [r7, #0]
 8000870:	4293      	cmp	r3, r2
 8000872:	da08      	bge.n	8000886 <calculate_temperature+0x25e>
 8000874:	f642 22f8 	movw	r2, #11000	; 0x2af8
 8000878:	683b      	ldr	r3, [r7, #0]
 800087a:	4293      	cmp	r3, r2
 800087c:	db03      	blt.n	8000886 <calculate_temperature+0x25e>
		temperature = 23;
 800087e:	4b1a      	ldr	r3, [pc, #104]	; (80008e8 <calculate_temperature+0x2c0>)
 8000880:	2217      	movs	r2, #23
 8000882:	601a      	str	r2, [r3, #0]
 8000884:	e094      	b.n	80009b0 <calculate_temperature+0x388>
	else if(ntc_resistance < lookupTable[10] && ntc_resistance >= lookupTable[9])
 8000886:	f642 22f8 	movw	r2, #11000	; 0x2af8
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	4293      	cmp	r3, r2
 800088e:	da08      	bge.n	80008a2 <calculate_temperature+0x27a>
 8000890:	f242 7210 	movw	r2, #10000	; 0x2710
 8000894:	683b      	ldr	r3, [r7, #0]
 8000896:	4293      	cmp	r3, r2
 8000898:	db03      	blt.n	80008a2 <calculate_temperature+0x27a>
		temperature = 25;
 800089a:	4b13      	ldr	r3, [pc, #76]	; (80008e8 <calculate_temperature+0x2c0>)
 800089c:	2219      	movs	r2, #25
 800089e:	601a      	str	r2, [r3, #0]
 80008a0:	e086      	b.n	80009b0 <calculate_temperature+0x388>
	else if(ntc_resistance < lookupTable[9] && ntc_resistance >= lookupTable[8])
 80008a2:	f242 7210 	movw	r2, #10000	; 0x2710
 80008a6:	683b      	ldr	r3, [r7, #0]
 80008a8:	4293      	cmp	r3, r2
 80008aa:	da08      	bge.n	80008be <calculate_temperature+0x296>
 80008ac:	f242 3228 	movw	r2, #9000	; 0x2328
 80008b0:	683b      	ldr	r3, [r7, #0]
 80008b2:	4293      	cmp	r3, r2
 80008b4:	db03      	blt.n	80008be <calculate_temperature+0x296>
		temperature = 28;
 80008b6:	4b0c      	ldr	r3, [pc, #48]	; (80008e8 <calculate_temperature+0x2c0>)
 80008b8:	221c      	movs	r2, #28
 80008ba:	601a      	str	r2, [r3, #0]
 80008bc:	e078      	b.n	80009b0 <calculate_temperature+0x388>
	else if(ntc_resistance < lookupTable[8] && ntc_resistance >= lookupTable[7])
 80008be:	f242 3228 	movw	r2, #9000	; 0x2328
 80008c2:	683b      	ldr	r3, [r7, #0]
 80008c4:	4293      	cmp	r3, r2
 80008c6:	da11      	bge.n	80008ec <calculate_temperature+0x2c4>
 80008c8:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80008cc:	683b      	ldr	r3, [r7, #0]
 80008ce:	4293      	cmp	r3, r2
 80008d0:	db0c      	blt.n	80008ec <calculate_temperature+0x2c4>
		temperature = 33;
 80008d2:	4b05      	ldr	r3, [pc, #20]	; (80008e8 <calculate_temperature+0x2c0>)
 80008d4:	2221      	movs	r2, #33	; 0x21
 80008d6:	601a      	str	r2, [r3, #0]
 80008d8:	e06a      	b.n	80009b0 <calculate_temperature+0x388>
 80008da:	bf00      	nop
 80008dc:	20000cb4 	.word	0x20000cb4
 80008e0:	447fc000 	.word	0x447fc000
 80008e4:	461c4000 	.word	0x461c4000
 80008e8:	20000cb8 	.word	0x20000cb8
	else if(ntc_resistance < lookupTable[7] && ntc_resistance >= lookupTable[6])
 80008ec:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80008f0:	683b      	ldr	r3, [r7, #0]
 80008f2:	4293      	cmp	r3, r2
 80008f4:	da08      	bge.n	8000908 <calculate_temperature+0x2e0>
 80008f6:	f641 3258 	movw	r2, #7000	; 0x1b58
 80008fa:	683b      	ldr	r3, [r7, #0]
 80008fc:	4293      	cmp	r3, r2
 80008fe:	db03      	blt.n	8000908 <calculate_temperature+0x2e0>
		temperature = 35;
 8000900:	4b2e      	ldr	r3, [pc, #184]	; (80009bc <calculate_temperature+0x394>)
 8000902:	2223      	movs	r2, #35	; 0x23
 8000904:	601a      	str	r2, [r3, #0]
 8000906:	e053      	b.n	80009b0 <calculate_temperature+0x388>
	else if(ntc_resistance < lookupTable[6] && ntc_resistance >= lookupTable[5])
 8000908:	f641 3258 	movw	r2, #7000	; 0x1b58
 800090c:	683b      	ldr	r3, [r7, #0]
 800090e:	4293      	cmp	r3, r2
 8000910:	da08      	bge.n	8000924 <calculate_temperature+0x2fc>
 8000912:	f241 7270 	movw	r2, #6000	; 0x1770
 8000916:	683b      	ldr	r3, [r7, #0]
 8000918:	4293      	cmp	r3, r2
 800091a:	db03      	blt.n	8000924 <calculate_temperature+0x2fc>
		temperature = 40;
 800091c:	4b27      	ldr	r3, [pc, #156]	; (80009bc <calculate_temperature+0x394>)
 800091e:	2228      	movs	r2, #40	; 0x28
 8000920:	601a      	str	r2, [r3, #0]
 8000922:	e045      	b.n	80009b0 <calculate_temperature+0x388>
	else if(ntc_resistance < lookupTable[5] && ntc_resistance >= lookupTable[4])
 8000924:	f241 7270 	movw	r2, #6000	; 0x1770
 8000928:	683b      	ldr	r3, [r7, #0]
 800092a:	4293      	cmp	r3, r2
 800092c:	da08      	bge.n	8000940 <calculate_temperature+0x318>
 800092e:	f241 3288 	movw	r2, #5000	; 0x1388
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	4293      	cmp	r3, r2
 8000936:	db03      	blt.n	8000940 <calculate_temperature+0x318>
		temperature = 45;
 8000938:	4b20      	ldr	r3, [pc, #128]	; (80009bc <calculate_temperature+0x394>)
 800093a:	222d      	movs	r2, #45	; 0x2d
 800093c:	601a      	str	r2, [r3, #0]
 800093e:	e037      	b.n	80009b0 <calculate_temperature+0x388>
	else if(ntc_resistance < lookupTable[4] && ntc_resistance >= lookupTable[3])
 8000940:	f241 3288 	movw	r2, #5000	; 0x1388
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	4293      	cmp	r3, r2
 8000948:	da08      	bge.n	800095c <calculate_temperature+0x334>
 800094a:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	4293      	cmp	r3, r2
 8000952:	db03      	blt.n	800095c <calculate_temperature+0x334>
		temperature = 50;
 8000954:	4b19      	ldr	r3, [pc, #100]	; (80009bc <calculate_temperature+0x394>)
 8000956:	2232      	movs	r2, #50	; 0x32
 8000958:	601a      	str	r2, [r3, #0]
 800095a:	e029      	b.n	80009b0 <calculate_temperature+0x388>
	else if(ntc_resistance < lookupTable[3] && ntc_resistance >= lookupTable[2])
 800095c:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8000960:	683b      	ldr	r3, [r7, #0]
 8000962:	4293      	cmp	r3, r2
 8000964:	da08      	bge.n	8000978 <calculate_temperature+0x350>
 8000966:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800096a:	683b      	ldr	r3, [r7, #0]
 800096c:	4293      	cmp	r3, r2
 800096e:	db03      	blt.n	8000978 <calculate_temperature+0x350>
		temperature = 55;
 8000970:	4b12      	ldr	r3, [pc, #72]	; (80009bc <calculate_temperature+0x394>)
 8000972:	2237      	movs	r2, #55	; 0x37
 8000974:	601a      	str	r2, [r3, #0]
 8000976:	e01b      	b.n	80009b0 <calculate_temperature+0x388>
	else if(ntc_resistance < lookupTable[2] && ntc_resistance >= lookupTable[1])
 8000978:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800097c:	683b      	ldr	r3, [r7, #0]
 800097e:	4293      	cmp	r3, r2
 8000980:	da08      	bge.n	8000994 <calculate_temperature+0x36c>
 8000982:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	4293      	cmp	r3, r2
 800098a:	db03      	blt.n	8000994 <calculate_temperature+0x36c>
		temperature = 75;
 800098c:	4b0b      	ldr	r3, [pc, #44]	; (80009bc <calculate_temperature+0x394>)
 800098e:	224b      	movs	r2, #75	; 0x4b
 8000990:	601a      	str	r2, [r3, #0]
 8000992:	e00d      	b.n	80009b0 <calculate_temperature+0x388>
	else if(ntc_resistance < lookupTable[1] && ntc_resistance >= lookupTable[0])
 8000994:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	4293      	cmp	r3, r2
 800099c:	da08      	bge.n	80009b0 <calculate_temperature+0x388>
 800099e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	4293      	cmp	r3, r2
 80009a6:	db03      	blt.n	80009b0 <calculate_temperature+0x388>
		temperature = 95;
 80009a8:	4b04      	ldr	r3, [pc, #16]	; (80009bc <calculate_temperature+0x394>)
 80009aa:	225f      	movs	r2, #95	; 0x5f
 80009ac:	601a      	str	r2, [r3, #0]
}
 80009ae:	e7ff      	b.n	80009b0 <calculate_temperature+0x388>
 80009b0:	bf00      	nop
 80009b2:	370c      	adds	r7, #12
 80009b4:	46bd      	mov	sp, r7
 80009b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ba:	4770      	bx	lr
 80009bc:	20000cb8 	.word	0x20000cb8

080009c0 <get_temp>:

int get_temp(void){
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
	return temperature;
 80009c4:	4b03      	ldr	r3, [pc, #12]	; (80009d4 <get_temp+0x14>)
 80009c6:	681b      	ldr	r3, [r3, #0]
}
 80009c8:	4618      	mov	r0, r3
 80009ca:	46bd      	mov	sp, r7
 80009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d0:	4770      	bx	lr
 80009d2:	bf00      	nop
 80009d4:	20000cb8 	.word	0x20000cb8

080009d8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80009d8:	b480      	push	{r7}
 80009da:	b085      	sub	sp, #20
 80009dc:	af00      	add	r7, sp, #0
 80009de:	60f8      	str	r0, [r7, #12]
 80009e0:	60b9      	str	r1, [r7, #8]
 80009e2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	4a07      	ldr	r2, [pc, #28]	; (8000a04 <vApplicationGetIdleTaskMemory+0x2c>)
 80009e8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80009ea:	68bb      	ldr	r3, [r7, #8]
 80009ec:	4a06      	ldr	r2, [pc, #24]	; (8000a08 <vApplicationGetIdleTaskMemory+0x30>)
 80009ee:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	2280      	movs	r2, #128	; 0x80
 80009f4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80009f6:	bf00      	nop
 80009f8:	3714      	adds	r7, #20
 80009fa:	46bd      	mov	sp, r7
 80009fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop
 8000a04:	20000cbc 	.word	0x20000cbc
 8000a08:	20000d70 	.word	0x20000d70

08000a0c <ir_init>:
//	}
//}


void ir_init()
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= MASK(ENABLE_, GPIOA_EN); //Enable the Clock for GPIO A
 8000a10:	4b1d      	ldr	r3, [pc, #116]	; (8000a88 <ir_init+0x7c>)
 8000a12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a14:	4a1c      	ldr	r2, [pc, #112]	; (8000a88 <ir_init+0x7c>)
 8000a16:	f043 0301 	orr.w	r3, r3, #1
 8000a1a:	6313      	str	r3, [r2, #48]	; 0x30
	GPIOA->MODER &= ~(MASK(INPUT_MODE, PA7_MODER)); //Set the mode to GPIO Input for PA7
 8000a1c:	4b1b      	ldr	r3, [pc, #108]	; (8000a8c <ir_init+0x80>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	4a1a      	ldr	r2, [pc, #104]	; (8000a8c <ir_init+0x80>)
 8000a22:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000a26:	6013      	str	r3, [r2, #0]
	GPIOA->PUPDR |= MASK(ENABLE_, PUPD_PA7); //Configure a Pull down resistor to PA7
 8000a28:	4b18      	ldr	r3, [pc, #96]	; (8000a8c <ir_init+0x80>)
 8000a2a:	68db      	ldr	r3, [r3, #12]
 8000a2c:	4a17      	ldr	r2, [pc, #92]	; (8000a8c <ir_init+0x80>)
 8000a2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000a32:	60d3      	str	r3, [r2, #12]
	GPIOA->MODER &= ~(MASK(INPUT_MODE, 4)); //Set the mode to GPIO Input for PA6
 8000a34:	4b15      	ldr	r3, [pc, #84]	; (8000a8c <ir_init+0x80>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	4a14      	ldr	r2, [pc, #80]	; (8000a8c <ir_init+0x80>)
 8000a3a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000a3e:	6013      	str	r3, [r2, #0]
	GPIOA->PUPDR |= MASK(ENABLE_, 5); //Configure a Pull down resistor to PA6 ..2
 8000a40:	4b12      	ldr	r3, [pc, #72]	; (8000a8c <ir_init+0x80>)
 8000a42:	68db      	ldr	r3, [r3, #12]
 8000a44:	4a11      	ldr	r2, [pc, #68]	; (8000a8c <ir_init+0x80>)
 8000a46:	f043 0320 	orr.w	r3, r3, #32
 8000a4a:	60d3      	str	r3, [r2, #12]
	GPIOA->MODER &= ~(MASK(INPUT_MODE, PA5)); //Set the mode to GPIO Input for PA7
 8000a4c:	4b0f      	ldr	r3, [pc, #60]	; (8000a8c <ir_init+0x80>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	4a0e      	ldr	r2, [pc, #56]	; (8000a8c <ir_init+0x80>)
 8000a52:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000a56:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= MASK(ENABLE_, PA5); //Set output mode to GPIO5 for buzzer
 8000a58:	4b0c      	ldr	r3, [pc, #48]	; (8000a8c <ir_init+0x80>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	4a0b      	ldr	r2, [pc, #44]	; (8000a8c <ir_init+0x80>)
 8000a5e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a62:	6013      	str	r3, [r2, #0]
	GPIOA->OTYPER &= ~MASK(ENABLE_, PA5_SET); //output type register push - pull
 8000a64:	4b09      	ldr	r3, [pc, #36]	; (8000a8c <ir_init+0x80>)
 8000a66:	685b      	ldr	r3, [r3, #4]
 8000a68:	4a08      	ldr	r2, [pc, #32]	; (8000a8c <ir_init+0x80>)
 8000a6a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000a6e:	6053      	str	r3, [r2, #4]
	GPIOA->PUPDR |= MASK(ENABLE_, PA5); // pull up for buzzer
 8000a70:	4b06      	ldr	r3, [pc, #24]	; (8000a8c <ir_init+0x80>)
 8000a72:	68db      	ldr	r3, [r3, #12]
 8000a74:	4a05      	ldr	r2, [pc, #20]	; (8000a8c <ir_init+0x80>)
 8000a76:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a7a:	60d3      	str	r3, [r2, #12]
}
 8000a7c:	bf00      	nop
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop
 8000a88:	40023800 	.word	0x40023800
 8000a8c:	40020000 	.word	0x40020000

08000a90 <check_ir_sensor>:

void check_ir_sensor()
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0
	if(GPIOA->IDR & MASK(ENABLE_, PA7) && (!(GPIOA->IDR & MASK(ENABLE_, 2))))
 8000a94:	4b1e      	ldr	r3, [pc, #120]	; (8000b10 <check_ir_sensor+0x80>)
 8000a96:	691b      	ldr	r3, [r3, #16]
 8000a98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d00b      	beq.n	8000ab8 <check_ir_sensor+0x28>
 8000aa0:	4b1b      	ldr	r3, [pc, #108]	; (8000b10 <check_ir_sensor+0x80>)
 8000aa2:	691b      	ldr	r3, [r3, #16]
 8000aa4:	f003 0304 	and.w	r3, r3, #4
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d105      	bne.n	8000ab8 <check_ir_sensor+0x28>
	{
		Start_Timer();
 8000aac:	f001 f9d2 	bl	8001e54 <Start_Timer>
		vehicle_leftside = true;
 8000ab0:	4b18      	ldr	r3, [pc, #96]	; (8000b14 <check_ir_sensor+0x84>)
 8000ab2:	2201      	movs	r2, #1
 8000ab4:	701a      	strb	r2, [r3, #0]
 8000ab6:	e002      	b.n	8000abe <check_ir_sensor+0x2e>
	}
	else
	{
		vehicle_leftside = false;
 8000ab8:	4b16      	ldr	r3, [pc, #88]	; (8000b14 <check_ir_sensor+0x84>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	701a      	strb	r2, [r3, #0]
	}
	if(GPIOA->IDR & MASK(ENABLE_, 2) && (!(GPIOA->IDR & MASK(ENABLE_, PA7))))
 8000abe:	4b14      	ldr	r3, [pc, #80]	; (8000b10 <check_ir_sensor+0x80>)
 8000ac0:	691b      	ldr	r3, [r3, #16]
 8000ac2:	f003 0304 	and.w	r3, r3, #4
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d009      	beq.n	8000ade <check_ir_sensor+0x4e>
 8000aca:	4b11      	ldr	r3, [pc, #68]	; (8000b10 <check_ir_sensor+0x80>)
 8000acc:	691b      	ldr	r3, [r3, #16]
 8000ace:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d103      	bne.n	8000ade <check_ir_sensor+0x4e>
	{
		//Start_Timer();
		vehicle_rightside = true;
 8000ad6:	4b10      	ldr	r3, [pc, #64]	; (8000b18 <check_ir_sensor+0x88>)
 8000ad8:	2201      	movs	r2, #1
 8000ada:	701a      	strb	r2, [r3, #0]
 8000adc:	e002      	b.n	8000ae4 <check_ir_sensor+0x54>
	}
	else
	{
		vehicle_rightside = false;
 8000ade:	4b0e      	ldr	r3, [pc, #56]	; (8000b18 <check_ir_sensor+0x88>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	701a      	strb	r2, [r3, #0]
	}
	if(GPIOA->IDR & MASK(ENABLE_, PA7) && GPIOA->IDR & MASK(ENABLE_, 2))
 8000ae4:	4b0a      	ldr	r3, [pc, #40]	; (8000b10 <check_ir_sensor+0x80>)
 8000ae6:	691b      	ldr	r3, [r3, #16]
 8000ae8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d009      	beq.n	8000b04 <check_ir_sensor+0x74>
 8000af0:	4b07      	ldr	r3, [pc, #28]	; (8000b10 <check_ir_sensor+0x80>)
 8000af2:	691b      	ldr	r3, [r3, #16]
 8000af4:	f003 0304 	and.w	r3, r3, #4
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d003      	beq.n	8000b04 <check_ir_sensor+0x74>
	{
		//Start_Timer();
		vechile_bothside = true;
 8000afc:	4b07      	ldr	r3, [pc, #28]	; (8000b1c <check_ir_sensor+0x8c>)
 8000afe:	2201      	movs	r2, #1
 8000b00:	701a      	strb	r2, [r3, #0]
 8000b02:	e003      	b.n	8000b0c <check_ir_sensor+0x7c>
	}

	else
	{
		vechile_bothside = false;
 8000b04:	4b05      	ldr	r3, [pc, #20]	; (8000b1c <check_ir_sensor+0x8c>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	701a      	strb	r2, [r3, #0]
	}
}
 8000b0a:	bf00      	nop
 8000b0c:	bf00      	nop
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	40020000 	.word	0x40020000
 8000b14:	20000f70 	.word	0x20000f70
 8000b18:	20000f71 	.word	0x20000f71
 8000b1c:	20000f72 	.word	0x20000f72

08000b20 <return_right_status>:


bool return_right_status()
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
	return vehicle_rightside;
 8000b24:	4b03      	ldr	r3, [pc, #12]	; (8000b34 <return_right_status+0x14>)
 8000b26:	781b      	ldrb	r3, [r3, #0]
}
 8000b28:	4618      	mov	r0, r3
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	20000f71 	.word	0x20000f71

08000b38 <return_left_status>:

bool return_left_status()
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
	return vehicle_leftside;
 8000b3c:	4b03      	ldr	r3, [pc, #12]	; (8000b4c <return_left_status+0x14>)
 8000b3e:	781b      	ldrb	r3, [r3, #0]
}
 8000b40:	4618      	mov	r0, r3
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr
 8000b4a:	bf00      	nop
 8000b4c:	20000f70 	.word	0x20000f70

08000b50 <return_both_status>:

bool return_both_status()
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
	return vechile_bothside;
 8000b54:	4b03      	ldr	r3, [pc, #12]	; (8000b64 <return_both_status+0x14>)
 8000b56:	781b      	ldrb	r3, [r3, #0]
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop
 8000b64:	20000f72 	.word	0x20000f72

08000b68 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000b68:	b5b0      	push	{r4, r5, r7, lr}
 8000b6a:	b096      	sub	sp, #88	; 0x58
 8000b6c:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000b6e:	f001 f9bb 	bl	8001ee8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000b72:	f000 f857 	bl	8000c24 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000b76:	f000 f8e1 	bl	8000d3c <MX_GPIO_Init>
	MX_I2C1_Init();
 8000b7a:	f000 f8b1 	bl	8000ce0 <MX_I2C1_Init>
	/* USER CODE BEGIN 2 */
	SSD1306_Init();
 8000b7e:	f000 fd65 	bl	800164c <SSD1306_Init>
	ir_init();
 8000b82:	f7ff ff43 	bl	8000a0c <ir_init>
	rtc_init();
 8000b86:	f000 fb6d 	bl	8001264 <rtc_init>
	adc_init();
 8000b8a:	f7ff fced 	bl	8000568 <adc_init>
	BM_TIM2_Init();
 8000b8e:	f001 f923 	bl	8001dd8 <BM_TIM2_Init>
	SSD1306_Clear();
 8000b92:	f000 ff80 	bl	8001a96 <SSD1306_Clear>
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* definition and creation of defaultTask */
	osThreadDef(defaultTask, StartDefaultTask, osPriorityBelowNormal, 0, 128);
 8000b96:	4b1d      	ldr	r3, [pc, #116]	; (8000c0c <main+0xa4>)
 8000b98:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000b9c:	461d      	mov	r5, r3
 8000b9e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ba0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ba2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000ba6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000baa:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000bae:	2100      	movs	r1, #0
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f003 f8ec 	bl	8003d8e <osThreadCreate>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	4a15      	ldr	r2, [pc, #84]	; (8000c10 <main+0xa8>)
 8000bba:	6013      	str	r3, [r2, #0]

	/* definition and creation of Sense_IR */
	osThreadDef(Sense_IR, Sense_IR_Entry, osPriorityAboveNormal, 0, 128);
 8000bbc:	4b15      	ldr	r3, [pc, #84]	; (8000c14 <main+0xac>)
 8000bbe:	f107 0420 	add.w	r4, r7, #32
 8000bc2:	461d      	mov	r5, r3
 8000bc4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bc6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bc8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000bcc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	Sense_IRHandle = osThreadCreate(osThread(Sense_IR), NULL);
 8000bd0:	f107 0320 	add.w	r3, r7, #32
 8000bd4:	2100      	movs	r1, #0
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f003 f8d9 	bl	8003d8e <osThreadCreate>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	4a0e      	ldr	r2, [pc, #56]	; (8000c18 <main+0xb0>)
 8000be0:	6013      	str	r3, [r2, #0]

	/* definition and creation of display_oled */
	osThreadDef(display_oled, display_oled_enter, osPriorityNormal, 0, 128);
 8000be2:	4b0e      	ldr	r3, [pc, #56]	; (8000c1c <main+0xb4>)
 8000be4:	1d3c      	adds	r4, r7, #4
 8000be6:	461d      	mov	r5, r3
 8000be8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bec:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000bf0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	display_oledHandle = osThreadCreate(osThread(display_oled), NULL);
 8000bf4:	1d3b      	adds	r3, r7, #4
 8000bf6:	2100      	movs	r1, #0
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f003 f8c8 	bl	8003d8e <osThreadCreate>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	4a07      	ldr	r2, [pc, #28]	; (8000c20 <main+0xb8>)
 8000c02:	6013      	str	r3, [r2, #0]
	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	/* USER CODE END RTOS_THREADS */

	/* Start scheduler */
	osKernelStart();
 8000c04:	f003 f8bc 	bl	8003d80 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 8000c08:	e7fe      	b.n	8000c08 <main+0xa0>
 8000c0a:	bf00      	nop
 8000c0c:	08005464 	.word	0x08005464
 8000c10:	200050f0 	.word	0x200050f0
 8000c14:	08005480 	.word	0x08005480
 8000c18:	2000514c 	.word	0x2000514c
 8000c1c:	0800549c 	.word	0x0800549c
 8000c20:	20005148 	.word	0x20005148

08000c24 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b094      	sub	sp, #80	; 0x50
 8000c28:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000c2a:	f107 0320 	add.w	r3, r7, #32
 8000c2e:	2230      	movs	r2, #48	; 0x30
 8000c30:	2100      	movs	r1, #0
 8000c32:	4618      	mov	r0, r3
 8000c34:	f004 fb28 	bl	8005288 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000c38:	f107 030c 	add.w	r3, r7, #12
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	601a      	str	r2, [r3, #0]
 8000c40:	605a      	str	r2, [r3, #4]
 8000c42:	609a      	str	r2, [r3, #8]
 8000c44:	60da      	str	r2, [r3, #12]
 8000c46:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000c48:	2300      	movs	r3, #0
 8000c4a:	60bb      	str	r3, [r7, #8]
 8000c4c:	4b22      	ldr	r3, [pc, #136]	; (8000cd8 <SystemClock_Config+0xb4>)
 8000c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c50:	4a21      	ldr	r2, [pc, #132]	; (8000cd8 <SystemClock_Config+0xb4>)
 8000c52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c56:	6413      	str	r3, [r2, #64]	; 0x40
 8000c58:	4b1f      	ldr	r3, [pc, #124]	; (8000cd8 <SystemClock_Config+0xb4>)
 8000c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c60:	60bb      	str	r3, [r7, #8]
 8000c62:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c64:	2300      	movs	r3, #0
 8000c66:	607b      	str	r3, [r7, #4]
 8000c68:	4b1c      	ldr	r3, [pc, #112]	; (8000cdc <SystemClock_Config+0xb8>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a1b      	ldr	r2, [pc, #108]	; (8000cdc <SystemClock_Config+0xb8>)
 8000c6e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000c72:	6013      	str	r3, [r2, #0]
 8000c74:	4b19      	ldr	r3, [pc, #100]	; (8000cdc <SystemClock_Config+0xb8>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000c7c:	607b      	str	r3, [r7, #4]
 8000c7e:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c80:	2302      	movs	r3, #2
 8000c82:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c84:	2301      	movs	r3, #1
 8000c86:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c88:	2310      	movs	r3, #16
 8000c8a:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000c90:	f107 0320 	add.w	r3, r7, #32
 8000c94:	4618      	mov	r0, r3
 8000c96:	f002 f949 	bl	8002f2c <HAL_RCC_OscConfig>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d001      	beq.n	8000ca4 <SystemClock_Config+0x80>
		Error_Handler();
 8000ca0:	f000 f970 	bl	8000f84 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000ca4:	230f      	movs	r3, #15
 8000ca6:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cac:	2300      	movs	r3, #0
 8000cae:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8000cb8:	f107 030c 	add.w	r3, r7, #12
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f002 fbac 	bl	800341c <HAL_RCC_ClockConfig>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d001      	beq.n	8000cce <SystemClock_Config+0xaa>
		Error_Handler();
 8000cca:	f000 f95b 	bl	8000f84 <Error_Handler>
	}
}
 8000cce:	bf00      	nop
 8000cd0:	3750      	adds	r7, #80	; 0x50
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	40023800 	.word	0x40023800
 8000cdc:	40007000 	.word	0x40007000

08000ce0 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8000ce4:	4b12      	ldr	r3, [pc, #72]	; (8000d30 <MX_I2C1_Init+0x50>)
 8000ce6:	4a13      	ldr	r2, [pc, #76]	; (8000d34 <MX_I2C1_Init+0x54>)
 8000ce8:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 400000;
 8000cea:	4b11      	ldr	r3, [pc, #68]	; (8000d30 <MX_I2C1_Init+0x50>)
 8000cec:	4a12      	ldr	r2, [pc, #72]	; (8000d38 <MX_I2C1_Init+0x58>)
 8000cee:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000cf0:	4b0f      	ldr	r3, [pc, #60]	; (8000d30 <MX_I2C1_Init+0x50>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8000cf6:	4b0e      	ldr	r3, [pc, #56]	; (8000d30 <MX_I2C1_Init+0x50>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000cfc:	4b0c      	ldr	r3, [pc, #48]	; (8000d30 <MX_I2C1_Init+0x50>)
 8000cfe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000d02:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d04:	4b0a      	ldr	r3, [pc, #40]	; (8000d30 <MX_I2C1_Init+0x50>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8000d0a:	4b09      	ldr	r3, [pc, #36]	; (8000d30 <MX_I2C1_Init+0x50>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <MX_I2C1_Init+0x50>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d16:	4b06      	ldr	r3, [pc, #24]	; (8000d30 <MX_I2C1_Init+0x50>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8000d1c:	4804      	ldr	r0, [pc, #16]	; (8000d30 <MX_I2C1_Init+0x50>)
 8000d1e:	f001 fb8b 	bl	8002438 <HAL_I2C_Init>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d001      	beq.n	8000d2c <MX_I2C1_Init+0x4c>
		Error_Handler();
 8000d28:	f000 f92c 	bl	8000f84 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8000d2c:	bf00      	nop
 8000d2e:	bd80      	pop	{r7, pc}
 8000d30:	200050f4 	.word	0x200050f4
 8000d34:	40005400 	.word	0x40005400
 8000d38:	00061a80 	.word	0x00061a80

08000d3c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000d3c:	b480      	push	{r7}
 8000d3e:	b085      	sub	sp, #20
 8000d40:	af00      	add	r7, sp, #0

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000d42:	2300      	movs	r3, #0
 8000d44:	60fb      	str	r3, [r7, #12]
 8000d46:	4b17      	ldr	r3, [pc, #92]	; (8000da4 <MX_GPIO_Init+0x68>)
 8000d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d4a:	4a16      	ldr	r2, [pc, #88]	; (8000da4 <MX_GPIO_Init+0x68>)
 8000d4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d50:	6313      	str	r3, [r2, #48]	; 0x30
 8000d52:	4b14      	ldr	r3, [pc, #80]	; (8000da4 <MX_GPIO_Init+0x68>)
 8000d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d5a:	60fb      	str	r3, [r7, #12]
 8000d5c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000d5e:	2300      	movs	r3, #0
 8000d60:	60bb      	str	r3, [r7, #8]
 8000d62:	4b10      	ldr	r3, [pc, #64]	; (8000da4 <MX_GPIO_Init+0x68>)
 8000d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d66:	4a0f      	ldr	r2, [pc, #60]	; (8000da4 <MX_GPIO_Init+0x68>)
 8000d68:	f043 0301 	orr.w	r3, r3, #1
 8000d6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d6e:	4b0d      	ldr	r3, [pc, #52]	; (8000da4 <MX_GPIO_Init+0x68>)
 8000d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d72:	f003 0301 	and.w	r3, r3, #1
 8000d76:	60bb      	str	r3, [r7, #8]
 8000d78:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	607b      	str	r3, [r7, #4]
 8000d7e:	4b09      	ldr	r3, [pc, #36]	; (8000da4 <MX_GPIO_Init+0x68>)
 8000d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d82:	4a08      	ldr	r2, [pc, #32]	; (8000da4 <MX_GPIO_Init+0x68>)
 8000d84:	f043 0302 	orr.w	r3, r3, #2
 8000d88:	6313      	str	r3, [r2, #48]	; 0x30
 8000d8a:	4b06      	ldr	r3, [pc, #24]	; (8000da4 <MX_GPIO_Init+0x68>)
 8000d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d8e:	f003 0302 	and.w	r3, r3, #2
 8000d92:	607b      	str	r3, [r7, #4]
 8000d94:	687b      	ldr	r3, [r7, #4]

}
 8000d96:	bf00      	nop
 8000d98:	3714      	adds	r7, #20
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop
 8000da4:	40023800 	.word	0x40023800

08000da8 <StartDefaultTask>:
 * @brief  Function implementing the defaultTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const *argument) {
 8000da8:	b480      	push	{r7}
 8000daa:	b083      	sub	sp, #12
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
//  /* Infinite loop */
	while (1) {
 8000db0:	e7fe      	b.n	8000db0 <StartDefaultTask+0x8>

08000db2 <Sense_IR_Entry>:
 * @brief Function implementing the Sense_IR thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Sense_IR_Entry */
void Sense_IR_Entry(void const *argument) {
 8000db2:	b580      	push	{r7, lr}
 8000db4:	b082      	sub	sp, #8
 8000db6:	af00      	add	r7, sp, #0
 8000db8:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Sense_IR_Entry */
	/* Infinite loop */
	for (;;) {
		check_ir_sensor();
 8000dba:	f7ff fe69 	bl	8000a90 <check_ir_sensor>
		osDelay(100);
 8000dbe:	2064      	movs	r0, #100	; 0x64
 8000dc0:	f003 f831 	bl	8003e26 <osDelay>
		check_ir_sensor();
 8000dc4:	e7f9      	b.n	8000dba <Sense_IR_Entry+0x8>
	...

08000dc8 <display_oled_enter>:
 * @brief Function implementing the display_oled thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_display_oled_enter */
void display_oled_enter(void const *argument) {
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b084      	sub	sp, #16
 8000dcc:	af02      	add	r7, sp, #8
 8000dce:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN display_oled_enter */
	/* Infinite loop */
	for (;;) {
		if (return_left_status() && (!(return_right_status()))) {
 8000dd0:	f7ff feb2 	bl	8000b38 <return_left_status>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d02e      	beq.n	8000e38 <display_oled_enter+0x70>
 8000dda:	f7ff fea1 	bl	8000b20 <return_right_status>
 8000dde:	4603      	mov	r3, r0
 8000de0:	f083 0301 	eor.w	r3, r3, #1
 8000de4:	b2db      	uxtb	r3, r3
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d026      	beq.n	8000e38 <display_oled_enter+0x70>
			if (clear_oled_left) {
 8000dea:	4b55      	ldr	r3, [pc, #340]	; (8000f40 <display_oled_enter+0x178>)
 8000dec:	781b      	ldrb	r3, [r3, #0]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d004      	beq.n	8000dfc <display_oled_enter+0x34>
				SSD1306_Clear();
 8000df2:	f000 fe50 	bl	8001a96 <SSD1306_Clear>
				clear_oled_left = false;
 8000df6:	4b52      	ldr	r3, [pc, #328]	; (8000f40 <display_oled_enter+0x178>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	701a      	strb	r2, [r3, #0]
			}
			GPIOA->BSRR |= MASK(ENABLE_, PA5_SET); //Set the buzzer
 8000dfc:	4b51      	ldr	r3, [pc, #324]	; (8000f44 <display_oled_enter+0x17c>)
 8000dfe:	699b      	ldr	r3, [r3, #24]
 8000e00:	4a50      	ldr	r2, [pc, #320]	; (8000f44 <display_oled_enter+0x17c>)
 8000e02:	f043 0320 	orr.w	r3, r3, #32
 8000e06:	6193      	str	r3, [r2, #24]
			SSD1306_DrawBitmap(0, 0, Left_Alert_NEW, 128, 64, 1);
 8000e08:	2301      	movs	r3, #1
 8000e0a:	9301      	str	r3, [sp, #4]
 8000e0c:	2340      	movs	r3, #64	; 0x40
 8000e0e:	9300      	str	r3, [sp, #0]
 8000e10:	2380      	movs	r3, #128	; 0x80
 8000e12:	4a4d      	ldr	r2, [pc, #308]	; (8000f48 <display_oled_enter+0x180>)
 8000e14:	2100      	movs	r1, #0
 8000e16:	2000      	movs	r0, #0
 8000e18:	f000 fbb0 	bl	800157c <SSD1306_DrawBitmap>
			SSD1306_UpdateScreen();
 8000e1c:	f000 fcda 	bl	80017d4 <SSD1306_UpdateScreen>
			get_timer_Count();						//GETTING THE TIMER COUNT
 8000e20:	f001 f82c 	bl	8001e7c <get_timer_Count>
			clear_oled_right = true;
 8000e24:	4b49      	ldr	r3, [pc, #292]	; (8000f4c <display_oled_enter+0x184>)
 8000e26:	2201      	movs	r2, #1
 8000e28:	701a      	strb	r2, [r3, #0]
			clear_oled_both = true;
 8000e2a:	4b49      	ldr	r3, [pc, #292]	; (8000f50 <display_oled_enter+0x188>)
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	701a      	strb	r2, [r3, #0]
			clear_oled_default = true;
 8000e30:	4b48      	ldr	r3, [pc, #288]	; (8000f54 <display_oled_enter+0x18c>)
 8000e32:	2201      	movs	r2, #1
 8000e34:	701a      	strb	r2, [r3, #0]
 8000e36:	e07f      	b.n	8000f38 <display_oled_enter+0x170>
		} else if (return_right_status() && (!(return_left_status()))) {
 8000e38:	f7ff fe72 	bl	8000b20 <return_right_status>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d02e      	beq.n	8000ea0 <display_oled_enter+0xd8>
 8000e42:	f7ff fe79 	bl	8000b38 <return_left_status>
 8000e46:	4603      	mov	r3, r0
 8000e48:	f083 0301 	eor.w	r3, r3, #1
 8000e4c:	b2db      	uxtb	r3, r3
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d026      	beq.n	8000ea0 <display_oled_enter+0xd8>
			if (clear_oled_right) {
 8000e52:	4b3e      	ldr	r3, [pc, #248]	; (8000f4c <display_oled_enter+0x184>)
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d004      	beq.n	8000e64 <display_oled_enter+0x9c>
				SSD1306_Clear();
 8000e5a:	f000 fe1c 	bl	8001a96 <SSD1306_Clear>
				clear_oled_right = false;
 8000e5e:	4b3b      	ldr	r3, [pc, #236]	; (8000f4c <display_oled_enter+0x184>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	701a      	strb	r2, [r3, #0]
			}
			GPIOA->BSRR |= MASK(ENABLE_, PA5_SET); //Set the buzzer
 8000e64:	4b37      	ldr	r3, [pc, #220]	; (8000f44 <display_oled_enter+0x17c>)
 8000e66:	699b      	ldr	r3, [r3, #24]
 8000e68:	4a36      	ldr	r2, [pc, #216]	; (8000f44 <display_oled_enter+0x17c>)
 8000e6a:	f043 0320 	orr.w	r3, r3, #32
 8000e6e:	6193      	str	r3, [r2, #24]
			SSD1306_DrawBitmap(0, 0, Right_Alert_NEW, 128, 64, 1);
 8000e70:	2301      	movs	r3, #1
 8000e72:	9301      	str	r3, [sp, #4]
 8000e74:	2340      	movs	r3, #64	; 0x40
 8000e76:	9300      	str	r3, [sp, #0]
 8000e78:	2380      	movs	r3, #128	; 0x80
 8000e7a:	4a37      	ldr	r2, [pc, #220]	; (8000f58 <display_oled_enter+0x190>)
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	2000      	movs	r0, #0
 8000e80:	f000 fb7c 	bl	800157c <SSD1306_DrawBitmap>
			SSD1306_UpdateScreen();
 8000e84:	f000 fca6 	bl	80017d4 <SSD1306_UpdateScreen>
			get_timer_Count();
 8000e88:	f000 fff8 	bl	8001e7c <get_timer_Count>
			clear_oled_left = true;
 8000e8c:	4b2c      	ldr	r3, [pc, #176]	; (8000f40 <display_oled_enter+0x178>)
 8000e8e:	2201      	movs	r2, #1
 8000e90:	701a      	strb	r2, [r3, #0]
			clear_oled_default = true;
 8000e92:	4b30      	ldr	r3, [pc, #192]	; (8000f54 <display_oled_enter+0x18c>)
 8000e94:	2201      	movs	r2, #1
 8000e96:	701a      	strb	r2, [r3, #0]
			clear_oled_both = true;
 8000e98:	4b2d      	ldr	r3, [pc, #180]	; (8000f50 <display_oled_enter+0x188>)
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	701a      	strb	r2, [r3, #0]
 8000e9e:	e04b      	b.n	8000f38 <display_oled_enter+0x170>
		} else if (return_both_status()) {
 8000ea0:	f7ff fe56 	bl	8000b50 <return_both_status>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d026      	beq.n	8000ef8 <display_oled_enter+0x130>
			if (clear_oled_both) {
 8000eaa:	4b29      	ldr	r3, [pc, #164]	; (8000f50 <display_oled_enter+0x188>)
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d004      	beq.n	8000ebc <display_oled_enter+0xf4>
				SSD1306_Clear();
 8000eb2:	f000 fdf0 	bl	8001a96 <SSD1306_Clear>
				clear_oled_both = false;
 8000eb6:	4b26      	ldr	r3, [pc, #152]	; (8000f50 <display_oled_enter+0x188>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	701a      	strb	r2, [r3, #0]
			}
			GPIOA->BSRR |= MASK(ENABLE_, PA5_SET); //Set the buzzer
 8000ebc:	4b21      	ldr	r3, [pc, #132]	; (8000f44 <display_oled_enter+0x17c>)
 8000ebe:	699b      	ldr	r3, [r3, #24]
 8000ec0:	4a20      	ldr	r2, [pc, #128]	; (8000f44 <display_oled_enter+0x17c>)
 8000ec2:	f043 0320 	orr.w	r3, r3, #32
 8000ec6:	6193      	str	r3, [r2, #24]
			SSD1306_DrawBitmap(0, 0, Both_Side_Alert_NEW, 128, 64, 1);
 8000ec8:	2301      	movs	r3, #1
 8000eca:	9301      	str	r3, [sp, #4]
 8000ecc:	2340      	movs	r3, #64	; 0x40
 8000ece:	9300      	str	r3, [sp, #0]
 8000ed0:	2380      	movs	r3, #128	; 0x80
 8000ed2:	4a22      	ldr	r2, [pc, #136]	; (8000f5c <display_oled_enter+0x194>)
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	2000      	movs	r0, #0
 8000ed8:	f000 fb50 	bl	800157c <SSD1306_DrawBitmap>
			SSD1306_UpdateScreen();
 8000edc:	f000 fc7a 	bl	80017d4 <SSD1306_UpdateScreen>
			get_timer_Count();
 8000ee0:	f000 ffcc 	bl	8001e7c <get_timer_Count>
			clear_oled_left = true;
 8000ee4:	4b16      	ldr	r3, [pc, #88]	; (8000f40 <display_oled_enter+0x178>)
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	701a      	strb	r2, [r3, #0]
			clear_oled_right = true;
 8000eea:	4b18      	ldr	r3, [pc, #96]	; (8000f4c <display_oled_enter+0x184>)
 8000eec:	2201      	movs	r2, #1
 8000eee:	701a      	strb	r2, [r3, #0]
			clear_oled_default = true;
 8000ef0:	4b18      	ldr	r3, [pc, #96]	; (8000f54 <display_oled_enter+0x18c>)
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	701a      	strb	r2, [r3, #0]
 8000ef6:	e01f      	b.n	8000f38 <display_oled_enter+0x170>
		} else {
			if (clear_oled_default) {
 8000ef8:	4b16      	ldr	r3, [pc, #88]	; (8000f54 <display_oled_enter+0x18c>)
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d004      	beq.n	8000f0a <display_oled_enter+0x142>
				SSD1306_Clear();
 8000f00:	f000 fdc9 	bl	8001a96 <SSD1306_Clear>
				clear_oled_default = false;
 8000f04:	4b13      	ldr	r3, [pc, #76]	; (8000f54 <display_oled_enter+0x18c>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	701a      	strb	r2, [r3, #0]
			}
			GPIOA->BSRR |= MASK(ENABLE_, PA5_CLEAR); //Clear the buzzer
 8000f0a:	4b0e      	ldr	r3, [pc, #56]	; (8000f44 <display_oled_enter+0x17c>)
 8000f0c:	699b      	ldr	r3, [r3, #24]
 8000f0e:	4a0d      	ldr	r2, [pc, #52]	; (8000f44 <display_oled_enter+0x17c>)
 8000f10:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000f14:	6193      	str	r3, [r2, #24]
			RTC_calculate_date();
 8000f16:	f000 faa5 	bl	8001464 <RTC_calculate_date>
			RTC_calculate_time();
 8000f1a:	f000 fa43 	bl	80013a4 <RTC_calculate_time>
			calculate_temperature();
 8000f1e:	f7ff fb83 	bl	8000628 <calculate_temperature>
			clear_oled_left = true;
 8000f22:	4b07      	ldr	r3, [pc, #28]	; (8000f40 <display_oled_enter+0x178>)
 8000f24:	2201      	movs	r2, #1
 8000f26:	701a      	strb	r2, [r3, #0]
			clear_oled_right = true;
 8000f28:	4b08      	ldr	r3, [pc, #32]	; (8000f4c <display_oled_enter+0x184>)
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	701a      	strb	r2, [r3, #0]
			clear_oled_both = true;
 8000f2e:	4b08      	ldr	r3, [pc, #32]	; (8000f50 <display_oled_enter+0x188>)
 8000f30:	2201      	movs	r2, #1
 8000f32:	701a      	strb	r2, [r3, #0]
			Time_Update();
 8000f34:	f000 f82c 	bl	8000f90 <Time_Update>
		}
		osDelay(1);
 8000f38:	2001      	movs	r0, #1
 8000f3a:	f002 ff74 	bl	8003e26 <osDelay>
		if (return_left_status() && (!(return_right_status()))) {
 8000f3e:	e747      	b.n	8000dd0 <display_oled_enter+0x8>
 8000f40:	20000010 	.word	0x20000010
 8000f44:	40020000 	.word	0x40020000
 8000f48:	20000014 	.word	0x20000014
 8000f4c:	20000011 	.word	0x20000011
 8000f50:	20000012 	.word	0x20000012
 8000f54:	20000013 	.word	0x20000013
 8000f58:	20000814 	.word	0x20000814
 8000f5c:	20000414 	.word	0x20000414

08000f60 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM4) {
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a04      	ldr	r2, [pc, #16]	; (8000f80 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d101      	bne.n	8000f76 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8000f72:	f000 ffdb 	bl	8001f2c <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000f76:	bf00      	nop
 8000f78:	3708      	adds	r7, #8
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	40000800 	.word	0x40000800

08000f84 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f88:	b672      	cpsid	i
}
 8000f8a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000f8c:	e7fe      	b.n	8000f8c <Error_Handler+0x8>
	...

08000f90 <Time_Update>:
static char temp_tens  = '\0';
static char temp_ones = '\0';

static char date_string[] ={'0','4','/','3','0','/','2','3','\0'};
static char temp_string[] = {'2','7','C','\0'};
void Time_Update(void){
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
	//SSD1306_Clear();
	SSD1306_GotoXY (COLON_POSITION,TIME_ROW);
 8000f94:	2123      	movs	r1, #35	; 0x23
 8000f96:	203a      	movs	r0, #58	; 0x3a
 8000f98:	f000 fcc2 	bl	8001920 <SSD1306_GotoXY>
	SSD1306_Putc(':', &Font_16x26, 1);
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	4999      	ldr	r1, [pc, #612]	; (8001204 <Time_Update+0x274>)
 8000fa0:	203a      	movs	r0, #58	; 0x3a
 8000fa2:	f000 fcd3 	bl	800194c <SSD1306_Putc>
	//SSD1306_UpdateScreen(); //display

	/*Calculation to seperate the 10s with the ones*/
		prev_min_val = get_minutes();
 8000fa6:	f000 faad 	bl	8001504 <get_minutes>
 8000faa:	4603      	mov	r3, r0
 8000fac:	461a      	mov	r2, r3
 8000fae:	4b96      	ldr	r3, [pc, #600]	; (8001208 <Time_Update+0x278>)
 8000fb0:	701a      	strb	r2, [r3, #0]

		min_ones = (prev_min_val % 10) + '0';
 8000fb2:	4b95      	ldr	r3, [pc, #596]	; (8001208 <Time_Update+0x278>)
 8000fb4:	781a      	ldrb	r2, [r3, #0]
 8000fb6:	4b95      	ldr	r3, [pc, #596]	; (800120c <Time_Update+0x27c>)
 8000fb8:	fba3 1302 	umull	r1, r3, r3, r2
 8000fbc:	08d9      	lsrs	r1, r3, #3
 8000fbe:	460b      	mov	r3, r1
 8000fc0:	009b      	lsls	r3, r3, #2
 8000fc2:	440b      	add	r3, r1
 8000fc4:	005b      	lsls	r3, r3, #1
 8000fc6:	1ad3      	subs	r3, r2, r3
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	3330      	adds	r3, #48	; 0x30
 8000fcc:	b2da      	uxtb	r2, r3
 8000fce:	4b90      	ldr	r3, [pc, #576]	; (8001210 <Time_Update+0x280>)
 8000fd0:	701a      	strb	r2, [r3, #0]

		min_tens = (prev_min_val / 10) + '0';
 8000fd2:	4b8d      	ldr	r3, [pc, #564]	; (8001208 <Time_Update+0x278>)
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	4a8d      	ldr	r2, [pc, #564]	; (800120c <Time_Update+0x27c>)
 8000fd8:	fba2 2303 	umull	r2, r3, r2, r3
 8000fdc:	08db      	lsrs	r3, r3, #3
 8000fde:	b2db      	uxtb	r3, r3
 8000fe0:	3330      	adds	r3, #48	; 0x30
 8000fe2:	b2da      	uxtb	r2, r3
 8000fe4:	4b8b      	ldr	r3, [pc, #556]	; (8001214 <Time_Update+0x284>)
 8000fe6:	701a      	strb	r2, [r3, #0]

		SSD1306_GotoXY(MIN_TENS_POSITION, TIME_ROW);
 8000fe8:	2123      	movs	r1, #35	; 0x23
 8000fea:	2048      	movs	r0, #72	; 0x48
 8000fec:	f000 fc98 	bl	8001920 <SSD1306_GotoXY>
		SSD1306_Putc(min_tens, &Font_16x26, 1);
 8000ff0:	4b88      	ldr	r3, [pc, #544]	; (8001214 <Time_Update+0x284>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	4983      	ldr	r1, [pc, #524]	; (8001204 <Time_Update+0x274>)
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f000 fca7 	bl	800194c <SSD1306_Putc>
		//SSD1306_UpdateScreen();

		SSD1306_GotoXY(MIN_ONES_POSITION, TIME_ROW);
 8000ffe:	2123      	movs	r1, #35	; 0x23
 8001000:	2056      	movs	r0, #86	; 0x56
 8001002:	f000 fc8d 	bl	8001920 <SSD1306_GotoXY>
		SSD1306_Putc(min_ones, &Font_16x26, 1);
 8001006:	4b82      	ldr	r3, [pc, #520]	; (8001210 <Time_Update+0x280>)
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	2201      	movs	r2, #1
 800100c:	497d      	ldr	r1, [pc, #500]	; (8001204 <Time_Update+0x274>)
 800100e:	4618      	mov	r0, r3
 8001010:	f000 fc9c 	bl	800194c <SSD1306_Putc>
		//SSD1306_UpdateScreen();

		/*Calculation to seperate the 10s with the ones*/
		prev_hour_val = get_hours();
 8001014:	f000 fa82 	bl	800151c <get_hours>
 8001018:	4603      	mov	r3, r0
 800101a:	461a      	mov	r2, r3
 800101c:	4b7e      	ldr	r3, [pc, #504]	; (8001218 <Time_Update+0x288>)
 800101e:	701a      	strb	r2, [r3, #0]

		hours_ones = (prev_hour_val % 10)+ '0';
 8001020:	4b7d      	ldr	r3, [pc, #500]	; (8001218 <Time_Update+0x288>)
 8001022:	781a      	ldrb	r2, [r3, #0]
 8001024:	4b79      	ldr	r3, [pc, #484]	; (800120c <Time_Update+0x27c>)
 8001026:	fba3 1302 	umull	r1, r3, r3, r2
 800102a:	08d9      	lsrs	r1, r3, #3
 800102c:	460b      	mov	r3, r1
 800102e:	009b      	lsls	r3, r3, #2
 8001030:	440b      	add	r3, r1
 8001032:	005b      	lsls	r3, r3, #1
 8001034:	1ad3      	subs	r3, r2, r3
 8001036:	b2db      	uxtb	r3, r3
 8001038:	3330      	adds	r3, #48	; 0x30
 800103a:	b2da      	uxtb	r2, r3
 800103c:	4b77      	ldr	r3, [pc, #476]	; (800121c <Time_Update+0x28c>)
 800103e:	701a      	strb	r2, [r3, #0]

		hours_tens = (prev_hour_val / 10) + '0';
 8001040:	4b75      	ldr	r3, [pc, #468]	; (8001218 <Time_Update+0x288>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	4a71      	ldr	r2, [pc, #452]	; (800120c <Time_Update+0x27c>)
 8001046:	fba2 2303 	umull	r2, r3, r2, r3
 800104a:	08db      	lsrs	r3, r3, #3
 800104c:	b2db      	uxtb	r3, r3
 800104e:	3330      	adds	r3, #48	; 0x30
 8001050:	b2da      	uxtb	r2, r3
 8001052:	4b73      	ldr	r3, [pc, #460]	; (8001220 <Time_Update+0x290>)
 8001054:	701a      	strb	r2, [r3, #0]

		SSD1306_GotoXY(HOURS_TENS_POSITION, TIME_ROW);
 8001056:	2123      	movs	r1, #35	; 0x23
 8001058:	201e      	movs	r0, #30
 800105a:	f000 fc61 	bl	8001920 <SSD1306_GotoXY>
		SSD1306_Putc(hours_tens, &Font_16x26, 1);
 800105e:	4b70      	ldr	r3, [pc, #448]	; (8001220 <Time_Update+0x290>)
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	2201      	movs	r2, #1
 8001064:	4967      	ldr	r1, [pc, #412]	; (8001204 <Time_Update+0x274>)
 8001066:	4618      	mov	r0, r3
 8001068:	f000 fc70 	bl	800194c <SSD1306_Putc>
		//SSD1306_UpdateScreen();

		SSD1306_GotoXY(HOURS_ONES_POSITION, TIME_ROW);
 800106c:	2123      	movs	r1, #35	; 0x23
 800106e:	202c      	movs	r0, #44	; 0x2c
 8001070:	f000 fc56 	bl	8001920 <SSD1306_GotoXY>
		SSD1306_Putc(hours_ones, &Font_16x26, 1);
 8001074:	4b69      	ldr	r3, [pc, #420]	; (800121c <Time_Update+0x28c>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	2201      	movs	r2, #1
 800107a:	4962      	ldr	r1, [pc, #392]	; (8001204 <Time_Update+0x274>)
 800107c:	4618      	mov	r0, r3
 800107e:	f000 fc65 	bl	800194c <SSD1306_Putc>
		//SSD1306_UpdateScreen();

		month_val = get_month();
 8001082:	f000 fa63 	bl	800154c <get_month>
 8001086:	4603      	mov	r3, r0
 8001088:	461a      	mov	r2, r3
 800108a:	4b66      	ldr	r3, [pc, #408]	; (8001224 <Time_Update+0x294>)
 800108c:	701a      	strb	r2, [r3, #0]

		month_tens = (month_val / 10) + '0';
 800108e:	4b65      	ldr	r3, [pc, #404]	; (8001224 <Time_Update+0x294>)
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	4a5e      	ldr	r2, [pc, #376]	; (800120c <Time_Update+0x27c>)
 8001094:	fba2 2303 	umull	r2, r3, r2, r3
 8001098:	08db      	lsrs	r3, r3, #3
 800109a:	b2db      	uxtb	r3, r3
 800109c:	3330      	adds	r3, #48	; 0x30
 800109e:	b2da      	uxtb	r2, r3
 80010a0:	4b61      	ldr	r3, [pc, #388]	; (8001228 <Time_Update+0x298>)
 80010a2:	701a      	strb	r2, [r3, #0]
		date_string[0] = month_tens;
 80010a4:	4b60      	ldr	r3, [pc, #384]	; (8001228 <Time_Update+0x298>)
 80010a6:	781a      	ldrb	r2, [r3, #0]
 80010a8:	4b60      	ldr	r3, [pc, #384]	; (800122c <Time_Update+0x29c>)
 80010aa:	701a      	strb	r2, [r3, #0]

		month_ones = (month_val % 10)+ '0';
 80010ac:	4b5d      	ldr	r3, [pc, #372]	; (8001224 <Time_Update+0x294>)
 80010ae:	781a      	ldrb	r2, [r3, #0]
 80010b0:	4b56      	ldr	r3, [pc, #344]	; (800120c <Time_Update+0x27c>)
 80010b2:	fba3 1302 	umull	r1, r3, r3, r2
 80010b6:	08d9      	lsrs	r1, r3, #3
 80010b8:	460b      	mov	r3, r1
 80010ba:	009b      	lsls	r3, r3, #2
 80010bc:	440b      	add	r3, r1
 80010be:	005b      	lsls	r3, r3, #1
 80010c0:	1ad3      	subs	r3, r2, r3
 80010c2:	b2db      	uxtb	r3, r3
 80010c4:	3330      	adds	r3, #48	; 0x30
 80010c6:	b2da      	uxtb	r2, r3
 80010c8:	4b59      	ldr	r3, [pc, #356]	; (8001230 <Time_Update+0x2a0>)
 80010ca:	701a      	strb	r2, [r3, #0]
		date_string[1] = month_ones;
 80010cc:	4b58      	ldr	r3, [pc, #352]	; (8001230 <Time_Update+0x2a0>)
 80010ce:	781a      	ldrb	r2, [r3, #0]
 80010d0:	4b56      	ldr	r3, [pc, #344]	; (800122c <Time_Update+0x29c>)
 80010d2:	705a      	strb	r2, [r3, #1]

		date_val = get_day();
 80010d4:	f000 fa46 	bl	8001564 <get_day>
 80010d8:	4603      	mov	r3, r0
 80010da:	461a      	mov	r2, r3
 80010dc:	4b55      	ldr	r3, [pc, #340]	; (8001234 <Time_Update+0x2a4>)
 80010de:	701a      	strb	r2, [r3, #0]

		date_tens = (date_val / 10) + '0';
 80010e0:	4b54      	ldr	r3, [pc, #336]	; (8001234 <Time_Update+0x2a4>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	4a49      	ldr	r2, [pc, #292]	; (800120c <Time_Update+0x27c>)
 80010e6:	fba2 2303 	umull	r2, r3, r2, r3
 80010ea:	08db      	lsrs	r3, r3, #3
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	3330      	adds	r3, #48	; 0x30
 80010f0:	b2da      	uxtb	r2, r3
 80010f2:	4b51      	ldr	r3, [pc, #324]	; (8001238 <Time_Update+0x2a8>)
 80010f4:	701a      	strb	r2, [r3, #0]
		date_string[3] = date_tens;
 80010f6:	4b50      	ldr	r3, [pc, #320]	; (8001238 <Time_Update+0x2a8>)
 80010f8:	781a      	ldrb	r2, [r3, #0]
 80010fa:	4b4c      	ldr	r3, [pc, #304]	; (800122c <Time_Update+0x29c>)
 80010fc:	70da      	strb	r2, [r3, #3]

		date_ones = (date_val % 10)+ '0';
 80010fe:	4b4d      	ldr	r3, [pc, #308]	; (8001234 <Time_Update+0x2a4>)
 8001100:	781a      	ldrb	r2, [r3, #0]
 8001102:	4b42      	ldr	r3, [pc, #264]	; (800120c <Time_Update+0x27c>)
 8001104:	fba3 1302 	umull	r1, r3, r3, r2
 8001108:	08d9      	lsrs	r1, r3, #3
 800110a:	460b      	mov	r3, r1
 800110c:	009b      	lsls	r3, r3, #2
 800110e:	440b      	add	r3, r1
 8001110:	005b      	lsls	r3, r3, #1
 8001112:	1ad3      	subs	r3, r2, r3
 8001114:	b2db      	uxtb	r3, r3
 8001116:	3330      	adds	r3, #48	; 0x30
 8001118:	b2da      	uxtb	r2, r3
 800111a:	4b48      	ldr	r3, [pc, #288]	; (800123c <Time_Update+0x2ac>)
 800111c:	701a      	strb	r2, [r3, #0]
		date_string[4] = date_ones;
 800111e:	4b47      	ldr	r3, [pc, #284]	; (800123c <Time_Update+0x2ac>)
 8001120:	781a      	ldrb	r2, [r3, #0]
 8001122:	4b42      	ldr	r3, [pc, #264]	; (800122c <Time_Update+0x29c>)
 8001124:	711a      	strb	r2, [r3, #4]

		year_val = get_year();
 8001126:	f000 fa05 	bl	8001534 <get_year>
 800112a:	4603      	mov	r3, r0
 800112c:	461a      	mov	r2, r3
 800112e:	4b44      	ldr	r3, [pc, #272]	; (8001240 <Time_Update+0x2b0>)
 8001130:	701a      	strb	r2, [r3, #0]

		year_tens = (year_val / 10) + '0';
 8001132:	4b43      	ldr	r3, [pc, #268]	; (8001240 <Time_Update+0x2b0>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	4a35      	ldr	r2, [pc, #212]	; (800120c <Time_Update+0x27c>)
 8001138:	fba2 2303 	umull	r2, r3, r2, r3
 800113c:	08db      	lsrs	r3, r3, #3
 800113e:	b2db      	uxtb	r3, r3
 8001140:	3330      	adds	r3, #48	; 0x30
 8001142:	b2da      	uxtb	r2, r3
 8001144:	4b3f      	ldr	r3, [pc, #252]	; (8001244 <Time_Update+0x2b4>)
 8001146:	701a      	strb	r2, [r3, #0]
		date_string[6] = year_tens;
 8001148:	4b3e      	ldr	r3, [pc, #248]	; (8001244 <Time_Update+0x2b4>)
 800114a:	781a      	ldrb	r2, [r3, #0]
 800114c:	4b37      	ldr	r3, [pc, #220]	; (800122c <Time_Update+0x29c>)
 800114e:	719a      	strb	r2, [r3, #6]

		year_ones = (year_val % 10)+ '0';
 8001150:	4b3b      	ldr	r3, [pc, #236]	; (8001240 <Time_Update+0x2b0>)
 8001152:	781a      	ldrb	r2, [r3, #0]
 8001154:	4b2d      	ldr	r3, [pc, #180]	; (800120c <Time_Update+0x27c>)
 8001156:	fba3 1302 	umull	r1, r3, r3, r2
 800115a:	08d9      	lsrs	r1, r3, #3
 800115c:	460b      	mov	r3, r1
 800115e:	009b      	lsls	r3, r3, #2
 8001160:	440b      	add	r3, r1
 8001162:	005b      	lsls	r3, r3, #1
 8001164:	1ad3      	subs	r3, r2, r3
 8001166:	b2db      	uxtb	r3, r3
 8001168:	3330      	adds	r3, #48	; 0x30
 800116a:	b2da      	uxtb	r2, r3
 800116c:	4b36      	ldr	r3, [pc, #216]	; (8001248 <Time_Update+0x2b8>)
 800116e:	701a      	strb	r2, [r3, #0]
		date_string[7] = year_ones;
 8001170:	4b35      	ldr	r3, [pc, #212]	; (8001248 <Time_Update+0x2b8>)
 8001172:	781a      	ldrb	r2, [r3, #0]
 8001174:	4b2d      	ldr	r3, [pc, #180]	; (800122c <Time_Update+0x29c>)
 8001176:	71da      	strb	r2, [r3, #7]

		SSD1306_GotoXY (DATE_COLUMN,DATE_ROW);
 8001178:	2100      	movs	r1, #0
 800117a:	2000      	movs	r0, #0
 800117c:	f000 fbd0 	bl	8001920 <SSD1306_GotoXY>
		SSD1306_Puts (date_string, &Font_7x10, 1);
 8001180:	2201      	movs	r2, #1
 8001182:	4932      	ldr	r1, [pc, #200]	; (800124c <Time_Update+0x2bc>)
 8001184:	4829      	ldr	r0, [pc, #164]	; (800122c <Time_Update+0x29c>)
 8001186:	f000 fc61 	bl	8001a4c <SSD1306_Puts>
		//SSD1306_UpdateScreen();

		temp_val = get_temp();
 800118a:	f7ff fc19 	bl	80009c0 <get_temp>
 800118e:	4603      	mov	r3, r0
 8001190:	b2da      	uxtb	r2, r3
 8001192:	4b2f      	ldr	r3, [pc, #188]	; (8001250 <Time_Update+0x2c0>)
 8001194:	701a      	strb	r2, [r3, #0]

		temp_tens = (temp_val / 10) + '0';
 8001196:	4b2e      	ldr	r3, [pc, #184]	; (8001250 <Time_Update+0x2c0>)
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	4a1c      	ldr	r2, [pc, #112]	; (800120c <Time_Update+0x27c>)
 800119c:	fba2 2303 	umull	r2, r3, r2, r3
 80011a0:	08db      	lsrs	r3, r3, #3
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	3330      	adds	r3, #48	; 0x30
 80011a6:	b2da      	uxtb	r2, r3
 80011a8:	4b2a      	ldr	r3, [pc, #168]	; (8001254 <Time_Update+0x2c4>)
 80011aa:	701a      	strb	r2, [r3, #0]
		temp_string[0] = temp_tens;
 80011ac:	4b29      	ldr	r3, [pc, #164]	; (8001254 <Time_Update+0x2c4>)
 80011ae:	781a      	ldrb	r2, [r3, #0]
 80011b0:	4b29      	ldr	r3, [pc, #164]	; (8001258 <Time_Update+0x2c8>)
 80011b2:	701a      	strb	r2, [r3, #0]

		temp_ones = (temp_val % 10) + '0';
 80011b4:	4b26      	ldr	r3, [pc, #152]	; (8001250 <Time_Update+0x2c0>)
 80011b6:	781a      	ldrb	r2, [r3, #0]
 80011b8:	4b14      	ldr	r3, [pc, #80]	; (800120c <Time_Update+0x27c>)
 80011ba:	fba3 1302 	umull	r1, r3, r3, r2
 80011be:	08d9      	lsrs	r1, r3, #3
 80011c0:	460b      	mov	r3, r1
 80011c2:	009b      	lsls	r3, r3, #2
 80011c4:	440b      	add	r3, r1
 80011c6:	005b      	lsls	r3, r3, #1
 80011c8:	1ad3      	subs	r3, r2, r3
 80011ca:	b2db      	uxtb	r3, r3
 80011cc:	3330      	adds	r3, #48	; 0x30
 80011ce:	b2da      	uxtb	r2, r3
 80011d0:	4b22      	ldr	r3, [pc, #136]	; (800125c <Time_Update+0x2cc>)
 80011d2:	701a      	strb	r2, [r3, #0]
		temp_string[1] = temp_ones;
 80011d4:	4b21      	ldr	r3, [pc, #132]	; (800125c <Time_Update+0x2cc>)
 80011d6:	781a      	ldrb	r2, [r3, #0]
 80011d8:	4b1f      	ldr	r3, [pc, #124]	; (8001258 <Time_Update+0x2c8>)
 80011da:	705a      	strb	r2, [r3, #1]

		SSD1306_GotoXY (TEMP_COLUMN,TEMP_ROW);
 80011dc:	2100      	movs	r1, #0
 80011de:	2060      	movs	r0, #96	; 0x60
 80011e0:	f000 fb9e 	bl	8001920 <SSD1306_GotoXY>
		SSD1306_Puts (temp_string, &Font_7x10, 1);
 80011e4:	2201      	movs	r2, #1
 80011e6:	4919      	ldr	r1, [pc, #100]	; (800124c <Time_Update+0x2bc>)
 80011e8:	481b      	ldr	r0, [pc, #108]	; (8001258 <Time_Update+0x2c8>)
 80011ea:	f000 fc2f 	bl	8001a4c <SSD1306_Puts>
		SSD1306_UpdateScreen();
 80011ee:	f000 faf1 	bl	80017d4 <SSD1306_UpdateScreen>
		ADC1->CR2 |= MASK(ENABLE_, START_CONVERSION); //Start the next conversion
 80011f2:	4b1b      	ldr	r3, [pc, #108]	; (8001260 <Time_Update+0x2d0>)
 80011f4:	689b      	ldr	r3, [r3, #8]
 80011f6:	4a1a      	ldr	r2, [pc, #104]	; (8001260 <Time_Update+0x2d0>)
 80011f8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80011fc:	6093      	str	r3, [r2, #8]
}
 80011fe:	bf00      	nop
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	20000008 	.word	0x20000008
 8001208:	20000f73 	.word	0x20000f73
 800120c:	cccccccd 	.word	0xcccccccd
 8001210:	20000f75 	.word	0x20000f75
 8001214:	20000f76 	.word	0x20000f76
 8001218:	20000f74 	.word	0x20000f74
 800121c:	20000f77 	.word	0x20000f77
 8001220:	20000f78 	.word	0x20000f78
 8001224:	20000f7a 	.word	0x20000f7a
 8001228:	20000f7f 	.word	0x20000f7f
 800122c:	20000c14 	.word	0x20000c14
 8001230:	20000f7e 	.word	0x20000f7e
 8001234:	20000f79 	.word	0x20000f79
 8001238:	20000f7d 	.word	0x20000f7d
 800123c:	20000f7c 	.word	0x20000f7c
 8001240:	20000f7b 	.word	0x20000f7b
 8001244:	20000f81 	.word	0x20000f81
 8001248:	20000f80 	.word	0x20000f80
 800124c:	20000000 	.word	0x20000000
 8001250:	20000f82 	.word	0x20000f82
 8001254:	20000f83 	.word	0x20000f83
 8001258:	20000c20 	.word	0x20000c20
 800125c:	20000f84 	.word	0x20000f84
 8001260:	40012000 	.word	0x40012000

08001264 <rtc_init>:
static uint8_t Day = 0;
static uint8_t Year = 0;
volatile static int test = 0;

void rtc_init()
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= MASK(ENABLE_,POWER_INTERFACE_CLK); // Enable clock for power interface
 8001268:	4b4b      	ldr	r3, [pc, #300]	; (8001398 <rtc_init+0x134>)
 800126a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800126c:	4a4a      	ldr	r2, [pc, #296]	; (8001398 <rtc_init+0x134>)
 800126e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001272:	6413      	str	r3, [r2, #64]	; 0x40
	PWR->CR |= MASK(ENABLE_,NO_WRITE_PROTECT); // Disable the write protect to RTC
 8001274:	4b49      	ldr	r3, [pc, #292]	; (800139c <rtc_init+0x138>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4a48      	ldr	r2, [pc, #288]	; (800139c <rtc_init+0x138>)
 800127a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800127e:	6013      	str	r3, [r2, #0]
	RCC->CSR |= MASK(ENABLE_,LOW_SPEED_OSC); // Enable LSI RC oscillator ON
 8001280:	4b45      	ldr	r3, [pc, #276]	; (8001398 <rtc_init+0x134>)
 8001282:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001284:	4a44      	ldr	r2, [pc, #272]	; (8001398 <rtc_init+0x134>)
 8001286:	f043 0301 	orr.w	r3, r3, #1
 800128a:	6753      	str	r3, [r2, #116]	; 0x74
	while(!(RCC->CSR & MASK(ENABLE_,LOW_SPEED_OSC_READY))); // Wait till the LSI RC oscillator is ON
 800128c:	bf00      	nop
 800128e:	4b42      	ldr	r3, [pc, #264]	; (8001398 <rtc_init+0x134>)
 8001290:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001292:	f003 0302 	and.w	r3, r3, #2
 8001296:	2b00      	cmp	r3, #0
 8001298:	d0f9      	beq.n	800128e <rtc_init+0x2a>
	RCC->BDCR |= MASK(ENABLE_,RTC_CLOCK) | MASK(ENABLE_,LSI_CLOCK); // Enable clock for RTC module and select LSI as clock source
 800129a:	4b3f      	ldr	r3, [pc, #252]	; (8001398 <rtc_init+0x134>)
 800129c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800129e:	4a3e      	ldr	r2, [pc, #248]	; (8001398 <rtc_init+0x134>)
 80012a0:	f443 4302 	orr.w	r3, r3, #33280	; 0x8200
 80012a4:	6713      	str	r3, [r2, #112]	; 0x70
	RTC->WPR |= 0xCA; // Unlock the write protection by using the key
 80012a6:	4b3e      	ldr	r3, [pc, #248]	; (80013a0 <rtc_init+0x13c>)
 80012a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012aa:	4a3d      	ldr	r2, [pc, #244]	; (80013a0 <rtc_init+0x13c>)
 80012ac:	f043 03ca 	orr.w	r3, r3, #202	; 0xca
 80012b0:	6253      	str	r3, [r2, #36]	; 0x24
	RTC->WPR |= 0x53; // Unlock the write protection by using the key
 80012b2:	4b3b      	ldr	r3, [pc, #236]	; (80013a0 <rtc_init+0x13c>)
 80012b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012b6:	4a3a      	ldr	r2, [pc, #232]	; (80013a0 <rtc_init+0x13c>)
 80012b8:	f043 0353 	orr.w	r3, r3, #83	; 0x53
 80012bc:	6253      	str	r3, [r2, #36]	; 0x24
	RTC->ISR |= MASK(ENABLE_,INIT_MODE); // The calendar counter is stopped to allow update
 80012be:	4b38      	ldr	r3, [pc, #224]	; (80013a0 <rtc_init+0x13c>)
 80012c0:	68db      	ldr	r3, [r3, #12]
 80012c2:	4a37      	ldr	r2, [pc, #220]	; (80013a0 <rtc_init+0x13c>)
 80012c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012c8:	60d3      	str	r3, [r2, #12]
	while(!(RTC -> ISR & RTC_ISR_INITF)); //wait till its set
 80012ca:	bf00      	nop
 80012cc:	4b34      	ldr	r3, [pc, #208]	; (80013a0 <rtc_init+0x13c>)
 80012ce:	68db      	ldr	r3, [r3, #12]
 80012d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d0f9      	beq.n	80012cc <rtc_init+0x68>
	RTC -> PRER = RESET_MASK;
 80012d8:	4b31      	ldr	r3, [pc, #196]	; (80013a0 <rtc_init+0x13c>)
 80012da:	2200      	movs	r2, #0
 80012dc:	611a      	str	r2, [r3, #16]
	RTC->PRER |= PREDIV_S; //Set the prescalar to bring down the LSI frequency 1Hz
 80012de:	4b30      	ldr	r3, [pc, #192]	; (80013a0 <rtc_init+0x13c>)
 80012e0:	691b      	ldr	r3, [r3, #16]
 80012e2:	4a2f      	ldr	r2, [pc, #188]	; (80013a0 <rtc_init+0x13c>)
 80012e4:	f043 03f9 	orr.w	r3, r3, #249	; 0xf9
 80012e8:	6113      	str	r3, [r2, #16]
	RTC->PRER |= PREDIV_A<<16;
 80012ea:	4b2d      	ldr	r3, [pc, #180]	; (80013a0 <rtc_init+0x13c>)
 80012ec:	691b      	ldr	r3, [r3, #16]
 80012ee:	4a2c      	ldr	r2, [pc, #176]	; (80013a0 <rtc_init+0x13c>)
 80012f0:	f443 03fe 	orr.w	r3, r3, #8323072	; 0x7f0000
 80012f4:	6113      	str	r3, [r2, #16]
	//Set the TR and DR registers for date and time
	RTC->TR &= ~(CLEAR_MASK);
 80012f6:	4b2a      	ldr	r3, [pc, #168]	; (80013a0 <rtc_init+0x13c>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4b29      	ldr	r3, [pc, #164]	; (80013a0 <rtc_init+0x13c>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	601a      	str	r2, [r3, #0]
	RTC->TR |= (MINUTES_TENS << 12); //minutes msb is 4
 8001300:	4b27      	ldr	r3, [pc, #156]	; (80013a0 <rtc_init+0x13c>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a26      	ldr	r2, [pc, #152]	; (80013a0 <rtc_init+0x13c>)
 8001306:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800130a:	6013      	str	r3, [r2, #0]
	RTC->TR |= (HOURS_ONES << 16); //hours lsb is 7
 800130c:	4b24      	ldr	r3, [pc, #144]	; (80013a0 <rtc_init+0x13c>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4a23      	ldr	r2, [pc, #140]	; (80013a0 <rtc_init+0x13c>)
 8001312:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8001316:	6013      	str	r3, [r2, #0]
	RTC->TR |= (HOURS_TENS << 20); //hours msb is 1 i.e. 17.40.0
 8001318:	4b21      	ldr	r3, [pc, #132]	; (80013a0 <rtc_init+0x13c>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a20      	ldr	r2, [pc, #128]	; (80013a0 <rtc_init+0x13c>)
 800131e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001322:	6013      	str	r3, [r2, #0]
	RTC->DR &= ~(CLEAR_MASK);
 8001324:	4b1e      	ldr	r3, [pc, #120]	; (80013a0 <rtc_init+0x13c>)
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	4b1d      	ldr	r3, [pc, #116]	; (80013a0 <rtc_init+0x13c>)
 800132a:	2200      	movs	r2, #0
 800132c:	605a      	str	r2, [r3, #4]
	RTC->DR |= MASK(DATE_ONES,DATE_ONES_POS); //date ones is 0
 800132e:	4b1c      	ldr	r3, [pc, #112]	; (80013a0 <rtc_init+0x13c>)
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	4a1b      	ldr	r2, [pc, #108]	; (80013a0 <rtc_init+0x13c>)
 8001334:	f043 0301 	orr.w	r3, r3, #1
 8001338:	6053      	str	r3, [r2, #4]
	RTC->DR |= MASK(DATE_TENS,DATE_TENS_POS); //date tens is 3
 800133a:	4b19      	ldr	r3, [pc, #100]	; (80013a0 <rtc_init+0x13c>)
 800133c:	4a18      	ldr	r2, [pc, #96]	; (80013a0 <rtc_init+0x13c>)
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	6053      	str	r3, [r2, #4]
	RTC->DR |= MASK(MONTH_ONES,MONTH_ONES_POS); //month ones is 4
 8001342:	4b17      	ldr	r3, [pc, #92]	; (80013a0 <rtc_init+0x13c>)
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	4a16      	ldr	r2, [pc, #88]	; (80013a0 <rtc_init+0x13c>)
 8001348:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
 800134c:	6053      	str	r3, [r2, #4]
	RTC->DR |= MASK(YEAR_ONES,YEAR_ONES_POS); //years once is 3
 800134e:	4b14      	ldr	r3, [pc, #80]	; (80013a0 <rtc_init+0x13c>)
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	4a13      	ldr	r2, [pc, #76]	; (80013a0 <rtc_init+0x13c>)
 8001354:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8001358:	6053      	str	r3, [r2, #4]
	RTC->DR |= MASK(YEARS_TENS,YEARS_TENS_POS); //years tens position is 2
 800135a:	4b11      	ldr	r3, [pc, #68]	; (80013a0 <rtc_init+0x13c>)
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	4a10      	ldr	r2, [pc, #64]	; (80013a0 <rtc_init+0x13c>)
 8001360:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001364:	6053      	str	r3, [r2, #4]
	RTC->CR |= MASK(ENABLE_,BYPASS); //Calendar values are taken directly from the calendar counters.
 8001366:	4b0e      	ldr	r3, [pc, #56]	; (80013a0 <rtc_init+0x13c>)
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	4a0d      	ldr	r2, [pc, #52]	; (80013a0 <rtc_init+0x13c>)
 800136c:	f043 0320 	orr.w	r3, r3, #32
 8001370:	6093      	str	r3, [r2, #8]
	RTC->ISR &= ~MASK(ENABLE_,INIT_MODE); //Clear the Init bit to exit Initialization mode
 8001372:	4b0b      	ldr	r3, [pc, #44]	; (80013a0 <rtc_init+0x13c>)
 8001374:	68db      	ldr	r3, [r3, #12]
 8001376:	4a0a      	ldr	r2, [pc, #40]	; (80013a0 <rtc_init+0x13c>)
 8001378:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800137c:	60d3      	str	r3, [r2, #12]
	PWR->CR &= ~MASK(ENABLE_,NO_WRITE_PROTECT); //Enable the Write protect back
 800137e:	4b07      	ldr	r3, [pc, #28]	; (800139c <rtc_init+0x138>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4a06      	ldr	r2, [pc, #24]	; (800139c <rtc_init+0x138>)
 8001384:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8001388:	f023 0301 	bic.w	r3, r3, #1
 800138c:	6013      	str	r3, [r2, #0]
}
 800138e:	bf00      	nop
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr
 8001398:	40023800 	.word	0x40023800
 800139c:	40007000 	.word	0x40007000
 80013a0:	40002800 	.word	0x40002800

080013a4 <RTC_calculate_time>:

void RTC_calculate_time (void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
	uint8_t min = 0;
 80013aa:	2300      	movs	r3, #0
 80013ac:	71fb      	strb	r3, [r7, #7]
	uint8_t hrs = 0;
 80013ae:	2300      	movs	r3, #0
 80013b0:	71bb      	strb	r3, [r7, #6]
	Seconds=(((RTC->TR & 0x7f) >> 4)*10)+(RTC->TR & 0xf);
 80013b2:	4b28      	ldr	r3, [pc, #160]	; (8001454 <RTC_calculate_time+0xb0>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	091b      	lsrs	r3, r3, #4
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	f003 0307 	and.w	r3, r3, #7
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	461a      	mov	r2, r3
 80013c2:	0092      	lsls	r2, r2, #2
 80013c4:	4413      	add	r3, r2
 80013c6:	005b      	lsls	r3, r3, #1
 80013c8:	b2da      	uxtb	r2, r3
 80013ca:	4b22      	ldr	r3, [pc, #136]	; (8001454 <RTC_calculate_time+0xb0>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	b2db      	uxtb	r3, r3
 80013d0:	f003 030f 	and.w	r3, r3, #15
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	4413      	add	r3, r2
 80013d8:	b2da      	uxtb	r2, r3
 80013da:	4b1f      	ldr	r3, [pc, #124]	; (8001458 <RTC_calculate_time+0xb4>)
 80013dc:	701a      	strb	r2, [r3, #0]
	min=((RTC->TR & 0x7f00) >> 8);
 80013de:	4b1d      	ldr	r3, [pc, #116]	; (8001454 <RTC_calculate_time+0xb0>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	0a1b      	lsrs	r3, r3, #8
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80013ea:	71fb      	strb	r3, [r7, #7]
	Minutes=(((min & 0x7f)>>4)*10)+(min & 0xf);
 80013ec:	79fb      	ldrb	r3, [r7, #7]
 80013ee:	111b      	asrs	r3, r3, #4
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	f003 0307 	and.w	r3, r3, #7
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	461a      	mov	r2, r3
 80013fa:	0092      	lsls	r2, r2, #2
 80013fc:	4413      	add	r3, r2
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	b2da      	uxtb	r2, r3
 8001402:	79fb      	ldrb	r3, [r7, #7]
 8001404:	f003 030f 	and.w	r3, r3, #15
 8001408:	b2db      	uxtb	r3, r3
 800140a:	4413      	add	r3, r2
 800140c:	b2da      	uxtb	r2, r3
 800140e:	4b13      	ldr	r3, [pc, #76]	; (800145c <RTC_calculate_time+0xb8>)
 8001410:	701a      	strb	r2, [r3, #0]
	hrs=((RTC->TR & 0x7f0000) >> 16);
 8001412:	4b10      	ldr	r3, [pc, #64]	; (8001454 <RTC_calculate_time+0xb0>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	0c1b      	lsrs	r3, r3, #16
 8001418:	b2db      	uxtb	r3, r3
 800141a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800141e:	71bb      	strb	r3, [r7, #6]
	Hours=(((hrs & 0x7f)>>4)*10)+(hrs & 0xf);
 8001420:	79bb      	ldrb	r3, [r7, #6]
 8001422:	111b      	asrs	r3, r3, #4
 8001424:	b2db      	uxtb	r3, r3
 8001426:	f003 0307 	and.w	r3, r3, #7
 800142a:	b2db      	uxtb	r3, r3
 800142c:	461a      	mov	r2, r3
 800142e:	0092      	lsls	r2, r2, #2
 8001430:	4413      	add	r3, r2
 8001432:	005b      	lsls	r3, r3, #1
 8001434:	b2da      	uxtb	r2, r3
 8001436:	79bb      	ldrb	r3, [r7, #6]
 8001438:	f003 030f 	and.w	r3, r3, #15
 800143c:	b2db      	uxtb	r3, r3
 800143e:	4413      	add	r3, r2
 8001440:	b2da      	uxtb	r2, r3
 8001442:	4b07      	ldr	r3, [pc, #28]	; (8001460 <RTC_calculate_time+0xbc>)
 8001444:	701a      	strb	r2, [r3, #0]
}
 8001446:	bf00      	nop
 8001448:	370c      	adds	r7, #12
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop
 8001454:	40002800 	.word	0x40002800
 8001458:	20000f87 	.word	0x20000f87
 800145c:	20000f86 	.word	0x20000f86
 8001460:	20000f85 	.word	0x20000f85

08001464 <RTC_calculate_date>:

void RTC_calculate_date(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
	Year=((RTC->DR >> 20)*10) + ((RTC->DR >>16) & 0xf);
 8001468:	4b22      	ldr	r3, [pc, #136]	; (80014f4 <RTC_calculate_date+0x90>)
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	0d1b      	lsrs	r3, r3, #20
 800146e:	b2db      	uxtb	r3, r3
 8001470:	461a      	mov	r2, r3
 8001472:	0092      	lsls	r2, r2, #2
 8001474:	4413      	add	r3, r2
 8001476:	005b      	lsls	r3, r3, #1
 8001478:	b2da      	uxtb	r2, r3
 800147a:	4b1e      	ldr	r3, [pc, #120]	; (80014f4 <RTC_calculate_date+0x90>)
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	0c1b      	lsrs	r3, r3, #16
 8001480:	b2db      	uxtb	r3, r3
 8001482:	f003 030f 	and.w	r3, r3, #15
 8001486:	b2db      	uxtb	r3, r3
 8001488:	4413      	add	r3, r2
 800148a:	b2da      	uxtb	r2, r3
 800148c:	4b1a      	ldr	r3, [pc, #104]	; (80014f8 <RTC_calculate_date+0x94>)
 800148e:	701a      	strb	r2, [r3, #0]
	Month=((RTC->DR >> 12) & 1)*10 + ((RTC->DR >>8) & 0xf);
 8001490:	4b18      	ldr	r3, [pc, #96]	; (80014f4 <RTC_calculate_date+0x90>)
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	0b1b      	lsrs	r3, r3, #12
 8001496:	b2db      	uxtb	r3, r3
 8001498:	f003 0301 	and.w	r3, r3, #1
 800149c:	b2db      	uxtb	r3, r3
 800149e:	461a      	mov	r2, r3
 80014a0:	0092      	lsls	r2, r2, #2
 80014a2:	4413      	add	r3, r2
 80014a4:	005b      	lsls	r3, r3, #1
 80014a6:	b2da      	uxtb	r2, r3
 80014a8:	4b12      	ldr	r3, [pc, #72]	; (80014f4 <RTC_calculate_date+0x90>)
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	0a1b      	lsrs	r3, r3, #8
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	f003 030f 	and.w	r3, r3, #15
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	4413      	add	r3, r2
 80014b8:	b2da      	uxtb	r2, r3
 80014ba:	4b10      	ldr	r3, [pc, #64]	; (80014fc <RTC_calculate_date+0x98>)
 80014bc:	701a      	strb	r2, [r3, #0]
	Day=((RTC->DR >> 4) & 3)*10 + (RTC->DR & 0xf);
 80014be:	4b0d      	ldr	r3, [pc, #52]	; (80014f4 <RTC_calculate_date+0x90>)
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	091b      	lsrs	r3, r3, #4
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	f003 0303 	and.w	r3, r3, #3
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	461a      	mov	r2, r3
 80014ce:	0092      	lsls	r2, r2, #2
 80014d0:	4413      	add	r3, r2
 80014d2:	005b      	lsls	r3, r3, #1
 80014d4:	b2da      	uxtb	r2, r3
 80014d6:	4b07      	ldr	r3, [pc, #28]	; (80014f4 <RTC_calculate_date+0x90>)
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	b2db      	uxtb	r3, r3
 80014dc:	f003 030f 	and.w	r3, r3, #15
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	4413      	add	r3, r2
 80014e4:	b2da      	uxtb	r2, r3
 80014e6:	4b06      	ldr	r3, [pc, #24]	; (8001500 <RTC_calculate_date+0x9c>)
 80014e8:	701a      	strb	r2, [r3, #0]
}
 80014ea:	bf00      	nop
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr
 80014f4:	40002800 	.word	0x40002800
 80014f8:	20000f8a 	.word	0x20000f8a
 80014fc:	20000f88 	.word	0x20000f88
 8001500:	20000f89 	.word	0x20000f89

08001504 <get_minutes>:

/*
 * Getter functions for
 */
uint8_t get_minutes()
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
	return Minutes;
 8001508:	4b03      	ldr	r3, [pc, #12]	; (8001518 <get_minutes+0x14>)
 800150a:	781b      	ldrb	r3, [r3, #0]
}
 800150c:	4618      	mov	r0, r3
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop
 8001518:	20000f86 	.word	0x20000f86

0800151c <get_hours>:

uint8_t get_hours()
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
	return Hours;
 8001520:	4b03      	ldr	r3, [pc, #12]	; (8001530 <get_hours+0x14>)
 8001522:	781b      	ldrb	r3, [r3, #0]
}
 8001524:	4618      	mov	r0, r3
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	20000f85 	.word	0x20000f85

08001534 <get_year>:

uint8_t get_year()
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
	return Year;
 8001538:	4b03      	ldr	r3, [pc, #12]	; (8001548 <get_year+0x14>)
 800153a:	781b      	ldrb	r3, [r3, #0]
}
 800153c:	4618      	mov	r0, r3
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr
 8001546:	bf00      	nop
 8001548:	20000f8a 	.word	0x20000f8a

0800154c <get_month>:

uint8_t get_month()
{
 800154c:	b480      	push	{r7}
 800154e:	af00      	add	r7, sp, #0
	return Month;
 8001550:	4b03      	ldr	r3, [pc, #12]	; (8001560 <get_month+0x14>)
 8001552:	781b      	ldrb	r3, [r3, #0]
}
 8001554:	4618      	mov	r0, r3
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop
 8001560:	20000f88 	.word	0x20000f88

08001564 <get_day>:

uint8_t get_day()
{
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0
	return Day;
 8001568:	4b03      	ldr	r3, [pc, #12]	; (8001578 <get_day+0x14>)
 800156a:	781b      	ldrb	r3, [r3, #0]
}
 800156c:	4618      	mov	r0, r3
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	20000f89 	.word	0x20000f89

0800157c <SSD1306_DrawBitmap>:
 * 		(5)h 		- The height of the bitmap image.
 * 		(6)color    - Color of the Image
 *
 */
void SSD1306_DrawBitmap(int16_t x, int16_t y, const unsigned char* bitmap, int16_t w, int16_t h, uint16_t color)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b086      	sub	sp, #24
 8001580:	af00      	add	r7, sp, #0
 8001582:	60ba      	str	r2, [r7, #8]
 8001584:	461a      	mov	r2, r3
 8001586:	4603      	mov	r3, r0
 8001588:	81fb      	strh	r3, [r7, #14]
 800158a:	460b      	mov	r3, r1
 800158c:	81bb      	strh	r3, [r7, #12]
 800158e:	4613      	mov	r3, r2
 8001590:	80fb      	strh	r3, [r7, #6]

    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8001592:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001596:	3307      	adds	r3, #7
 8001598:	2b00      	cmp	r3, #0
 800159a:	da00      	bge.n	800159e <SSD1306_DrawBitmap+0x22>
 800159c:	3307      	adds	r3, #7
 800159e:	10db      	asrs	r3, r3, #3
 80015a0:	823b      	strh	r3, [r7, #16]
    uint8_t byte = 0;
 80015a2:	2300      	movs	r3, #0
 80015a4:	75fb      	strb	r3, [r7, #23]

    for(int16_t j=0; j<h; j++, y++)
 80015a6:	2300      	movs	r3, #0
 80015a8:	82bb      	strh	r3, [r7, #20]
 80015aa:	e044      	b.n	8001636 <SSD1306_DrawBitmap+0xba>
    {
        for(int16_t i=0; i<w; i++)
 80015ac:	2300      	movs	r3, #0
 80015ae:	827b      	strh	r3, [r7, #18]
 80015b0:	e02f      	b.n	8001612 <SSD1306_DrawBitmap+0x96>
        {
            if(i & 7)
 80015b2:	8a7b      	ldrh	r3, [r7, #18]
 80015b4:	f003 0307 	and.w	r3, r3, #7
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d003      	beq.n	80015c4 <SSD1306_DrawBitmap+0x48>
            {
               byte <<= 1;
 80015bc:	7dfb      	ldrb	r3, [r7, #23]
 80015be:	005b      	lsls	r3, r3, #1
 80015c0:	75fb      	strb	r3, [r7, #23]
 80015c2:	e012      	b.n	80015ea <SSD1306_DrawBitmap+0x6e>
            }
            else
            {
               byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 80015c4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80015c8:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80015cc:	fb02 f203 	mul.w	r2, r2, r3
 80015d0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	da00      	bge.n	80015da <SSD1306_DrawBitmap+0x5e>
 80015d8:	3307      	adds	r3, #7
 80015da:	10db      	asrs	r3, r3, #3
 80015dc:	b21b      	sxth	r3, r3
 80015de:	4413      	add	r3, r2
 80015e0:	461a      	mov	r2, r3
 80015e2:	68bb      	ldr	r3, [r7, #8]
 80015e4:	4413      	add	r3, r2
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	75fb      	strb	r3, [r7, #23]
            }
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
 80015ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	da09      	bge.n	8001606 <SSD1306_DrawBitmap+0x8a>
 80015f2:	89fa      	ldrh	r2, [r7, #14]
 80015f4:	8a7b      	ldrh	r3, [r7, #18]
 80015f6:	4413      	add	r3, r2
 80015f8:	b29b      	uxth	r3, r3
 80015fa:	89b9      	ldrh	r1, [r7, #12]
 80015fc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80015fe:	b2d2      	uxtb	r2, r2
 8001600:	4618      	mov	r0, r3
 8001602:	f000 f92d 	bl	8001860 <SSD1306_DrawPixel>
        for(int16_t i=0; i<w; i++)
 8001606:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800160a:	b29b      	uxth	r3, r3
 800160c:	3301      	adds	r3, #1
 800160e:	b29b      	uxth	r3, r3
 8001610:	827b      	strh	r3, [r7, #18]
 8001612:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001616:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800161a:	429a      	cmp	r2, r3
 800161c:	dbc9      	blt.n	80015b2 <SSD1306_DrawBitmap+0x36>
    for(int16_t j=0; j<h; j++, y++)
 800161e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001622:	b29b      	uxth	r3, r3
 8001624:	3301      	adds	r3, #1
 8001626:	b29b      	uxth	r3, r3
 8001628:	82bb      	strh	r3, [r7, #20]
 800162a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800162e:	b29b      	uxth	r3, r3
 8001630:	3301      	adds	r3, #1
 8001632:	b29b      	uxth	r3, r3
 8001634:	81bb      	strh	r3, [r7, #12]
 8001636:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800163a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800163e:	429a      	cmp	r2, r3
 8001640:	dbb4      	blt.n	80015ac <SSD1306_DrawBitmap+0x30>
        }
    }
}
 8001642:	bf00      	nop
 8001644:	bf00      	nop
 8001646:	3718      	adds	r7, #24
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}

0800164c <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8001652:	f000 fa29 	bl	8001aa8 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8001656:	f644 6320 	movw	r3, #20000	; 0x4e20
 800165a:	2201      	movs	r2, #1
 800165c:	2178      	movs	r1, #120	; 0x78
 800165e:	485b      	ldr	r0, [pc, #364]	; (80017cc <SSD1306_Init+0x180>)
 8001660:	f001 f92c 	bl	80028bc <HAL_I2C_IsDeviceReady>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 800166a:	2300      	movs	r3, #0
 800166c:	e0a9      	b.n	80017c2 <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 800166e:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8001672:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001674:	e002      	b.n	800167c <SSD1306_Init+0x30>
		p--;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	3b01      	subs	r3, #1
 800167a:	607b      	str	r3, [r7, #4]
	while(p>0)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d1f9      	bne.n	8001676 <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8001682:	22ae      	movs	r2, #174	; 0xae
 8001684:	2100      	movs	r1, #0
 8001686:	2078      	movs	r0, #120	; 0x78
 8001688:	f000 fa6c 	bl	8001b64 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 800168c:	2220      	movs	r2, #32
 800168e:	2100      	movs	r1, #0
 8001690:	2078      	movs	r0, #120	; 0x78
 8001692:	f000 fa67 	bl	8001b64 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001696:	2210      	movs	r2, #16
 8001698:	2100      	movs	r1, #0
 800169a:	2078      	movs	r0, #120	; 0x78
 800169c:	f000 fa62 	bl	8001b64 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80016a0:	22b0      	movs	r2, #176	; 0xb0
 80016a2:	2100      	movs	r1, #0
 80016a4:	2078      	movs	r0, #120	; 0x78
 80016a6:	f000 fa5d 	bl	8001b64 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80016aa:	22c8      	movs	r2, #200	; 0xc8
 80016ac:	2100      	movs	r1, #0
 80016ae:	2078      	movs	r0, #120	; 0x78
 80016b0:	f000 fa58 	bl	8001b64 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 80016b4:	2200      	movs	r2, #0
 80016b6:	2100      	movs	r1, #0
 80016b8:	2078      	movs	r0, #120	; 0x78
 80016ba:	f000 fa53 	bl	8001b64 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 80016be:	2210      	movs	r2, #16
 80016c0:	2100      	movs	r1, #0
 80016c2:	2078      	movs	r0, #120	; 0x78
 80016c4:	f000 fa4e 	bl	8001b64 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80016c8:	2240      	movs	r2, #64	; 0x40
 80016ca:	2100      	movs	r1, #0
 80016cc:	2078      	movs	r0, #120	; 0x78
 80016ce:	f000 fa49 	bl	8001b64 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80016d2:	2281      	movs	r2, #129	; 0x81
 80016d4:	2100      	movs	r1, #0
 80016d6:	2078      	movs	r0, #120	; 0x78
 80016d8:	f000 fa44 	bl	8001b64 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80016dc:	22ff      	movs	r2, #255	; 0xff
 80016de:	2100      	movs	r1, #0
 80016e0:	2078      	movs	r0, #120	; 0x78
 80016e2:	f000 fa3f 	bl	8001b64 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80016e6:	22a1      	movs	r2, #161	; 0xa1
 80016e8:	2100      	movs	r1, #0
 80016ea:	2078      	movs	r0, #120	; 0x78
 80016ec:	f000 fa3a 	bl	8001b64 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80016f0:	22a6      	movs	r2, #166	; 0xa6
 80016f2:	2100      	movs	r1, #0
 80016f4:	2078      	movs	r0, #120	; 0x78
 80016f6:	f000 fa35 	bl	8001b64 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80016fa:	22a8      	movs	r2, #168	; 0xa8
 80016fc:	2100      	movs	r1, #0
 80016fe:	2078      	movs	r0, #120	; 0x78
 8001700:	f000 fa30 	bl	8001b64 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8001704:	223f      	movs	r2, #63	; 0x3f
 8001706:	2100      	movs	r1, #0
 8001708:	2078      	movs	r0, #120	; 0x78
 800170a:	f000 fa2b 	bl	8001b64 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800170e:	22a4      	movs	r2, #164	; 0xa4
 8001710:	2100      	movs	r1, #0
 8001712:	2078      	movs	r0, #120	; 0x78
 8001714:	f000 fa26 	bl	8001b64 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8001718:	22d3      	movs	r2, #211	; 0xd3
 800171a:	2100      	movs	r1, #0
 800171c:	2078      	movs	r0, #120	; 0x78
 800171e:	f000 fa21 	bl	8001b64 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8001722:	2200      	movs	r2, #0
 8001724:	2100      	movs	r1, #0
 8001726:	2078      	movs	r0, #120	; 0x78
 8001728:	f000 fa1c 	bl	8001b64 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 800172c:	22d5      	movs	r2, #213	; 0xd5
 800172e:	2100      	movs	r1, #0
 8001730:	2078      	movs	r0, #120	; 0x78
 8001732:	f000 fa17 	bl	8001b64 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8001736:	22f0      	movs	r2, #240	; 0xf0
 8001738:	2100      	movs	r1, #0
 800173a:	2078      	movs	r0, #120	; 0x78
 800173c:	f000 fa12 	bl	8001b64 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001740:	22d9      	movs	r2, #217	; 0xd9
 8001742:	2100      	movs	r1, #0
 8001744:	2078      	movs	r0, #120	; 0x78
 8001746:	f000 fa0d 	bl	8001b64 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 800174a:	2222      	movs	r2, #34	; 0x22
 800174c:	2100      	movs	r1, #0
 800174e:	2078      	movs	r0, #120	; 0x78
 8001750:	f000 fa08 	bl	8001b64 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001754:	22da      	movs	r2, #218	; 0xda
 8001756:	2100      	movs	r1, #0
 8001758:	2078      	movs	r0, #120	; 0x78
 800175a:	f000 fa03 	bl	8001b64 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 800175e:	2212      	movs	r2, #18
 8001760:	2100      	movs	r1, #0
 8001762:	2078      	movs	r0, #120	; 0x78
 8001764:	f000 f9fe 	bl	8001b64 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001768:	22db      	movs	r2, #219	; 0xdb
 800176a:	2100      	movs	r1, #0
 800176c:	2078      	movs	r0, #120	; 0x78
 800176e:	f000 f9f9 	bl	8001b64 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8001772:	2220      	movs	r2, #32
 8001774:	2100      	movs	r1, #0
 8001776:	2078      	movs	r0, #120	; 0x78
 8001778:	f000 f9f4 	bl	8001b64 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 800177c:	228d      	movs	r2, #141	; 0x8d
 800177e:	2100      	movs	r1, #0
 8001780:	2078      	movs	r0, #120	; 0x78
 8001782:	f000 f9ef 	bl	8001b64 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8001786:	2214      	movs	r2, #20
 8001788:	2100      	movs	r1, #0
 800178a:	2078      	movs	r0, #120	; 0x78
 800178c:	f000 f9ea 	bl	8001b64 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8001790:	22af      	movs	r2, #175	; 0xaf
 8001792:	2100      	movs	r1, #0
 8001794:	2078      	movs	r0, #120	; 0x78
 8001796:	f000 f9e5 	bl	8001b64 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 800179a:	222e      	movs	r2, #46	; 0x2e
 800179c:	2100      	movs	r1, #0
 800179e:	2078      	movs	r0, #120	; 0x78
 80017a0:	f000 f9e0 	bl	8001b64 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80017a4:	2000      	movs	r0, #0
 80017a6:	f000 f843 	bl	8001830 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 80017aa:	f000 f813 	bl	80017d4 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 80017ae:	4b08      	ldr	r3, [pc, #32]	; (80017d0 <SSD1306_Init+0x184>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80017b4:	4b06      	ldr	r3, [pc, #24]	; (80017d0 <SSD1306_Init+0x184>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 80017ba:	4b05      	ldr	r3, [pc, #20]	; (80017d0 <SSD1306_Init+0x184>)
 80017bc:	2201      	movs	r2, #1
 80017be:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 80017c0:	2301      	movs	r3, #1
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	200050f4 	.word	0x200050f4
 80017d0:	2000138c 	.word	0x2000138c

080017d4 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 80017da:	2300      	movs	r3, #0
 80017dc:	71fb      	strb	r3, [r7, #7]
 80017de:	e01d      	b.n	800181c <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80017e0:	79fb      	ldrb	r3, [r7, #7]
 80017e2:	3b50      	subs	r3, #80	; 0x50
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	461a      	mov	r2, r3
 80017e8:	2100      	movs	r1, #0
 80017ea:	2078      	movs	r0, #120	; 0x78
 80017ec:	f000 f9ba 	bl	8001b64 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80017f0:	2200      	movs	r2, #0
 80017f2:	2100      	movs	r1, #0
 80017f4:	2078      	movs	r0, #120	; 0x78
 80017f6:	f000 f9b5 	bl	8001b64 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80017fa:	2210      	movs	r2, #16
 80017fc:	2100      	movs	r1, #0
 80017fe:	2078      	movs	r0, #120	; 0x78
 8001800:	f000 f9b0 	bl	8001b64 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8001804:	79fb      	ldrb	r3, [r7, #7]
 8001806:	01db      	lsls	r3, r3, #7
 8001808:	4a08      	ldr	r2, [pc, #32]	; (800182c <SSD1306_UpdateScreen+0x58>)
 800180a:	441a      	add	r2, r3
 800180c:	2380      	movs	r3, #128	; 0x80
 800180e:	2140      	movs	r1, #64	; 0x40
 8001810:	2078      	movs	r0, #120	; 0x78
 8001812:	f000 f95f 	bl	8001ad4 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8001816:	79fb      	ldrb	r3, [r7, #7]
 8001818:	3301      	adds	r3, #1
 800181a:	71fb      	strb	r3, [r7, #7]
 800181c:	79fb      	ldrb	r3, [r7, #7]
 800181e:	2b07      	cmp	r3, #7
 8001820:	d9de      	bls.n	80017e0 <SSD1306_UpdateScreen+0xc>
	}
}
 8001822:	bf00      	nop
 8001824:	bf00      	nop
 8001826:	3708      	adds	r7, #8
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	20000f8c 	.word	0x20000f8c

08001830 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	4603      	mov	r3, r0
 8001838:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800183a:	79fb      	ldrb	r3, [r7, #7]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d101      	bne.n	8001844 <SSD1306_Fill+0x14>
 8001840:	2300      	movs	r3, #0
 8001842:	e000      	b.n	8001846 <SSD1306_Fill+0x16>
 8001844:	23ff      	movs	r3, #255	; 0xff
 8001846:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800184a:	4619      	mov	r1, r3
 800184c:	4803      	ldr	r0, [pc, #12]	; (800185c <SSD1306_Fill+0x2c>)
 800184e:	f003 fd1b 	bl	8005288 <memset>
}
 8001852:	bf00      	nop
 8001854:	3708      	adds	r7, #8
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	20000f8c 	.word	0x20000f8c

08001860 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	4603      	mov	r3, r0
 8001868:	80fb      	strh	r3, [r7, #6]
 800186a:	460b      	mov	r3, r1
 800186c:	80bb      	strh	r3, [r7, #4]
 800186e:	4613      	mov	r3, r2
 8001870:	70fb      	strb	r3, [r7, #3]
	if (
 8001872:	88fb      	ldrh	r3, [r7, #6]
 8001874:	2b7f      	cmp	r3, #127	; 0x7f
 8001876:	d848      	bhi.n	800190a <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8001878:	88bb      	ldrh	r3, [r7, #4]
 800187a:	2b3f      	cmp	r3, #63	; 0x3f
 800187c:	d845      	bhi.n	800190a <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800187e:	4b26      	ldr	r3, [pc, #152]	; (8001918 <SSD1306_DrawPixel+0xb8>)
 8001880:	791b      	ldrb	r3, [r3, #4]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d006      	beq.n	8001894 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8001886:	78fb      	ldrb	r3, [r7, #3]
 8001888:	2b00      	cmp	r3, #0
 800188a:	bf0c      	ite	eq
 800188c:	2301      	moveq	r3, #1
 800188e:	2300      	movne	r3, #0
 8001890:	b2db      	uxtb	r3, r3
 8001892:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8001894:	78fb      	ldrb	r3, [r7, #3]
 8001896:	2b01      	cmp	r3, #1
 8001898:	d11a      	bne.n	80018d0 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800189a:	88fa      	ldrh	r2, [r7, #6]
 800189c:	88bb      	ldrh	r3, [r7, #4]
 800189e:	08db      	lsrs	r3, r3, #3
 80018a0:	b298      	uxth	r0, r3
 80018a2:	4603      	mov	r3, r0
 80018a4:	01db      	lsls	r3, r3, #7
 80018a6:	4413      	add	r3, r2
 80018a8:	4a1c      	ldr	r2, [pc, #112]	; (800191c <SSD1306_DrawPixel+0xbc>)
 80018aa:	5cd3      	ldrb	r3, [r2, r3]
 80018ac:	b25a      	sxtb	r2, r3
 80018ae:	88bb      	ldrh	r3, [r7, #4]
 80018b0:	f003 0307 	and.w	r3, r3, #7
 80018b4:	2101      	movs	r1, #1
 80018b6:	fa01 f303 	lsl.w	r3, r1, r3
 80018ba:	b25b      	sxtb	r3, r3
 80018bc:	4313      	orrs	r3, r2
 80018be:	b259      	sxtb	r1, r3
 80018c0:	88fa      	ldrh	r2, [r7, #6]
 80018c2:	4603      	mov	r3, r0
 80018c4:	01db      	lsls	r3, r3, #7
 80018c6:	4413      	add	r3, r2
 80018c8:	b2c9      	uxtb	r1, r1
 80018ca:	4a14      	ldr	r2, [pc, #80]	; (800191c <SSD1306_DrawPixel+0xbc>)
 80018cc:	54d1      	strb	r1, [r2, r3]
 80018ce:	e01d      	b.n	800190c <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80018d0:	88fa      	ldrh	r2, [r7, #6]
 80018d2:	88bb      	ldrh	r3, [r7, #4]
 80018d4:	08db      	lsrs	r3, r3, #3
 80018d6:	b298      	uxth	r0, r3
 80018d8:	4603      	mov	r3, r0
 80018da:	01db      	lsls	r3, r3, #7
 80018dc:	4413      	add	r3, r2
 80018de:	4a0f      	ldr	r2, [pc, #60]	; (800191c <SSD1306_DrawPixel+0xbc>)
 80018e0:	5cd3      	ldrb	r3, [r2, r3]
 80018e2:	b25a      	sxtb	r2, r3
 80018e4:	88bb      	ldrh	r3, [r7, #4]
 80018e6:	f003 0307 	and.w	r3, r3, #7
 80018ea:	2101      	movs	r1, #1
 80018ec:	fa01 f303 	lsl.w	r3, r1, r3
 80018f0:	b25b      	sxtb	r3, r3
 80018f2:	43db      	mvns	r3, r3
 80018f4:	b25b      	sxtb	r3, r3
 80018f6:	4013      	ands	r3, r2
 80018f8:	b259      	sxtb	r1, r3
 80018fa:	88fa      	ldrh	r2, [r7, #6]
 80018fc:	4603      	mov	r3, r0
 80018fe:	01db      	lsls	r3, r3, #7
 8001900:	4413      	add	r3, r2
 8001902:	b2c9      	uxtb	r1, r1
 8001904:	4a05      	ldr	r2, [pc, #20]	; (800191c <SSD1306_DrawPixel+0xbc>)
 8001906:	54d1      	strb	r1, [r2, r3]
 8001908:	e000      	b.n	800190c <SSD1306_DrawPixel+0xac>
		return;
 800190a:	bf00      	nop
	}
}
 800190c:	370c      	adds	r7, #12
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	2000138c 	.word	0x2000138c
 800191c:	20000f8c 	.word	0x20000f8c

08001920 <SSD1306_GotoXY>:
 * 			x - The x-coordinate of the new position
 * 			y - The y-coordinate of the new position.
 *
 * @return void
 */
void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
 8001926:	4603      	mov	r3, r0
 8001928:	460a      	mov	r2, r1
 800192a:	80fb      	strh	r3, [r7, #6]
 800192c:	4613      	mov	r3, r2
 800192e:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8001930:	4a05      	ldr	r2, [pc, #20]	; (8001948 <SSD1306_GotoXY+0x28>)
 8001932:	88fb      	ldrh	r3, [r7, #6]
 8001934:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8001936:	4a04      	ldr	r2, [pc, #16]	; (8001948 <SSD1306_GotoXY+0x28>)
 8001938:	88bb      	ldrh	r3, [r7, #4]
 800193a:	8053      	strh	r3, [r2, #2]
}
 800193c:	bf00      	nop
 800193e:	370c      	adds	r7, #12
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr
 8001948:	2000138c 	.word	0x2000138c

0800194c <SSD1306_Putc>:
 *
 * @brief Used to display a single character on the SSD1306 OLED screen.
 *
 * @params
 */
char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 800194c:	b580      	push	{r7, lr}
 800194e:	b086      	sub	sp, #24
 8001950:	af00      	add	r7, sp, #0
 8001952:	4603      	mov	r3, r0
 8001954:	6039      	str	r1, [r7, #0]
 8001956:	71fb      	strb	r3, [r7, #7]
 8001958:	4613      	mov	r3, r2
 800195a:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 800195c:	4b3a      	ldr	r3, [pc, #232]	; (8001a48 <SSD1306_Putc+0xfc>)
 800195e:	881b      	ldrh	r3, [r3, #0]
 8001960:	461a      	mov	r2, r3
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	4413      	add	r3, r2
	if (
 8001968:	2b7f      	cmp	r3, #127	; 0x7f
 800196a:	dc07      	bgt.n	800197c <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 800196c:	4b36      	ldr	r3, [pc, #216]	; (8001a48 <SSD1306_Putc+0xfc>)
 800196e:	885b      	ldrh	r3, [r3, #2]
 8001970:	461a      	mov	r2, r3
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	785b      	ldrb	r3, [r3, #1]
 8001976:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001978:	2b3f      	cmp	r3, #63	; 0x3f
 800197a:	dd01      	ble.n	8001980 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 800197c:	2300      	movs	r3, #0
 800197e:	e05e      	b.n	8001a3e <SSD1306_Putc+0xf2>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001980:	2300      	movs	r3, #0
 8001982:	617b      	str	r3, [r7, #20]
 8001984:	e04b      	b.n	8001a1e <SSD1306_Putc+0xd2>
		/* Get row data */
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	685a      	ldr	r2, [r3, #4]
 800198a:	79fb      	ldrb	r3, [r7, #7]
 800198c:	3b20      	subs	r3, #32
 800198e:	6839      	ldr	r1, [r7, #0]
 8001990:	7849      	ldrb	r1, [r1, #1]
 8001992:	fb01 f303 	mul.w	r3, r1, r3
 8001996:	4619      	mov	r1, r3
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	440b      	add	r3, r1
 800199c:	005b      	lsls	r3, r3, #1
 800199e:	4413      	add	r3, r2
 80019a0:	881b      	ldrh	r3, [r3, #0]
 80019a2:	60fb      	str	r3, [r7, #12]
		/* Go through columns */
		for (j = 0; j < Font->FontWidth; j++) {
 80019a4:	2300      	movs	r3, #0
 80019a6:	613b      	str	r3, [r7, #16]
 80019a8:	e030      	b.n	8001a0c <SSD1306_Putc+0xc0>
			/* Draw pixel */
			if ((b << j) & 0x8000) {
 80019aa:	68fa      	ldr	r2, [r7, #12]
 80019ac:	693b      	ldr	r3, [r7, #16]
 80019ae:	fa02 f303 	lsl.w	r3, r2, r3
 80019b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d010      	beq.n	80019dc <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80019ba:	4b23      	ldr	r3, [pc, #140]	; (8001a48 <SSD1306_Putc+0xfc>)
 80019bc:	881a      	ldrh	r2, [r3, #0]
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	b29b      	uxth	r3, r3
 80019c2:	4413      	add	r3, r2
 80019c4:	b298      	uxth	r0, r3
 80019c6:	4b20      	ldr	r3, [pc, #128]	; (8001a48 <SSD1306_Putc+0xfc>)
 80019c8:	885a      	ldrh	r2, [r3, #2]
 80019ca:	697b      	ldr	r3, [r7, #20]
 80019cc:	b29b      	uxth	r3, r3
 80019ce:	4413      	add	r3, r2
 80019d0:	b29b      	uxth	r3, r3
 80019d2:	79ba      	ldrb	r2, [r7, #6]
 80019d4:	4619      	mov	r1, r3
 80019d6:	f7ff ff43 	bl	8001860 <SSD1306_DrawPixel>
 80019da:	e014      	b.n	8001a06 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80019dc:	4b1a      	ldr	r3, [pc, #104]	; (8001a48 <SSD1306_Putc+0xfc>)
 80019de:	881a      	ldrh	r2, [r3, #0]
 80019e0:	693b      	ldr	r3, [r7, #16]
 80019e2:	b29b      	uxth	r3, r3
 80019e4:	4413      	add	r3, r2
 80019e6:	b298      	uxth	r0, r3
 80019e8:	4b17      	ldr	r3, [pc, #92]	; (8001a48 <SSD1306_Putc+0xfc>)
 80019ea:	885a      	ldrh	r2, [r3, #2]
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	b29b      	uxth	r3, r3
 80019f0:	4413      	add	r3, r2
 80019f2:	b299      	uxth	r1, r3
 80019f4:	79bb      	ldrb	r3, [r7, #6]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	bf0c      	ite	eq
 80019fa:	2301      	moveq	r3, #1
 80019fc:	2300      	movne	r3, #0
 80019fe:	b2db      	uxtb	r3, r3
 8001a00:	461a      	mov	r2, r3
 8001a02:	f7ff ff2d 	bl	8001860 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	3301      	adds	r3, #1
 8001a0a:	613b      	str	r3, [r7, #16]
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	461a      	mov	r2, r3
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d3c8      	bcc.n	80019aa <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	617b      	str	r3, [r7, #20]
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	785b      	ldrb	r3, [r3, #1]
 8001a22:	461a      	mov	r2, r3
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d3ad      	bcc.n	8001986 <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8001a2a:	4b07      	ldr	r3, [pc, #28]	; (8001a48 <SSD1306_Putc+0xfc>)
 8001a2c:	881a      	ldrh	r2, [r3, #0]
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	781b      	ldrb	r3, [r3, #0]
 8001a32:	b29b      	uxth	r3, r3
 8001a34:	4413      	add	r3, r2
 8001a36:	b29a      	uxth	r2, r3
 8001a38:	4b03      	ldr	r3, [pc, #12]	; (8001a48 <SSD1306_Putc+0xfc>)
 8001a3a:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8001a3c:	79fb      	ldrb	r3, [r7, #7]
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	3718      	adds	r7, #24
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	2000138c 	.word	0x2000138c

08001a4c <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b084      	sub	sp, #16
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	60f8      	str	r0, [r7, #12]
 8001a54:	60b9      	str	r1, [r7, #8]
 8001a56:	4613      	mov	r3, r2
 8001a58:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8001a5a:	e012      	b.n	8001a82 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	79fa      	ldrb	r2, [r7, #7]
 8001a62:	68b9      	ldr	r1, [r7, #8]
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff ff71 	bl	800194c <SSD1306_Putc>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	461a      	mov	r2, r3
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	429a      	cmp	r2, r3
 8001a74:	d002      	beq.n	8001a7c <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	e008      	b.n	8001a8e <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	3301      	adds	r3, #1
 8001a80:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d1e8      	bne.n	8001a5c <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	781b      	ldrb	r3, [r3, #0]
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3710      	adds	r7, #16
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}

08001a96 <SSD1306_Clear>:
}



void SSD1306_Clear (void)
{
 8001a96:	b580      	push	{r7, lr}
 8001a98:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8001a9a:	2000      	movs	r0, #0
 8001a9c:	f7ff fec8 	bl	8001830 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8001aa0:	f7ff fe98 	bl	80017d4 <SSD1306_UpdateScreen>
}
 8001aa4:	bf00      	nop
 8001aa6:	bd80      	pop	{r7, pc}

08001aa8 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001aa8:	b480      	push	{r7}
 8001aaa:	b083      	sub	sp, #12
 8001aac:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8001aae:	4b08      	ldr	r3, [pc, #32]	; (8001ad0 <ssd1306_I2C_Init+0x28>)
 8001ab0:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001ab2:	e002      	b.n	8001aba <ssd1306_I2C_Init+0x12>
		p--;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	3b01      	subs	r3, #1
 8001ab8:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d1f9      	bne.n	8001ab4 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001ac0:	bf00      	nop
 8001ac2:	bf00      	nop
 8001ac4:	370c      	adds	r7, #12
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	0003d090 	.word	0x0003d090

08001ad4 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001ad4:	b590      	push	{r4, r7, lr}
 8001ad6:	b0c7      	sub	sp, #284	; 0x11c
 8001ad8:	af02      	add	r7, sp, #8
 8001ada:	4604      	mov	r4, r0
 8001adc:	4608      	mov	r0, r1
 8001ade:	4639      	mov	r1, r7
 8001ae0:	600a      	str	r2, [r1, #0]
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	1dfb      	adds	r3, r7, #7
 8001ae6:	4622      	mov	r2, r4
 8001ae8:	701a      	strb	r2, [r3, #0]
 8001aea:	1dbb      	adds	r3, r7, #6
 8001aec:	4602      	mov	r2, r0
 8001aee:	701a      	strb	r2, [r3, #0]
 8001af0:	1d3b      	adds	r3, r7, #4
 8001af2:	460a      	mov	r2, r1
 8001af4:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001af6:	f107 030c 	add.w	r3, r7, #12
 8001afa:	1dba      	adds	r2, r7, #6
 8001afc:	7812      	ldrb	r2, [r2, #0]
 8001afe:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8001b00:	2300      	movs	r3, #0
 8001b02:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001b06:	e010      	b.n	8001b2a <ssd1306_I2C_WriteMulti+0x56>
dt[i+1] = data[i];
 8001b08:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001b0c:	463a      	mov	r2, r7
 8001b0e:	6812      	ldr	r2, [r2, #0]
 8001b10:	441a      	add	r2, r3
 8001b12:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001b16:	3301      	adds	r3, #1
 8001b18:	7811      	ldrb	r1, [r2, #0]
 8001b1a:	f107 020c 	add.w	r2, r7, #12
 8001b1e:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001b20:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001b24:	3301      	adds	r3, #1
 8001b26:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001b2a:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001b2e:	b29b      	uxth	r3, r3
 8001b30:	1d3a      	adds	r2, r7, #4
 8001b32:	8812      	ldrh	r2, [r2, #0]
 8001b34:	429a      	cmp	r2, r3
 8001b36:	d8e7      	bhi.n	8001b08 <ssd1306_I2C_WriteMulti+0x34>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8001b38:	1dfb      	adds	r3, r7, #7
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	b299      	uxth	r1, r3
 8001b3e:	1d3b      	adds	r3, r7, #4
 8001b40:	881b      	ldrh	r3, [r3, #0]
 8001b42:	3301      	adds	r3, #1
 8001b44:	b29b      	uxth	r3, r3
 8001b46:	f107 020c 	add.w	r2, r7, #12
 8001b4a:	200a      	movs	r0, #10
 8001b4c:	9000      	str	r0, [sp, #0]
 8001b4e:	4804      	ldr	r0, [pc, #16]	; (8001b60 <ssd1306_I2C_WriteMulti+0x8c>)
 8001b50:	f000 fdb6 	bl	80026c0 <HAL_I2C_Master_Transmit>
}
 8001b54:	bf00      	nop
 8001b56:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd90      	pop	{r4, r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	200050f4 	.word	0x200050f4

08001b64 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b086      	sub	sp, #24
 8001b68:	af02      	add	r7, sp, #8
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	71fb      	strb	r3, [r7, #7]
 8001b6e:	460b      	mov	r3, r1
 8001b70:	71bb      	strb	r3, [r7, #6]
 8001b72:	4613      	mov	r3, r2
 8001b74:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001b76:	79bb      	ldrb	r3, [r7, #6]
 8001b78:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001b7a:	797b      	ldrb	r3, [r7, #5]
 8001b7c:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8001b7e:	79fb      	ldrb	r3, [r7, #7]
 8001b80:	b299      	uxth	r1, r3
 8001b82:	f107 020c 	add.w	r2, r7, #12
 8001b86:	230a      	movs	r3, #10
 8001b88:	9300      	str	r3, [sp, #0]
 8001b8a:	2302      	movs	r3, #2
 8001b8c:	4803      	ldr	r0, [pc, #12]	; (8001b9c <ssd1306_I2C_Write+0x38>)
 8001b8e:	f000 fd97 	bl	80026c0 <HAL_I2C_Master_Transmit>
}
 8001b92:	bf00      	nop
 8001b94:	3710      	adds	r7, #16
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	200050f4 	.word	0x200050f4

08001ba0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	607b      	str	r3, [r7, #4]
 8001baa:	4b12      	ldr	r3, [pc, #72]	; (8001bf4 <HAL_MspInit+0x54>)
 8001bac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bae:	4a11      	ldr	r2, [pc, #68]	; (8001bf4 <HAL_MspInit+0x54>)
 8001bb0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bb4:	6453      	str	r3, [r2, #68]	; 0x44
 8001bb6:	4b0f      	ldr	r3, [pc, #60]	; (8001bf4 <HAL_MspInit+0x54>)
 8001bb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bbe:	607b      	str	r3, [r7, #4]
 8001bc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	603b      	str	r3, [r7, #0]
 8001bc6:	4b0b      	ldr	r3, [pc, #44]	; (8001bf4 <HAL_MspInit+0x54>)
 8001bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bca:	4a0a      	ldr	r2, [pc, #40]	; (8001bf4 <HAL_MspInit+0x54>)
 8001bcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bd0:	6413      	str	r3, [r2, #64]	; 0x40
 8001bd2:	4b08      	ldr	r3, [pc, #32]	; (8001bf4 <HAL_MspInit+0x54>)
 8001bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bda:	603b      	str	r3, [r7, #0]
 8001bdc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001bde:	2200      	movs	r2, #0
 8001be0:	210f      	movs	r1, #15
 8001be2:	f06f 0001 	mvn.w	r0, #1
 8001be6:	f000 fa79 	bl	80020dc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bea:	bf00      	nop
 8001bec:	3708      	adds	r7, #8
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	40023800 	.word	0x40023800

08001bf8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b08a      	sub	sp, #40	; 0x28
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c00:	f107 0314 	add.w	r3, r7, #20
 8001c04:	2200      	movs	r2, #0
 8001c06:	601a      	str	r2, [r3, #0]
 8001c08:	605a      	str	r2, [r3, #4]
 8001c0a:	609a      	str	r2, [r3, #8]
 8001c0c:	60da      	str	r2, [r3, #12]
 8001c0e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a19      	ldr	r2, [pc, #100]	; (8001c7c <HAL_I2C_MspInit+0x84>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d12b      	bne.n	8001c72 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	613b      	str	r3, [r7, #16]
 8001c1e:	4b18      	ldr	r3, [pc, #96]	; (8001c80 <HAL_I2C_MspInit+0x88>)
 8001c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c22:	4a17      	ldr	r2, [pc, #92]	; (8001c80 <HAL_I2C_MspInit+0x88>)
 8001c24:	f043 0302 	orr.w	r3, r3, #2
 8001c28:	6313      	str	r3, [r2, #48]	; 0x30
 8001c2a:	4b15      	ldr	r3, [pc, #84]	; (8001c80 <HAL_I2C_MspInit+0x88>)
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2e:	f003 0302 	and.w	r3, r3, #2
 8001c32:	613b      	str	r3, [r7, #16]
 8001c34:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c36:	23c0      	movs	r3, #192	; 0xc0
 8001c38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c3a:	2312      	movs	r3, #18
 8001c3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c42:	2303      	movs	r3, #3
 8001c44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c46:	2304      	movs	r3, #4
 8001c48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c4a:	f107 0314 	add.w	r3, r7, #20
 8001c4e:	4619      	mov	r1, r3
 8001c50:	480c      	ldr	r0, [pc, #48]	; (8001c84 <HAL_I2C_MspInit+0x8c>)
 8001c52:	f000 fa6d 	bl	8002130 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c56:	2300      	movs	r3, #0
 8001c58:	60fb      	str	r3, [r7, #12]
 8001c5a:	4b09      	ldr	r3, [pc, #36]	; (8001c80 <HAL_I2C_MspInit+0x88>)
 8001c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5e:	4a08      	ldr	r2, [pc, #32]	; (8001c80 <HAL_I2C_MspInit+0x88>)
 8001c60:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c64:	6413      	str	r3, [r2, #64]	; 0x40
 8001c66:	4b06      	ldr	r3, [pc, #24]	; (8001c80 <HAL_I2C_MspInit+0x88>)
 8001c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c6a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c6e:	60fb      	str	r3, [r7, #12]
 8001c70:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001c72:	bf00      	nop
 8001c74:	3728      	adds	r7, #40	; 0x28
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	40005400 	.word	0x40005400
 8001c80:	40023800 	.word	0x40023800
 8001c84:	40020400 	.word	0x40020400

08001c88 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b08c      	sub	sp, #48	; 0x30
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001c90:	2300      	movs	r3, #0
 8001c92:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001c94:	2300      	movs	r3, #0
 8001c96:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 8001c98:	2200      	movs	r2, #0
 8001c9a:	6879      	ldr	r1, [r7, #4]
 8001c9c:	201e      	movs	r0, #30
 8001c9e:	f000 fa1d 	bl	80020dc <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001ca2:	201e      	movs	r0, #30
 8001ca4:	f000 fa36 	bl	8002114 <HAL_NVIC_EnableIRQ>

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001ca8:	2300      	movs	r3, #0
 8001caa:	60fb      	str	r3, [r7, #12]
 8001cac:	4b1e      	ldr	r3, [pc, #120]	; (8001d28 <HAL_InitTick+0xa0>)
 8001cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb0:	4a1d      	ldr	r2, [pc, #116]	; (8001d28 <HAL_InitTick+0xa0>)
 8001cb2:	f043 0304 	orr.w	r3, r3, #4
 8001cb6:	6413      	str	r3, [r2, #64]	; 0x40
 8001cb8:	4b1b      	ldr	r3, [pc, #108]	; (8001d28 <HAL_InitTick+0xa0>)
 8001cba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cbc:	f003 0304 	and.w	r3, r3, #4
 8001cc0:	60fb      	str	r3, [r7, #12]
 8001cc2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001cc4:	f107 0210 	add.w	r2, r7, #16
 8001cc8:	f107 0314 	add.w	r3, r7, #20
 8001ccc:	4611      	mov	r1, r2
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f001 fd8c 	bl	80037ec <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001cd4:	f001 fd76 	bl	80037c4 <HAL_RCC_GetPCLK1Freq>
 8001cd8:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001cda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cdc:	4a13      	ldr	r2, [pc, #76]	; (8001d2c <HAL_InitTick+0xa4>)
 8001cde:	fba2 2303 	umull	r2, r3, r2, r3
 8001ce2:	0c9b      	lsrs	r3, r3, #18
 8001ce4:	3b01      	subs	r3, #1
 8001ce6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001ce8:	4b11      	ldr	r3, [pc, #68]	; (8001d30 <HAL_InitTick+0xa8>)
 8001cea:	4a12      	ldr	r2, [pc, #72]	; (8001d34 <HAL_InitTick+0xac>)
 8001cec:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001cee:	4b10      	ldr	r3, [pc, #64]	; (8001d30 <HAL_InitTick+0xa8>)
 8001cf0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001cf4:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001cf6:	4a0e      	ldr	r2, [pc, #56]	; (8001d30 <HAL_InitTick+0xa8>)
 8001cf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cfa:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001cfc:	4b0c      	ldr	r3, [pc, #48]	; (8001d30 <HAL_InitTick+0xa8>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d02:	4b0b      	ldr	r3, [pc, #44]	; (8001d30 <HAL_InitTick+0xa8>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8001d08:	4809      	ldr	r0, [pc, #36]	; (8001d30 <HAL_InitTick+0xa8>)
 8001d0a:	f001 fda1 	bl	8003850 <HAL_TIM_Base_Init>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d104      	bne.n	8001d1e <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8001d14:	4806      	ldr	r0, [pc, #24]	; (8001d30 <HAL_InitTick+0xa8>)
 8001d16:	f001 fdf5 	bl	8003904 <HAL_TIM_Base_Start_IT>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	e000      	b.n	8001d20 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	3730      	adds	r7, #48	; 0x30
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	40023800 	.word	0x40023800
 8001d2c:	431bde83 	.word	0x431bde83
 8001d30:	20005150 	.word	0x20005150
 8001d34:	40000800 	.word	0x40000800

08001d38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d3c:	e7fe      	b.n	8001d3c <NMI_Handler+0x4>

08001d3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d3e:	b480      	push	{r7}
 8001d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d42:	e7fe      	b.n	8001d42 <HardFault_Handler+0x4>

08001d44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d48:	e7fe      	b.n	8001d48 <MemManage_Handler+0x4>

08001d4a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d4a:	b480      	push	{r7}
 8001d4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d4e:	e7fe      	b.n	8001d4e <BusFault_Handler+0x4>

08001d50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d54:	e7fe      	b.n	8001d54 <UsageFault_Handler+0x4>

08001d56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d56:	b480      	push	{r7}
 8001d58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d5a:	bf00      	nop
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr

08001d64 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001d68:	4802      	ldr	r0, [pc, #8]	; (8001d74 <TIM4_IRQHandler+0x10>)
 8001d6a:	f001 fe2d 	bl	80039c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001d6e:	bf00      	nop
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	20005150 	.word	0x20005150

08001d78 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d7c:	4b06      	ldr	r3, [pc, #24]	; (8001d98 <SystemInit+0x20>)
 8001d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d82:	4a05      	ldr	r2, [pc, #20]	; (8001d98 <SystemInit+0x20>)
 8001d84:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d88:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d8c:	bf00      	nop
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	e000ed00 	.word	0xe000ed00

08001d9c <__NVIC_EnableIRQ>:
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b083      	sub	sp, #12
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	4603      	mov	r3, r0
 8001da4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001da6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	db0b      	blt.n	8001dc6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dae:	79fb      	ldrb	r3, [r7, #7]
 8001db0:	f003 021f 	and.w	r2, r3, #31
 8001db4:	4907      	ldr	r1, [pc, #28]	; (8001dd4 <__NVIC_EnableIRQ+0x38>)
 8001db6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dba:	095b      	lsrs	r3, r3, #5
 8001dbc:	2001      	movs	r0, #1
 8001dbe:	fa00 f202 	lsl.w	r2, r0, r2
 8001dc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001dc6:	bf00      	nop
 8001dc8:	370c      	adds	r7, #12
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	e000e100 	.word	0xe000e100

08001dd8 <BM_TIM2_Init>:
 *
 * @brief Bare Metal Timer 2 Initialization function
 *
 *
 */
void BM_TIM2_Init(void){
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0

	// Clock Enable
	RCC->APB1ENR |= TIM2_EN;
 8001ddc:	4b11      	ldr	r3, [pc, #68]	; (8001e24 <BM_TIM2_Init+0x4c>)
 8001dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de0:	4a10      	ldr	r2, [pc, #64]	; (8001e24 <BM_TIM2_Init+0x4c>)
 8001de2:	f043 0301 	orr.w	r3, r3, #1
 8001de6:	6413      	str	r3, [r2, #64]	; 0x40
	//RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;

	//Update interrupt enabled
	TIM2->DIER |= UPDATE_INTERRUPT_EN;
 8001de8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001dec:	68db      	ldr	r3, [r3, #12]
 8001dee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001df2:	f043 0301 	orr.w	r3, r3, #1
 8001df6:	60d3      	str	r3, [r2, #12]

	// Update Event = TIM clk/((PSC+1)*(ARR+1))
	TIM2->PSC = PRESCALAR;
 8001df8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = AUTO_RELOAD_REGISTER;
 8001e00:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001e04:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001e08:	62da      	str	r2, [r3, #44]	; 0x2c

	//Enables a device specific interrupt in the NVIC interrupt controller for TIM2
	NVIC_EnableIRQ(TIM2_IRQn);
 8001e0a:	201c      	movs	r0, #28
 8001e0c:	f7ff ffc6 	bl	8001d9c <__NVIC_EnableIRQ>

	//Turn On Timer
	//Setting Counter Enable Bit of Timer 2 control Register
	TIM2->CR1 |= CEN;
 8001e10:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e1a:	f043 0301 	orr.w	r3, r3, #1
 8001e1e:	6013      	str	r3, [r2, #0]
}
 8001e20:	bf00      	nop
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	40023800 	.word	0x40023800

08001e28 <TIM2_IRQHandler>:
 *
 * @brief Bare Metal Timer 2 IRQ Handler, just clears the interrupt
 *
 *
 */
void TIM2_IRQHandler(void){
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0

	// Clear TIM2 status register
	TIM2->SR &= ~(0x01);
 8001e2c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001e30:	691b      	ldr	r3, [r3, #16]
 8001e32:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e36:	f023 0301 	bic.w	r3, r3, #1
 8001e3a:	6113      	str	r3, [r2, #16]
	timer_2_counter++;
 8001e3c:	4b04      	ldr	r3, [pc, #16]	; (8001e50 <TIM2_IRQHandler+0x28>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	3301      	adds	r3, #1
 8001e42:	4a03      	ldr	r2, [pc, #12]	; (8001e50 <TIM2_IRQHandler+0x28>)
 8001e44:	6013      	str	r3, [r2, #0]
}
 8001e46:	bf00      	nop
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr
 8001e50:	20001394 	.word	0x20001394

08001e54 <Start_Timer>:

void Start_Timer(void){
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0

	// Reloads the value of the counter to remove offset
	//TIM2->CNT = AUTO_RELOAD_REGISTER;
	// Makes this counter start from scratch
	timer_2_counter = 0;
 8001e58:	4b07      	ldr	r3, [pc, #28]	; (8001e78 <Start_Timer+0x24>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	601a      	str	r2, [r3, #0]
	//Restarts the counter
	TIM2->CR1 |= CEN;
 8001e5e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e68:	f043 0301 	orr.w	r3, r3, #1
 8001e6c:	6013      	str	r3, [r2, #0]
}
 8001e6e:	bf00      	nop
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr
 8001e78:	20001394 	.word	0x20001394

08001e7c <get_timer_Count>:

// Gets the current timer count
int get_timer_Count(void){
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
	return timer_2_counter;
 8001e80:	4b03      	ldr	r3, [pc, #12]	; (8001e90 <get_timer_Count+0x14>)
 8001e82:	681b      	ldr	r3, [r3, #0]
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	20001394 	.word	0x20001394

08001e94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001e94:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ecc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e98:	480d      	ldr	r0, [pc, #52]	; (8001ed0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001e9a:	490e      	ldr	r1, [pc, #56]	; (8001ed4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001e9c:	4a0e      	ldr	r2, [pc, #56]	; (8001ed8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ea0:	e002      	b.n	8001ea8 <LoopCopyDataInit>

08001ea2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ea2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ea4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ea6:	3304      	adds	r3, #4

08001ea8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ea8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001eaa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001eac:	d3f9      	bcc.n	8001ea2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eae:	4a0b      	ldr	r2, [pc, #44]	; (8001edc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001eb0:	4c0b      	ldr	r4, [pc, #44]	; (8001ee0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001eb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001eb4:	e001      	b.n	8001eba <LoopFillZerobss>

08001eb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001eb8:	3204      	adds	r2, #4

08001eba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001eba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ebc:	d3fb      	bcc.n	8001eb6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001ebe:	f7ff ff5b 	bl	8001d78 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ec2:	f003 f9bb 	bl	800523c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ec6:	f7fe fe4f 	bl	8000b68 <main>
  bx  lr    
 8001eca:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ecc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ed0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ed4:	20000c98 	.word	0x20000c98
  ldr r2, =_sidata
 8001ed8:	08007000 	.word	0x08007000
  ldr r2, =_sbss
 8001edc:	20000c98 	.word	0x20000c98
  ldr r4, =_ebss
 8001ee0:	200051a8 	.word	0x200051a8

08001ee4 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ee4:	e7fe      	b.n	8001ee4 <DMA1_Stream0_IRQHandler>
	...

08001ee8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001eec:	4b0e      	ldr	r3, [pc, #56]	; (8001f28 <HAL_Init+0x40>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a0d      	ldr	r2, [pc, #52]	; (8001f28 <HAL_Init+0x40>)
 8001ef2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ef6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ef8:	4b0b      	ldr	r3, [pc, #44]	; (8001f28 <HAL_Init+0x40>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a0a      	ldr	r2, [pc, #40]	; (8001f28 <HAL_Init+0x40>)
 8001efe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f02:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f04:	4b08      	ldr	r3, [pc, #32]	; (8001f28 <HAL_Init+0x40>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a07      	ldr	r2, [pc, #28]	; (8001f28 <HAL_Init+0x40>)
 8001f0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f0e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f10:	2003      	movs	r0, #3
 8001f12:	f000 f8d8 	bl	80020c6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f16:	200f      	movs	r0, #15
 8001f18:	f7ff feb6 	bl	8001c88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f1c:	f7ff fe40 	bl	8001ba0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f20:	2300      	movs	r3, #0
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	40023c00 	.word	0x40023c00

08001f2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f30:	4b06      	ldr	r3, [pc, #24]	; (8001f4c <HAL_IncTick+0x20>)
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	461a      	mov	r2, r3
 8001f36:	4b06      	ldr	r3, [pc, #24]	; (8001f50 <HAL_IncTick+0x24>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4413      	add	r3, r2
 8001f3c:	4a04      	ldr	r2, [pc, #16]	; (8001f50 <HAL_IncTick+0x24>)
 8001f3e:	6013      	str	r3, [r2, #0]
}
 8001f40:	bf00      	nop
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	20000c2c 	.word	0x20000c2c
 8001f50:	20005198 	.word	0x20005198

08001f54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f54:	b480      	push	{r7}
 8001f56:	af00      	add	r7, sp, #0
  return uwTick;
 8001f58:	4b03      	ldr	r3, [pc, #12]	; (8001f68 <HAL_GetTick+0x14>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr
 8001f66:	bf00      	nop
 8001f68:	20005198 	.word	0x20005198

08001f6c <__NVIC_SetPriorityGrouping>:
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b085      	sub	sp, #20
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	f003 0307 	and.w	r3, r3, #7
 8001f7a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f7c:	4b0c      	ldr	r3, [pc, #48]	; (8001fb0 <__NVIC_SetPriorityGrouping+0x44>)
 8001f7e:	68db      	ldr	r3, [r3, #12]
 8001f80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f82:	68ba      	ldr	r2, [r7, #8]
 8001f84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f88:	4013      	ands	r3, r2
 8001f8a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f9e:	4a04      	ldr	r2, [pc, #16]	; (8001fb0 <__NVIC_SetPriorityGrouping+0x44>)
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	60d3      	str	r3, [r2, #12]
}
 8001fa4:	bf00      	nop
 8001fa6:	3714      	adds	r7, #20
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr
 8001fb0:	e000ed00 	.word	0xe000ed00

08001fb4 <__NVIC_GetPriorityGrouping>:
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fb8:	4b04      	ldr	r3, [pc, #16]	; (8001fcc <__NVIC_GetPriorityGrouping+0x18>)
 8001fba:	68db      	ldr	r3, [r3, #12]
 8001fbc:	0a1b      	lsrs	r3, r3, #8
 8001fbe:	f003 0307 	and.w	r3, r3, #7
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr
 8001fcc:	e000ed00 	.word	0xe000ed00

08001fd0 <__NVIC_EnableIRQ>:
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	db0b      	blt.n	8001ffa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fe2:	79fb      	ldrb	r3, [r7, #7]
 8001fe4:	f003 021f 	and.w	r2, r3, #31
 8001fe8:	4907      	ldr	r1, [pc, #28]	; (8002008 <__NVIC_EnableIRQ+0x38>)
 8001fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fee:	095b      	lsrs	r3, r3, #5
 8001ff0:	2001      	movs	r0, #1
 8001ff2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ff6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001ffa:	bf00      	nop
 8001ffc:	370c      	adds	r7, #12
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	e000e100 	.word	0xe000e100

0800200c <__NVIC_SetPriority>:
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	4603      	mov	r3, r0
 8002014:	6039      	str	r1, [r7, #0]
 8002016:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002018:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800201c:	2b00      	cmp	r3, #0
 800201e:	db0a      	blt.n	8002036 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	b2da      	uxtb	r2, r3
 8002024:	490c      	ldr	r1, [pc, #48]	; (8002058 <__NVIC_SetPriority+0x4c>)
 8002026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800202a:	0112      	lsls	r2, r2, #4
 800202c:	b2d2      	uxtb	r2, r2
 800202e:	440b      	add	r3, r1
 8002030:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002034:	e00a      	b.n	800204c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	b2da      	uxtb	r2, r3
 800203a:	4908      	ldr	r1, [pc, #32]	; (800205c <__NVIC_SetPriority+0x50>)
 800203c:	79fb      	ldrb	r3, [r7, #7]
 800203e:	f003 030f 	and.w	r3, r3, #15
 8002042:	3b04      	subs	r3, #4
 8002044:	0112      	lsls	r2, r2, #4
 8002046:	b2d2      	uxtb	r2, r2
 8002048:	440b      	add	r3, r1
 800204a:	761a      	strb	r2, [r3, #24]
}
 800204c:	bf00      	nop
 800204e:	370c      	adds	r7, #12
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr
 8002058:	e000e100 	.word	0xe000e100
 800205c:	e000ed00 	.word	0xe000ed00

08002060 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002060:	b480      	push	{r7}
 8002062:	b089      	sub	sp, #36	; 0x24
 8002064:	af00      	add	r7, sp, #0
 8002066:	60f8      	str	r0, [r7, #12]
 8002068:	60b9      	str	r1, [r7, #8]
 800206a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	f003 0307 	and.w	r3, r3, #7
 8002072:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002074:	69fb      	ldr	r3, [r7, #28]
 8002076:	f1c3 0307 	rsb	r3, r3, #7
 800207a:	2b04      	cmp	r3, #4
 800207c:	bf28      	it	cs
 800207e:	2304      	movcs	r3, #4
 8002080:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002082:	69fb      	ldr	r3, [r7, #28]
 8002084:	3304      	adds	r3, #4
 8002086:	2b06      	cmp	r3, #6
 8002088:	d902      	bls.n	8002090 <NVIC_EncodePriority+0x30>
 800208a:	69fb      	ldr	r3, [r7, #28]
 800208c:	3b03      	subs	r3, #3
 800208e:	e000      	b.n	8002092 <NVIC_EncodePriority+0x32>
 8002090:	2300      	movs	r3, #0
 8002092:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002094:	f04f 32ff 	mov.w	r2, #4294967295
 8002098:	69bb      	ldr	r3, [r7, #24]
 800209a:	fa02 f303 	lsl.w	r3, r2, r3
 800209e:	43da      	mvns	r2, r3
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	401a      	ands	r2, r3
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020a8:	f04f 31ff 	mov.w	r1, #4294967295
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	fa01 f303 	lsl.w	r3, r1, r3
 80020b2:	43d9      	mvns	r1, r3
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020b8:	4313      	orrs	r3, r2
         );
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3724      	adds	r7, #36	; 0x24
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr

080020c6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020c6:	b580      	push	{r7, lr}
 80020c8:	b082      	sub	sp, #8
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020ce:	6878      	ldr	r0, [r7, #4]
 80020d0:	f7ff ff4c 	bl	8001f6c <__NVIC_SetPriorityGrouping>
}
 80020d4:	bf00      	nop
 80020d6:	3708      	adds	r7, #8
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}

080020dc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020dc:	b580      	push	{r7, lr}
 80020de:	b086      	sub	sp, #24
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	4603      	mov	r3, r0
 80020e4:	60b9      	str	r1, [r7, #8]
 80020e6:	607a      	str	r2, [r7, #4]
 80020e8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020ea:	2300      	movs	r3, #0
 80020ec:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020ee:	f7ff ff61 	bl	8001fb4 <__NVIC_GetPriorityGrouping>
 80020f2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020f4:	687a      	ldr	r2, [r7, #4]
 80020f6:	68b9      	ldr	r1, [r7, #8]
 80020f8:	6978      	ldr	r0, [r7, #20]
 80020fa:	f7ff ffb1 	bl	8002060 <NVIC_EncodePriority>
 80020fe:	4602      	mov	r2, r0
 8002100:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002104:	4611      	mov	r1, r2
 8002106:	4618      	mov	r0, r3
 8002108:	f7ff ff80 	bl	800200c <__NVIC_SetPriority>
}
 800210c:	bf00      	nop
 800210e:	3718      	adds	r7, #24
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}

08002114 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	4603      	mov	r3, r0
 800211c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800211e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002122:	4618      	mov	r0, r3
 8002124:	f7ff ff54 	bl	8001fd0 <__NVIC_EnableIRQ>
}
 8002128:	bf00      	nop
 800212a:	3708      	adds	r7, #8
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}

08002130 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002130:	b480      	push	{r7}
 8002132:	b089      	sub	sp, #36	; 0x24
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800213a:	2300      	movs	r3, #0
 800213c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800213e:	2300      	movs	r3, #0
 8002140:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002142:	2300      	movs	r3, #0
 8002144:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002146:	2300      	movs	r3, #0
 8002148:	61fb      	str	r3, [r7, #28]
 800214a:	e159      	b.n	8002400 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800214c:	2201      	movs	r2, #1
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	fa02 f303 	lsl.w	r3, r2, r3
 8002154:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	697a      	ldr	r2, [r7, #20]
 800215c:	4013      	ands	r3, r2
 800215e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002160:	693a      	ldr	r2, [r7, #16]
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	429a      	cmp	r2, r3
 8002166:	f040 8148 	bne.w	80023fa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	f003 0303 	and.w	r3, r3, #3
 8002172:	2b01      	cmp	r3, #1
 8002174:	d005      	beq.n	8002182 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800217e:	2b02      	cmp	r3, #2
 8002180:	d130      	bne.n	80021e4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	005b      	lsls	r3, r3, #1
 800218c:	2203      	movs	r2, #3
 800218e:	fa02 f303 	lsl.w	r3, r2, r3
 8002192:	43db      	mvns	r3, r3
 8002194:	69ba      	ldr	r2, [r7, #24]
 8002196:	4013      	ands	r3, r2
 8002198:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	68da      	ldr	r2, [r3, #12]
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	005b      	lsls	r3, r3, #1
 80021a2:	fa02 f303 	lsl.w	r3, r2, r3
 80021a6:	69ba      	ldr	r2, [r7, #24]
 80021a8:	4313      	orrs	r3, r2
 80021aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	69ba      	ldr	r2, [r7, #24]
 80021b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80021b8:	2201      	movs	r2, #1
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	fa02 f303 	lsl.w	r3, r2, r3
 80021c0:	43db      	mvns	r3, r3
 80021c2:	69ba      	ldr	r2, [r7, #24]
 80021c4:	4013      	ands	r3, r2
 80021c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	091b      	lsrs	r3, r3, #4
 80021ce:	f003 0201 	and.w	r2, r3, #1
 80021d2:	69fb      	ldr	r3, [r7, #28]
 80021d4:	fa02 f303 	lsl.w	r3, r2, r3
 80021d8:	69ba      	ldr	r2, [r7, #24]
 80021da:	4313      	orrs	r3, r2
 80021dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	69ba      	ldr	r2, [r7, #24]
 80021e2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	f003 0303 	and.w	r3, r3, #3
 80021ec:	2b03      	cmp	r3, #3
 80021ee:	d017      	beq.n	8002220 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	68db      	ldr	r3, [r3, #12]
 80021f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80021f6:	69fb      	ldr	r3, [r7, #28]
 80021f8:	005b      	lsls	r3, r3, #1
 80021fa:	2203      	movs	r2, #3
 80021fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002200:	43db      	mvns	r3, r3
 8002202:	69ba      	ldr	r2, [r7, #24]
 8002204:	4013      	ands	r3, r2
 8002206:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	689a      	ldr	r2, [r3, #8]
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	005b      	lsls	r3, r3, #1
 8002210:	fa02 f303 	lsl.w	r3, r2, r3
 8002214:	69ba      	ldr	r2, [r7, #24]
 8002216:	4313      	orrs	r3, r2
 8002218:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	69ba      	ldr	r2, [r7, #24]
 800221e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	f003 0303 	and.w	r3, r3, #3
 8002228:	2b02      	cmp	r3, #2
 800222a:	d123      	bne.n	8002274 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800222c:	69fb      	ldr	r3, [r7, #28]
 800222e:	08da      	lsrs	r2, r3, #3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	3208      	adds	r2, #8
 8002234:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002238:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800223a:	69fb      	ldr	r3, [r7, #28]
 800223c:	f003 0307 	and.w	r3, r3, #7
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	220f      	movs	r2, #15
 8002244:	fa02 f303 	lsl.w	r3, r2, r3
 8002248:	43db      	mvns	r3, r3
 800224a:	69ba      	ldr	r2, [r7, #24]
 800224c:	4013      	ands	r3, r2
 800224e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	691a      	ldr	r2, [r3, #16]
 8002254:	69fb      	ldr	r3, [r7, #28]
 8002256:	f003 0307 	and.w	r3, r3, #7
 800225a:	009b      	lsls	r3, r3, #2
 800225c:	fa02 f303 	lsl.w	r3, r2, r3
 8002260:	69ba      	ldr	r2, [r7, #24]
 8002262:	4313      	orrs	r3, r2
 8002264:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002266:	69fb      	ldr	r3, [r7, #28]
 8002268:	08da      	lsrs	r2, r3, #3
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	3208      	adds	r2, #8
 800226e:	69b9      	ldr	r1, [r7, #24]
 8002270:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800227a:	69fb      	ldr	r3, [r7, #28]
 800227c:	005b      	lsls	r3, r3, #1
 800227e:	2203      	movs	r2, #3
 8002280:	fa02 f303 	lsl.w	r3, r2, r3
 8002284:	43db      	mvns	r3, r3
 8002286:	69ba      	ldr	r2, [r7, #24]
 8002288:	4013      	ands	r3, r2
 800228a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	f003 0203 	and.w	r2, r3, #3
 8002294:	69fb      	ldr	r3, [r7, #28]
 8002296:	005b      	lsls	r3, r3, #1
 8002298:	fa02 f303 	lsl.w	r3, r2, r3
 800229c:	69ba      	ldr	r2, [r7, #24]
 800229e:	4313      	orrs	r3, r2
 80022a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	69ba      	ldr	r2, [r7, #24]
 80022a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	f000 80a2 	beq.w	80023fa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022b6:	2300      	movs	r3, #0
 80022b8:	60fb      	str	r3, [r7, #12]
 80022ba:	4b57      	ldr	r3, [pc, #348]	; (8002418 <HAL_GPIO_Init+0x2e8>)
 80022bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022be:	4a56      	ldr	r2, [pc, #344]	; (8002418 <HAL_GPIO_Init+0x2e8>)
 80022c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022c4:	6453      	str	r3, [r2, #68]	; 0x44
 80022c6:	4b54      	ldr	r3, [pc, #336]	; (8002418 <HAL_GPIO_Init+0x2e8>)
 80022c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022ce:	60fb      	str	r3, [r7, #12]
 80022d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80022d2:	4a52      	ldr	r2, [pc, #328]	; (800241c <HAL_GPIO_Init+0x2ec>)
 80022d4:	69fb      	ldr	r3, [r7, #28]
 80022d6:	089b      	lsrs	r3, r3, #2
 80022d8:	3302      	adds	r3, #2
 80022da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80022e0:	69fb      	ldr	r3, [r7, #28]
 80022e2:	f003 0303 	and.w	r3, r3, #3
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	220f      	movs	r2, #15
 80022ea:	fa02 f303 	lsl.w	r3, r2, r3
 80022ee:	43db      	mvns	r3, r3
 80022f0:	69ba      	ldr	r2, [r7, #24]
 80022f2:	4013      	ands	r3, r2
 80022f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	4a49      	ldr	r2, [pc, #292]	; (8002420 <HAL_GPIO_Init+0x2f0>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d019      	beq.n	8002332 <HAL_GPIO_Init+0x202>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a48      	ldr	r2, [pc, #288]	; (8002424 <HAL_GPIO_Init+0x2f4>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d013      	beq.n	800232e <HAL_GPIO_Init+0x1fe>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4a47      	ldr	r2, [pc, #284]	; (8002428 <HAL_GPIO_Init+0x2f8>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d00d      	beq.n	800232a <HAL_GPIO_Init+0x1fa>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4a46      	ldr	r2, [pc, #280]	; (800242c <HAL_GPIO_Init+0x2fc>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d007      	beq.n	8002326 <HAL_GPIO_Init+0x1f6>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4a45      	ldr	r2, [pc, #276]	; (8002430 <HAL_GPIO_Init+0x300>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d101      	bne.n	8002322 <HAL_GPIO_Init+0x1f2>
 800231e:	2304      	movs	r3, #4
 8002320:	e008      	b.n	8002334 <HAL_GPIO_Init+0x204>
 8002322:	2307      	movs	r3, #7
 8002324:	e006      	b.n	8002334 <HAL_GPIO_Init+0x204>
 8002326:	2303      	movs	r3, #3
 8002328:	e004      	b.n	8002334 <HAL_GPIO_Init+0x204>
 800232a:	2302      	movs	r3, #2
 800232c:	e002      	b.n	8002334 <HAL_GPIO_Init+0x204>
 800232e:	2301      	movs	r3, #1
 8002330:	e000      	b.n	8002334 <HAL_GPIO_Init+0x204>
 8002332:	2300      	movs	r3, #0
 8002334:	69fa      	ldr	r2, [r7, #28]
 8002336:	f002 0203 	and.w	r2, r2, #3
 800233a:	0092      	lsls	r2, r2, #2
 800233c:	4093      	lsls	r3, r2
 800233e:	69ba      	ldr	r2, [r7, #24]
 8002340:	4313      	orrs	r3, r2
 8002342:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002344:	4935      	ldr	r1, [pc, #212]	; (800241c <HAL_GPIO_Init+0x2ec>)
 8002346:	69fb      	ldr	r3, [r7, #28]
 8002348:	089b      	lsrs	r3, r3, #2
 800234a:	3302      	adds	r3, #2
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002352:	4b38      	ldr	r3, [pc, #224]	; (8002434 <HAL_GPIO_Init+0x304>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	43db      	mvns	r3, r3
 800235c:	69ba      	ldr	r2, [r7, #24]
 800235e:	4013      	ands	r3, r2
 8002360:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800236a:	2b00      	cmp	r3, #0
 800236c:	d003      	beq.n	8002376 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800236e:	69ba      	ldr	r2, [r7, #24]
 8002370:	693b      	ldr	r3, [r7, #16]
 8002372:	4313      	orrs	r3, r2
 8002374:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002376:	4a2f      	ldr	r2, [pc, #188]	; (8002434 <HAL_GPIO_Init+0x304>)
 8002378:	69bb      	ldr	r3, [r7, #24]
 800237a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800237c:	4b2d      	ldr	r3, [pc, #180]	; (8002434 <HAL_GPIO_Init+0x304>)
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	43db      	mvns	r3, r3
 8002386:	69ba      	ldr	r2, [r7, #24]
 8002388:	4013      	ands	r3, r2
 800238a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002394:	2b00      	cmp	r3, #0
 8002396:	d003      	beq.n	80023a0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002398:	69ba      	ldr	r2, [r7, #24]
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	4313      	orrs	r3, r2
 800239e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80023a0:	4a24      	ldr	r2, [pc, #144]	; (8002434 <HAL_GPIO_Init+0x304>)
 80023a2:	69bb      	ldr	r3, [r7, #24]
 80023a4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80023a6:	4b23      	ldr	r3, [pc, #140]	; (8002434 <HAL_GPIO_Init+0x304>)
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	43db      	mvns	r3, r3
 80023b0:	69ba      	ldr	r2, [r7, #24]
 80023b2:	4013      	ands	r3, r2
 80023b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d003      	beq.n	80023ca <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80023c2:	69ba      	ldr	r2, [r7, #24]
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	4313      	orrs	r3, r2
 80023c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80023ca:	4a1a      	ldr	r2, [pc, #104]	; (8002434 <HAL_GPIO_Init+0x304>)
 80023cc:	69bb      	ldr	r3, [r7, #24]
 80023ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80023d0:	4b18      	ldr	r3, [pc, #96]	; (8002434 <HAL_GPIO_Init+0x304>)
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	43db      	mvns	r3, r3
 80023da:	69ba      	ldr	r2, [r7, #24]
 80023dc:	4013      	ands	r3, r2
 80023de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d003      	beq.n	80023f4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80023ec:	69ba      	ldr	r2, [r7, #24]
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	4313      	orrs	r3, r2
 80023f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80023f4:	4a0f      	ldr	r2, [pc, #60]	; (8002434 <HAL_GPIO_Init+0x304>)
 80023f6:	69bb      	ldr	r3, [r7, #24]
 80023f8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	3301      	adds	r3, #1
 80023fe:	61fb      	str	r3, [r7, #28]
 8002400:	69fb      	ldr	r3, [r7, #28]
 8002402:	2b0f      	cmp	r3, #15
 8002404:	f67f aea2 	bls.w	800214c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002408:	bf00      	nop
 800240a:	bf00      	nop
 800240c:	3724      	adds	r7, #36	; 0x24
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr
 8002416:	bf00      	nop
 8002418:	40023800 	.word	0x40023800
 800241c:	40013800 	.word	0x40013800
 8002420:	40020000 	.word	0x40020000
 8002424:	40020400 	.word	0x40020400
 8002428:	40020800 	.word	0x40020800
 800242c:	40020c00 	.word	0x40020c00
 8002430:	40021000 	.word	0x40021000
 8002434:	40013c00 	.word	0x40013c00

08002438 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b084      	sub	sp, #16
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d101      	bne.n	800244a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e12b      	b.n	80026a2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002450:	b2db      	uxtb	r3, r3
 8002452:	2b00      	cmp	r3, #0
 8002454:	d106      	bne.n	8002464 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2200      	movs	r2, #0
 800245a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f7ff fbca 	bl	8001bf8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2224      	movs	r2, #36	; 0x24
 8002468:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f022 0201 	bic.w	r2, r2, #1
 800247a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800248a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800249a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800249c:	f001 f992 	bl	80037c4 <HAL_RCC_GetPCLK1Freq>
 80024a0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	4a81      	ldr	r2, [pc, #516]	; (80026ac <HAL_I2C_Init+0x274>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d807      	bhi.n	80024bc <HAL_I2C_Init+0x84>
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	4a80      	ldr	r2, [pc, #512]	; (80026b0 <HAL_I2C_Init+0x278>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	bf94      	ite	ls
 80024b4:	2301      	movls	r3, #1
 80024b6:	2300      	movhi	r3, #0
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	e006      	b.n	80024ca <HAL_I2C_Init+0x92>
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	4a7d      	ldr	r2, [pc, #500]	; (80026b4 <HAL_I2C_Init+0x27c>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	bf94      	ite	ls
 80024c4:	2301      	movls	r3, #1
 80024c6:	2300      	movhi	r3, #0
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d001      	beq.n	80024d2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	e0e7      	b.n	80026a2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	4a78      	ldr	r2, [pc, #480]	; (80026b8 <HAL_I2C_Init+0x280>)
 80024d6:	fba2 2303 	umull	r2, r3, r2, r3
 80024da:	0c9b      	lsrs	r3, r3, #18
 80024dc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	68ba      	ldr	r2, [r7, #8]
 80024ee:	430a      	orrs	r2, r1
 80024f0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	6a1b      	ldr	r3, [r3, #32]
 80024f8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	4a6a      	ldr	r2, [pc, #424]	; (80026ac <HAL_I2C_Init+0x274>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d802      	bhi.n	800250c <HAL_I2C_Init+0xd4>
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	3301      	adds	r3, #1
 800250a:	e009      	b.n	8002520 <HAL_I2C_Init+0xe8>
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002512:	fb02 f303 	mul.w	r3, r2, r3
 8002516:	4a69      	ldr	r2, [pc, #420]	; (80026bc <HAL_I2C_Init+0x284>)
 8002518:	fba2 2303 	umull	r2, r3, r2, r3
 800251c:	099b      	lsrs	r3, r3, #6
 800251e:	3301      	adds	r3, #1
 8002520:	687a      	ldr	r2, [r7, #4]
 8002522:	6812      	ldr	r2, [r2, #0]
 8002524:	430b      	orrs	r3, r1
 8002526:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	69db      	ldr	r3, [r3, #28]
 800252e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002532:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	495c      	ldr	r1, [pc, #368]	; (80026ac <HAL_I2C_Init+0x274>)
 800253c:	428b      	cmp	r3, r1
 800253e:	d819      	bhi.n	8002574 <HAL_I2C_Init+0x13c>
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	1e59      	subs	r1, r3, #1
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	005b      	lsls	r3, r3, #1
 800254a:	fbb1 f3f3 	udiv	r3, r1, r3
 800254e:	1c59      	adds	r1, r3, #1
 8002550:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002554:	400b      	ands	r3, r1
 8002556:	2b00      	cmp	r3, #0
 8002558:	d00a      	beq.n	8002570 <HAL_I2C_Init+0x138>
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	1e59      	subs	r1, r3, #1
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	005b      	lsls	r3, r3, #1
 8002564:	fbb1 f3f3 	udiv	r3, r1, r3
 8002568:	3301      	adds	r3, #1
 800256a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800256e:	e051      	b.n	8002614 <HAL_I2C_Init+0x1dc>
 8002570:	2304      	movs	r3, #4
 8002572:	e04f      	b.n	8002614 <HAL_I2C_Init+0x1dc>
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d111      	bne.n	80025a0 <HAL_I2C_Init+0x168>
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	1e58      	subs	r0, r3, #1
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6859      	ldr	r1, [r3, #4]
 8002584:	460b      	mov	r3, r1
 8002586:	005b      	lsls	r3, r3, #1
 8002588:	440b      	add	r3, r1
 800258a:	fbb0 f3f3 	udiv	r3, r0, r3
 800258e:	3301      	adds	r3, #1
 8002590:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002594:	2b00      	cmp	r3, #0
 8002596:	bf0c      	ite	eq
 8002598:	2301      	moveq	r3, #1
 800259a:	2300      	movne	r3, #0
 800259c:	b2db      	uxtb	r3, r3
 800259e:	e012      	b.n	80025c6 <HAL_I2C_Init+0x18e>
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	1e58      	subs	r0, r3, #1
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6859      	ldr	r1, [r3, #4]
 80025a8:	460b      	mov	r3, r1
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	440b      	add	r3, r1
 80025ae:	0099      	lsls	r1, r3, #2
 80025b0:	440b      	add	r3, r1
 80025b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80025b6:	3301      	adds	r3, #1
 80025b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025bc:	2b00      	cmp	r3, #0
 80025be:	bf0c      	ite	eq
 80025c0:	2301      	moveq	r3, #1
 80025c2:	2300      	movne	r3, #0
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d001      	beq.n	80025ce <HAL_I2C_Init+0x196>
 80025ca:	2301      	movs	r3, #1
 80025cc:	e022      	b.n	8002614 <HAL_I2C_Init+0x1dc>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d10e      	bne.n	80025f4 <HAL_I2C_Init+0x1bc>
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	1e58      	subs	r0, r3, #1
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6859      	ldr	r1, [r3, #4]
 80025de:	460b      	mov	r3, r1
 80025e0:	005b      	lsls	r3, r3, #1
 80025e2:	440b      	add	r3, r1
 80025e4:	fbb0 f3f3 	udiv	r3, r0, r3
 80025e8:	3301      	adds	r3, #1
 80025ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025f2:	e00f      	b.n	8002614 <HAL_I2C_Init+0x1dc>
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	1e58      	subs	r0, r3, #1
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6859      	ldr	r1, [r3, #4]
 80025fc:	460b      	mov	r3, r1
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	440b      	add	r3, r1
 8002602:	0099      	lsls	r1, r3, #2
 8002604:	440b      	add	r3, r1
 8002606:	fbb0 f3f3 	udiv	r3, r0, r3
 800260a:	3301      	adds	r3, #1
 800260c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002610:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002614:	6879      	ldr	r1, [r7, #4]
 8002616:	6809      	ldr	r1, [r1, #0]
 8002618:	4313      	orrs	r3, r2
 800261a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	69da      	ldr	r2, [r3, #28]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6a1b      	ldr	r3, [r3, #32]
 800262e:	431a      	orrs	r2, r3
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	430a      	orrs	r2, r1
 8002636:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002642:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002646:	687a      	ldr	r2, [r7, #4]
 8002648:	6911      	ldr	r1, [r2, #16]
 800264a:	687a      	ldr	r2, [r7, #4]
 800264c:	68d2      	ldr	r2, [r2, #12]
 800264e:	4311      	orrs	r1, r2
 8002650:	687a      	ldr	r2, [r7, #4]
 8002652:	6812      	ldr	r2, [r2, #0]
 8002654:	430b      	orrs	r3, r1
 8002656:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	68db      	ldr	r3, [r3, #12]
 800265e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	695a      	ldr	r2, [r3, #20]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	699b      	ldr	r3, [r3, #24]
 800266a:	431a      	orrs	r2, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	430a      	orrs	r2, r1
 8002672:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f042 0201 	orr.w	r2, r2, #1
 8002682:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2200      	movs	r2, #0
 8002688:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2220      	movs	r2, #32
 800268e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2200      	movs	r2, #0
 800269c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80026a0:	2300      	movs	r3, #0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3710      	adds	r7, #16
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	000186a0 	.word	0x000186a0
 80026b0:	001e847f 	.word	0x001e847f
 80026b4:	003d08ff 	.word	0x003d08ff
 80026b8:	431bde83 	.word	0x431bde83
 80026bc:	10624dd3 	.word	0x10624dd3

080026c0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b088      	sub	sp, #32
 80026c4:	af02      	add	r7, sp, #8
 80026c6:	60f8      	str	r0, [r7, #12]
 80026c8:	607a      	str	r2, [r7, #4]
 80026ca:	461a      	mov	r2, r3
 80026cc:	460b      	mov	r3, r1
 80026ce:	817b      	strh	r3, [r7, #10]
 80026d0:	4613      	mov	r3, r2
 80026d2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80026d4:	f7ff fc3e 	bl	8001f54 <HAL_GetTick>
 80026d8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	2b20      	cmp	r3, #32
 80026e4:	f040 80e0 	bne.w	80028a8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	9300      	str	r3, [sp, #0]
 80026ec:	2319      	movs	r3, #25
 80026ee:	2201      	movs	r2, #1
 80026f0:	4970      	ldr	r1, [pc, #448]	; (80028b4 <HAL_I2C_Master_Transmit+0x1f4>)
 80026f2:	68f8      	ldr	r0, [r7, #12]
 80026f4:	f000 fa92 	bl	8002c1c <I2C_WaitOnFlagUntilTimeout>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d001      	beq.n	8002702 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80026fe:	2302      	movs	r3, #2
 8002700:	e0d3      	b.n	80028aa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002708:	2b01      	cmp	r3, #1
 800270a:	d101      	bne.n	8002710 <HAL_I2C_Master_Transmit+0x50>
 800270c:	2302      	movs	r3, #2
 800270e:	e0cc      	b.n	80028aa <HAL_I2C_Master_Transmit+0x1ea>
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	2201      	movs	r2, #1
 8002714:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0301 	and.w	r3, r3, #1
 8002722:	2b01      	cmp	r3, #1
 8002724:	d007      	beq.n	8002736 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f042 0201 	orr.w	r2, r2, #1
 8002734:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002744:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	2221      	movs	r2, #33	; 0x21
 800274a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	2210      	movs	r2, #16
 8002752:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	2200      	movs	r2, #0
 800275a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	687a      	ldr	r2, [r7, #4]
 8002760:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	893a      	ldrh	r2, [r7, #8]
 8002766:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800276c:	b29a      	uxth	r2, r3
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	4a50      	ldr	r2, [pc, #320]	; (80028b8 <HAL_I2C_Master_Transmit+0x1f8>)
 8002776:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002778:	8979      	ldrh	r1, [r7, #10]
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	6a3a      	ldr	r2, [r7, #32]
 800277e:	68f8      	ldr	r0, [r7, #12]
 8002780:	f000 f9ca 	bl	8002b18 <I2C_MasterRequestWrite>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d001      	beq.n	800278e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e08d      	b.n	80028aa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800278e:	2300      	movs	r3, #0
 8002790:	613b      	str	r3, [r7, #16]
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	695b      	ldr	r3, [r3, #20]
 8002798:	613b      	str	r3, [r7, #16]
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	699b      	ldr	r3, [r3, #24]
 80027a0:	613b      	str	r3, [r7, #16]
 80027a2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80027a4:	e066      	b.n	8002874 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027a6:	697a      	ldr	r2, [r7, #20]
 80027a8:	6a39      	ldr	r1, [r7, #32]
 80027aa:	68f8      	ldr	r0, [r7, #12]
 80027ac:	f000 fb0c 	bl	8002dc8 <I2C_WaitOnTXEFlagUntilTimeout>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d00d      	beq.n	80027d2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ba:	2b04      	cmp	r3, #4
 80027bc:	d107      	bne.n	80027ce <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027cc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	e06b      	b.n	80028aa <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027d6:	781a      	ldrb	r2, [r3, #0]
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e2:	1c5a      	adds	r2, r3, #1
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027ec:	b29b      	uxth	r3, r3
 80027ee:	3b01      	subs	r3, #1
 80027f0:	b29a      	uxth	r2, r3
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027fa:	3b01      	subs	r3, #1
 80027fc:	b29a      	uxth	r2, r3
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	695b      	ldr	r3, [r3, #20]
 8002808:	f003 0304 	and.w	r3, r3, #4
 800280c:	2b04      	cmp	r3, #4
 800280e:	d11b      	bne.n	8002848 <HAL_I2C_Master_Transmit+0x188>
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002814:	2b00      	cmp	r3, #0
 8002816:	d017      	beq.n	8002848 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800281c:	781a      	ldrb	r2, [r3, #0]
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002828:	1c5a      	adds	r2, r3, #1
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002832:	b29b      	uxth	r3, r3
 8002834:	3b01      	subs	r3, #1
 8002836:	b29a      	uxth	r2, r3
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002840:	3b01      	subs	r3, #1
 8002842:	b29a      	uxth	r2, r3
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002848:	697a      	ldr	r2, [r7, #20]
 800284a:	6a39      	ldr	r1, [r7, #32]
 800284c:	68f8      	ldr	r0, [r7, #12]
 800284e:	f000 fafc 	bl	8002e4a <I2C_WaitOnBTFFlagUntilTimeout>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d00d      	beq.n	8002874 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800285c:	2b04      	cmp	r3, #4
 800285e:	d107      	bne.n	8002870 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681a      	ldr	r2, [r3, #0]
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800286e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002870:	2301      	movs	r3, #1
 8002872:	e01a      	b.n	80028aa <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002878:	2b00      	cmp	r3, #0
 800287a:	d194      	bne.n	80027a6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800288a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	2220      	movs	r2, #32
 8002890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	2200      	movs	r2, #0
 8002898:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	2200      	movs	r2, #0
 80028a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80028a4:	2300      	movs	r3, #0
 80028a6:	e000      	b.n	80028aa <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80028a8:	2302      	movs	r3, #2
  }
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3718      	adds	r7, #24
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	00100002 	.word	0x00100002
 80028b8:	ffff0000 	.word	0xffff0000

080028bc <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b08a      	sub	sp, #40	; 0x28
 80028c0:	af02      	add	r7, sp, #8
 80028c2:	60f8      	str	r0, [r7, #12]
 80028c4:	607a      	str	r2, [r7, #4]
 80028c6:	603b      	str	r3, [r7, #0]
 80028c8:	460b      	mov	r3, r1
 80028ca:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80028cc:	f7ff fb42 	bl	8001f54 <HAL_GetTick>
 80028d0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 80028d2:	2301      	movs	r3, #1
 80028d4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	2b20      	cmp	r3, #32
 80028e0:	f040 8111 	bne.w	8002b06 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	9300      	str	r3, [sp, #0]
 80028e8:	2319      	movs	r3, #25
 80028ea:	2201      	movs	r2, #1
 80028ec:	4988      	ldr	r1, [pc, #544]	; (8002b10 <HAL_I2C_IsDeviceReady+0x254>)
 80028ee:	68f8      	ldr	r0, [r7, #12]
 80028f0:	f000 f994 	bl	8002c1c <I2C_WaitOnFlagUntilTimeout>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d001      	beq.n	80028fe <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80028fa:	2302      	movs	r3, #2
 80028fc:	e104      	b.n	8002b08 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002904:	2b01      	cmp	r3, #1
 8002906:	d101      	bne.n	800290c <HAL_I2C_IsDeviceReady+0x50>
 8002908:	2302      	movs	r3, #2
 800290a:	e0fd      	b.n	8002b08 <HAL_I2C_IsDeviceReady+0x24c>
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	2201      	movs	r2, #1
 8002910:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 0301 	and.w	r3, r3, #1
 800291e:	2b01      	cmp	r3, #1
 8002920:	d007      	beq.n	8002932 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f042 0201 	orr.w	r2, r2, #1
 8002930:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002940:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	2224      	movs	r2, #36	; 0x24
 8002946:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2200      	movs	r2, #0
 800294e:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	4a70      	ldr	r2, [pc, #448]	; (8002b14 <HAL_I2C_IsDeviceReady+0x258>)
 8002954:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002964:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	9300      	str	r3, [sp, #0]
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	2200      	movs	r2, #0
 800296e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002972:	68f8      	ldr	r0, [r7, #12]
 8002974:	f000 f952 	bl	8002c1c <I2C_WaitOnFlagUntilTimeout>
 8002978:	4603      	mov	r3, r0
 800297a:	2b00      	cmp	r3, #0
 800297c:	d00d      	beq.n	800299a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002988:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800298c:	d103      	bne.n	8002996 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002994:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8002996:	2303      	movs	r3, #3
 8002998:	e0b6      	b.n	8002b08 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800299a:	897b      	ldrh	r3, [r7, #10]
 800299c:	b2db      	uxtb	r3, r3
 800299e:	461a      	mov	r2, r3
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80029a8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80029aa:	f7ff fad3 	bl	8001f54 <HAL_GetTick>
 80029ae:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	695b      	ldr	r3, [r3, #20]
 80029b6:	f003 0302 	and.w	r3, r3, #2
 80029ba:	2b02      	cmp	r3, #2
 80029bc:	bf0c      	ite	eq
 80029be:	2301      	moveq	r3, #1
 80029c0:	2300      	movne	r3, #0
 80029c2:	b2db      	uxtb	r3, r3
 80029c4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	695b      	ldr	r3, [r3, #20]
 80029cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029d4:	bf0c      	ite	eq
 80029d6:	2301      	moveq	r3, #1
 80029d8:	2300      	movne	r3, #0
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80029de:	e025      	b.n	8002a2c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80029e0:	f7ff fab8 	bl	8001f54 <HAL_GetTick>
 80029e4:	4602      	mov	r2, r0
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	683a      	ldr	r2, [r7, #0]
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d302      	bcc.n	80029f6 <HAL_I2C_IsDeviceReady+0x13a>
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d103      	bne.n	80029fe <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	22a0      	movs	r2, #160	; 0xa0
 80029fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	695b      	ldr	r3, [r3, #20]
 8002a04:	f003 0302 	and.w	r3, r3, #2
 8002a08:	2b02      	cmp	r3, #2
 8002a0a:	bf0c      	ite	eq
 8002a0c:	2301      	moveq	r3, #1
 8002a0e:	2300      	movne	r3, #0
 8002a10:	b2db      	uxtb	r3, r3
 8002a12:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	695b      	ldr	r3, [r3, #20]
 8002a1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a22:	bf0c      	ite	eq
 8002a24:	2301      	moveq	r3, #1
 8002a26:	2300      	movne	r3, #0
 8002a28:	b2db      	uxtb	r3, r3
 8002a2a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a32:	b2db      	uxtb	r3, r3
 8002a34:	2ba0      	cmp	r3, #160	; 0xa0
 8002a36:	d005      	beq.n	8002a44 <HAL_I2C_IsDeviceReady+0x188>
 8002a38:	7dfb      	ldrb	r3, [r7, #23]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d102      	bne.n	8002a44 <HAL_I2C_IsDeviceReady+0x188>
 8002a3e:	7dbb      	ldrb	r3, [r7, #22]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d0cd      	beq.n	80029e0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	2220      	movs	r2, #32
 8002a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	695b      	ldr	r3, [r3, #20]
 8002a52:	f003 0302 	and.w	r3, r3, #2
 8002a56:	2b02      	cmp	r3, #2
 8002a58:	d129      	bne.n	8002aae <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a68:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	613b      	str	r3, [r7, #16]
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	695b      	ldr	r3, [r3, #20]
 8002a74:	613b      	str	r3, [r7, #16]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	699b      	ldr	r3, [r3, #24]
 8002a7c:	613b      	str	r3, [r7, #16]
 8002a7e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a80:	69fb      	ldr	r3, [r7, #28]
 8002a82:	9300      	str	r3, [sp, #0]
 8002a84:	2319      	movs	r3, #25
 8002a86:	2201      	movs	r2, #1
 8002a88:	4921      	ldr	r1, [pc, #132]	; (8002b10 <HAL_I2C_IsDeviceReady+0x254>)
 8002a8a:	68f8      	ldr	r0, [r7, #12]
 8002a8c:	f000 f8c6 	bl	8002c1c <I2C_WaitOnFlagUntilTimeout>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d001      	beq.n	8002a9a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e036      	b.n	8002b08 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2220      	movs	r2, #32
 8002a9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	e02c      	b.n	8002b08 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002abc:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002ac6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ac8:	69fb      	ldr	r3, [r7, #28]
 8002aca:	9300      	str	r3, [sp, #0]
 8002acc:	2319      	movs	r3, #25
 8002ace:	2201      	movs	r2, #1
 8002ad0:	490f      	ldr	r1, [pc, #60]	; (8002b10 <HAL_I2C_IsDeviceReady+0x254>)
 8002ad2:	68f8      	ldr	r0, [r7, #12]
 8002ad4:	f000 f8a2 	bl	8002c1c <I2C_WaitOnFlagUntilTimeout>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d001      	beq.n	8002ae2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e012      	b.n	8002b08 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002ae2:	69bb      	ldr	r3, [r7, #24]
 8002ae4:	3301      	adds	r3, #1
 8002ae6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002ae8:	69ba      	ldr	r2, [r7, #24]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	429a      	cmp	r2, r3
 8002aee:	f4ff af32 	bcc.w	8002956 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	2220      	movs	r2, #32
 8002af6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	2200      	movs	r2, #0
 8002afe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e000      	b.n	8002b08 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002b06:	2302      	movs	r3, #2
  }
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	3720      	adds	r7, #32
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	00100002 	.word	0x00100002
 8002b14:	ffff0000 	.word	0xffff0000

08002b18 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b088      	sub	sp, #32
 8002b1c:	af02      	add	r7, sp, #8
 8002b1e:	60f8      	str	r0, [r7, #12]
 8002b20:	607a      	str	r2, [r7, #4]
 8002b22:	603b      	str	r3, [r7, #0]
 8002b24:	460b      	mov	r3, r1
 8002b26:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b2c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	2b08      	cmp	r3, #8
 8002b32:	d006      	beq.n	8002b42 <I2C_MasterRequestWrite+0x2a>
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	2b01      	cmp	r3, #1
 8002b38:	d003      	beq.n	8002b42 <I2C_MasterRequestWrite+0x2a>
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002b40:	d108      	bne.n	8002b54 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b50:	601a      	str	r2, [r3, #0]
 8002b52:	e00b      	b.n	8002b6c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b58:	2b12      	cmp	r3, #18
 8002b5a:	d107      	bne.n	8002b6c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	681a      	ldr	r2, [r3, #0]
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b6a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	9300      	str	r3, [sp, #0]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2200      	movs	r2, #0
 8002b74:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002b78:	68f8      	ldr	r0, [r7, #12]
 8002b7a:	f000 f84f 	bl	8002c1c <I2C_WaitOnFlagUntilTimeout>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d00d      	beq.n	8002ba0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b92:	d103      	bne.n	8002b9c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b9a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002b9c:	2303      	movs	r3, #3
 8002b9e:	e035      	b.n	8002c0c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	691b      	ldr	r3, [r3, #16]
 8002ba4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ba8:	d108      	bne.n	8002bbc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002baa:	897b      	ldrh	r3, [r7, #10]
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	461a      	mov	r2, r3
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002bb8:	611a      	str	r2, [r3, #16]
 8002bba:	e01b      	b.n	8002bf4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002bbc:	897b      	ldrh	r3, [r7, #10]
 8002bbe:	11db      	asrs	r3, r3, #7
 8002bc0:	b2db      	uxtb	r3, r3
 8002bc2:	f003 0306 	and.w	r3, r3, #6
 8002bc6:	b2db      	uxtb	r3, r3
 8002bc8:	f063 030f 	orn	r3, r3, #15
 8002bcc:	b2da      	uxtb	r2, r3
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	490e      	ldr	r1, [pc, #56]	; (8002c14 <I2C_MasterRequestWrite+0xfc>)
 8002bda:	68f8      	ldr	r0, [r7, #12]
 8002bdc:	f000 f875 	bl	8002cca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002be0:	4603      	mov	r3, r0
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d001      	beq.n	8002bea <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e010      	b.n	8002c0c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002bea:	897b      	ldrh	r3, [r7, #10]
 8002bec:	b2da      	uxtb	r2, r3
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	687a      	ldr	r2, [r7, #4]
 8002bf8:	4907      	ldr	r1, [pc, #28]	; (8002c18 <I2C_MasterRequestWrite+0x100>)
 8002bfa:	68f8      	ldr	r0, [r7, #12]
 8002bfc:	f000 f865 	bl	8002cca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d001      	beq.n	8002c0a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e000      	b.n	8002c0c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002c0a:	2300      	movs	r3, #0
}
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	3718      	adds	r7, #24
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}
 8002c14:	00010008 	.word	0x00010008
 8002c18:	00010002 	.word	0x00010002

08002c1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b084      	sub	sp, #16
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	60f8      	str	r0, [r7, #12]
 8002c24:	60b9      	str	r1, [r7, #8]
 8002c26:	603b      	str	r3, [r7, #0]
 8002c28:	4613      	mov	r3, r2
 8002c2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c2c:	e025      	b.n	8002c7a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c34:	d021      	beq.n	8002c7a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c36:	f7ff f98d 	bl	8001f54 <HAL_GetTick>
 8002c3a:	4602      	mov	r2, r0
 8002c3c:	69bb      	ldr	r3, [r7, #24]
 8002c3e:	1ad3      	subs	r3, r2, r3
 8002c40:	683a      	ldr	r2, [r7, #0]
 8002c42:	429a      	cmp	r2, r3
 8002c44:	d302      	bcc.n	8002c4c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d116      	bne.n	8002c7a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	2220      	movs	r2, #32
 8002c56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c66:	f043 0220 	orr.w	r2, r3, #32
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	2200      	movs	r2, #0
 8002c72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e023      	b.n	8002cc2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	0c1b      	lsrs	r3, r3, #16
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	2b01      	cmp	r3, #1
 8002c82:	d10d      	bne.n	8002ca0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	695b      	ldr	r3, [r3, #20]
 8002c8a:	43da      	mvns	r2, r3
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	4013      	ands	r3, r2
 8002c90:	b29b      	uxth	r3, r3
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	bf0c      	ite	eq
 8002c96:	2301      	moveq	r3, #1
 8002c98:	2300      	movne	r3, #0
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	e00c      	b.n	8002cba <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	699b      	ldr	r3, [r3, #24]
 8002ca6:	43da      	mvns	r2, r3
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	4013      	ands	r3, r2
 8002cac:	b29b      	uxth	r3, r3
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	bf0c      	ite	eq
 8002cb2:	2301      	moveq	r3, #1
 8002cb4:	2300      	movne	r3, #0
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	461a      	mov	r2, r3
 8002cba:	79fb      	ldrb	r3, [r7, #7]
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d0b6      	beq.n	8002c2e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002cc0:	2300      	movs	r3, #0
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3710      	adds	r7, #16
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}

08002cca <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002cca:	b580      	push	{r7, lr}
 8002ccc:	b084      	sub	sp, #16
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	60f8      	str	r0, [r7, #12]
 8002cd2:	60b9      	str	r1, [r7, #8]
 8002cd4:	607a      	str	r2, [r7, #4]
 8002cd6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002cd8:	e051      	b.n	8002d7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	695b      	ldr	r3, [r3, #20]
 8002ce0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ce4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ce8:	d123      	bne.n	8002d32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cf8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002d02:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2200      	movs	r2, #0
 8002d08:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2220      	movs	r2, #32
 8002d0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	2200      	movs	r2, #0
 8002d16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1e:	f043 0204 	orr.w	r2, r3, #4
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e046      	b.n	8002dc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d38:	d021      	beq.n	8002d7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d3a:	f7ff f90b 	bl	8001f54 <HAL_GetTick>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	687a      	ldr	r2, [r7, #4]
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d302      	bcc.n	8002d50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d116      	bne.n	8002d7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2200      	movs	r2, #0
 8002d54:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	2220      	movs	r2, #32
 8002d5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	2200      	movs	r2, #0
 8002d62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6a:	f043 0220 	orr.w	r2, r3, #32
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2200      	movs	r2, #0
 8002d76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e020      	b.n	8002dc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	0c1b      	lsrs	r3, r3, #16
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d10c      	bne.n	8002da2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	695b      	ldr	r3, [r3, #20]
 8002d8e:	43da      	mvns	r2, r3
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	4013      	ands	r3, r2
 8002d94:	b29b      	uxth	r3, r3
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	bf14      	ite	ne
 8002d9a:	2301      	movne	r3, #1
 8002d9c:	2300      	moveq	r3, #0
 8002d9e:	b2db      	uxtb	r3, r3
 8002da0:	e00b      	b.n	8002dba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	699b      	ldr	r3, [r3, #24]
 8002da8:	43da      	mvns	r2, r3
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	4013      	ands	r3, r2
 8002dae:	b29b      	uxth	r3, r3
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	bf14      	ite	ne
 8002db4:	2301      	movne	r3, #1
 8002db6:	2300      	moveq	r3, #0
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d18d      	bne.n	8002cda <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002dbe:	2300      	movs	r3, #0
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	3710      	adds	r7, #16
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}

08002dc8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b084      	sub	sp, #16
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	60f8      	str	r0, [r7, #12]
 8002dd0:	60b9      	str	r1, [r7, #8]
 8002dd2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002dd4:	e02d      	b.n	8002e32 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002dd6:	68f8      	ldr	r0, [r7, #12]
 8002dd8:	f000 f878 	bl	8002ecc <I2C_IsAcknowledgeFailed>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d001      	beq.n	8002de6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	e02d      	b.n	8002e42 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dec:	d021      	beq.n	8002e32 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dee:	f7ff f8b1 	bl	8001f54 <HAL_GetTick>
 8002df2:	4602      	mov	r2, r0
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	1ad3      	subs	r3, r2, r3
 8002df8:	68ba      	ldr	r2, [r7, #8]
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	d302      	bcc.n	8002e04 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d116      	bne.n	8002e32 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2200      	movs	r2, #0
 8002e08:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2220      	movs	r2, #32
 8002e0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2200      	movs	r2, #0
 8002e16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e1e:	f043 0220 	orr.w	r2, r3, #32
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e007      	b.n	8002e42 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	695b      	ldr	r3, [r3, #20]
 8002e38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e3c:	2b80      	cmp	r3, #128	; 0x80
 8002e3e:	d1ca      	bne.n	8002dd6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002e40:	2300      	movs	r3, #0
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3710      	adds	r7, #16
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}

08002e4a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e4a:	b580      	push	{r7, lr}
 8002e4c:	b084      	sub	sp, #16
 8002e4e:	af00      	add	r7, sp, #0
 8002e50:	60f8      	str	r0, [r7, #12]
 8002e52:	60b9      	str	r1, [r7, #8]
 8002e54:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e56:	e02d      	b.n	8002eb4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002e58:	68f8      	ldr	r0, [r7, #12]
 8002e5a:	f000 f837 	bl	8002ecc <I2C_IsAcknowledgeFailed>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d001      	beq.n	8002e68 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e02d      	b.n	8002ec4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e6e:	d021      	beq.n	8002eb4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e70:	f7ff f870 	bl	8001f54 <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	68ba      	ldr	r2, [r7, #8]
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d302      	bcc.n	8002e86 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d116      	bne.n	8002eb4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2220      	movs	r2, #32
 8002e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2200      	movs	r2, #0
 8002e98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea0:	f043 0220 	orr.w	r2, r3, #32
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e007      	b.n	8002ec4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	695b      	ldr	r3, [r3, #20]
 8002eba:	f003 0304 	and.w	r3, r3, #4
 8002ebe:	2b04      	cmp	r3, #4
 8002ec0:	d1ca      	bne.n	8002e58 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002ec2:	2300      	movs	r3, #0
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	3710      	adds	r7, #16
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}

08002ecc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b083      	sub	sp, #12
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	695b      	ldr	r3, [r3, #20]
 8002eda:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ede:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ee2:	d11b      	bne.n	8002f1c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002eec:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2220      	movs	r2, #32
 8002ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2200      	movs	r2, #0
 8002f00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f08:	f043 0204 	orr.w	r2, r3, #4
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2200      	movs	r2, #0
 8002f14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e000      	b.n	8002f1e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002f1c:	2300      	movs	r3, #0
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	370c      	adds	r7, #12
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
	...

08002f2c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b086      	sub	sp, #24
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d101      	bne.n	8002f3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e264      	b.n	8003408 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 0301 	and.w	r3, r3, #1
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d075      	beq.n	8003036 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002f4a:	4ba3      	ldr	r3, [pc, #652]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	f003 030c 	and.w	r3, r3, #12
 8002f52:	2b04      	cmp	r3, #4
 8002f54:	d00c      	beq.n	8002f70 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f56:	4ba0      	ldr	r3, [pc, #640]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002f5e:	2b08      	cmp	r3, #8
 8002f60:	d112      	bne.n	8002f88 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f62:	4b9d      	ldr	r3, [pc, #628]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f6a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002f6e:	d10b      	bne.n	8002f88 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f70:	4b99      	ldr	r3, [pc, #612]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d05b      	beq.n	8003034 <HAL_RCC_OscConfig+0x108>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d157      	bne.n	8003034 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002f84:	2301      	movs	r3, #1
 8002f86:	e23f      	b.n	8003408 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f90:	d106      	bne.n	8002fa0 <HAL_RCC_OscConfig+0x74>
 8002f92:	4b91      	ldr	r3, [pc, #580]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a90      	ldr	r2, [pc, #576]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 8002f98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f9c:	6013      	str	r3, [r2, #0]
 8002f9e:	e01d      	b.n	8002fdc <HAL_RCC_OscConfig+0xb0>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002fa8:	d10c      	bne.n	8002fc4 <HAL_RCC_OscConfig+0x98>
 8002faa:	4b8b      	ldr	r3, [pc, #556]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a8a      	ldr	r2, [pc, #552]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 8002fb0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002fb4:	6013      	str	r3, [r2, #0]
 8002fb6:	4b88      	ldr	r3, [pc, #544]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a87      	ldr	r2, [pc, #540]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 8002fbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fc0:	6013      	str	r3, [r2, #0]
 8002fc2:	e00b      	b.n	8002fdc <HAL_RCC_OscConfig+0xb0>
 8002fc4:	4b84      	ldr	r3, [pc, #528]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a83      	ldr	r2, [pc, #524]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 8002fca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fce:	6013      	str	r3, [r2, #0]
 8002fd0:	4b81      	ldr	r3, [pc, #516]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a80      	ldr	r2, [pc, #512]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 8002fd6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002fda:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d013      	beq.n	800300c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fe4:	f7fe ffb6 	bl	8001f54 <HAL_GetTick>
 8002fe8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fea:	e008      	b.n	8002ffe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002fec:	f7fe ffb2 	bl	8001f54 <HAL_GetTick>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	693b      	ldr	r3, [r7, #16]
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	2b64      	cmp	r3, #100	; 0x64
 8002ff8:	d901      	bls.n	8002ffe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e204      	b.n	8003408 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ffe:	4b76      	ldr	r3, [pc, #472]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003006:	2b00      	cmp	r3, #0
 8003008:	d0f0      	beq.n	8002fec <HAL_RCC_OscConfig+0xc0>
 800300a:	e014      	b.n	8003036 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800300c:	f7fe ffa2 	bl	8001f54 <HAL_GetTick>
 8003010:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003012:	e008      	b.n	8003026 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003014:	f7fe ff9e 	bl	8001f54 <HAL_GetTick>
 8003018:	4602      	mov	r2, r0
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	2b64      	cmp	r3, #100	; 0x64
 8003020:	d901      	bls.n	8003026 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003022:	2303      	movs	r3, #3
 8003024:	e1f0      	b.n	8003408 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003026:	4b6c      	ldr	r3, [pc, #432]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800302e:	2b00      	cmp	r3, #0
 8003030:	d1f0      	bne.n	8003014 <HAL_RCC_OscConfig+0xe8>
 8003032:	e000      	b.n	8003036 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003034:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0302 	and.w	r3, r3, #2
 800303e:	2b00      	cmp	r3, #0
 8003040:	d063      	beq.n	800310a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003042:	4b65      	ldr	r3, [pc, #404]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	f003 030c 	and.w	r3, r3, #12
 800304a:	2b00      	cmp	r3, #0
 800304c:	d00b      	beq.n	8003066 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800304e:	4b62      	ldr	r3, [pc, #392]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 8003050:	689b      	ldr	r3, [r3, #8]
 8003052:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003056:	2b08      	cmp	r3, #8
 8003058:	d11c      	bne.n	8003094 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800305a:	4b5f      	ldr	r3, [pc, #380]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d116      	bne.n	8003094 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003066:	4b5c      	ldr	r3, [pc, #368]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0302 	and.w	r3, r3, #2
 800306e:	2b00      	cmp	r3, #0
 8003070:	d005      	beq.n	800307e <HAL_RCC_OscConfig+0x152>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	68db      	ldr	r3, [r3, #12]
 8003076:	2b01      	cmp	r3, #1
 8003078:	d001      	beq.n	800307e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800307a:	2301      	movs	r3, #1
 800307c:	e1c4      	b.n	8003408 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800307e:	4b56      	ldr	r3, [pc, #344]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	691b      	ldr	r3, [r3, #16]
 800308a:	00db      	lsls	r3, r3, #3
 800308c:	4952      	ldr	r1, [pc, #328]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 800308e:	4313      	orrs	r3, r2
 8003090:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003092:	e03a      	b.n	800310a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	68db      	ldr	r3, [r3, #12]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d020      	beq.n	80030de <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800309c:	4b4f      	ldr	r3, [pc, #316]	; (80031dc <HAL_RCC_OscConfig+0x2b0>)
 800309e:	2201      	movs	r2, #1
 80030a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030a2:	f7fe ff57 	bl	8001f54 <HAL_GetTick>
 80030a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030a8:	e008      	b.n	80030bc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80030aa:	f7fe ff53 	bl	8001f54 <HAL_GetTick>
 80030ae:	4602      	mov	r2, r0
 80030b0:	693b      	ldr	r3, [r7, #16]
 80030b2:	1ad3      	subs	r3, r2, r3
 80030b4:	2b02      	cmp	r3, #2
 80030b6:	d901      	bls.n	80030bc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80030b8:	2303      	movs	r3, #3
 80030ba:	e1a5      	b.n	8003408 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030bc:	4b46      	ldr	r3, [pc, #280]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0302 	and.w	r3, r3, #2
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d0f0      	beq.n	80030aa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030c8:	4b43      	ldr	r3, [pc, #268]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	691b      	ldr	r3, [r3, #16]
 80030d4:	00db      	lsls	r3, r3, #3
 80030d6:	4940      	ldr	r1, [pc, #256]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 80030d8:	4313      	orrs	r3, r2
 80030da:	600b      	str	r3, [r1, #0]
 80030dc:	e015      	b.n	800310a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030de:	4b3f      	ldr	r3, [pc, #252]	; (80031dc <HAL_RCC_OscConfig+0x2b0>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030e4:	f7fe ff36 	bl	8001f54 <HAL_GetTick>
 80030e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030ea:	e008      	b.n	80030fe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80030ec:	f7fe ff32 	bl	8001f54 <HAL_GetTick>
 80030f0:	4602      	mov	r2, r0
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	1ad3      	subs	r3, r2, r3
 80030f6:	2b02      	cmp	r3, #2
 80030f8:	d901      	bls.n	80030fe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80030fa:	2303      	movs	r3, #3
 80030fc:	e184      	b.n	8003408 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030fe:	4b36      	ldr	r3, [pc, #216]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f003 0302 	and.w	r3, r3, #2
 8003106:	2b00      	cmp	r3, #0
 8003108:	d1f0      	bne.n	80030ec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f003 0308 	and.w	r3, r3, #8
 8003112:	2b00      	cmp	r3, #0
 8003114:	d030      	beq.n	8003178 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	695b      	ldr	r3, [r3, #20]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d016      	beq.n	800314c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800311e:	4b30      	ldr	r3, [pc, #192]	; (80031e0 <HAL_RCC_OscConfig+0x2b4>)
 8003120:	2201      	movs	r2, #1
 8003122:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003124:	f7fe ff16 	bl	8001f54 <HAL_GetTick>
 8003128:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800312a:	e008      	b.n	800313e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800312c:	f7fe ff12 	bl	8001f54 <HAL_GetTick>
 8003130:	4602      	mov	r2, r0
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	1ad3      	subs	r3, r2, r3
 8003136:	2b02      	cmp	r3, #2
 8003138:	d901      	bls.n	800313e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800313a:	2303      	movs	r3, #3
 800313c:	e164      	b.n	8003408 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800313e:	4b26      	ldr	r3, [pc, #152]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 8003140:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003142:	f003 0302 	and.w	r3, r3, #2
 8003146:	2b00      	cmp	r3, #0
 8003148:	d0f0      	beq.n	800312c <HAL_RCC_OscConfig+0x200>
 800314a:	e015      	b.n	8003178 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800314c:	4b24      	ldr	r3, [pc, #144]	; (80031e0 <HAL_RCC_OscConfig+0x2b4>)
 800314e:	2200      	movs	r2, #0
 8003150:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003152:	f7fe feff 	bl	8001f54 <HAL_GetTick>
 8003156:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003158:	e008      	b.n	800316c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800315a:	f7fe fefb 	bl	8001f54 <HAL_GetTick>
 800315e:	4602      	mov	r2, r0
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	1ad3      	subs	r3, r2, r3
 8003164:	2b02      	cmp	r3, #2
 8003166:	d901      	bls.n	800316c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003168:	2303      	movs	r3, #3
 800316a:	e14d      	b.n	8003408 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800316c:	4b1a      	ldr	r3, [pc, #104]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 800316e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003170:	f003 0302 	and.w	r3, r3, #2
 8003174:	2b00      	cmp	r3, #0
 8003176:	d1f0      	bne.n	800315a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f003 0304 	and.w	r3, r3, #4
 8003180:	2b00      	cmp	r3, #0
 8003182:	f000 80a0 	beq.w	80032c6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003186:	2300      	movs	r3, #0
 8003188:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800318a:	4b13      	ldr	r3, [pc, #76]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 800318c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800318e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003192:	2b00      	cmp	r3, #0
 8003194:	d10f      	bne.n	80031b6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003196:	2300      	movs	r3, #0
 8003198:	60bb      	str	r3, [r7, #8]
 800319a:	4b0f      	ldr	r3, [pc, #60]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 800319c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319e:	4a0e      	ldr	r2, [pc, #56]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 80031a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031a4:	6413      	str	r3, [r2, #64]	; 0x40
 80031a6:	4b0c      	ldr	r3, [pc, #48]	; (80031d8 <HAL_RCC_OscConfig+0x2ac>)
 80031a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031ae:	60bb      	str	r3, [r7, #8]
 80031b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031b2:	2301      	movs	r3, #1
 80031b4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031b6:	4b0b      	ldr	r3, [pc, #44]	; (80031e4 <HAL_RCC_OscConfig+0x2b8>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d121      	bne.n	8003206 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031c2:	4b08      	ldr	r3, [pc, #32]	; (80031e4 <HAL_RCC_OscConfig+0x2b8>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a07      	ldr	r2, [pc, #28]	; (80031e4 <HAL_RCC_OscConfig+0x2b8>)
 80031c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031ce:	f7fe fec1 	bl	8001f54 <HAL_GetTick>
 80031d2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031d4:	e011      	b.n	80031fa <HAL_RCC_OscConfig+0x2ce>
 80031d6:	bf00      	nop
 80031d8:	40023800 	.word	0x40023800
 80031dc:	42470000 	.word	0x42470000
 80031e0:	42470e80 	.word	0x42470e80
 80031e4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031e8:	f7fe feb4 	bl	8001f54 <HAL_GetTick>
 80031ec:	4602      	mov	r2, r0
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	1ad3      	subs	r3, r2, r3
 80031f2:	2b02      	cmp	r3, #2
 80031f4:	d901      	bls.n	80031fa <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80031f6:	2303      	movs	r3, #3
 80031f8:	e106      	b.n	8003408 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031fa:	4b85      	ldr	r3, [pc, #532]	; (8003410 <HAL_RCC_OscConfig+0x4e4>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003202:	2b00      	cmp	r3, #0
 8003204:	d0f0      	beq.n	80031e8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	2b01      	cmp	r3, #1
 800320c:	d106      	bne.n	800321c <HAL_RCC_OscConfig+0x2f0>
 800320e:	4b81      	ldr	r3, [pc, #516]	; (8003414 <HAL_RCC_OscConfig+0x4e8>)
 8003210:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003212:	4a80      	ldr	r2, [pc, #512]	; (8003414 <HAL_RCC_OscConfig+0x4e8>)
 8003214:	f043 0301 	orr.w	r3, r3, #1
 8003218:	6713      	str	r3, [r2, #112]	; 0x70
 800321a:	e01c      	b.n	8003256 <HAL_RCC_OscConfig+0x32a>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	2b05      	cmp	r3, #5
 8003222:	d10c      	bne.n	800323e <HAL_RCC_OscConfig+0x312>
 8003224:	4b7b      	ldr	r3, [pc, #492]	; (8003414 <HAL_RCC_OscConfig+0x4e8>)
 8003226:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003228:	4a7a      	ldr	r2, [pc, #488]	; (8003414 <HAL_RCC_OscConfig+0x4e8>)
 800322a:	f043 0304 	orr.w	r3, r3, #4
 800322e:	6713      	str	r3, [r2, #112]	; 0x70
 8003230:	4b78      	ldr	r3, [pc, #480]	; (8003414 <HAL_RCC_OscConfig+0x4e8>)
 8003232:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003234:	4a77      	ldr	r2, [pc, #476]	; (8003414 <HAL_RCC_OscConfig+0x4e8>)
 8003236:	f043 0301 	orr.w	r3, r3, #1
 800323a:	6713      	str	r3, [r2, #112]	; 0x70
 800323c:	e00b      	b.n	8003256 <HAL_RCC_OscConfig+0x32a>
 800323e:	4b75      	ldr	r3, [pc, #468]	; (8003414 <HAL_RCC_OscConfig+0x4e8>)
 8003240:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003242:	4a74      	ldr	r2, [pc, #464]	; (8003414 <HAL_RCC_OscConfig+0x4e8>)
 8003244:	f023 0301 	bic.w	r3, r3, #1
 8003248:	6713      	str	r3, [r2, #112]	; 0x70
 800324a:	4b72      	ldr	r3, [pc, #456]	; (8003414 <HAL_RCC_OscConfig+0x4e8>)
 800324c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800324e:	4a71      	ldr	r2, [pc, #452]	; (8003414 <HAL_RCC_OscConfig+0x4e8>)
 8003250:	f023 0304 	bic.w	r3, r3, #4
 8003254:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	689b      	ldr	r3, [r3, #8]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d015      	beq.n	800328a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800325e:	f7fe fe79 	bl	8001f54 <HAL_GetTick>
 8003262:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003264:	e00a      	b.n	800327c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003266:	f7fe fe75 	bl	8001f54 <HAL_GetTick>
 800326a:	4602      	mov	r2, r0
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	f241 3288 	movw	r2, #5000	; 0x1388
 8003274:	4293      	cmp	r3, r2
 8003276:	d901      	bls.n	800327c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003278:	2303      	movs	r3, #3
 800327a:	e0c5      	b.n	8003408 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800327c:	4b65      	ldr	r3, [pc, #404]	; (8003414 <HAL_RCC_OscConfig+0x4e8>)
 800327e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003280:	f003 0302 	and.w	r3, r3, #2
 8003284:	2b00      	cmp	r3, #0
 8003286:	d0ee      	beq.n	8003266 <HAL_RCC_OscConfig+0x33a>
 8003288:	e014      	b.n	80032b4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800328a:	f7fe fe63 	bl	8001f54 <HAL_GetTick>
 800328e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003290:	e00a      	b.n	80032a8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003292:	f7fe fe5f 	bl	8001f54 <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	f241 3288 	movw	r2, #5000	; 0x1388
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d901      	bls.n	80032a8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80032a4:	2303      	movs	r3, #3
 80032a6:	e0af      	b.n	8003408 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032a8:	4b5a      	ldr	r3, [pc, #360]	; (8003414 <HAL_RCC_OscConfig+0x4e8>)
 80032aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032ac:	f003 0302 	and.w	r3, r3, #2
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d1ee      	bne.n	8003292 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80032b4:	7dfb      	ldrb	r3, [r7, #23]
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d105      	bne.n	80032c6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032ba:	4b56      	ldr	r3, [pc, #344]	; (8003414 <HAL_RCC_OscConfig+0x4e8>)
 80032bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032be:	4a55      	ldr	r2, [pc, #340]	; (8003414 <HAL_RCC_OscConfig+0x4e8>)
 80032c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032c4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	699b      	ldr	r3, [r3, #24]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	f000 809b 	beq.w	8003406 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80032d0:	4b50      	ldr	r3, [pc, #320]	; (8003414 <HAL_RCC_OscConfig+0x4e8>)
 80032d2:	689b      	ldr	r3, [r3, #8]
 80032d4:	f003 030c 	and.w	r3, r3, #12
 80032d8:	2b08      	cmp	r3, #8
 80032da:	d05c      	beq.n	8003396 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	699b      	ldr	r3, [r3, #24]
 80032e0:	2b02      	cmp	r3, #2
 80032e2:	d141      	bne.n	8003368 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032e4:	4b4c      	ldr	r3, [pc, #304]	; (8003418 <HAL_RCC_OscConfig+0x4ec>)
 80032e6:	2200      	movs	r2, #0
 80032e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032ea:	f7fe fe33 	bl	8001f54 <HAL_GetTick>
 80032ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032f0:	e008      	b.n	8003304 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032f2:	f7fe fe2f 	bl	8001f54 <HAL_GetTick>
 80032f6:	4602      	mov	r2, r0
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	1ad3      	subs	r3, r2, r3
 80032fc:	2b02      	cmp	r3, #2
 80032fe:	d901      	bls.n	8003304 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003300:	2303      	movs	r3, #3
 8003302:	e081      	b.n	8003408 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003304:	4b43      	ldr	r3, [pc, #268]	; (8003414 <HAL_RCC_OscConfig+0x4e8>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800330c:	2b00      	cmp	r3, #0
 800330e:	d1f0      	bne.n	80032f2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	69da      	ldr	r2, [r3, #28]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6a1b      	ldr	r3, [r3, #32]
 8003318:	431a      	orrs	r2, r3
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800331e:	019b      	lsls	r3, r3, #6
 8003320:	431a      	orrs	r2, r3
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003326:	085b      	lsrs	r3, r3, #1
 8003328:	3b01      	subs	r3, #1
 800332a:	041b      	lsls	r3, r3, #16
 800332c:	431a      	orrs	r2, r3
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003332:	061b      	lsls	r3, r3, #24
 8003334:	4937      	ldr	r1, [pc, #220]	; (8003414 <HAL_RCC_OscConfig+0x4e8>)
 8003336:	4313      	orrs	r3, r2
 8003338:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800333a:	4b37      	ldr	r3, [pc, #220]	; (8003418 <HAL_RCC_OscConfig+0x4ec>)
 800333c:	2201      	movs	r2, #1
 800333e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003340:	f7fe fe08 	bl	8001f54 <HAL_GetTick>
 8003344:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003346:	e008      	b.n	800335a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003348:	f7fe fe04 	bl	8001f54 <HAL_GetTick>
 800334c:	4602      	mov	r2, r0
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	1ad3      	subs	r3, r2, r3
 8003352:	2b02      	cmp	r3, #2
 8003354:	d901      	bls.n	800335a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003356:	2303      	movs	r3, #3
 8003358:	e056      	b.n	8003408 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800335a:	4b2e      	ldr	r3, [pc, #184]	; (8003414 <HAL_RCC_OscConfig+0x4e8>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003362:	2b00      	cmp	r3, #0
 8003364:	d0f0      	beq.n	8003348 <HAL_RCC_OscConfig+0x41c>
 8003366:	e04e      	b.n	8003406 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003368:	4b2b      	ldr	r3, [pc, #172]	; (8003418 <HAL_RCC_OscConfig+0x4ec>)
 800336a:	2200      	movs	r2, #0
 800336c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800336e:	f7fe fdf1 	bl	8001f54 <HAL_GetTick>
 8003372:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003374:	e008      	b.n	8003388 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003376:	f7fe fded 	bl	8001f54 <HAL_GetTick>
 800337a:	4602      	mov	r2, r0
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	1ad3      	subs	r3, r2, r3
 8003380:	2b02      	cmp	r3, #2
 8003382:	d901      	bls.n	8003388 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003384:	2303      	movs	r3, #3
 8003386:	e03f      	b.n	8003408 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003388:	4b22      	ldr	r3, [pc, #136]	; (8003414 <HAL_RCC_OscConfig+0x4e8>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003390:	2b00      	cmp	r3, #0
 8003392:	d1f0      	bne.n	8003376 <HAL_RCC_OscConfig+0x44a>
 8003394:	e037      	b.n	8003406 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	699b      	ldr	r3, [r3, #24]
 800339a:	2b01      	cmp	r3, #1
 800339c:	d101      	bne.n	80033a2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e032      	b.n	8003408 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80033a2:	4b1c      	ldr	r3, [pc, #112]	; (8003414 <HAL_RCC_OscConfig+0x4e8>)
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	699b      	ldr	r3, [r3, #24]
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d028      	beq.n	8003402 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d121      	bne.n	8003402 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033c8:	429a      	cmp	r2, r3
 80033ca:	d11a      	bne.n	8003402 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033cc:	68fa      	ldr	r2, [r7, #12]
 80033ce:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80033d2:	4013      	ands	r3, r2
 80033d4:	687a      	ldr	r2, [r7, #4]
 80033d6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80033d8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033da:	4293      	cmp	r3, r2
 80033dc:	d111      	bne.n	8003402 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033e8:	085b      	lsrs	r3, r3, #1
 80033ea:	3b01      	subs	r3, #1
 80033ec:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033ee:	429a      	cmp	r2, r3
 80033f0:	d107      	bne.n	8003402 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033fc:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033fe:	429a      	cmp	r2, r3
 8003400:	d001      	beq.n	8003406 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e000      	b.n	8003408 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003406:	2300      	movs	r3, #0
}
 8003408:	4618      	mov	r0, r3
 800340a:	3718      	adds	r7, #24
 800340c:	46bd      	mov	sp, r7
 800340e:	bd80      	pop	{r7, pc}
 8003410:	40007000 	.word	0x40007000
 8003414:	40023800 	.word	0x40023800
 8003418:	42470060 	.word	0x42470060

0800341c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b084      	sub	sp, #16
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
 8003424:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d101      	bne.n	8003430 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	e0cc      	b.n	80035ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003430:	4b68      	ldr	r3, [pc, #416]	; (80035d4 <HAL_RCC_ClockConfig+0x1b8>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0307 	and.w	r3, r3, #7
 8003438:	683a      	ldr	r2, [r7, #0]
 800343a:	429a      	cmp	r2, r3
 800343c:	d90c      	bls.n	8003458 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800343e:	4b65      	ldr	r3, [pc, #404]	; (80035d4 <HAL_RCC_ClockConfig+0x1b8>)
 8003440:	683a      	ldr	r2, [r7, #0]
 8003442:	b2d2      	uxtb	r2, r2
 8003444:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003446:	4b63      	ldr	r3, [pc, #396]	; (80035d4 <HAL_RCC_ClockConfig+0x1b8>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 0307 	and.w	r3, r3, #7
 800344e:	683a      	ldr	r2, [r7, #0]
 8003450:	429a      	cmp	r2, r3
 8003452:	d001      	beq.n	8003458 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	e0b8      	b.n	80035ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f003 0302 	and.w	r3, r3, #2
 8003460:	2b00      	cmp	r3, #0
 8003462:	d020      	beq.n	80034a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f003 0304 	and.w	r3, r3, #4
 800346c:	2b00      	cmp	r3, #0
 800346e:	d005      	beq.n	800347c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003470:	4b59      	ldr	r3, [pc, #356]	; (80035d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	4a58      	ldr	r2, [pc, #352]	; (80035d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003476:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800347a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f003 0308 	and.w	r3, r3, #8
 8003484:	2b00      	cmp	r3, #0
 8003486:	d005      	beq.n	8003494 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003488:	4b53      	ldr	r3, [pc, #332]	; (80035d8 <HAL_RCC_ClockConfig+0x1bc>)
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	4a52      	ldr	r2, [pc, #328]	; (80035d8 <HAL_RCC_ClockConfig+0x1bc>)
 800348e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003492:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003494:	4b50      	ldr	r3, [pc, #320]	; (80035d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	689b      	ldr	r3, [r3, #8]
 80034a0:	494d      	ldr	r1, [pc, #308]	; (80035d8 <HAL_RCC_ClockConfig+0x1bc>)
 80034a2:	4313      	orrs	r3, r2
 80034a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 0301 	and.w	r3, r3, #1
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d044      	beq.n	800353c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d107      	bne.n	80034ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034ba:	4b47      	ldr	r3, [pc, #284]	; (80035d8 <HAL_RCC_ClockConfig+0x1bc>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d119      	bne.n	80034fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e07f      	b.n	80035ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	2b02      	cmp	r3, #2
 80034d0:	d003      	beq.n	80034da <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80034d6:	2b03      	cmp	r3, #3
 80034d8:	d107      	bne.n	80034ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034da:	4b3f      	ldr	r3, [pc, #252]	; (80035d8 <HAL_RCC_ClockConfig+0x1bc>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d109      	bne.n	80034fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	e06f      	b.n	80035ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034ea:	4b3b      	ldr	r3, [pc, #236]	; (80035d8 <HAL_RCC_ClockConfig+0x1bc>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f003 0302 	and.w	r3, r3, #2
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d101      	bne.n	80034fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e067      	b.n	80035ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034fa:	4b37      	ldr	r3, [pc, #220]	; (80035d8 <HAL_RCC_ClockConfig+0x1bc>)
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	f023 0203 	bic.w	r2, r3, #3
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	4934      	ldr	r1, [pc, #208]	; (80035d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003508:	4313      	orrs	r3, r2
 800350a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800350c:	f7fe fd22 	bl	8001f54 <HAL_GetTick>
 8003510:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003512:	e00a      	b.n	800352a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003514:	f7fe fd1e 	bl	8001f54 <HAL_GetTick>
 8003518:	4602      	mov	r2, r0
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003522:	4293      	cmp	r3, r2
 8003524:	d901      	bls.n	800352a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003526:	2303      	movs	r3, #3
 8003528:	e04f      	b.n	80035ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800352a:	4b2b      	ldr	r3, [pc, #172]	; (80035d8 <HAL_RCC_ClockConfig+0x1bc>)
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	f003 020c 	and.w	r2, r3, #12
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	009b      	lsls	r3, r3, #2
 8003538:	429a      	cmp	r2, r3
 800353a:	d1eb      	bne.n	8003514 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800353c:	4b25      	ldr	r3, [pc, #148]	; (80035d4 <HAL_RCC_ClockConfig+0x1b8>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 0307 	and.w	r3, r3, #7
 8003544:	683a      	ldr	r2, [r7, #0]
 8003546:	429a      	cmp	r2, r3
 8003548:	d20c      	bcs.n	8003564 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800354a:	4b22      	ldr	r3, [pc, #136]	; (80035d4 <HAL_RCC_ClockConfig+0x1b8>)
 800354c:	683a      	ldr	r2, [r7, #0]
 800354e:	b2d2      	uxtb	r2, r2
 8003550:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003552:	4b20      	ldr	r3, [pc, #128]	; (80035d4 <HAL_RCC_ClockConfig+0x1b8>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 0307 	and.w	r3, r3, #7
 800355a:	683a      	ldr	r2, [r7, #0]
 800355c:	429a      	cmp	r2, r3
 800355e:	d001      	beq.n	8003564 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e032      	b.n	80035ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f003 0304 	and.w	r3, r3, #4
 800356c:	2b00      	cmp	r3, #0
 800356e:	d008      	beq.n	8003582 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003570:	4b19      	ldr	r3, [pc, #100]	; (80035d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	68db      	ldr	r3, [r3, #12]
 800357c:	4916      	ldr	r1, [pc, #88]	; (80035d8 <HAL_RCC_ClockConfig+0x1bc>)
 800357e:	4313      	orrs	r3, r2
 8003580:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0308 	and.w	r3, r3, #8
 800358a:	2b00      	cmp	r3, #0
 800358c:	d009      	beq.n	80035a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800358e:	4b12      	ldr	r3, [pc, #72]	; (80035d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003590:	689b      	ldr	r3, [r3, #8]
 8003592:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	691b      	ldr	r3, [r3, #16]
 800359a:	00db      	lsls	r3, r3, #3
 800359c:	490e      	ldr	r1, [pc, #56]	; (80035d8 <HAL_RCC_ClockConfig+0x1bc>)
 800359e:	4313      	orrs	r3, r2
 80035a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80035a2:	f000 f821 	bl	80035e8 <HAL_RCC_GetSysClockFreq>
 80035a6:	4602      	mov	r2, r0
 80035a8:	4b0b      	ldr	r3, [pc, #44]	; (80035d8 <HAL_RCC_ClockConfig+0x1bc>)
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	091b      	lsrs	r3, r3, #4
 80035ae:	f003 030f 	and.w	r3, r3, #15
 80035b2:	490a      	ldr	r1, [pc, #40]	; (80035dc <HAL_RCC_ClockConfig+0x1c0>)
 80035b4:	5ccb      	ldrb	r3, [r1, r3]
 80035b6:	fa22 f303 	lsr.w	r3, r2, r3
 80035ba:	4a09      	ldr	r2, [pc, #36]	; (80035e0 <HAL_RCC_ClockConfig+0x1c4>)
 80035bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80035be:	4b09      	ldr	r3, [pc, #36]	; (80035e4 <HAL_RCC_ClockConfig+0x1c8>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4618      	mov	r0, r3
 80035c4:	f7fe fb60 	bl	8001c88 <HAL_InitTick>

  return HAL_OK;
 80035c8:	2300      	movs	r3, #0
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3710      	adds	r7, #16
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	bf00      	nop
 80035d4:	40023c00 	.word	0x40023c00
 80035d8:	40023800 	.word	0x40023800
 80035dc:	08006f78 	.word	0x08006f78
 80035e0:	20000c24 	.word	0x20000c24
 80035e4:	20000c28 	.word	0x20000c28

080035e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035e8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80035ec:	b084      	sub	sp, #16
 80035ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80035f0:	2300      	movs	r3, #0
 80035f2:	607b      	str	r3, [r7, #4]
 80035f4:	2300      	movs	r3, #0
 80035f6:	60fb      	str	r3, [r7, #12]
 80035f8:	2300      	movs	r3, #0
 80035fa:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80035fc:	2300      	movs	r3, #0
 80035fe:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003600:	4b67      	ldr	r3, [pc, #412]	; (80037a0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	f003 030c 	and.w	r3, r3, #12
 8003608:	2b08      	cmp	r3, #8
 800360a:	d00d      	beq.n	8003628 <HAL_RCC_GetSysClockFreq+0x40>
 800360c:	2b08      	cmp	r3, #8
 800360e:	f200 80bd 	bhi.w	800378c <HAL_RCC_GetSysClockFreq+0x1a4>
 8003612:	2b00      	cmp	r3, #0
 8003614:	d002      	beq.n	800361c <HAL_RCC_GetSysClockFreq+0x34>
 8003616:	2b04      	cmp	r3, #4
 8003618:	d003      	beq.n	8003622 <HAL_RCC_GetSysClockFreq+0x3a>
 800361a:	e0b7      	b.n	800378c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800361c:	4b61      	ldr	r3, [pc, #388]	; (80037a4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800361e:	60bb      	str	r3, [r7, #8]
       break;
 8003620:	e0b7      	b.n	8003792 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003622:	4b61      	ldr	r3, [pc, #388]	; (80037a8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003624:	60bb      	str	r3, [r7, #8]
      break;
 8003626:	e0b4      	b.n	8003792 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003628:	4b5d      	ldr	r3, [pc, #372]	; (80037a0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003630:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003632:	4b5b      	ldr	r3, [pc, #364]	; (80037a0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d04d      	beq.n	80036da <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800363e:	4b58      	ldr	r3, [pc, #352]	; (80037a0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	099b      	lsrs	r3, r3, #6
 8003644:	461a      	mov	r2, r3
 8003646:	f04f 0300 	mov.w	r3, #0
 800364a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800364e:	f04f 0100 	mov.w	r1, #0
 8003652:	ea02 0800 	and.w	r8, r2, r0
 8003656:	ea03 0901 	and.w	r9, r3, r1
 800365a:	4640      	mov	r0, r8
 800365c:	4649      	mov	r1, r9
 800365e:	f04f 0200 	mov.w	r2, #0
 8003662:	f04f 0300 	mov.w	r3, #0
 8003666:	014b      	lsls	r3, r1, #5
 8003668:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800366c:	0142      	lsls	r2, r0, #5
 800366e:	4610      	mov	r0, r2
 8003670:	4619      	mov	r1, r3
 8003672:	ebb0 0008 	subs.w	r0, r0, r8
 8003676:	eb61 0109 	sbc.w	r1, r1, r9
 800367a:	f04f 0200 	mov.w	r2, #0
 800367e:	f04f 0300 	mov.w	r3, #0
 8003682:	018b      	lsls	r3, r1, #6
 8003684:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003688:	0182      	lsls	r2, r0, #6
 800368a:	1a12      	subs	r2, r2, r0
 800368c:	eb63 0301 	sbc.w	r3, r3, r1
 8003690:	f04f 0000 	mov.w	r0, #0
 8003694:	f04f 0100 	mov.w	r1, #0
 8003698:	00d9      	lsls	r1, r3, #3
 800369a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800369e:	00d0      	lsls	r0, r2, #3
 80036a0:	4602      	mov	r2, r0
 80036a2:	460b      	mov	r3, r1
 80036a4:	eb12 0208 	adds.w	r2, r2, r8
 80036a8:	eb43 0309 	adc.w	r3, r3, r9
 80036ac:	f04f 0000 	mov.w	r0, #0
 80036b0:	f04f 0100 	mov.w	r1, #0
 80036b4:	0259      	lsls	r1, r3, #9
 80036b6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80036ba:	0250      	lsls	r0, r2, #9
 80036bc:	4602      	mov	r2, r0
 80036be:	460b      	mov	r3, r1
 80036c0:	4610      	mov	r0, r2
 80036c2:	4619      	mov	r1, r3
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	461a      	mov	r2, r3
 80036c8:	f04f 0300 	mov.w	r3, #0
 80036cc:	f7fc fd88 	bl	80001e0 <__aeabi_uldivmod>
 80036d0:	4602      	mov	r2, r0
 80036d2:	460b      	mov	r3, r1
 80036d4:	4613      	mov	r3, r2
 80036d6:	60fb      	str	r3, [r7, #12]
 80036d8:	e04a      	b.n	8003770 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036da:	4b31      	ldr	r3, [pc, #196]	; (80037a0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	099b      	lsrs	r3, r3, #6
 80036e0:	461a      	mov	r2, r3
 80036e2:	f04f 0300 	mov.w	r3, #0
 80036e6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80036ea:	f04f 0100 	mov.w	r1, #0
 80036ee:	ea02 0400 	and.w	r4, r2, r0
 80036f2:	ea03 0501 	and.w	r5, r3, r1
 80036f6:	4620      	mov	r0, r4
 80036f8:	4629      	mov	r1, r5
 80036fa:	f04f 0200 	mov.w	r2, #0
 80036fe:	f04f 0300 	mov.w	r3, #0
 8003702:	014b      	lsls	r3, r1, #5
 8003704:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003708:	0142      	lsls	r2, r0, #5
 800370a:	4610      	mov	r0, r2
 800370c:	4619      	mov	r1, r3
 800370e:	1b00      	subs	r0, r0, r4
 8003710:	eb61 0105 	sbc.w	r1, r1, r5
 8003714:	f04f 0200 	mov.w	r2, #0
 8003718:	f04f 0300 	mov.w	r3, #0
 800371c:	018b      	lsls	r3, r1, #6
 800371e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003722:	0182      	lsls	r2, r0, #6
 8003724:	1a12      	subs	r2, r2, r0
 8003726:	eb63 0301 	sbc.w	r3, r3, r1
 800372a:	f04f 0000 	mov.w	r0, #0
 800372e:	f04f 0100 	mov.w	r1, #0
 8003732:	00d9      	lsls	r1, r3, #3
 8003734:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003738:	00d0      	lsls	r0, r2, #3
 800373a:	4602      	mov	r2, r0
 800373c:	460b      	mov	r3, r1
 800373e:	1912      	adds	r2, r2, r4
 8003740:	eb45 0303 	adc.w	r3, r5, r3
 8003744:	f04f 0000 	mov.w	r0, #0
 8003748:	f04f 0100 	mov.w	r1, #0
 800374c:	0299      	lsls	r1, r3, #10
 800374e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003752:	0290      	lsls	r0, r2, #10
 8003754:	4602      	mov	r2, r0
 8003756:	460b      	mov	r3, r1
 8003758:	4610      	mov	r0, r2
 800375a:	4619      	mov	r1, r3
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	461a      	mov	r2, r3
 8003760:	f04f 0300 	mov.w	r3, #0
 8003764:	f7fc fd3c 	bl	80001e0 <__aeabi_uldivmod>
 8003768:	4602      	mov	r2, r0
 800376a:	460b      	mov	r3, r1
 800376c:	4613      	mov	r3, r2
 800376e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003770:	4b0b      	ldr	r3, [pc, #44]	; (80037a0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	0c1b      	lsrs	r3, r3, #16
 8003776:	f003 0303 	and.w	r3, r3, #3
 800377a:	3301      	adds	r3, #1
 800377c:	005b      	lsls	r3, r3, #1
 800377e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003780:	68fa      	ldr	r2, [r7, #12]
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	fbb2 f3f3 	udiv	r3, r2, r3
 8003788:	60bb      	str	r3, [r7, #8]
      break;
 800378a:	e002      	b.n	8003792 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800378c:	4b05      	ldr	r3, [pc, #20]	; (80037a4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800378e:	60bb      	str	r3, [r7, #8]
      break;
 8003790:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003792:	68bb      	ldr	r3, [r7, #8]
}
 8003794:	4618      	mov	r0, r3
 8003796:	3710      	adds	r7, #16
 8003798:	46bd      	mov	sp, r7
 800379a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800379e:	bf00      	nop
 80037a0:	40023800 	.word	0x40023800
 80037a4:	00f42400 	.word	0x00f42400
 80037a8:	007a1200 	.word	0x007a1200

080037ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037ac:	b480      	push	{r7}
 80037ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037b0:	4b03      	ldr	r3, [pc, #12]	; (80037c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80037b2:	681b      	ldr	r3, [r3, #0]
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	46bd      	mov	sp, r7
 80037b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037bc:	4770      	bx	lr
 80037be:	bf00      	nop
 80037c0:	20000c24 	.word	0x20000c24

080037c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80037c8:	f7ff fff0 	bl	80037ac <HAL_RCC_GetHCLKFreq>
 80037cc:	4602      	mov	r2, r0
 80037ce:	4b05      	ldr	r3, [pc, #20]	; (80037e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	0a9b      	lsrs	r3, r3, #10
 80037d4:	f003 0307 	and.w	r3, r3, #7
 80037d8:	4903      	ldr	r1, [pc, #12]	; (80037e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037da:	5ccb      	ldrb	r3, [r1, r3]
 80037dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	40023800 	.word	0x40023800
 80037e8:	08006f88 	.word	0x08006f88

080037ec <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b083      	sub	sp, #12
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
 80037f4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	220f      	movs	r2, #15
 80037fa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80037fc:	4b12      	ldr	r3, [pc, #72]	; (8003848 <HAL_RCC_GetClockConfig+0x5c>)
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	f003 0203 	and.w	r2, r3, #3
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003808:	4b0f      	ldr	r3, [pc, #60]	; (8003848 <HAL_RCC_GetClockConfig+0x5c>)
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003814:	4b0c      	ldr	r3, [pc, #48]	; (8003848 <HAL_RCC_GetClockConfig+0x5c>)
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003820:	4b09      	ldr	r3, [pc, #36]	; (8003848 <HAL_RCC_GetClockConfig+0x5c>)
 8003822:	689b      	ldr	r3, [r3, #8]
 8003824:	08db      	lsrs	r3, r3, #3
 8003826:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800382e:	4b07      	ldr	r3, [pc, #28]	; (800384c <HAL_RCC_GetClockConfig+0x60>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 0207 	and.w	r2, r3, #7
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	601a      	str	r2, [r3, #0]
}
 800383a:	bf00      	nop
 800383c:	370c      	adds	r7, #12
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr
 8003846:	bf00      	nop
 8003848:	40023800 	.word	0x40023800
 800384c:	40023c00 	.word	0x40023c00

08003850 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b082      	sub	sp, #8
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d101      	bne.n	8003862 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	e041      	b.n	80038e6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003868:	b2db      	uxtb	r3, r3
 800386a:	2b00      	cmp	r3, #0
 800386c:	d106      	bne.n	800387c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2200      	movs	r2, #0
 8003872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003876:	6878      	ldr	r0, [r7, #4]
 8003878:	f000 f839 	bl	80038ee <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2202      	movs	r2, #2
 8003880:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	3304      	adds	r3, #4
 800388c:	4619      	mov	r1, r3
 800388e:	4610      	mov	r0, r2
 8003890:	f000 f9ca 	bl	8003c28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2201      	movs	r2, #1
 8003898:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2201      	movs	r2, #1
 80038a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2201      	movs	r2, #1
 80038a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2201      	movs	r2, #1
 80038b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2201      	movs	r2, #1
 80038c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2201      	movs	r2, #1
 80038c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2201      	movs	r2, #1
 80038d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2201      	movs	r2, #1
 80038d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2201      	movs	r2, #1
 80038e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80038e4:	2300      	movs	r3, #0
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3708      	adds	r7, #8
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}

080038ee <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80038ee:	b480      	push	{r7}
 80038f0:	b083      	sub	sp, #12
 80038f2:	af00      	add	r7, sp, #0
 80038f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80038f6:	bf00      	nop
 80038f8:	370c      	adds	r7, #12
 80038fa:	46bd      	mov	sp, r7
 80038fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003900:	4770      	bx	lr
	...

08003904 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003904:	b480      	push	{r7}
 8003906:	b085      	sub	sp, #20
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003912:	b2db      	uxtb	r3, r3
 8003914:	2b01      	cmp	r3, #1
 8003916:	d001      	beq.n	800391c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	e044      	b.n	80039a6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2202      	movs	r2, #2
 8003920:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	68da      	ldr	r2, [r3, #12]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f042 0201 	orr.w	r2, r2, #1
 8003932:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a1e      	ldr	r2, [pc, #120]	; (80039b4 <HAL_TIM_Base_Start_IT+0xb0>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d018      	beq.n	8003970 <HAL_TIM_Base_Start_IT+0x6c>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003946:	d013      	beq.n	8003970 <HAL_TIM_Base_Start_IT+0x6c>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a1a      	ldr	r2, [pc, #104]	; (80039b8 <HAL_TIM_Base_Start_IT+0xb4>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d00e      	beq.n	8003970 <HAL_TIM_Base_Start_IT+0x6c>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a19      	ldr	r2, [pc, #100]	; (80039bc <HAL_TIM_Base_Start_IT+0xb8>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d009      	beq.n	8003970 <HAL_TIM_Base_Start_IT+0x6c>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a17      	ldr	r2, [pc, #92]	; (80039c0 <HAL_TIM_Base_Start_IT+0xbc>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d004      	beq.n	8003970 <HAL_TIM_Base_Start_IT+0x6c>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a16      	ldr	r2, [pc, #88]	; (80039c4 <HAL_TIM_Base_Start_IT+0xc0>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d111      	bne.n	8003994 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	689b      	ldr	r3, [r3, #8]
 8003976:	f003 0307 	and.w	r3, r3, #7
 800397a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2b06      	cmp	r3, #6
 8003980:	d010      	beq.n	80039a4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f042 0201 	orr.w	r2, r2, #1
 8003990:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003992:	e007      	b.n	80039a4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f042 0201 	orr.w	r2, r2, #1
 80039a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80039a4:	2300      	movs	r3, #0
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3714      	adds	r7, #20
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr
 80039b2:	bf00      	nop
 80039b4:	40010000 	.word	0x40010000
 80039b8:	40000400 	.word	0x40000400
 80039bc:	40000800 	.word	0x40000800
 80039c0:	40000c00 	.word	0x40000c00
 80039c4:	40014000 	.word	0x40014000

080039c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b082      	sub	sp, #8
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	691b      	ldr	r3, [r3, #16]
 80039d6:	f003 0302 	and.w	r3, r3, #2
 80039da:	2b02      	cmp	r3, #2
 80039dc:	d122      	bne.n	8003a24 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	68db      	ldr	r3, [r3, #12]
 80039e4:	f003 0302 	and.w	r3, r3, #2
 80039e8:	2b02      	cmp	r3, #2
 80039ea:	d11b      	bne.n	8003a24 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f06f 0202 	mvn.w	r2, #2
 80039f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2201      	movs	r2, #1
 80039fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	699b      	ldr	r3, [r3, #24]
 8003a02:	f003 0303 	and.w	r3, r3, #3
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d003      	beq.n	8003a12 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	f000 f8ee 	bl	8003bec <HAL_TIM_IC_CaptureCallback>
 8003a10:	e005      	b.n	8003a1e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f000 f8e0 	bl	8003bd8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	f000 f8f1 	bl	8003c00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2200      	movs	r2, #0
 8003a22:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	691b      	ldr	r3, [r3, #16]
 8003a2a:	f003 0304 	and.w	r3, r3, #4
 8003a2e:	2b04      	cmp	r3, #4
 8003a30:	d122      	bne.n	8003a78 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	f003 0304 	and.w	r3, r3, #4
 8003a3c:	2b04      	cmp	r3, #4
 8003a3e:	d11b      	bne.n	8003a78 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f06f 0204 	mvn.w	r2, #4
 8003a48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2202      	movs	r2, #2
 8003a4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	699b      	ldr	r3, [r3, #24]
 8003a56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d003      	beq.n	8003a66 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a5e:	6878      	ldr	r0, [r7, #4]
 8003a60:	f000 f8c4 	bl	8003bec <HAL_TIM_IC_CaptureCallback>
 8003a64:	e005      	b.n	8003a72 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	f000 f8b6 	bl	8003bd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a6c:	6878      	ldr	r0, [r7, #4]
 8003a6e:	f000 f8c7 	bl	8003c00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2200      	movs	r2, #0
 8003a76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	691b      	ldr	r3, [r3, #16]
 8003a7e:	f003 0308 	and.w	r3, r3, #8
 8003a82:	2b08      	cmp	r3, #8
 8003a84:	d122      	bne.n	8003acc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	f003 0308 	and.w	r3, r3, #8
 8003a90:	2b08      	cmp	r3, #8
 8003a92:	d11b      	bne.n	8003acc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f06f 0208 	mvn.w	r2, #8
 8003a9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2204      	movs	r2, #4
 8003aa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	69db      	ldr	r3, [r3, #28]
 8003aaa:	f003 0303 	and.w	r3, r3, #3
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d003      	beq.n	8003aba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f000 f89a 	bl	8003bec <HAL_TIM_IC_CaptureCallback>
 8003ab8:	e005      	b.n	8003ac6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	f000 f88c 	bl	8003bd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	f000 f89d 	bl	8003c00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	691b      	ldr	r3, [r3, #16]
 8003ad2:	f003 0310 	and.w	r3, r3, #16
 8003ad6:	2b10      	cmp	r3, #16
 8003ad8:	d122      	bne.n	8003b20 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	68db      	ldr	r3, [r3, #12]
 8003ae0:	f003 0310 	and.w	r3, r3, #16
 8003ae4:	2b10      	cmp	r3, #16
 8003ae6:	d11b      	bne.n	8003b20 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f06f 0210 	mvn.w	r2, #16
 8003af0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2208      	movs	r2, #8
 8003af6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	69db      	ldr	r3, [r3, #28]
 8003afe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d003      	beq.n	8003b0e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 f870 	bl	8003bec <HAL_TIM_IC_CaptureCallback>
 8003b0c:	e005      	b.n	8003b1a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	f000 f862 	bl	8003bd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	f000 f873 	bl	8003c00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	691b      	ldr	r3, [r3, #16]
 8003b26:	f003 0301 	and.w	r3, r3, #1
 8003b2a:	2b01      	cmp	r3, #1
 8003b2c:	d10e      	bne.n	8003b4c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	f003 0301 	and.w	r3, r3, #1
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d107      	bne.n	8003b4c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f06f 0201 	mvn.w	r2, #1
 8003b44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f7fd fa0a 	bl	8000f60 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	691b      	ldr	r3, [r3, #16]
 8003b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b56:	2b80      	cmp	r3, #128	; 0x80
 8003b58:	d10e      	bne.n	8003b78 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b64:	2b80      	cmp	r3, #128	; 0x80
 8003b66:	d107      	bne.n	8003b78 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003b70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f000 f8e2 	bl	8003d3c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	691b      	ldr	r3, [r3, #16]
 8003b7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b82:	2b40      	cmp	r3, #64	; 0x40
 8003b84:	d10e      	bne.n	8003ba4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b90:	2b40      	cmp	r3, #64	; 0x40
 8003b92:	d107      	bne.n	8003ba4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003b9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f000 f838 	bl	8003c14 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	691b      	ldr	r3, [r3, #16]
 8003baa:	f003 0320 	and.w	r3, r3, #32
 8003bae:	2b20      	cmp	r3, #32
 8003bb0:	d10e      	bne.n	8003bd0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	68db      	ldr	r3, [r3, #12]
 8003bb8:	f003 0320 	and.w	r3, r3, #32
 8003bbc:	2b20      	cmp	r3, #32
 8003bbe:	d107      	bne.n	8003bd0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f06f 0220 	mvn.w	r2, #32
 8003bc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f000 f8ac 	bl	8003d28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003bd0:	bf00      	nop
 8003bd2:	3708      	adds	r7, #8
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}

08003bd8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b083      	sub	sp, #12
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003be0:	bf00      	nop
 8003be2:	370c      	adds	r7, #12
 8003be4:	46bd      	mov	sp, r7
 8003be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bea:	4770      	bx	lr

08003bec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b083      	sub	sp, #12
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003bf4:	bf00      	nop
 8003bf6:	370c      	adds	r7, #12
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfe:	4770      	bx	lr

08003c00 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003c00:	b480      	push	{r7}
 8003c02:	b083      	sub	sp, #12
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003c08:	bf00      	nop
 8003c0a:	370c      	adds	r7, #12
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr

08003c14 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b083      	sub	sp, #12
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003c1c:	bf00      	nop
 8003c1e:	370c      	adds	r7, #12
 8003c20:	46bd      	mov	sp, r7
 8003c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c26:	4770      	bx	lr

08003c28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b085      	sub	sp, #20
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
 8003c30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	4a34      	ldr	r2, [pc, #208]	; (8003d0c <TIM_Base_SetConfig+0xe4>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d00f      	beq.n	8003c60 <TIM_Base_SetConfig+0x38>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c46:	d00b      	beq.n	8003c60 <TIM_Base_SetConfig+0x38>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	4a31      	ldr	r2, [pc, #196]	; (8003d10 <TIM_Base_SetConfig+0xe8>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d007      	beq.n	8003c60 <TIM_Base_SetConfig+0x38>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	4a30      	ldr	r2, [pc, #192]	; (8003d14 <TIM_Base_SetConfig+0xec>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d003      	beq.n	8003c60 <TIM_Base_SetConfig+0x38>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	4a2f      	ldr	r2, [pc, #188]	; (8003d18 <TIM_Base_SetConfig+0xf0>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d108      	bne.n	8003c72 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	68fa      	ldr	r2, [r7, #12]
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	4a25      	ldr	r2, [pc, #148]	; (8003d0c <TIM_Base_SetConfig+0xe4>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d01b      	beq.n	8003cb2 <TIM_Base_SetConfig+0x8a>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c80:	d017      	beq.n	8003cb2 <TIM_Base_SetConfig+0x8a>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	4a22      	ldr	r2, [pc, #136]	; (8003d10 <TIM_Base_SetConfig+0xe8>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d013      	beq.n	8003cb2 <TIM_Base_SetConfig+0x8a>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	4a21      	ldr	r2, [pc, #132]	; (8003d14 <TIM_Base_SetConfig+0xec>)
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d00f      	beq.n	8003cb2 <TIM_Base_SetConfig+0x8a>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	4a20      	ldr	r2, [pc, #128]	; (8003d18 <TIM_Base_SetConfig+0xf0>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d00b      	beq.n	8003cb2 <TIM_Base_SetConfig+0x8a>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	4a1f      	ldr	r2, [pc, #124]	; (8003d1c <TIM_Base_SetConfig+0xf4>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d007      	beq.n	8003cb2 <TIM_Base_SetConfig+0x8a>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	4a1e      	ldr	r2, [pc, #120]	; (8003d20 <TIM_Base_SetConfig+0xf8>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d003      	beq.n	8003cb2 <TIM_Base_SetConfig+0x8a>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	4a1d      	ldr	r2, [pc, #116]	; (8003d24 <TIM_Base_SetConfig+0xfc>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d108      	bne.n	8003cc4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003cb8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	68fa      	ldr	r2, [r7, #12]
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	695b      	ldr	r3, [r3, #20]
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	68fa      	ldr	r2, [r7, #12]
 8003cd6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	689a      	ldr	r2, [r3, #8]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	681a      	ldr	r2, [r3, #0]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	4a08      	ldr	r2, [pc, #32]	; (8003d0c <TIM_Base_SetConfig+0xe4>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d103      	bne.n	8003cf8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	691a      	ldr	r2, [r3, #16]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	615a      	str	r2, [r3, #20]
}
 8003cfe:	bf00      	nop
 8003d00:	3714      	adds	r7, #20
 8003d02:	46bd      	mov	sp, r7
 8003d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d08:	4770      	bx	lr
 8003d0a:	bf00      	nop
 8003d0c:	40010000 	.word	0x40010000
 8003d10:	40000400 	.word	0x40000400
 8003d14:	40000800 	.word	0x40000800
 8003d18:	40000c00 	.word	0x40000c00
 8003d1c:	40014000 	.word	0x40014000
 8003d20:	40014400 	.word	0x40014400
 8003d24:	40014800 	.word	0x40014800

08003d28 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003d30:	bf00      	nop
 8003d32:	370c      	adds	r7, #12
 8003d34:	46bd      	mov	sp, r7
 8003d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3a:	4770      	bx	lr

08003d3c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b083      	sub	sp, #12
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003d44:	bf00      	nop
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr

08003d50 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b085      	sub	sp, #20
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	4603      	mov	r3, r0
 8003d58:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003d5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003d62:	2b84      	cmp	r3, #132	; 0x84
 8003d64:	d005      	beq.n	8003d72 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003d66:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	4413      	add	r3, r2
 8003d6e:	3303      	adds	r3, #3
 8003d70:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003d72:	68fb      	ldr	r3, [r7, #12]
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3714      	adds	r7, #20
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr

08003d80 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003d84:	f000 faf6 	bl	8004374 <vTaskStartScheduler>
  
  return osOK;
 8003d88:	2300      	movs	r3, #0
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	bd80      	pop	{r7, pc}

08003d8e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003d8e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d90:	b089      	sub	sp, #36	; 0x24
 8003d92:	af04      	add	r7, sp, #16
 8003d94:	6078      	str	r0, [r7, #4]
 8003d96:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	695b      	ldr	r3, [r3, #20]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d020      	beq.n	8003de2 <osThreadCreate+0x54>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	699b      	ldr	r3, [r3, #24]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d01c      	beq.n	8003de2 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	685c      	ldr	r4, [r3, #4]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681d      	ldr	r5, [r3, #0]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	691e      	ldr	r6, [r3, #16]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f7ff ffc8 	bl	8003d50 <makeFreeRtosPriority>
 8003dc0:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	695b      	ldr	r3, [r3, #20]
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003dca:	9202      	str	r2, [sp, #8]
 8003dcc:	9301      	str	r3, [sp, #4]
 8003dce:	9100      	str	r1, [sp, #0]
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	4632      	mov	r2, r6
 8003dd4:	4629      	mov	r1, r5
 8003dd6:	4620      	mov	r0, r4
 8003dd8:	f000 f8ed 	bl	8003fb6 <xTaskCreateStatic>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	60fb      	str	r3, [r7, #12]
 8003de0:	e01c      	b.n	8003e1c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	685c      	ldr	r4, [r3, #4]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003dee:	b29e      	uxth	r6, r3
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003df6:	4618      	mov	r0, r3
 8003df8:	f7ff ffaa 	bl	8003d50 <makeFreeRtosPriority>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	f107 030c 	add.w	r3, r7, #12
 8003e02:	9301      	str	r3, [sp, #4]
 8003e04:	9200      	str	r2, [sp, #0]
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	4632      	mov	r2, r6
 8003e0a:	4629      	mov	r1, r5
 8003e0c:	4620      	mov	r0, r4
 8003e0e:	f000 f92f 	bl	8004070 <xTaskCreate>
 8003e12:	4603      	mov	r3, r0
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d001      	beq.n	8003e1c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	e000      	b.n	8003e1e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3714      	adds	r7, #20
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003e26 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003e26:	b580      	push	{r7, lr}
 8003e28:	b084      	sub	sp, #16
 8003e2a:	af00      	add	r7, sp, #0
 8003e2c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d001      	beq.n	8003e3c <osDelay+0x16>
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	e000      	b.n	8003e3e <osDelay+0x18>
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	4618      	mov	r0, r3
 8003e40:	f000 fa64 	bl	800430c <vTaskDelay>
  
  return osOK;
 8003e44:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3710      	adds	r7, #16
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}

08003e4e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003e4e:	b480      	push	{r7}
 8003e50:	b083      	sub	sp, #12
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	f103 0208 	add.w	r2, r3, #8
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	f04f 32ff 	mov.w	r2, #4294967295
 8003e66:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	f103 0208 	add.w	r2, r3, #8
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	f103 0208 	add.w	r2, r3, #8
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003e82:	bf00      	nop
 8003e84:	370c      	adds	r7, #12
 8003e86:	46bd      	mov	sp, r7
 8003e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8c:	4770      	bx	lr

08003e8e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003e8e:	b480      	push	{r7}
 8003e90:	b083      	sub	sp, #12
 8003e92:	af00      	add	r7, sp, #0
 8003e94:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003e9c:	bf00      	nop
 8003e9e:	370c      	adds	r7, #12
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea6:	4770      	bx	lr

08003ea8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b085      	sub	sp, #20
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
 8003eb0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	68fa      	ldr	r2, [r7, #12]
 8003ebc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	689a      	ldr	r2, [r3, #8]
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	683a      	ldr	r2, [r7, #0]
 8003ecc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	683a      	ldr	r2, [r7, #0]
 8003ed2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	687a      	ldr	r2, [r7, #4]
 8003ed8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	1c5a      	adds	r2, r3, #1
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	601a      	str	r2, [r3, #0]
}
 8003ee4:	bf00      	nop
 8003ee6:	3714      	adds	r7, #20
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eee:	4770      	bx	lr

08003ef0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b085      	sub	sp, #20
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
 8003ef8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f06:	d103      	bne.n	8003f10 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	691b      	ldr	r3, [r3, #16]
 8003f0c:	60fb      	str	r3, [r7, #12]
 8003f0e:	e00c      	b.n	8003f2a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	3308      	adds	r3, #8
 8003f14:	60fb      	str	r3, [r7, #12]
 8003f16:	e002      	b.n	8003f1e <vListInsert+0x2e>
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	60fb      	str	r3, [r7, #12]
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	68ba      	ldr	r2, [r7, #8]
 8003f26:	429a      	cmp	r2, r3
 8003f28:	d2f6      	bcs.n	8003f18 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	685a      	ldr	r2, [r3, #4]
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	683a      	ldr	r2, [r7, #0]
 8003f38:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	68fa      	ldr	r2, [r7, #12]
 8003f3e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	683a      	ldr	r2, [r7, #0]
 8003f44:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	687a      	ldr	r2, [r7, #4]
 8003f4a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	1c5a      	adds	r2, r3, #1
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	601a      	str	r2, [r3, #0]
}
 8003f56:	bf00      	nop
 8003f58:	3714      	adds	r7, #20
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f60:	4770      	bx	lr

08003f62 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003f62:	b480      	push	{r7}
 8003f64:	b085      	sub	sp, #20
 8003f66:	af00      	add	r7, sp, #0
 8003f68:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	691b      	ldr	r3, [r3, #16]
 8003f6e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	687a      	ldr	r2, [r7, #4]
 8003f76:	6892      	ldr	r2, [r2, #8]
 8003f78:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	6852      	ldr	r2, [r2, #4]
 8003f82:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	687a      	ldr	r2, [r7, #4]
 8003f8a:	429a      	cmp	r2, r3
 8003f8c:	d103      	bne.n	8003f96 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	689a      	ldr	r2, [r3, #8]
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	1e5a      	subs	r2, r3, #1
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3714      	adds	r7, #20
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb4:	4770      	bx	lr

08003fb6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003fb6:	b580      	push	{r7, lr}
 8003fb8:	b08e      	sub	sp, #56	; 0x38
 8003fba:	af04      	add	r7, sp, #16
 8003fbc:	60f8      	str	r0, [r7, #12]
 8003fbe:	60b9      	str	r1, [r7, #8]
 8003fc0:	607a      	str	r2, [r7, #4]
 8003fc2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003fc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d10a      	bne.n	8003fe0 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003fca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fce:	f383 8811 	msr	BASEPRI, r3
 8003fd2:	f3bf 8f6f 	isb	sy
 8003fd6:	f3bf 8f4f 	dsb	sy
 8003fda:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003fdc:	bf00      	nop
 8003fde:	e7fe      	b.n	8003fde <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003fe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d10a      	bne.n	8003ffc <xTaskCreateStatic+0x46>
	__asm volatile
 8003fe6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fea:	f383 8811 	msr	BASEPRI, r3
 8003fee:	f3bf 8f6f 	isb	sy
 8003ff2:	f3bf 8f4f 	dsb	sy
 8003ff6:	61fb      	str	r3, [r7, #28]
}
 8003ff8:	bf00      	nop
 8003ffa:	e7fe      	b.n	8003ffa <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003ffc:	23b4      	movs	r3, #180	; 0xb4
 8003ffe:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	2bb4      	cmp	r3, #180	; 0xb4
 8004004:	d00a      	beq.n	800401c <xTaskCreateStatic+0x66>
	__asm volatile
 8004006:	f04f 0350 	mov.w	r3, #80	; 0x50
 800400a:	f383 8811 	msr	BASEPRI, r3
 800400e:	f3bf 8f6f 	isb	sy
 8004012:	f3bf 8f4f 	dsb	sy
 8004016:	61bb      	str	r3, [r7, #24]
}
 8004018:	bf00      	nop
 800401a:	e7fe      	b.n	800401a <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800401c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800401e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004020:	2b00      	cmp	r3, #0
 8004022:	d01e      	beq.n	8004062 <xTaskCreateStatic+0xac>
 8004024:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004026:	2b00      	cmp	r3, #0
 8004028:	d01b      	beq.n	8004062 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800402a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800402c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800402e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004030:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004032:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004036:	2202      	movs	r2, #2
 8004038:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800403c:	2300      	movs	r3, #0
 800403e:	9303      	str	r3, [sp, #12]
 8004040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004042:	9302      	str	r3, [sp, #8]
 8004044:	f107 0314 	add.w	r3, r7, #20
 8004048:	9301      	str	r3, [sp, #4]
 800404a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800404c:	9300      	str	r3, [sp, #0]
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	687a      	ldr	r2, [r7, #4]
 8004052:	68b9      	ldr	r1, [r7, #8]
 8004054:	68f8      	ldr	r0, [r7, #12]
 8004056:	f000 f851 	bl	80040fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800405a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800405c:	f000 f8ec 	bl	8004238 <prvAddNewTaskToReadyList>
 8004060:	e001      	b.n	8004066 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8004062:	2300      	movs	r3, #0
 8004064:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004066:	697b      	ldr	r3, [r7, #20]
	}
 8004068:	4618      	mov	r0, r3
 800406a:	3728      	adds	r7, #40	; 0x28
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}

08004070 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004070:	b580      	push	{r7, lr}
 8004072:	b08c      	sub	sp, #48	; 0x30
 8004074:	af04      	add	r7, sp, #16
 8004076:	60f8      	str	r0, [r7, #12]
 8004078:	60b9      	str	r1, [r7, #8]
 800407a:	603b      	str	r3, [r7, #0]
 800407c:	4613      	mov	r3, r2
 800407e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004080:	88fb      	ldrh	r3, [r7, #6]
 8004082:	009b      	lsls	r3, r3, #2
 8004084:	4618      	mov	r0, r3
 8004086:	f000 feef 	bl	8004e68 <pvPortMalloc>
 800408a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d00e      	beq.n	80040b0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004092:	20b4      	movs	r0, #180	; 0xb4
 8004094:	f000 fee8 	bl	8004e68 <pvPortMalloc>
 8004098:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800409a:	69fb      	ldr	r3, [r7, #28]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d003      	beq.n	80040a8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80040a0:	69fb      	ldr	r3, [r7, #28]
 80040a2:	697a      	ldr	r2, [r7, #20]
 80040a4:	631a      	str	r2, [r3, #48]	; 0x30
 80040a6:	e005      	b.n	80040b4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80040a8:	6978      	ldr	r0, [r7, #20]
 80040aa:	f000 ffa9 	bl	8005000 <vPortFree>
 80040ae:	e001      	b.n	80040b4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80040b0:	2300      	movs	r3, #0
 80040b2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80040b4:	69fb      	ldr	r3, [r7, #28]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d017      	beq.n	80040ea <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80040ba:	69fb      	ldr	r3, [r7, #28]
 80040bc:	2200      	movs	r2, #0
 80040be:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80040c2:	88fa      	ldrh	r2, [r7, #6]
 80040c4:	2300      	movs	r3, #0
 80040c6:	9303      	str	r3, [sp, #12]
 80040c8:	69fb      	ldr	r3, [r7, #28]
 80040ca:	9302      	str	r3, [sp, #8]
 80040cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040ce:	9301      	str	r3, [sp, #4]
 80040d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040d2:	9300      	str	r3, [sp, #0]
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	68b9      	ldr	r1, [r7, #8]
 80040d8:	68f8      	ldr	r0, [r7, #12]
 80040da:	f000 f80f 	bl	80040fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80040de:	69f8      	ldr	r0, [r7, #28]
 80040e0:	f000 f8aa 	bl	8004238 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80040e4:	2301      	movs	r3, #1
 80040e6:	61bb      	str	r3, [r7, #24]
 80040e8:	e002      	b.n	80040f0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80040ea:	f04f 33ff 	mov.w	r3, #4294967295
 80040ee:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80040f0:	69bb      	ldr	r3, [r7, #24]
	}
 80040f2:	4618      	mov	r0, r3
 80040f4:	3720      	adds	r7, #32
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}
	...

080040fc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b088      	sub	sp, #32
 8004100:	af00      	add	r7, sp, #0
 8004102:	60f8      	str	r0, [r7, #12]
 8004104:	60b9      	str	r1, [r7, #8]
 8004106:	607a      	str	r2, [r7, #4]
 8004108:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800410a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800410c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004114:	3b01      	subs	r3, #1
 8004116:	009b      	lsls	r3, r3, #2
 8004118:	4413      	add	r3, r2
 800411a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800411c:	69bb      	ldr	r3, [r7, #24]
 800411e:	f023 0307 	bic.w	r3, r3, #7
 8004122:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004124:	69bb      	ldr	r3, [r7, #24]
 8004126:	f003 0307 	and.w	r3, r3, #7
 800412a:	2b00      	cmp	r3, #0
 800412c:	d00a      	beq.n	8004144 <prvInitialiseNewTask+0x48>
	__asm volatile
 800412e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004132:	f383 8811 	msr	BASEPRI, r3
 8004136:	f3bf 8f6f 	isb	sy
 800413a:	f3bf 8f4f 	dsb	sy
 800413e:	617b      	str	r3, [r7, #20]
}
 8004140:	bf00      	nop
 8004142:	e7fe      	b.n	8004142 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d01f      	beq.n	800418a <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800414a:	2300      	movs	r3, #0
 800414c:	61fb      	str	r3, [r7, #28]
 800414e:	e012      	b.n	8004176 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004150:	68ba      	ldr	r2, [r7, #8]
 8004152:	69fb      	ldr	r3, [r7, #28]
 8004154:	4413      	add	r3, r2
 8004156:	7819      	ldrb	r1, [r3, #0]
 8004158:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800415a:	69fb      	ldr	r3, [r7, #28]
 800415c:	4413      	add	r3, r2
 800415e:	3334      	adds	r3, #52	; 0x34
 8004160:	460a      	mov	r2, r1
 8004162:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004164:	68ba      	ldr	r2, [r7, #8]
 8004166:	69fb      	ldr	r3, [r7, #28]
 8004168:	4413      	add	r3, r2
 800416a:	781b      	ldrb	r3, [r3, #0]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d006      	beq.n	800417e <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004170:	69fb      	ldr	r3, [r7, #28]
 8004172:	3301      	adds	r3, #1
 8004174:	61fb      	str	r3, [r7, #28]
 8004176:	69fb      	ldr	r3, [r7, #28]
 8004178:	2b0f      	cmp	r3, #15
 800417a:	d9e9      	bls.n	8004150 <prvInitialiseNewTask+0x54>
 800417c:	e000      	b.n	8004180 <prvInitialiseNewTask+0x84>
			{
				break;
 800417e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004180:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004182:	2200      	movs	r2, #0
 8004184:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004188:	e003      	b.n	8004192 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800418a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800418c:	2200      	movs	r2, #0
 800418e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004192:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004194:	2b06      	cmp	r3, #6
 8004196:	d901      	bls.n	800419c <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004198:	2306      	movs	r3, #6
 800419a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800419c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800419e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80041a0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80041a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80041a6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80041a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041aa:	2200      	movs	r2, #0
 80041ac:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80041ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041b0:	3304      	adds	r3, #4
 80041b2:	4618      	mov	r0, r3
 80041b4:	f7ff fe6b 	bl	8003e8e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80041b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041ba:	3318      	adds	r3, #24
 80041bc:	4618      	mov	r0, r3
 80041be:	f7ff fe66 	bl	8003e8e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80041c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041c6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80041c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041ca:	f1c3 0207 	rsb	r2, r3, #7
 80041ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041d0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80041d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041d6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80041d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041da:	2200      	movs	r2, #0
 80041dc:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80041e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041e2:	2200      	movs	r2, #0
 80041e4:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80041e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041ea:	334c      	adds	r3, #76	; 0x4c
 80041ec:	2260      	movs	r2, #96	; 0x60
 80041ee:	2100      	movs	r1, #0
 80041f0:	4618      	mov	r0, r3
 80041f2:	f001 f849 	bl	8005288 <memset>
 80041f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041f8:	4a0c      	ldr	r2, [pc, #48]	; (800422c <prvInitialiseNewTask+0x130>)
 80041fa:	651a      	str	r2, [r3, #80]	; 0x50
 80041fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041fe:	4a0c      	ldr	r2, [pc, #48]	; (8004230 <prvInitialiseNewTask+0x134>)
 8004200:	655a      	str	r2, [r3, #84]	; 0x54
 8004202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004204:	4a0b      	ldr	r2, [pc, #44]	; (8004234 <prvInitialiseNewTask+0x138>)
 8004206:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004208:	683a      	ldr	r2, [r7, #0]
 800420a:	68f9      	ldr	r1, [r7, #12]
 800420c:	69b8      	ldr	r0, [r7, #24]
 800420e:	f000 fc1f 	bl	8004a50 <pxPortInitialiseStack>
 8004212:	4602      	mov	r2, r0
 8004214:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004216:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004218:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800421a:	2b00      	cmp	r3, #0
 800421c:	d002      	beq.n	8004224 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800421e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004220:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004222:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004224:	bf00      	nop
 8004226:	3720      	adds	r7, #32
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}
 800422c:	08006fb0 	.word	0x08006fb0
 8004230:	08006fd0 	.word	0x08006fd0
 8004234:	08006f90 	.word	0x08006f90

08004238 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b082      	sub	sp, #8
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004240:	f000 fd30 	bl	8004ca4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004244:	4b2a      	ldr	r3, [pc, #168]	; (80042f0 <prvAddNewTaskToReadyList+0xb8>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	3301      	adds	r3, #1
 800424a:	4a29      	ldr	r2, [pc, #164]	; (80042f0 <prvAddNewTaskToReadyList+0xb8>)
 800424c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800424e:	4b29      	ldr	r3, [pc, #164]	; (80042f4 <prvAddNewTaskToReadyList+0xbc>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d109      	bne.n	800426a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004256:	4a27      	ldr	r2, [pc, #156]	; (80042f4 <prvAddNewTaskToReadyList+0xbc>)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800425c:	4b24      	ldr	r3, [pc, #144]	; (80042f0 <prvAddNewTaskToReadyList+0xb8>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	2b01      	cmp	r3, #1
 8004262:	d110      	bne.n	8004286 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004264:	f000 facc 	bl	8004800 <prvInitialiseTaskLists>
 8004268:	e00d      	b.n	8004286 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800426a:	4b23      	ldr	r3, [pc, #140]	; (80042f8 <prvAddNewTaskToReadyList+0xc0>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d109      	bne.n	8004286 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004272:	4b20      	ldr	r3, [pc, #128]	; (80042f4 <prvAddNewTaskToReadyList+0xbc>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800427c:	429a      	cmp	r2, r3
 800427e:	d802      	bhi.n	8004286 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004280:	4a1c      	ldr	r2, [pc, #112]	; (80042f4 <prvAddNewTaskToReadyList+0xbc>)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004286:	4b1d      	ldr	r3, [pc, #116]	; (80042fc <prvAddNewTaskToReadyList+0xc4>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	3301      	adds	r3, #1
 800428c:	4a1b      	ldr	r2, [pc, #108]	; (80042fc <prvAddNewTaskToReadyList+0xc4>)
 800428e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004294:	2201      	movs	r2, #1
 8004296:	409a      	lsls	r2, r3
 8004298:	4b19      	ldr	r3, [pc, #100]	; (8004300 <prvAddNewTaskToReadyList+0xc8>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4313      	orrs	r3, r2
 800429e:	4a18      	ldr	r2, [pc, #96]	; (8004300 <prvAddNewTaskToReadyList+0xc8>)
 80042a0:	6013      	str	r3, [r2, #0]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042a6:	4613      	mov	r3, r2
 80042a8:	009b      	lsls	r3, r3, #2
 80042aa:	4413      	add	r3, r2
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	4a15      	ldr	r2, [pc, #84]	; (8004304 <prvAddNewTaskToReadyList+0xcc>)
 80042b0:	441a      	add	r2, r3
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	3304      	adds	r3, #4
 80042b6:	4619      	mov	r1, r3
 80042b8:	4610      	mov	r0, r2
 80042ba:	f7ff fdf5 	bl	8003ea8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80042be:	f000 fd21 	bl	8004d04 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80042c2:	4b0d      	ldr	r3, [pc, #52]	; (80042f8 <prvAddNewTaskToReadyList+0xc0>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d00e      	beq.n	80042e8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80042ca:	4b0a      	ldr	r3, [pc, #40]	; (80042f4 <prvAddNewTaskToReadyList+0xbc>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042d4:	429a      	cmp	r2, r3
 80042d6:	d207      	bcs.n	80042e8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80042d8:	4b0b      	ldr	r3, [pc, #44]	; (8004308 <prvAddNewTaskToReadyList+0xd0>)
 80042da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80042de:	601a      	str	r2, [r3, #0]
 80042e0:	f3bf 8f4f 	dsb	sy
 80042e4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80042e8:	bf00      	nop
 80042ea:	3708      	adds	r7, #8
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bd80      	pop	{r7, pc}
 80042f0:	20001498 	.word	0x20001498
 80042f4:	20001398 	.word	0x20001398
 80042f8:	200014a4 	.word	0x200014a4
 80042fc:	200014b4 	.word	0x200014b4
 8004300:	200014a0 	.word	0x200014a0
 8004304:	2000139c 	.word	0x2000139c
 8004308:	e000ed04 	.word	0xe000ed04

0800430c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800430c:	b580      	push	{r7, lr}
 800430e:	b084      	sub	sp, #16
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004314:	2300      	movs	r3, #0
 8004316:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d017      	beq.n	800434e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800431e:	4b13      	ldr	r3, [pc, #76]	; (800436c <vTaskDelay+0x60>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d00a      	beq.n	800433c <vTaskDelay+0x30>
	__asm volatile
 8004326:	f04f 0350 	mov.w	r3, #80	; 0x50
 800432a:	f383 8811 	msr	BASEPRI, r3
 800432e:	f3bf 8f6f 	isb	sy
 8004332:	f3bf 8f4f 	dsb	sy
 8004336:	60bb      	str	r3, [r7, #8]
}
 8004338:	bf00      	nop
 800433a:	e7fe      	b.n	800433a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800433c:	f000 f884 	bl	8004448 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004340:	2100      	movs	r1, #0
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	f000 fb1e 	bl	8004984 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004348:	f000 f88c 	bl	8004464 <xTaskResumeAll>
 800434c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d107      	bne.n	8004364 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004354:	4b06      	ldr	r3, [pc, #24]	; (8004370 <vTaskDelay+0x64>)
 8004356:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800435a:	601a      	str	r2, [r3, #0]
 800435c:	f3bf 8f4f 	dsb	sy
 8004360:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004364:	bf00      	nop
 8004366:	3710      	adds	r7, #16
 8004368:	46bd      	mov	sp, r7
 800436a:	bd80      	pop	{r7, pc}
 800436c:	200014c0 	.word	0x200014c0
 8004370:	e000ed04 	.word	0xe000ed04

08004374 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b08a      	sub	sp, #40	; 0x28
 8004378:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800437a:	2300      	movs	r3, #0
 800437c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800437e:	2300      	movs	r3, #0
 8004380:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004382:	463a      	mov	r2, r7
 8004384:	1d39      	adds	r1, r7, #4
 8004386:	f107 0308 	add.w	r3, r7, #8
 800438a:	4618      	mov	r0, r3
 800438c:	f7fc fb24 	bl	80009d8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004390:	6839      	ldr	r1, [r7, #0]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	68ba      	ldr	r2, [r7, #8]
 8004396:	9202      	str	r2, [sp, #8]
 8004398:	9301      	str	r3, [sp, #4]
 800439a:	2300      	movs	r3, #0
 800439c:	9300      	str	r3, [sp, #0]
 800439e:	2300      	movs	r3, #0
 80043a0:	460a      	mov	r2, r1
 80043a2:	4921      	ldr	r1, [pc, #132]	; (8004428 <vTaskStartScheduler+0xb4>)
 80043a4:	4821      	ldr	r0, [pc, #132]	; (800442c <vTaskStartScheduler+0xb8>)
 80043a6:	f7ff fe06 	bl	8003fb6 <xTaskCreateStatic>
 80043aa:	4603      	mov	r3, r0
 80043ac:	4a20      	ldr	r2, [pc, #128]	; (8004430 <vTaskStartScheduler+0xbc>)
 80043ae:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80043b0:	4b1f      	ldr	r3, [pc, #124]	; (8004430 <vTaskStartScheduler+0xbc>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d002      	beq.n	80043be <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80043b8:	2301      	movs	r3, #1
 80043ba:	617b      	str	r3, [r7, #20]
 80043bc:	e001      	b.n	80043c2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80043be:	2300      	movs	r3, #0
 80043c0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d11b      	bne.n	8004400 <vTaskStartScheduler+0x8c>
	__asm volatile
 80043c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043cc:	f383 8811 	msr	BASEPRI, r3
 80043d0:	f3bf 8f6f 	isb	sy
 80043d4:	f3bf 8f4f 	dsb	sy
 80043d8:	613b      	str	r3, [r7, #16]
}
 80043da:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80043dc:	4b15      	ldr	r3, [pc, #84]	; (8004434 <vTaskStartScheduler+0xc0>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	334c      	adds	r3, #76	; 0x4c
 80043e2:	4a15      	ldr	r2, [pc, #84]	; (8004438 <vTaskStartScheduler+0xc4>)
 80043e4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80043e6:	4b15      	ldr	r3, [pc, #84]	; (800443c <vTaskStartScheduler+0xc8>)
 80043e8:	f04f 32ff 	mov.w	r2, #4294967295
 80043ec:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80043ee:	4b14      	ldr	r3, [pc, #80]	; (8004440 <vTaskStartScheduler+0xcc>)
 80043f0:	2201      	movs	r2, #1
 80043f2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80043f4:	4b13      	ldr	r3, [pc, #76]	; (8004444 <vTaskStartScheduler+0xd0>)
 80043f6:	2200      	movs	r2, #0
 80043f8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80043fa:	f000 fbb1 	bl	8004b60 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80043fe:	e00e      	b.n	800441e <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004406:	d10a      	bne.n	800441e <vTaskStartScheduler+0xaa>
	__asm volatile
 8004408:	f04f 0350 	mov.w	r3, #80	; 0x50
 800440c:	f383 8811 	msr	BASEPRI, r3
 8004410:	f3bf 8f6f 	isb	sy
 8004414:	f3bf 8f4f 	dsb	sy
 8004418:	60fb      	str	r3, [r7, #12]
}
 800441a:	bf00      	nop
 800441c:	e7fe      	b.n	800441c <vTaskStartScheduler+0xa8>
}
 800441e:	bf00      	nop
 8004420:	3718      	adds	r7, #24
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}
 8004426:	bf00      	nop
 8004428:	080054b8 	.word	0x080054b8
 800442c:	080047d1 	.word	0x080047d1
 8004430:	200014bc 	.word	0x200014bc
 8004434:	20001398 	.word	0x20001398
 8004438:	20000c34 	.word	0x20000c34
 800443c:	200014b8 	.word	0x200014b8
 8004440:	200014a4 	.word	0x200014a4
 8004444:	2000149c 	.word	0x2000149c

08004448 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004448:	b480      	push	{r7}
 800444a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800444c:	4b04      	ldr	r3, [pc, #16]	; (8004460 <vTaskSuspendAll+0x18>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	3301      	adds	r3, #1
 8004452:	4a03      	ldr	r2, [pc, #12]	; (8004460 <vTaskSuspendAll+0x18>)
 8004454:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004456:	bf00      	nop
 8004458:	46bd      	mov	sp, r7
 800445a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445e:	4770      	bx	lr
 8004460:	200014c0 	.word	0x200014c0

08004464 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b084      	sub	sp, #16
 8004468:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800446a:	2300      	movs	r3, #0
 800446c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800446e:	2300      	movs	r3, #0
 8004470:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004472:	4b41      	ldr	r3, [pc, #260]	; (8004578 <xTaskResumeAll+0x114>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d10a      	bne.n	8004490 <xTaskResumeAll+0x2c>
	__asm volatile
 800447a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800447e:	f383 8811 	msr	BASEPRI, r3
 8004482:	f3bf 8f6f 	isb	sy
 8004486:	f3bf 8f4f 	dsb	sy
 800448a:	603b      	str	r3, [r7, #0]
}
 800448c:	bf00      	nop
 800448e:	e7fe      	b.n	800448e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004490:	f000 fc08 	bl	8004ca4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004494:	4b38      	ldr	r3, [pc, #224]	; (8004578 <xTaskResumeAll+0x114>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	3b01      	subs	r3, #1
 800449a:	4a37      	ldr	r2, [pc, #220]	; (8004578 <xTaskResumeAll+0x114>)
 800449c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800449e:	4b36      	ldr	r3, [pc, #216]	; (8004578 <xTaskResumeAll+0x114>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d161      	bne.n	800456a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80044a6:	4b35      	ldr	r3, [pc, #212]	; (800457c <xTaskResumeAll+0x118>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d05d      	beq.n	800456a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80044ae:	e02e      	b.n	800450e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80044b0:	4b33      	ldr	r3, [pc, #204]	; (8004580 <xTaskResumeAll+0x11c>)
 80044b2:	68db      	ldr	r3, [r3, #12]
 80044b4:	68db      	ldr	r3, [r3, #12]
 80044b6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	3318      	adds	r3, #24
 80044bc:	4618      	mov	r0, r3
 80044be:	f7ff fd50 	bl	8003f62 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	3304      	adds	r3, #4
 80044c6:	4618      	mov	r0, r3
 80044c8:	f7ff fd4b 	bl	8003f62 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044d0:	2201      	movs	r2, #1
 80044d2:	409a      	lsls	r2, r3
 80044d4:	4b2b      	ldr	r3, [pc, #172]	; (8004584 <xTaskResumeAll+0x120>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4313      	orrs	r3, r2
 80044da:	4a2a      	ldr	r2, [pc, #168]	; (8004584 <xTaskResumeAll+0x120>)
 80044dc:	6013      	str	r3, [r2, #0]
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044e2:	4613      	mov	r3, r2
 80044e4:	009b      	lsls	r3, r3, #2
 80044e6:	4413      	add	r3, r2
 80044e8:	009b      	lsls	r3, r3, #2
 80044ea:	4a27      	ldr	r2, [pc, #156]	; (8004588 <xTaskResumeAll+0x124>)
 80044ec:	441a      	add	r2, r3
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	3304      	adds	r3, #4
 80044f2:	4619      	mov	r1, r3
 80044f4:	4610      	mov	r0, r2
 80044f6:	f7ff fcd7 	bl	8003ea8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044fe:	4b23      	ldr	r3, [pc, #140]	; (800458c <xTaskResumeAll+0x128>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004504:	429a      	cmp	r2, r3
 8004506:	d302      	bcc.n	800450e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8004508:	4b21      	ldr	r3, [pc, #132]	; (8004590 <xTaskResumeAll+0x12c>)
 800450a:	2201      	movs	r2, #1
 800450c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800450e:	4b1c      	ldr	r3, [pc, #112]	; (8004580 <xTaskResumeAll+0x11c>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d1cc      	bne.n	80044b0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d001      	beq.n	8004520 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800451c:	f000 fa12 	bl	8004944 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004520:	4b1c      	ldr	r3, [pc, #112]	; (8004594 <xTaskResumeAll+0x130>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d010      	beq.n	800454e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800452c:	f000 f836 	bl	800459c <xTaskIncrementTick>
 8004530:	4603      	mov	r3, r0
 8004532:	2b00      	cmp	r3, #0
 8004534:	d002      	beq.n	800453c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8004536:	4b16      	ldr	r3, [pc, #88]	; (8004590 <xTaskResumeAll+0x12c>)
 8004538:	2201      	movs	r2, #1
 800453a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	3b01      	subs	r3, #1
 8004540:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d1f1      	bne.n	800452c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8004548:	4b12      	ldr	r3, [pc, #72]	; (8004594 <xTaskResumeAll+0x130>)
 800454a:	2200      	movs	r2, #0
 800454c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800454e:	4b10      	ldr	r3, [pc, #64]	; (8004590 <xTaskResumeAll+0x12c>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d009      	beq.n	800456a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004556:	2301      	movs	r3, #1
 8004558:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800455a:	4b0f      	ldr	r3, [pc, #60]	; (8004598 <xTaskResumeAll+0x134>)
 800455c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004560:	601a      	str	r2, [r3, #0]
 8004562:	f3bf 8f4f 	dsb	sy
 8004566:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800456a:	f000 fbcb 	bl	8004d04 <vPortExitCritical>

	return xAlreadyYielded;
 800456e:	68bb      	ldr	r3, [r7, #8]
}
 8004570:	4618      	mov	r0, r3
 8004572:	3710      	adds	r7, #16
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}
 8004578:	200014c0 	.word	0x200014c0
 800457c:	20001498 	.word	0x20001498
 8004580:	20001458 	.word	0x20001458
 8004584:	200014a0 	.word	0x200014a0
 8004588:	2000139c 	.word	0x2000139c
 800458c:	20001398 	.word	0x20001398
 8004590:	200014ac 	.word	0x200014ac
 8004594:	200014a8 	.word	0x200014a8
 8004598:	e000ed04 	.word	0xe000ed04

0800459c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b086      	sub	sp, #24
 80045a0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80045a2:	2300      	movs	r3, #0
 80045a4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80045a6:	4b4e      	ldr	r3, [pc, #312]	; (80046e0 <xTaskIncrementTick+0x144>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	f040 808e 	bne.w	80046cc <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80045b0:	4b4c      	ldr	r3, [pc, #304]	; (80046e4 <xTaskIncrementTick+0x148>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	3301      	adds	r3, #1
 80045b6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80045b8:	4a4a      	ldr	r2, [pc, #296]	; (80046e4 <xTaskIncrementTick+0x148>)
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d120      	bne.n	8004606 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80045c4:	4b48      	ldr	r3, [pc, #288]	; (80046e8 <xTaskIncrementTick+0x14c>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d00a      	beq.n	80045e4 <xTaskIncrementTick+0x48>
	__asm volatile
 80045ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045d2:	f383 8811 	msr	BASEPRI, r3
 80045d6:	f3bf 8f6f 	isb	sy
 80045da:	f3bf 8f4f 	dsb	sy
 80045de:	603b      	str	r3, [r7, #0]
}
 80045e0:	bf00      	nop
 80045e2:	e7fe      	b.n	80045e2 <xTaskIncrementTick+0x46>
 80045e4:	4b40      	ldr	r3, [pc, #256]	; (80046e8 <xTaskIncrementTick+0x14c>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	60fb      	str	r3, [r7, #12]
 80045ea:	4b40      	ldr	r3, [pc, #256]	; (80046ec <xTaskIncrementTick+0x150>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a3e      	ldr	r2, [pc, #248]	; (80046e8 <xTaskIncrementTick+0x14c>)
 80045f0:	6013      	str	r3, [r2, #0]
 80045f2:	4a3e      	ldr	r2, [pc, #248]	; (80046ec <xTaskIncrementTick+0x150>)
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	6013      	str	r3, [r2, #0]
 80045f8:	4b3d      	ldr	r3, [pc, #244]	; (80046f0 <xTaskIncrementTick+0x154>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	3301      	adds	r3, #1
 80045fe:	4a3c      	ldr	r2, [pc, #240]	; (80046f0 <xTaskIncrementTick+0x154>)
 8004600:	6013      	str	r3, [r2, #0]
 8004602:	f000 f99f 	bl	8004944 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004606:	4b3b      	ldr	r3, [pc, #236]	; (80046f4 <xTaskIncrementTick+0x158>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	693a      	ldr	r2, [r7, #16]
 800460c:	429a      	cmp	r2, r3
 800460e:	d348      	bcc.n	80046a2 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004610:	4b35      	ldr	r3, [pc, #212]	; (80046e8 <xTaskIncrementTick+0x14c>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d104      	bne.n	8004624 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800461a:	4b36      	ldr	r3, [pc, #216]	; (80046f4 <xTaskIncrementTick+0x158>)
 800461c:	f04f 32ff 	mov.w	r2, #4294967295
 8004620:	601a      	str	r2, [r3, #0]
					break;
 8004622:	e03e      	b.n	80046a2 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004624:	4b30      	ldr	r3, [pc, #192]	; (80046e8 <xTaskIncrementTick+0x14c>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	68db      	ldr	r3, [r3, #12]
 800462a:	68db      	ldr	r3, [r3, #12]
 800462c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004634:	693a      	ldr	r2, [r7, #16]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	429a      	cmp	r2, r3
 800463a:	d203      	bcs.n	8004644 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800463c:	4a2d      	ldr	r2, [pc, #180]	; (80046f4 <xTaskIncrementTick+0x158>)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004642:	e02e      	b.n	80046a2 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	3304      	adds	r3, #4
 8004648:	4618      	mov	r0, r3
 800464a:	f7ff fc8a 	bl	8003f62 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004652:	2b00      	cmp	r3, #0
 8004654:	d004      	beq.n	8004660 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004656:	68bb      	ldr	r3, [r7, #8]
 8004658:	3318      	adds	r3, #24
 800465a:	4618      	mov	r0, r3
 800465c:	f7ff fc81 	bl	8003f62 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004664:	2201      	movs	r2, #1
 8004666:	409a      	lsls	r2, r3
 8004668:	4b23      	ldr	r3, [pc, #140]	; (80046f8 <xTaskIncrementTick+0x15c>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4313      	orrs	r3, r2
 800466e:	4a22      	ldr	r2, [pc, #136]	; (80046f8 <xTaskIncrementTick+0x15c>)
 8004670:	6013      	str	r3, [r2, #0]
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004676:	4613      	mov	r3, r2
 8004678:	009b      	lsls	r3, r3, #2
 800467a:	4413      	add	r3, r2
 800467c:	009b      	lsls	r3, r3, #2
 800467e:	4a1f      	ldr	r2, [pc, #124]	; (80046fc <xTaskIncrementTick+0x160>)
 8004680:	441a      	add	r2, r3
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	3304      	adds	r3, #4
 8004686:	4619      	mov	r1, r3
 8004688:	4610      	mov	r0, r2
 800468a:	f7ff fc0d 	bl	8003ea8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004692:	4b1b      	ldr	r3, [pc, #108]	; (8004700 <xTaskIncrementTick+0x164>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004698:	429a      	cmp	r2, r3
 800469a:	d3b9      	bcc.n	8004610 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800469c:	2301      	movs	r3, #1
 800469e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80046a0:	e7b6      	b.n	8004610 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80046a2:	4b17      	ldr	r3, [pc, #92]	; (8004700 <xTaskIncrementTick+0x164>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046a8:	4914      	ldr	r1, [pc, #80]	; (80046fc <xTaskIncrementTick+0x160>)
 80046aa:	4613      	mov	r3, r2
 80046ac:	009b      	lsls	r3, r3, #2
 80046ae:	4413      	add	r3, r2
 80046b0:	009b      	lsls	r3, r3, #2
 80046b2:	440b      	add	r3, r1
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	2b01      	cmp	r3, #1
 80046b8:	d901      	bls.n	80046be <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80046ba:	2301      	movs	r3, #1
 80046bc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80046be:	4b11      	ldr	r3, [pc, #68]	; (8004704 <xTaskIncrementTick+0x168>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d007      	beq.n	80046d6 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80046c6:	2301      	movs	r3, #1
 80046c8:	617b      	str	r3, [r7, #20]
 80046ca:	e004      	b.n	80046d6 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80046cc:	4b0e      	ldr	r3, [pc, #56]	; (8004708 <xTaskIncrementTick+0x16c>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	3301      	adds	r3, #1
 80046d2:	4a0d      	ldr	r2, [pc, #52]	; (8004708 <xTaskIncrementTick+0x16c>)
 80046d4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80046d6:	697b      	ldr	r3, [r7, #20]
}
 80046d8:	4618      	mov	r0, r3
 80046da:	3718      	adds	r7, #24
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}
 80046e0:	200014c0 	.word	0x200014c0
 80046e4:	2000149c 	.word	0x2000149c
 80046e8:	20001450 	.word	0x20001450
 80046ec:	20001454 	.word	0x20001454
 80046f0:	200014b0 	.word	0x200014b0
 80046f4:	200014b8 	.word	0x200014b8
 80046f8:	200014a0 	.word	0x200014a0
 80046fc:	2000139c 	.word	0x2000139c
 8004700:	20001398 	.word	0x20001398
 8004704:	200014ac 	.word	0x200014ac
 8004708:	200014a8 	.word	0x200014a8

0800470c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800470c:	b480      	push	{r7}
 800470e:	b087      	sub	sp, #28
 8004710:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004712:	4b29      	ldr	r3, [pc, #164]	; (80047b8 <vTaskSwitchContext+0xac>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d003      	beq.n	8004722 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800471a:	4b28      	ldr	r3, [pc, #160]	; (80047bc <vTaskSwitchContext+0xb0>)
 800471c:	2201      	movs	r2, #1
 800471e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004720:	e044      	b.n	80047ac <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8004722:	4b26      	ldr	r3, [pc, #152]	; (80047bc <vTaskSwitchContext+0xb0>)
 8004724:	2200      	movs	r2, #0
 8004726:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004728:	4b25      	ldr	r3, [pc, #148]	; (80047c0 <vTaskSwitchContext+0xb4>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	fab3 f383 	clz	r3, r3
 8004734:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004736:	7afb      	ldrb	r3, [r7, #11]
 8004738:	f1c3 031f 	rsb	r3, r3, #31
 800473c:	617b      	str	r3, [r7, #20]
 800473e:	4921      	ldr	r1, [pc, #132]	; (80047c4 <vTaskSwitchContext+0xb8>)
 8004740:	697a      	ldr	r2, [r7, #20]
 8004742:	4613      	mov	r3, r2
 8004744:	009b      	lsls	r3, r3, #2
 8004746:	4413      	add	r3, r2
 8004748:	009b      	lsls	r3, r3, #2
 800474a:	440b      	add	r3, r1
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d10a      	bne.n	8004768 <vTaskSwitchContext+0x5c>
	__asm volatile
 8004752:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004756:	f383 8811 	msr	BASEPRI, r3
 800475a:	f3bf 8f6f 	isb	sy
 800475e:	f3bf 8f4f 	dsb	sy
 8004762:	607b      	str	r3, [r7, #4]
}
 8004764:	bf00      	nop
 8004766:	e7fe      	b.n	8004766 <vTaskSwitchContext+0x5a>
 8004768:	697a      	ldr	r2, [r7, #20]
 800476a:	4613      	mov	r3, r2
 800476c:	009b      	lsls	r3, r3, #2
 800476e:	4413      	add	r3, r2
 8004770:	009b      	lsls	r3, r3, #2
 8004772:	4a14      	ldr	r2, [pc, #80]	; (80047c4 <vTaskSwitchContext+0xb8>)
 8004774:	4413      	add	r3, r2
 8004776:	613b      	str	r3, [r7, #16]
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	685a      	ldr	r2, [r3, #4]
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	605a      	str	r2, [r3, #4]
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	685a      	ldr	r2, [r3, #4]
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	3308      	adds	r3, #8
 800478a:	429a      	cmp	r2, r3
 800478c:	d104      	bne.n	8004798 <vTaskSwitchContext+0x8c>
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	685a      	ldr	r2, [r3, #4]
 8004794:	693b      	ldr	r3, [r7, #16]
 8004796:	605a      	str	r2, [r3, #4]
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	68db      	ldr	r3, [r3, #12]
 800479e:	4a0a      	ldr	r2, [pc, #40]	; (80047c8 <vTaskSwitchContext+0xbc>)
 80047a0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80047a2:	4b09      	ldr	r3, [pc, #36]	; (80047c8 <vTaskSwitchContext+0xbc>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	334c      	adds	r3, #76	; 0x4c
 80047a8:	4a08      	ldr	r2, [pc, #32]	; (80047cc <vTaskSwitchContext+0xc0>)
 80047aa:	6013      	str	r3, [r2, #0]
}
 80047ac:	bf00      	nop
 80047ae:	371c      	adds	r7, #28
 80047b0:	46bd      	mov	sp, r7
 80047b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b6:	4770      	bx	lr
 80047b8:	200014c0 	.word	0x200014c0
 80047bc:	200014ac 	.word	0x200014ac
 80047c0:	200014a0 	.word	0x200014a0
 80047c4:	2000139c 	.word	0x2000139c
 80047c8:	20001398 	.word	0x20001398
 80047cc:	20000c34 	.word	0x20000c34

080047d0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b082      	sub	sp, #8
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80047d8:	f000 f852 	bl	8004880 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80047dc:	4b06      	ldr	r3, [pc, #24]	; (80047f8 <prvIdleTask+0x28>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	2b01      	cmp	r3, #1
 80047e2:	d9f9      	bls.n	80047d8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80047e4:	4b05      	ldr	r3, [pc, #20]	; (80047fc <prvIdleTask+0x2c>)
 80047e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047ea:	601a      	str	r2, [r3, #0]
 80047ec:	f3bf 8f4f 	dsb	sy
 80047f0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80047f4:	e7f0      	b.n	80047d8 <prvIdleTask+0x8>
 80047f6:	bf00      	nop
 80047f8:	2000139c 	.word	0x2000139c
 80047fc:	e000ed04 	.word	0xe000ed04

08004800 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b082      	sub	sp, #8
 8004804:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004806:	2300      	movs	r3, #0
 8004808:	607b      	str	r3, [r7, #4]
 800480a:	e00c      	b.n	8004826 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800480c:	687a      	ldr	r2, [r7, #4]
 800480e:	4613      	mov	r3, r2
 8004810:	009b      	lsls	r3, r3, #2
 8004812:	4413      	add	r3, r2
 8004814:	009b      	lsls	r3, r3, #2
 8004816:	4a12      	ldr	r2, [pc, #72]	; (8004860 <prvInitialiseTaskLists+0x60>)
 8004818:	4413      	add	r3, r2
 800481a:	4618      	mov	r0, r3
 800481c:	f7ff fb17 	bl	8003e4e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	3301      	adds	r3, #1
 8004824:	607b      	str	r3, [r7, #4]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2b06      	cmp	r3, #6
 800482a:	d9ef      	bls.n	800480c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800482c:	480d      	ldr	r0, [pc, #52]	; (8004864 <prvInitialiseTaskLists+0x64>)
 800482e:	f7ff fb0e 	bl	8003e4e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004832:	480d      	ldr	r0, [pc, #52]	; (8004868 <prvInitialiseTaskLists+0x68>)
 8004834:	f7ff fb0b 	bl	8003e4e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004838:	480c      	ldr	r0, [pc, #48]	; (800486c <prvInitialiseTaskLists+0x6c>)
 800483a:	f7ff fb08 	bl	8003e4e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800483e:	480c      	ldr	r0, [pc, #48]	; (8004870 <prvInitialiseTaskLists+0x70>)
 8004840:	f7ff fb05 	bl	8003e4e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004844:	480b      	ldr	r0, [pc, #44]	; (8004874 <prvInitialiseTaskLists+0x74>)
 8004846:	f7ff fb02 	bl	8003e4e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800484a:	4b0b      	ldr	r3, [pc, #44]	; (8004878 <prvInitialiseTaskLists+0x78>)
 800484c:	4a05      	ldr	r2, [pc, #20]	; (8004864 <prvInitialiseTaskLists+0x64>)
 800484e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004850:	4b0a      	ldr	r3, [pc, #40]	; (800487c <prvInitialiseTaskLists+0x7c>)
 8004852:	4a05      	ldr	r2, [pc, #20]	; (8004868 <prvInitialiseTaskLists+0x68>)
 8004854:	601a      	str	r2, [r3, #0]
}
 8004856:	bf00      	nop
 8004858:	3708      	adds	r7, #8
 800485a:	46bd      	mov	sp, r7
 800485c:	bd80      	pop	{r7, pc}
 800485e:	bf00      	nop
 8004860:	2000139c 	.word	0x2000139c
 8004864:	20001428 	.word	0x20001428
 8004868:	2000143c 	.word	0x2000143c
 800486c:	20001458 	.word	0x20001458
 8004870:	2000146c 	.word	0x2000146c
 8004874:	20001484 	.word	0x20001484
 8004878:	20001450 	.word	0x20001450
 800487c:	20001454 	.word	0x20001454

08004880 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b082      	sub	sp, #8
 8004884:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004886:	e019      	b.n	80048bc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004888:	f000 fa0c 	bl	8004ca4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800488c:	4b10      	ldr	r3, [pc, #64]	; (80048d0 <prvCheckTasksWaitingTermination+0x50>)
 800488e:	68db      	ldr	r3, [r3, #12]
 8004890:	68db      	ldr	r3, [r3, #12]
 8004892:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	3304      	adds	r3, #4
 8004898:	4618      	mov	r0, r3
 800489a:	f7ff fb62 	bl	8003f62 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800489e:	4b0d      	ldr	r3, [pc, #52]	; (80048d4 <prvCheckTasksWaitingTermination+0x54>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	3b01      	subs	r3, #1
 80048a4:	4a0b      	ldr	r2, [pc, #44]	; (80048d4 <prvCheckTasksWaitingTermination+0x54>)
 80048a6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80048a8:	4b0b      	ldr	r3, [pc, #44]	; (80048d8 <prvCheckTasksWaitingTermination+0x58>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	3b01      	subs	r3, #1
 80048ae:	4a0a      	ldr	r2, [pc, #40]	; (80048d8 <prvCheckTasksWaitingTermination+0x58>)
 80048b0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80048b2:	f000 fa27 	bl	8004d04 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f000 f810 	bl	80048dc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80048bc:	4b06      	ldr	r3, [pc, #24]	; (80048d8 <prvCheckTasksWaitingTermination+0x58>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d1e1      	bne.n	8004888 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80048c4:	bf00      	nop
 80048c6:	bf00      	nop
 80048c8:	3708      	adds	r7, #8
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bd80      	pop	{r7, pc}
 80048ce:	bf00      	nop
 80048d0:	2000146c 	.word	0x2000146c
 80048d4:	20001498 	.word	0x20001498
 80048d8:	20001480 	.word	0x20001480

080048dc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b084      	sub	sp, #16
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	334c      	adds	r3, #76	; 0x4c
 80048e8:	4618      	mov	r0, r3
 80048ea:	f000 fce3 	bl	80052b4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d108      	bne.n	800490a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048fc:	4618      	mov	r0, r3
 80048fe:	f000 fb7f 	bl	8005000 <vPortFree>
				vPortFree( pxTCB );
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f000 fb7c 	bl	8005000 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004908:	e018      	b.n	800493c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8004910:	2b01      	cmp	r3, #1
 8004912:	d103      	bne.n	800491c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004914:	6878      	ldr	r0, [r7, #4]
 8004916:	f000 fb73 	bl	8005000 <vPortFree>
	}
 800491a:	e00f      	b.n	800493c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8004922:	2b02      	cmp	r3, #2
 8004924:	d00a      	beq.n	800493c <prvDeleteTCB+0x60>
	__asm volatile
 8004926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800492a:	f383 8811 	msr	BASEPRI, r3
 800492e:	f3bf 8f6f 	isb	sy
 8004932:	f3bf 8f4f 	dsb	sy
 8004936:	60fb      	str	r3, [r7, #12]
}
 8004938:	bf00      	nop
 800493a:	e7fe      	b.n	800493a <prvDeleteTCB+0x5e>
	}
 800493c:	bf00      	nop
 800493e:	3710      	adds	r7, #16
 8004940:	46bd      	mov	sp, r7
 8004942:	bd80      	pop	{r7, pc}

08004944 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004944:	b480      	push	{r7}
 8004946:	b083      	sub	sp, #12
 8004948:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800494a:	4b0c      	ldr	r3, [pc, #48]	; (800497c <prvResetNextTaskUnblockTime+0x38>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d104      	bne.n	800495e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004954:	4b0a      	ldr	r3, [pc, #40]	; (8004980 <prvResetNextTaskUnblockTime+0x3c>)
 8004956:	f04f 32ff 	mov.w	r2, #4294967295
 800495a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800495c:	e008      	b.n	8004970 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800495e:	4b07      	ldr	r3, [pc, #28]	; (800497c <prvResetNextTaskUnblockTime+0x38>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	68db      	ldr	r3, [r3, #12]
 8004964:	68db      	ldr	r3, [r3, #12]
 8004966:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	4a04      	ldr	r2, [pc, #16]	; (8004980 <prvResetNextTaskUnblockTime+0x3c>)
 800496e:	6013      	str	r3, [r2, #0]
}
 8004970:	bf00      	nop
 8004972:	370c      	adds	r7, #12
 8004974:	46bd      	mov	sp, r7
 8004976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497a:	4770      	bx	lr
 800497c:	20001450 	.word	0x20001450
 8004980:	200014b8 	.word	0x200014b8

08004984 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b084      	sub	sp, #16
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
 800498c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800498e:	4b29      	ldr	r3, [pc, #164]	; (8004a34 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004994:	4b28      	ldr	r3, [pc, #160]	; (8004a38 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	3304      	adds	r3, #4
 800499a:	4618      	mov	r0, r3
 800499c:	f7ff fae1 	bl	8003f62 <uxListRemove>
 80049a0:	4603      	mov	r3, r0
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d10b      	bne.n	80049be <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80049a6:	4b24      	ldr	r3, [pc, #144]	; (8004a38 <prvAddCurrentTaskToDelayedList+0xb4>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ac:	2201      	movs	r2, #1
 80049ae:	fa02 f303 	lsl.w	r3, r2, r3
 80049b2:	43da      	mvns	r2, r3
 80049b4:	4b21      	ldr	r3, [pc, #132]	; (8004a3c <prvAddCurrentTaskToDelayedList+0xb8>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4013      	ands	r3, r2
 80049ba:	4a20      	ldr	r2, [pc, #128]	; (8004a3c <prvAddCurrentTaskToDelayedList+0xb8>)
 80049bc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049c4:	d10a      	bne.n	80049dc <prvAddCurrentTaskToDelayedList+0x58>
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d007      	beq.n	80049dc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80049cc:	4b1a      	ldr	r3, [pc, #104]	; (8004a38 <prvAddCurrentTaskToDelayedList+0xb4>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	3304      	adds	r3, #4
 80049d2:	4619      	mov	r1, r3
 80049d4:	481a      	ldr	r0, [pc, #104]	; (8004a40 <prvAddCurrentTaskToDelayedList+0xbc>)
 80049d6:	f7ff fa67 	bl	8003ea8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80049da:	e026      	b.n	8004a2a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80049dc:	68fa      	ldr	r2, [r7, #12]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4413      	add	r3, r2
 80049e2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80049e4:	4b14      	ldr	r3, [pc, #80]	; (8004a38 <prvAddCurrentTaskToDelayedList+0xb4>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	68ba      	ldr	r2, [r7, #8]
 80049ea:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80049ec:	68ba      	ldr	r2, [r7, #8]
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	429a      	cmp	r2, r3
 80049f2:	d209      	bcs.n	8004a08 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80049f4:	4b13      	ldr	r3, [pc, #76]	; (8004a44 <prvAddCurrentTaskToDelayedList+0xc0>)
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	4b0f      	ldr	r3, [pc, #60]	; (8004a38 <prvAddCurrentTaskToDelayedList+0xb4>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	3304      	adds	r3, #4
 80049fe:	4619      	mov	r1, r3
 8004a00:	4610      	mov	r0, r2
 8004a02:	f7ff fa75 	bl	8003ef0 <vListInsert>
}
 8004a06:	e010      	b.n	8004a2a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004a08:	4b0f      	ldr	r3, [pc, #60]	; (8004a48 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	4b0a      	ldr	r3, [pc, #40]	; (8004a38 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	3304      	adds	r3, #4
 8004a12:	4619      	mov	r1, r3
 8004a14:	4610      	mov	r0, r2
 8004a16:	f7ff fa6b 	bl	8003ef0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004a1a:	4b0c      	ldr	r3, [pc, #48]	; (8004a4c <prvAddCurrentTaskToDelayedList+0xc8>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	68ba      	ldr	r2, [r7, #8]
 8004a20:	429a      	cmp	r2, r3
 8004a22:	d202      	bcs.n	8004a2a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004a24:	4a09      	ldr	r2, [pc, #36]	; (8004a4c <prvAddCurrentTaskToDelayedList+0xc8>)
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	6013      	str	r3, [r2, #0]
}
 8004a2a:	bf00      	nop
 8004a2c:	3710      	adds	r7, #16
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}
 8004a32:	bf00      	nop
 8004a34:	2000149c 	.word	0x2000149c
 8004a38:	20001398 	.word	0x20001398
 8004a3c:	200014a0 	.word	0x200014a0
 8004a40:	20001484 	.word	0x20001484
 8004a44:	20001454 	.word	0x20001454
 8004a48:	20001450 	.word	0x20001450
 8004a4c:	200014b8 	.word	0x200014b8

08004a50 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004a50:	b480      	push	{r7}
 8004a52:	b085      	sub	sp, #20
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	60f8      	str	r0, [r7, #12]
 8004a58:	60b9      	str	r1, [r7, #8]
 8004a5a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	3b04      	subs	r3, #4
 8004a60:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004a68:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	3b04      	subs	r3, #4
 8004a6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004a70:	68bb      	ldr	r3, [r7, #8]
 8004a72:	f023 0201 	bic.w	r2, r3, #1
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	3b04      	subs	r3, #4
 8004a7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004a80:	4a0c      	ldr	r2, [pc, #48]	; (8004ab4 <pxPortInitialiseStack+0x64>)
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	3b14      	subs	r3, #20
 8004a8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004a8c:	687a      	ldr	r2, [r7, #4]
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	3b04      	subs	r3, #4
 8004a96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	f06f 0202 	mvn.w	r2, #2
 8004a9e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	3b20      	subs	r3, #32
 8004aa4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	3714      	adds	r7, #20
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr
 8004ab4:	08004ab9 	.word	0x08004ab9

08004ab8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b085      	sub	sp, #20
 8004abc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004ac2:	4b12      	ldr	r3, [pc, #72]	; (8004b0c <prvTaskExitError+0x54>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aca:	d00a      	beq.n	8004ae2 <prvTaskExitError+0x2a>
	__asm volatile
 8004acc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ad0:	f383 8811 	msr	BASEPRI, r3
 8004ad4:	f3bf 8f6f 	isb	sy
 8004ad8:	f3bf 8f4f 	dsb	sy
 8004adc:	60fb      	str	r3, [r7, #12]
}
 8004ade:	bf00      	nop
 8004ae0:	e7fe      	b.n	8004ae0 <prvTaskExitError+0x28>
	__asm volatile
 8004ae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ae6:	f383 8811 	msr	BASEPRI, r3
 8004aea:	f3bf 8f6f 	isb	sy
 8004aee:	f3bf 8f4f 	dsb	sy
 8004af2:	60bb      	str	r3, [r7, #8]
}
 8004af4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004af6:	bf00      	nop
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d0fc      	beq.n	8004af8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004afe:	bf00      	nop
 8004b00:	bf00      	nop
 8004b02:	3714      	adds	r7, #20
 8004b04:	46bd      	mov	sp, r7
 8004b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0a:	4770      	bx	lr
 8004b0c:	20000c30 	.word	0x20000c30

08004b10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004b10:	4b07      	ldr	r3, [pc, #28]	; (8004b30 <pxCurrentTCBConst2>)
 8004b12:	6819      	ldr	r1, [r3, #0]
 8004b14:	6808      	ldr	r0, [r1, #0]
 8004b16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b1a:	f380 8809 	msr	PSP, r0
 8004b1e:	f3bf 8f6f 	isb	sy
 8004b22:	f04f 0000 	mov.w	r0, #0
 8004b26:	f380 8811 	msr	BASEPRI, r0
 8004b2a:	4770      	bx	lr
 8004b2c:	f3af 8000 	nop.w

08004b30 <pxCurrentTCBConst2>:
 8004b30:	20001398 	.word	0x20001398
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004b34:	bf00      	nop
 8004b36:	bf00      	nop

08004b38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004b38:	4808      	ldr	r0, [pc, #32]	; (8004b5c <prvPortStartFirstTask+0x24>)
 8004b3a:	6800      	ldr	r0, [r0, #0]
 8004b3c:	6800      	ldr	r0, [r0, #0]
 8004b3e:	f380 8808 	msr	MSP, r0
 8004b42:	f04f 0000 	mov.w	r0, #0
 8004b46:	f380 8814 	msr	CONTROL, r0
 8004b4a:	b662      	cpsie	i
 8004b4c:	b661      	cpsie	f
 8004b4e:	f3bf 8f4f 	dsb	sy
 8004b52:	f3bf 8f6f 	isb	sy
 8004b56:	df00      	svc	0
 8004b58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004b5a:	bf00      	nop
 8004b5c:	e000ed08 	.word	0xe000ed08

08004b60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b086      	sub	sp, #24
 8004b64:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004b66:	4b46      	ldr	r3, [pc, #280]	; (8004c80 <xPortStartScheduler+0x120>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4a46      	ldr	r2, [pc, #280]	; (8004c84 <xPortStartScheduler+0x124>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d10a      	bne.n	8004b86 <xPortStartScheduler+0x26>
	__asm volatile
 8004b70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b74:	f383 8811 	msr	BASEPRI, r3
 8004b78:	f3bf 8f6f 	isb	sy
 8004b7c:	f3bf 8f4f 	dsb	sy
 8004b80:	613b      	str	r3, [r7, #16]
}
 8004b82:	bf00      	nop
 8004b84:	e7fe      	b.n	8004b84 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004b86:	4b3e      	ldr	r3, [pc, #248]	; (8004c80 <xPortStartScheduler+0x120>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4a3f      	ldr	r2, [pc, #252]	; (8004c88 <xPortStartScheduler+0x128>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d10a      	bne.n	8004ba6 <xPortStartScheduler+0x46>
	__asm volatile
 8004b90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b94:	f383 8811 	msr	BASEPRI, r3
 8004b98:	f3bf 8f6f 	isb	sy
 8004b9c:	f3bf 8f4f 	dsb	sy
 8004ba0:	60fb      	str	r3, [r7, #12]
}
 8004ba2:	bf00      	nop
 8004ba4:	e7fe      	b.n	8004ba4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004ba6:	4b39      	ldr	r3, [pc, #228]	; (8004c8c <xPortStartScheduler+0x12c>)
 8004ba8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	781b      	ldrb	r3, [r3, #0]
 8004bae:	b2db      	uxtb	r3, r3
 8004bb0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	22ff      	movs	r2, #255	; 0xff
 8004bb6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004bb8:	697b      	ldr	r3, [r7, #20]
 8004bba:	781b      	ldrb	r3, [r3, #0]
 8004bbc:	b2db      	uxtb	r3, r3
 8004bbe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004bc0:	78fb      	ldrb	r3, [r7, #3]
 8004bc2:	b2db      	uxtb	r3, r3
 8004bc4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004bc8:	b2da      	uxtb	r2, r3
 8004bca:	4b31      	ldr	r3, [pc, #196]	; (8004c90 <xPortStartScheduler+0x130>)
 8004bcc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004bce:	4b31      	ldr	r3, [pc, #196]	; (8004c94 <xPortStartScheduler+0x134>)
 8004bd0:	2207      	movs	r2, #7
 8004bd2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004bd4:	e009      	b.n	8004bea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004bd6:	4b2f      	ldr	r3, [pc, #188]	; (8004c94 <xPortStartScheduler+0x134>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	3b01      	subs	r3, #1
 8004bdc:	4a2d      	ldr	r2, [pc, #180]	; (8004c94 <xPortStartScheduler+0x134>)
 8004bde:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004be0:	78fb      	ldrb	r3, [r7, #3]
 8004be2:	b2db      	uxtb	r3, r3
 8004be4:	005b      	lsls	r3, r3, #1
 8004be6:	b2db      	uxtb	r3, r3
 8004be8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004bea:	78fb      	ldrb	r3, [r7, #3]
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bf2:	2b80      	cmp	r3, #128	; 0x80
 8004bf4:	d0ef      	beq.n	8004bd6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004bf6:	4b27      	ldr	r3, [pc, #156]	; (8004c94 <xPortStartScheduler+0x134>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f1c3 0307 	rsb	r3, r3, #7
 8004bfe:	2b04      	cmp	r3, #4
 8004c00:	d00a      	beq.n	8004c18 <xPortStartScheduler+0xb8>
	__asm volatile
 8004c02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c06:	f383 8811 	msr	BASEPRI, r3
 8004c0a:	f3bf 8f6f 	isb	sy
 8004c0e:	f3bf 8f4f 	dsb	sy
 8004c12:	60bb      	str	r3, [r7, #8]
}
 8004c14:	bf00      	nop
 8004c16:	e7fe      	b.n	8004c16 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004c18:	4b1e      	ldr	r3, [pc, #120]	; (8004c94 <xPortStartScheduler+0x134>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	021b      	lsls	r3, r3, #8
 8004c1e:	4a1d      	ldr	r2, [pc, #116]	; (8004c94 <xPortStartScheduler+0x134>)
 8004c20:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004c22:	4b1c      	ldr	r3, [pc, #112]	; (8004c94 <xPortStartScheduler+0x134>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004c2a:	4a1a      	ldr	r2, [pc, #104]	; (8004c94 <xPortStartScheduler+0x134>)
 8004c2c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	b2da      	uxtb	r2, r3
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004c36:	4b18      	ldr	r3, [pc, #96]	; (8004c98 <xPortStartScheduler+0x138>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a17      	ldr	r2, [pc, #92]	; (8004c98 <xPortStartScheduler+0x138>)
 8004c3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004c40:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004c42:	4b15      	ldr	r3, [pc, #84]	; (8004c98 <xPortStartScheduler+0x138>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a14      	ldr	r2, [pc, #80]	; (8004c98 <xPortStartScheduler+0x138>)
 8004c48:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004c4c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004c4e:	f000 f8dd 	bl	8004e0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004c52:	4b12      	ldr	r3, [pc, #72]	; (8004c9c <xPortStartScheduler+0x13c>)
 8004c54:	2200      	movs	r2, #0
 8004c56:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004c58:	f000 f8fc 	bl	8004e54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004c5c:	4b10      	ldr	r3, [pc, #64]	; (8004ca0 <xPortStartScheduler+0x140>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a0f      	ldr	r2, [pc, #60]	; (8004ca0 <xPortStartScheduler+0x140>)
 8004c62:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004c66:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004c68:	f7ff ff66 	bl	8004b38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004c6c:	f7ff fd4e 	bl	800470c <vTaskSwitchContext>
	prvTaskExitError();
 8004c70:	f7ff ff22 	bl	8004ab8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004c74:	2300      	movs	r3, #0
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3718      	adds	r7, #24
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}
 8004c7e:	bf00      	nop
 8004c80:	e000ed00 	.word	0xe000ed00
 8004c84:	410fc271 	.word	0x410fc271
 8004c88:	410fc270 	.word	0x410fc270
 8004c8c:	e000e400 	.word	0xe000e400
 8004c90:	200014c4 	.word	0x200014c4
 8004c94:	200014c8 	.word	0x200014c8
 8004c98:	e000ed20 	.word	0xe000ed20
 8004c9c:	20000c30 	.word	0x20000c30
 8004ca0:	e000ef34 	.word	0xe000ef34

08004ca4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	b083      	sub	sp, #12
 8004ca8:	af00      	add	r7, sp, #0
	__asm volatile
 8004caa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cae:	f383 8811 	msr	BASEPRI, r3
 8004cb2:	f3bf 8f6f 	isb	sy
 8004cb6:	f3bf 8f4f 	dsb	sy
 8004cba:	607b      	str	r3, [r7, #4]
}
 8004cbc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004cbe:	4b0f      	ldr	r3, [pc, #60]	; (8004cfc <vPortEnterCritical+0x58>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	3301      	adds	r3, #1
 8004cc4:	4a0d      	ldr	r2, [pc, #52]	; (8004cfc <vPortEnterCritical+0x58>)
 8004cc6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004cc8:	4b0c      	ldr	r3, [pc, #48]	; (8004cfc <vPortEnterCritical+0x58>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d10f      	bne.n	8004cf0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004cd0:	4b0b      	ldr	r3, [pc, #44]	; (8004d00 <vPortEnterCritical+0x5c>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	b2db      	uxtb	r3, r3
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d00a      	beq.n	8004cf0 <vPortEnterCritical+0x4c>
	__asm volatile
 8004cda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cde:	f383 8811 	msr	BASEPRI, r3
 8004ce2:	f3bf 8f6f 	isb	sy
 8004ce6:	f3bf 8f4f 	dsb	sy
 8004cea:	603b      	str	r3, [r7, #0]
}
 8004cec:	bf00      	nop
 8004cee:	e7fe      	b.n	8004cee <vPortEnterCritical+0x4a>
	}
}
 8004cf0:	bf00      	nop
 8004cf2:	370c      	adds	r7, #12
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfa:	4770      	bx	lr
 8004cfc:	20000c30 	.word	0x20000c30
 8004d00:	e000ed04 	.word	0xe000ed04

08004d04 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004d04:	b480      	push	{r7}
 8004d06:	b083      	sub	sp, #12
 8004d08:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004d0a:	4b12      	ldr	r3, [pc, #72]	; (8004d54 <vPortExitCritical+0x50>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d10a      	bne.n	8004d28 <vPortExitCritical+0x24>
	__asm volatile
 8004d12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d16:	f383 8811 	msr	BASEPRI, r3
 8004d1a:	f3bf 8f6f 	isb	sy
 8004d1e:	f3bf 8f4f 	dsb	sy
 8004d22:	607b      	str	r3, [r7, #4]
}
 8004d24:	bf00      	nop
 8004d26:	e7fe      	b.n	8004d26 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004d28:	4b0a      	ldr	r3, [pc, #40]	; (8004d54 <vPortExitCritical+0x50>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	3b01      	subs	r3, #1
 8004d2e:	4a09      	ldr	r2, [pc, #36]	; (8004d54 <vPortExitCritical+0x50>)
 8004d30:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004d32:	4b08      	ldr	r3, [pc, #32]	; (8004d54 <vPortExitCritical+0x50>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d105      	bne.n	8004d46 <vPortExitCritical+0x42>
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004d44:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004d46:	bf00      	nop
 8004d48:	370c      	adds	r7, #12
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d50:	4770      	bx	lr
 8004d52:	bf00      	nop
 8004d54:	20000c30 	.word	0x20000c30
	...

08004d60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004d60:	f3ef 8009 	mrs	r0, PSP
 8004d64:	f3bf 8f6f 	isb	sy
 8004d68:	4b15      	ldr	r3, [pc, #84]	; (8004dc0 <pxCurrentTCBConst>)
 8004d6a:	681a      	ldr	r2, [r3, #0]
 8004d6c:	f01e 0f10 	tst.w	lr, #16
 8004d70:	bf08      	it	eq
 8004d72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004d76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d7a:	6010      	str	r0, [r2, #0]
 8004d7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004d80:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004d84:	f380 8811 	msr	BASEPRI, r0
 8004d88:	f3bf 8f4f 	dsb	sy
 8004d8c:	f3bf 8f6f 	isb	sy
 8004d90:	f7ff fcbc 	bl	800470c <vTaskSwitchContext>
 8004d94:	f04f 0000 	mov.w	r0, #0
 8004d98:	f380 8811 	msr	BASEPRI, r0
 8004d9c:	bc09      	pop	{r0, r3}
 8004d9e:	6819      	ldr	r1, [r3, #0]
 8004da0:	6808      	ldr	r0, [r1, #0]
 8004da2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004da6:	f01e 0f10 	tst.w	lr, #16
 8004daa:	bf08      	it	eq
 8004dac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004db0:	f380 8809 	msr	PSP, r0
 8004db4:	f3bf 8f6f 	isb	sy
 8004db8:	4770      	bx	lr
 8004dba:	bf00      	nop
 8004dbc:	f3af 8000 	nop.w

08004dc0 <pxCurrentTCBConst>:
 8004dc0:	20001398 	.word	0x20001398
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004dc4:	bf00      	nop
 8004dc6:	bf00      	nop

08004dc8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b082      	sub	sp, #8
 8004dcc:	af00      	add	r7, sp, #0
	__asm volatile
 8004dce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dd2:	f383 8811 	msr	BASEPRI, r3
 8004dd6:	f3bf 8f6f 	isb	sy
 8004dda:	f3bf 8f4f 	dsb	sy
 8004dde:	607b      	str	r3, [r7, #4]
}
 8004de0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004de2:	f7ff fbdb 	bl	800459c <xTaskIncrementTick>
 8004de6:	4603      	mov	r3, r0
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d003      	beq.n	8004df4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004dec:	4b06      	ldr	r3, [pc, #24]	; (8004e08 <SysTick_Handler+0x40>)
 8004dee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004df2:	601a      	str	r2, [r3, #0]
 8004df4:	2300      	movs	r3, #0
 8004df6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	f383 8811 	msr	BASEPRI, r3
}
 8004dfe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004e00:	bf00      	nop
 8004e02:	3708      	adds	r7, #8
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}
 8004e08:	e000ed04 	.word	0xe000ed04

08004e0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004e10:	4b0b      	ldr	r3, [pc, #44]	; (8004e40 <vPortSetupTimerInterrupt+0x34>)
 8004e12:	2200      	movs	r2, #0
 8004e14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004e16:	4b0b      	ldr	r3, [pc, #44]	; (8004e44 <vPortSetupTimerInterrupt+0x38>)
 8004e18:	2200      	movs	r2, #0
 8004e1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004e1c:	4b0a      	ldr	r3, [pc, #40]	; (8004e48 <vPortSetupTimerInterrupt+0x3c>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a0a      	ldr	r2, [pc, #40]	; (8004e4c <vPortSetupTimerInterrupt+0x40>)
 8004e22:	fba2 2303 	umull	r2, r3, r2, r3
 8004e26:	099b      	lsrs	r3, r3, #6
 8004e28:	4a09      	ldr	r2, [pc, #36]	; (8004e50 <vPortSetupTimerInterrupt+0x44>)
 8004e2a:	3b01      	subs	r3, #1
 8004e2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004e2e:	4b04      	ldr	r3, [pc, #16]	; (8004e40 <vPortSetupTimerInterrupt+0x34>)
 8004e30:	2207      	movs	r2, #7
 8004e32:	601a      	str	r2, [r3, #0]
}
 8004e34:	bf00      	nop
 8004e36:	46bd      	mov	sp, r7
 8004e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3c:	4770      	bx	lr
 8004e3e:	bf00      	nop
 8004e40:	e000e010 	.word	0xe000e010
 8004e44:	e000e018 	.word	0xe000e018
 8004e48:	20000c24 	.word	0x20000c24
 8004e4c:	10624dd3 	.word	0x10624dd3
 8004e50:	e000e014 	.word	0xe000e014

08004e54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004e54:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004e64 <vPortEnableVFP+0x10>
 8004e58:	6801      	ldr	r1, [r0, #0]
 8004e5a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004e5e:	6001      	str	r1, [r0, #0]
 8004e60:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004e62:	bf00      	nop
 8004e64:	e000ed88 	.word	0xe000ed88

08004e68 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b08a      	sub	sp, #40	; 0x28
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004e70:	2300      	movs	r3, #0
 8004e72:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004e74:	f7ff fae8 	bl	8004448 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004e78:	4b5b      	ldr	r3, [pc, #364]	; (8004fe8 <pvPortMalloc+0x180>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d101      	bne.n	8004e84 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004e80:	f000 f920 	bl	80050c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004e84:	4b59      	ldr	r3, [pc, #356]	; (8004fec <pvPortMalloc+0x184>)
 8004e86:	681a      	ldr	r2, [r3, #0]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	4013      	ands	r3, r2
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	f040 8093 	bne.w	8004fb8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d01d      	beq.n	8004ed4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004e98:	2208      	movs	r2, #8
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	4413      	add	r3, r2
 8004e9e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	f003 0307 	and.w	r3, r3, #7
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d014      	beq.n	8004ed4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	f023 0307 	bic.w	r3, r3, #7
 8004eb0:	3308      	adds	r3, #8
 8004eb2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	f003 0307 	and.w	r3, r3, #7
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d00a      	beq.n	8004ed4 <pvPortMalloc+0x6c>
	__asm volatile
 8004ebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ec2:	f383 8811 	msr	BASEPRI, r3
 8004ec6:	f3bf 8f6f 	isb	sy
 8004eca:	f3bf 8f4f 	dsb	sy
 8004ece:	617b      	str	r3, [r7, #20]
}
 8004ed0:	bf00      	nop
 8004ed2:	e7fe      	b.n	8004ed2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d06e      	beq.n	8004fb8 <pvPortMalloc+0x150>
 8004eda:	4b45      	ldr	r3, [pc, #276]	; (8004ff0 <pvPortMalloc+0x188>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	687a      	ldr	r2, [r7, #4]
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d869      	bhi.n	8004fb8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004ee4:	4b43      	ldr	r3, [pc, #268]	; (8004ff4 <pvPortMalloc+0x18c>)
 8004ee6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004ee8:	4b42      	ldr	r3, [pc, #264]	; (8004ff4 <pvPortMalloc+0x18c>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004eee:	e004      	b.n	8004efa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ef2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	687a      	ldr	r2, [r7, #4]
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d903      	bls.n	8004f0c <pvPortMalloc+0xa4>
 8004f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d1f1      	bne.n	8004ef0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004f0c:	4b36      	ldr	r3, [pc, #216]	; (8004fe8 <pvPortMalloc+0x180>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f12:	429a      	cmp	r2, r3
 8004f14:	d050      	beq.n	8004fb8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004f16:	6a3b      	ldr	r3, [r7, #32]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	2208      	movs	r2, #8
 8004f1c:	4413      	add	r3, r2
 8004f1e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	6a3b      	ldr	r3, [r7, #32]
 8004f26:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f2a:	685a      	ldr	r2, [r3, #4]
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	1ad2      	subs	r2, r2, r3
 8004f30:	2308      	movs	r3, #8
 8004f32:	005b      	lsls	r3, r3, #1
 8004f34:	429a      	cmp	r2, r3
 8004f36:	d91f      	bls.n	8004f78 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004f38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	4413      	add	r3, r2
 8004f3e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004f40:	69bb      	ldr	r3, [r7, #24]
 8004f42:	f003 0307 	and.w	r3, r3, #7
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d00a      	beq.n	8004f60 <pvPortMalloc+0xf8>
	__asm volatile
 8004f4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f4e:	f383 8811 	msr	BASEPRI, r3
 8004f52:	f3bf 8f6f 	isb	sy
 8004f56:	f3bf 8f4f 	dsb	sy
 8004f5a:	613b      	str	r3, [r7, #16]
}
 8004f5c:	bf00      	nop
 8004f5e:	e7fe      	b.n	8004f5e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f62:	685a      	ldr	r2, [r3, #4]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	1ad2      	subs	r2, r2, r3
 8004f68:	69bb      	ldr	r3, [r7, #24]
 8004f6a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f6e:	687a      	ldr	r2, [r7, #4]
 8004f70:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004f72:	69b8      	ldr	r0, [r7, #24]
 8004f74:	f000 f908 	bl	8005188 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004f78:	4b1d      	ldr	r3, [pc, #116]	; (8004ff0 <pvPortMalloc+0x188>)
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	1ad3      	subs	r3, r2, r3
 8004f82:	4a1b      	ldr	r2, [pc, #108]	; (8004ff0 <pvPortMalloc+0x188>)
 8004f84:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004f86:	4b1a      	ldr	r3, [pc, #104]	; (8004ff0 <pvPortMalloc+0x188>)
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	4b1b      	ldr	r3, [pc, #108]	; (8004ff8 <pvPortMalloc+0x190>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	429a      	cmp	r2, r3
 8004f90:	d203      	bcs.n	8004f9a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004f92:	4b17      	ldr	r3, [pc, #92]	; (8004ff0 <pvPortMalloc+0x188>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a18      	ldr	r2, [pc, #96]	; (8004ff8 <pvPortMalloc+0x190>)
 8004f98:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f9c:	685a      	ldr	r2, [r3, #4]
 8004f9e:	4b13      	ldr	r3, [pc, #76]	; (8004fec <pvPortMalloc+0x184>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	431a      	orrs	r2, r3
 8004fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fa6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004faa:	2200      	movs	r2, #0
 8004fac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004fae:	4b13      	ldr	r3, [pc, #76]	; (8004ffc <pvPortMalloc+0x194>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	3301      	adds	r3, #1
 8004fb4:	4a11      	ldr	r2, [pc, #68]	; (8004ffc <pvPortMalloc+0x194>)
 8004fb6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004fb8:	f7ff fa54 	bl	8004464 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004fbc:	69fb      	ldr	r3, [r7, #28]
 8004fbe:	f003 0307 	and.w	r3, r3, #7
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d00a      	beq.n	8004fdc <pvPortMalloc+0x174>
	__asm volatile
 8004fc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fca:	f383 8811 	msr	BASEPRI, r3
 8004fce:	f3bf 8f6f 	isb	sy
 8004fd2:	f3bf 8f4f 	dsb	sy
 8004fd6:	60fb      	str	r3, [r7, #12]
}
 8004fd8:	bf00      	nop
 8004fda:	e7fe      	b.n	8004fda <pvPortMalloc+0x172>
	return pvReturn;
 8004fdc:	69fb      	ldr	r3, [r7, #28]
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	3728      	adds	r7, #40	; 0x28
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}
 8004fe6:	bf00      	nop
 8004fe8:	200050d4 	.word	0x200050d4
 8004fec:	200050e8 	.word	0x200050e8
 8004ff0:	200050d8 	.word	0x200050d8
 8004ff4:	200050cc 	.word	0x200050cc
 8004ff8:	200050dc 	.word	0x200050dc
 8004ffc:	200050e0 	.word	0x200050e0

08005000 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b086      	sub	sp, #24
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d04d      	beq.n	80050ae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005012:	2308      	movs	r3, #8
 8005014:	425b      	negs	r3, r3
 8005016:	697a      	ldr	r2, [r7, #20]
 8005018:	4413      	add	r3, r2
 800501a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	685a      	ldr	r2, [r3, #4]
 8005024:	4b24      	ldr	r3, [pc, #144]	; (80050b8 <vPortFree+0xb8>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4013      	ands	r3, r2
 800502a:	2b00      	cmp	r3, #0
 800502c:	d10a      	bne.n	8005044 <vPortFree+0x44>
	__asm volatile
 800502e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005032:	f383 8811 	msr	BASEPRI, r3
 8005036:	f3bf 8f6f 	isb	sy
 800503a:	f3bf 8f4f 	dsb	sy
 800503e:	60fb      	str	r3, [r7, #12]
}
 8005040:	bf00      	nop
 8005042:	e7fe      	b.n	8005042 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d00a      	beq.n	8005062 <vPortFree+0x62>
	__asm volatile
 800504c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005050:	f383 8811 	msr	BASEPRI, r3
 8005054:	f3bf 8f6f 	isb	sy
 8005058:	f3bf 8f4f 	dsb	sy
 800505c:	60bb      	str	r3, [r7, #8]
}
 800505e:	bf00      	nop
 8005060:	e7fe      	b.n	8005060 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	685a      	ldr	r2, [r3, #4]
 8005066:	4b14      	ldr	r3, [pc, #80]	; (80050b8 <vPortFree+0xb8>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4013      	ands	r3, r2
 800506c:	2b00      	cmp	r3, #0
 800506e:	d01e      	beq.n	80050ae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d11a      	bne.n	80050ae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	685a      	ldr	r2, [r3, #4]
 800507c:	4b0e      	ldr	r3, [pc, #56]	; (80050b8 <vPortFree+0xb8>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	43db      	mvns	r3, r3
 8005082:	401a      	ands	r2, r3
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005088:	f7ff f9de 	bl	8004448 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800508c:	693b      	ldr	r3, [r7, #16]
 800508e:	685a      	ldr	r2, [r3, #4]
 8005090:	4b0a      	ldr	r3, [pc, #40]	; (80050bc <vPortFree+0xbc>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4413      	add	r3, r2
 8005096:	4a09      	ldr	r2, [pc, #36]	; (80050bc <vPortFree+0xbc>)
 8005098:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800509a:	6938      	ldr	r0, [r7, #16]
 800509c:	f000 f874 	bl	8005188 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80050a0:	4b07      	ldr	r3, [pc, #28]	; (80050c0 <vPortFree+0xc0>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	3301      	adds	r3, #1
 80050a6:	4a06      	ldr	r2, [pc, #24]	; (80050c0 <vPortFree+0xc0>)
 80050a8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80050aa:	f7ff f9db 	bl	8004464 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80050ae:	bf00      	nop
 80050b0:	3718      	adds	r7, #24
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bd80      	pop	{r7, pc}
 80050b6:	bf00      	nop
 80050b8:	200050e8 	.word	0x200050e8
 80050bc:	200050d8 	.word	0x200050d8
 80050c0:	200050e4 	.word	0x200050e4

080050c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80050c4:	b480      	push	{r7}
 80050c6:	b085      	sub	sp, #20
 80050c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80050ca:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80050ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80050d0:	4b27      	ldr	r3, [pc, #156]	; (8005170 <prvHeapInit+0xac>)
 80050d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f003 0307 	and.w	r3, r3, #7
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d00c      	beq.n	80050f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	3307      	adds	r3, #7
 80050e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	f023 0307 	bic.w	r3, r3, #7
 80050ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80050ec:	68ba      	ldr	r2, [r7, #8]
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	1ad3      	subs	r3, r2, r3
 80050f2:	4a1f      	ldr	r2, [pc, #124]	; (8005170 <prvHeapInit+0xac>)
 80050f4:	4413      	add	r3, r2
 80050f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80050fc:	4a1d      	ldr	r2, [pc, #116]	; (8005174 <prvHeapInit+0xb0>)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005102:	4b1c      	ldr	r3, [pc, #112]	; (8005174 <prvHeapInit+0xb0>)
 8005104:	2200      	movs	r2, #0
 8005106:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	68ba      	ldr	r2, [r7, #8]
 800510c:	4413      	add	r3, r2
 800510e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005110:	2208      	movs	r2, #8
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	1a9b      	subs	r3, r3, r2
 8005116:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	f023 0307 	bic.w	r3, r3, #7
 800511e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	4a15      	ldr	r2, [pc, #84]	; (8005178 <prvHeapInit+0xb4>)
 8005124:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005126:	4b14      	ldr	r3, [pc, #80]	; (8005178 <prvHeapInit+0xb4>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	2200      	movs	r2, #0
 800512c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800512e:	4b12      	ldr	r3, [pc, #72]	; (8005178 <prvHeapInit+0xb4>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	2200      	movs	r2, #0
 8005134:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	68fa      	ldr	r2, [r7, #12]
 800513e:	1ad2      	subs	r2, r2, r3
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005144:	4b0c      	ldr	r3, [pc, #48]	; (8005178 <prvHeapInit+0xb4>)
 8005146:	681a      	ldr	r2, [r3, #0]
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	4a0a      	ldr	r2, [pc, #40]	; (800517c <prvHeapInit+0xb8>)
 8005152:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	4a09      	ldr	r2, [pc, #36]	; (8005180 <prvHeapInit+0xbc>)
 800515a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800515c:	4b09      	ldr	r3, [pc, #36]	; (8005184 <prvHeapInit+0xc0>)
 800515e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005162:	601a      	str	r2, [r3, #0]
}
 8005164:	bf00      	nop
 8005166:	3714      	adds	r7, #20
 8005168:	46bd      	mov	sp, r7
 800516a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516e:	4770      	bx	lr
 8005170:	200014cc 	.word	0x200014cc
 8005174:	200050cc 	.word	0x200050cc
 8005178:	200050d4 	.word	0x200050d4
 800517c:	200050dc 	.word	0x200050dc
 8005180:	200050d8 	.word	0x200050d8
 8005184:	200050e8 	.word	0x200050e8

08005188 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005188:	b480      	push	{r7}
 800518a:	b085      	sub	sp, #20
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005190:	4b28      	ldr	r3, [pc, #160]	; (8005234 <prvInsertBlockIntoFreeList+0xac>)
 8005192:	60fb      	str	r3, [r7, #12]
 8005194:	e002      	b.n	800519c <prvInsertBlockIntoFreeList+0x14>
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	60fb      	str	r3, [r7, #12]
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	687a      	ldr	r2, [r7, #4]
 80051a2:	429a      	cmp	r2, r3
 80051a4:	d8f7      	bhi.n	8005196 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	68ba      	ldr	r2, [r7, #8]
 80051b0:	4413      	add	r3, r2
 80051b2:	687a      	ldr	r2, [r7, #4]
 80051b4:	429a      	cmp	r2, r3
 80051b6:	d108      	bne.n	80051ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	685a      	ldr	r2, [r3, #4]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	441a      	add	r2, r3
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	68ba      	ldr	r2, [r7, #8]
 80051d4:	441a      	add	r2, r3
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	429a      	cmp	r2, r3
 80051dc:	d118      	bne.n	8005210 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681a      	ldr	r2, [r3, #0]
 80051e2:	4b15      	ldr	r3, [pc, #84]	; (8005238 <prvInsertBlockIntoFreeList+0xb0>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	429a      	cmp	r2, r3
 80051e8:	d00d      	beq.n	8005206 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	685a      	ldr	r2, [r3, #4]
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	685b      	ldr	r3, [r3, #4]
 80051f4:	441a      	add	r2, r3
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	681a      	ldr	r2, [r3, #0]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	601a      	str	r2, [r3, #0]
 8005204:	e008      	b.n	8005218 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005206:	4b0c      	ldr	r3, [pc, #48]	; (8005238 <prvInsertBlockIntoFreeList+0xb0>)
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	601a      	str	r2, [r3, #0]
 800520e:	e003      	b.n	8005218 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681a      	ldr	r2, [r3, #0]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005218:	68fa      	ldr	r2, [r7, #12]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	429a      	cmp	r2, r3
 800521e:	d002      	beq.n	8005226 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	687a      	ldr	r2, [r7, #4]
 8005224:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005226:	bf00      	nop
 8005228:	3714      	adds	r7, #20
 800522a:	46bd      	mov	sp, r7
 800522c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005230:	4770      	bx	lr
 8005232:	bf00      	nop
 8005234:	200050cc 	.word	0x200050cc
 8005238:	200050d4 	.word	0x200050d4

0800523c <__libc_init_array>:
 800523c:	b570      	push	{r4, r5, r6, lr}
 800523e:	4d0d      	ldr	r5, [pc, #52]	; (8005274 <__libc_init_array+0x38>)
 8005240:	4c0d      	ldr	r4, [pc, #52]	; (8005278 <__libc_init_array+0x3c>)
 8005242:	1b64      	subs	r4, r4, r5
 8005244:	10a4      	asrs	r4, r4, #2
 8005246:	2600      	movs	r6, #0
 8005248:	42a6      	cmp	r6, r4
 800524a:	d109      	bne.n	8005260 <__libc_init_array+0x24>
 800524c:	4d0b      	ldr	r5, [pc, #44]	; (800527c <__libc_init_array+0x40>)
 800524e:	4c0c      	ldr	r4, [pc, #48]	; (8005280 <__libc_init_array+0x44>)
 8005250:	f000 f8e8 	bl	8005424 <_init>
 8005254:	1b64      	subs	r4, r4, r5
 8005256:	10a4      	asrs	r4, r4, #2
 8005258:	2600      	movs	r6, #0
 800525a:	42a6      	cmp	r6, r4
 800525c:	d105      	bne.n	800526a <__libc_init_array+0x2e>
 800525e:	bd70      	pop	{r4, r5, r6, pc}
 8005260:	f855 3b04 	ldr.w	r3, [r5], #4
 8005264:	4798      	blx	r3
 8005266:	3601      	adds	r6, #1
 8005268:	e7ee      	b.n	8005248 <__libc_init_array+0xc>
 800526a:	f855 3b04 	ldr.w	r3, [r5], #4
 800526e:	4798      	blx	r3
 8005270:	3601      	adds	r6, #1
 8005272:	e7f2      	b.n	800525a <__libc_init_array+0x1e>
 8005274:	08006ff8 	.word	0x08006ff8
 8005278:	08006ff8 	.word	0x08006ff8
 800527c:	08006ff8 	.word	0x08006ff8
 8005280:	08006ffc 	.word	0x08006ffc

08005284 <__retarget_lock_acquire_recursive>:
 8005284:	4770      	bx	lr

08005286 <__retarget_lock_release_recursive>:
 8005286:	4770      	bx	lr

08005288 <memset>:
 8005288:	4402      	add	r2, r0
 800528a:	4603      	mov	r3, r0
 800528c:	4293      	cmp	r3, r2
 800528e:	d100      	bne.n	8005292 <memset+0xa>
 8005290:	4770      	bx	lr
 8005292:	f803 1b01 	strb.w	r1, [r3], #1
 8005296:	e7f9      	b.n	800528c <memset+0x4>

08005298 <cleanup_glue>:
 8005298:	b538      	push	{r3, r4, r5, lr}
 800529a:	460c      	mov	r4, r1
 800529c:	6809      	ldr	r1, [r1, #0]
 800529e:	4605      	mov	r5, r0
 80052a0:	b109      	cbz	r1, 80052a6 <cleanup_glue+0xe>
 80052a2:	f7ff fff9 	bl	8005298 <cleanup_glue>
 80052a6:	4621      	mov	r1, r4
 80052a8:	4628      	mov	r0, r5
 80052aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80052ae:	f000 b869 	b.w	8005384 <_free_r>
	...

080052b4 <_reclaim_reent>:
 80052b4:	4b2c      	ldr	r3, [pc, #176]	; (8005368 <_reclaim_reent+0xb4>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4283      	cmp	r3, r0
 80052ba:	b570      	push	{r4, r5, r6, lr}
 80052bc:	4604      	mov	r4, r0
 80052be:	d051      	beq.n	8005364 <_reclaim_reent+0xb0>
 80052c0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80052c2:	b143      	cbz	r3, 80052d6 <_reclaim_reent+0x22>
 80052c4:	68db      	ldr	r3, [r3, #12]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d14a      	bne.n	8005360 <_reclaim_reent+0xac>
 80052ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80052cc:	6819      	ldr	r1, [r3, #0]
 80052ce:	b111      	cbz	r1, 80052d6 <_reclaim_reent+0x22>
 80052d0:	4620      	mov	r0, r4
 80052d2:	f000 f857 	bl	8005384 <_free_r>
 80052d6:	6961      	ldr	r1, [r4, #20]
 80052d8:	b111      	cbz	r1, 80052e0 <_reclaim_reent+0x2c>
 80052da:	4620      	mov	r0, r4
 80052dc:	f000 f852 	bl	8005384 <_free_r>
 80052e0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80052e2:	b111      	cbz	r1, 80052ea <_reclaim_reent+0x36>
 80052e4:	4620      	mov	r0, r4
 80052e6:	f000 f84d 	bl	8005384 <_free_r>
 80052ea:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80052ec:	b111      	cbz	r1, 80052f4 <_reclaim_reent+0x40>
 80052ee:	4620      	mov	r0, r4
 80052f0:	f000 f848 	bl	8005384 <_free_r>
 80052f4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80052f6:	b111      	cbz	r1, 80052fe <_reclaim_reent+0x4a>
 80052f8:	4620      	mov	r0, r4
 80052fa:	f000 f843 	bl	8005384 <_free_r>
 80052fe:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8005300:	b111      	cbz	r1, 8005308 <_reclaim_reent+0x54>
 8005302:	4620      	mov	r0, r4
 8005304:	f000 f83e 	bl	8005384 <_free_r>
 8005308:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800530a:	b111      	cbz	r1, 8005312 <_reclaim_reent+0x5e>
 800530c:	4620      	mov	r0, r4
 800530e:	f000 f839 	bl	8005384 <_free_r>
 8005312:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8005314:	b111      	cbz	r1, 800531c <_reclaim_reent+0x68>
 8005316:	4620      	mov	r0, r4
 8005318:	f000 f834 	bl	8005384 <_free_r>
 800531c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800531e:	b111      	cbz	r1, 8005326 <_reclaim_reent+0x72>
 8005320:	4620      	mov	r0, r4
 8005322:	f000 f82f 	bl	8005384 <_free_r>
 8005326:	69a3      	ldr	r3, [r4, #24]
 8005328:	b1e3      	cbz	r3, 8005364 <_reclaim_reent+0xb0>
 800532a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800532c:	4620      	mov	r0, r4
 800532e:	4798      	blx	r3
 8005330:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8005332:	b1b9      	cbz	r1, 8005364 <_reclaim_reent+0xb0>
 8005334:	4620      	mov	r0, r4
 8005336:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800533a:	f7ff bfad 	b.w	8005298 <cleanup_glue>
 800533e:	5949      	ldr	r1, [r1, r5]
 8005340:	b941      	cbnz	r1, 8005354 <_reclaim_reent+0xa0>
 8005342:	3504      	adds	r5, #4
 8005344:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005346:	2d80      	cmp	r5, #128	; 0x80
 8005348:	68d9      	ldr	r1, [r3, #12]
 800534a:	d1f8      	bne.n	800533e <_reclaim_reent+0x8a>
 800534c:	4620      	mov	r0, r4
 800534e:	f000 f819 	bl	8005384 <_free_r>
 8005352:	e7ba      	b.n	80052ca <_reclaim_reent+0x16>
 8005354:	680e      	ldr	r6, [r1, #0]
 8005356:	4620      	mov	r0, r4
 8005358:	f000 f814 	bl	8005384 <_free_r>
 800535c:	4631      	mov	r1, r6
 800535e:	e7ef      	b.n	8005340 <_reclaim_reent+0x8c>
 8005360:	2500      	movs	r5, #0
 8005362:	e7ef      	b.n	8005344 <_reclaim_reent+0x90>
 8005364:	bd70      	pop	{r4, r5, r6, pc}
 8005366:	bf00      	nop
 8005368:	20000c34 	.word	0x20000c34

0800536c <__malloc_lock>:
 800536c:	4801      	ldr	r0, [pc, #4]	; (8005374 <__malloc_lock+0x8>)
 800536e:	f7ff bf89 	b.w	8005284 <__retarget_lock_acquire_recursive>
 8005372:	bf00      	nop
 8005374:	200051a0 	.word	0x200051a0

08005378 <__malloc_unlock>:
 8005378:	4801      	ldr	r0, [pc, #4]	; (8005380 <__malloc_unlock+0x8>)
 800537a:	f7ff bf84 	b.w	8005286 <__retarget_lock_release_recursive>
 800537e:	bf00      	nop
 8005380:	200051a0 	.word	0x200051a0

08005384 <_free_r>:
 8005384:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005386:	2900      	cmp	r1, #0
 8005388:	d048      	beq.n	800541c <_free_r+0x98>
 800538a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800538e:	9001      	str	r0, [sp, #4]
 8005390:	2b00      	cmp	r3, #0
 8005392:	f1a1 0404 	sub.w	r4, r1, #4
 8005396:	bfb8      	it	lt
 8005398:	18e4      	addlt	r4, r4, r3
 800539a:	f7ff ffe7 	bl	800536c <__malloc_lock>
 800539e:	4a20      	ldr	r2, [pc, #128]	; (8005420 <_free_r+0x9c>)
 80053a0:	9801      	ldr	r0, [sp, #4]
 80053a2:	6813      	ldr	r3, [r2, #0]
 80053a4:	4615      	mov	r5, r2
 80053a6:	b933      	cbnz	r3, 80053b6 <_free_r+0x32>
 80053a8:	6063      	str	r3, [r4, #4]
 80053aa:	6014      	str	r4, [r2, #0]
 80053ac:	b003      	add	sp, #12
 80053ae:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80053b2:	f7ff bfe1 	b.w	8005378 <__malloc_unlock>
 80053b6:	42a3      	cmp	r3, r4
 80053b8:	d90b      	bls.n	80053d2 <_free_r+0x4e>
 80053ba:	6821      	ldr	r1, [r4, #0]
 80053bc:	1862      	adds	r2, r4, r1
 80053be:	4293      	cmp	r3, r2
 80053c0:	bf04      	itt	eq
 80053c2:	681a      	ldreq	r2, [r3, #0]
 80053c4:	685b      	ldreq	r3, [r3, #4]
 80053c6:	6063      	str	r3, [r4, #4]
 80053c8:	bf04      	itt	eq
 80053ca:	1852      	addeq	r2, r2, r1
 80053cc:	6022      	streq	r2, [r4, #0]
 80053ce:	602c      	str	r4, [r5, #0]
 80053d0:	e7ec      	b.n	80053ac <_free_r+0x28>
 80053d2:	461a      	mov	r2, r3
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	b10b      	cbz	r3, 80053dc <_free_r+0x58>
 80053d8:	42a3      	cmp	r3, r4
 80053da:	d9fa      	bls.n	80053d2 <_free_r+0x4e>
 80053dc:	6811      	ldr	r1, [r2, #0]
 80053de:	1855      	adds	r5, r2, r1
 80053e0:	42a5      	cmp	r5, r4
 80053e2:	d10b      	bne.n	80053fc <_free_r+0x78>
 80053e4:	6824      	ldr	r4, [r4, #0]
 80053e6:	4421      	add	r1, r4
 80053e8:	1854      	adds	r4, r2, r1
 80053ea:	42a3      	cmp	r3, r4
 80053ec:	6011      	str	r1, [r2, #0]
 80053ee:	d1dd      	bne.n	80053ac <_free_r+0x28>
 80053f0:	681c      	ldr	r4, [r3, #0]
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	6053      	str	r3, [r2, #4]
 80053f6:	4421      	add	r1, r4
 80053f8:	6011      	str	r1, [r2, #0]
 80053fa:	e7d7      	b.n	80053ac <_free_r+0x28>
 80053fc:	d902      	bls.n	8005404 <_free_r+0x80>
 80053fe:	230c      	movs	r3, #12
 8005400:	6003      	str	r3, [r0, #0]
 8005402:	e7d3      	b.n	80053ac <_free_r+0x28>
 8005404:	6825      	ldr	r5, [r4, #0]
 8005406:	1961      	adds	r1, r4, r5
 8005408:	428b      	cmp	r3, r1
 800540a:	bf04      	itt	eq
 800540c:	6819      	ldreq	r1, [r3, #0]
 800540e:	685b      	ldreq	r3, [r3, #4]
 8005410:	6063      	str	r3, [r4, #4]
 8005412:	bf04      	itt	eq
 8005414:	1949      	addeq	r1, r1, r5
 8005416:	6021      	streq	r1, [r4, #0]
 8005418:	6054      	str	r4, [r2, #4]
 800541a:	e7c7      	b.n	80053ac <_free_r+0x28>
 800541c:	b003      	add	sp, #12
 800541e:	bd30      	pop	{r4, r5, pc}
 8005420:	200050ec 	.word	0x200050ec

08005424 <_init>:
 8005424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005426:	bf00      	nop
 8005428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800542a:	bc08      	pop	{r3}
 800542c:	469e      	mov	lr, r3
 800542e:	4770      	bx	lr

08005430 <_fini>:
 8005430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005432:	bf00      	nop
 8005434:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005436:	bc08      	pop	{r3}
 8005438:	469e      	mov	lr, r3
 800543a:	4770      	bx	lr
