<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="RealTimeFiltering.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="COMP2N8_TEST1_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Imag_Proc_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Imag_Proc_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Imag_Proc_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Imag_Proc_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Imag_Proc_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Imag_Proc_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Imag_Proc_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Imag_Proc_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Imag_Proc_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Imag_Proc_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Imag_Proc_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Imag_Proc_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Imag_Proc_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Imag_Proc_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Imag_Proc_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Imag_Proc_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Imag_Proc_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Imag_Proc_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Imag_Proc_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Imag_Proc_top.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Imag_Proc_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Imag_Proc_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Imag_Proc_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Imag_Proc_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Imag_Proc_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Imag_Proc_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Imag_Proc_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Imag_Proc_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Imag_Proc_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Imag_Proc_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Imag_Proc_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Imag_Proc_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Imag_Proc_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Imag_Proc_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROCESS_MEAN.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PROCESS_MEAN.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PROCESS_MEAN.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PROCESS_MEAN_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="PROCESS_MEAN_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROCESS_MEAN_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROCESS_NOFILTER.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PROCESS_NOFILTER.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PROCESS_NOFILTER.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TwoDFilter.ngr"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TwoDFilter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="TwoDFilter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="TwoDFilter.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TwoDFilter_emboss.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TwoDFilter_emboss.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TwoDFilter_emboss.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="TwoDFilter_emboss.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TwoDFilter_emboss.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TwoDFilter_emboss.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TwoDFilter_identity.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="TwoDFilter_identity.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="TwoDFilter_identity.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TwoDFilter_laplacian.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="TwoDFilter_laplacian.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="TwoDFilter_laplacian.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TwoDFilter_mean.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TwoDFilter_mean.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TwoDFilter_mean.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TwoDFilter_mean.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TwoDFilter_mean.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TwoDFilter_mean.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TwoDFilter_mean.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TwoDFilter_mean.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TwoDFilter_mean_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TwoDFilter_mean_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TwoDFilter_sharpen.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="TwoDFilter_sharpen.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="TwoDFilter_sharpen.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TwoDFilter_sobel.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TwoDFilter_sobel.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TwoDFilter_sobel.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TwoDFilter_sobel.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TwoDFilter_sobel.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TwoDFilter_sobel.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TwoDFilter_sobel.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TwoDFilter_sobel.xst"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TwoDFilter_sobel_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TwoDFilter_sobel_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="cache_mem.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="cache_mem.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="cache_mem.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="cache_mem.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="cache_mem.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="cache_mem.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cache_mem.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="cache_mem.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="cache_mem.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="cache_mem.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cache_mem_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="cache_mem_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="cache_mem_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="cache_mem_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cache_mem_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cache_mem_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cache_mem_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cache_mem_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="coregen.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fifo_test.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fifo_test.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fifo_test.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fifo_test.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fifo_test.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fifo_test.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fifo_test.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fifo_test.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fifo_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fifo_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fifo_test_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fifo_test_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="filter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="filter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="filter.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="filter_kernel.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="filter_kernel.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="filter_kernel.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="imag_proc_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="imag_proc_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="imag_proc_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="laplacian_filter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="laplacian_filter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="laplacian_filter.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="laplacian_filter_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mean_filter9.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mean_filter9.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mean_filter9.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mean_filter9.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mean_filter9.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mean_filter9.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mean_filter9.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mean_filter9.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mean_filter9_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/cache_mem_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/cache_mem_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/fifo_test_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/fifo_test_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sobel_filter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sobel_filter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sobel_filter.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_TwoDFilter_emboss_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_TwoDFilter_emboss_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_TwoDFilter_emboss_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_TwoDFilter_laplacian_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_TwoDFilter_mean_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_TwoDFilter_sharpen_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_TwoDFilter_sobel_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_TwoDFilter_sobel_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_multiplier_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_multiplier_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_multiplier_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1479925318" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1479925318">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480367550" xil_pn:in_ck="3361592636841231498" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1480367550">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1480367550" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4713166079164464176" xil_pn:start_ts="1480367550">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480367550" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3071410718056974340" xil_pn:start_ts="1480367550">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480363168" xil_pn:in_ck="-4726932414525420131" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3207596191970158858" xil_pn:start_ts="1480363168">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1480367550" xil_pn:in_ck="-7954909313198030298" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1480367550">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1480367576" xil_pn:in_ck="-5571359892905174369" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7974157010011635740" xil_pn:start_ts="1480367550">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1480367577" xil_pn:in_ck="2263450110191944365" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7612597520910169988" xil_pn:start_ts="1480367576">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1478798141" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1478798141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480496517" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5987953718618624427" xil_pn:start_ts="1480496517">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480518468" xil_pn:in_ck="-4726932414525420131" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3207596191970158858" xil_pn:start_ts="1480518467">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fifo_imag_9b_16700.ngc"/>
      <outfile xil_pn:name="fifo_imag_9b_16700.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fifo_8x1024.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo_8x1024.vhd"/>
      <outfile xil_pn:name="ipcore_dir/multiplier.ngc"/>
      <outfile xil_pn:name="ipcore_dir/multiplier.vhd"/>
      <outfile xil_pn:name="ipcore_dir/square_multiplier.ngc"/>
      <outfile xil_pn:name="ipcore_dir/square_multiplier.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1480496518" xil_pn:in_ck="4808365045275138746" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1480496518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480496518" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8139105873584520791" xil_pn:start_ts="1480496518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480496518" xil_pn:in_ck="4808365045275138746" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5702940744460053484" xil_pn:start_ts="1480496518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480496518" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5396318465151660608" xil_pn:start_ts="1480496518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480518594" xil_pn:in_ck="-4054062656127321816" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="4482177250450507914" xil_pn:start_ts="1480518468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Imag_Proc_top.lso"/>
      <outfile xil_pn:name="Imag_Proc_top.ngc"/>
      <outfile xil_pn:name="Imag_Proc_top.ngr"/>
      <outfile xil_pn:name="Imag_Proc_top.prj"/>
      <outfile xil_pn:name="Imag_Proc_top.stx"/>
      <outfile xil_pn:name="Imag_Proc_top.syr"/>
      <outfile xil_pn:name="Imag_Proc_top.xst"/>
      <outfile xil_pn:name="Imag_Proc_top_xst.xrpt"/>
      <outfile xil_pn:name="TwoDFilter_mean.ngr"/>
      <outfile xil_pn:name="TwoDFilter_sobel.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="cache_mem.ngr"/>
      <outfile xil_pn:name="mean_filter9.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1480504154" xil_pn:in_ck="-1708702236163769923" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1877392352840431038" xil_pn:start_ts="1480504154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480518646" xil_pn:in_ck="-387866011716431228" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="959616583886037022" xil_pn:start_ts="1480518594">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Imag_Proc_top.bld"/>
      <outfile xil_pn:name="Imag_Proc_top.ngd"/>
      <outfile xil_pn:name="Imag_Proc_top_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1480518896" xil_pn:in_ck="2967815407552629792" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="3373610943407121171" xil_pn:start_ts="1480518646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Imag_Proc_top.pcf"/>
      <outfile xil_pn:name="Imag_Proc_top_map.map"/>
      <outfile xil_pn:name="Imag_Proc_top_map.mrp"/>
      <outfile xil_pn:name="Imag_Proc_top_map.ncd"/>
      <outfile xil_pn:name="Imag_Proc_top_map.ngm"/>
      <outfile xil_pn:name="Imag_Proc_top_map.xrpt"/>
      <outfile xil_pn:name="Imag_Proc_top_summary.xml"/>
      <outfile xil_pn:name="Imag_Proc_top_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1480519042" xil_pn:in_ck="2277816204976471232" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-8066324139983898644" xil_pn:start_ts="1480518896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Imag_Proc_top.ncd"/>
      <outfile xil_pn:name="Imag_Proc_top.pad"/>
      <outfile xil_pn:name="Imag_Proc_top.par"/>
      <outfile xil_pn:name="Imag_Proc_top.ptwx"/>
      <outfile xil_pn:name="Imag_Proc_top.unroutes"/>
      <outfile xil_pn:name="Imag_Proc_top.xpi"/>
      <outfile xil_pn:name="Imag_Proc_top_pad.csv"/>
      <outfile xil_pn:name="Imag_Proc_top_pad.txt"/>
      <outfile xil_pn:name="Imag_Proc_top_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1480519192" xil_pn:in_ck="5801282172819955078" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="-1356826312568710053" xil_pn:start_ts="1480519042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Imag_Proc_top.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="imag_proc_top.bgn"/>
      <outfile xil_pn:name="imag_proc_top.bit"/>
      <outfile xil_pn:name="imag_proc_top.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1480518085" xil_pn:in_ck="-4311437023305721968" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5976826523707178963" xil_pn:start_ts="1480518083">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1480519042" xil_pn:in_ck="-2644743138577112829" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-3742689831323817471" xil_pn:start_ts="1480518996">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Imag_Proc_top.twr"/>
      <outfile xil_pn:name="Imag_Proc_top.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
