Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Oct  3 21:36:41 2024
| Host         : DESKTOP-MK895J2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ME_top_control_sets_placed.rpt
| Design       : ME_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             103 |           30 |
| Yes          | No                    | No                     |              85 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|        Clock Signal        |                  Enable Signal                 |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|  clk_100M_IBUF_BUFG        | u32_to_bcd_inst/shift[7]_i_1_n_0               |                                                                |                1 |              4 |         4.00 |
|  clk_100M_IBUF_BUFG        | u32_to_bcd_inst/shift[11]_i_1_n_0              |                                                                |                1 |              4 |         4.00 |
|  clk_100M_IBUF_BUFG        | u32_to_bcd_inst/shift[3]_i_1_n_0               |                                                                |                1 |              4 |         4.00 |
|  clk_100M_IBUF_BUFG        | u32_to_bcd_inst/shift[15]_i_1_n_0              |                                                                |                1 |              4 |         4.00 |
|  clk_100M_IBUF_BUFG        | u32_to_bcd_inst/shift[27]_i_1_n_0              |                                                                |                1 |              4 |         4.00 |
|  clk_100M_IBUF_BUFG        | u32_to_bcd_inst/shift[19]_i_1_n_0              |                                                                |                1 |              4 |         4.00 |
|  clk_100M_IBUF_BUFG        | u32_to_bcd_inst/shift[23]_i_1_n_0              |                                                                |                1 |              4 |         4.00 |
|  clk_100M_IBUF_BUFG        | u32_to_bcd_inst/shift[31]_i_1_n_0              |                                                                |                1 |              4 |         4.00 |
|  clk_div_ss_display/clk_ss |                                                |                                                                |                2 |              4 |         2.00 |
|  clk_100M_IBUF_BUFG        | u32_to_bcd_inst/counter_next                   |                                                                |                2 |              5 |         2.50 |
|  clk_100M_IBUF_BUFG        | uart_basic_inst/uart_rx_blk/rx_data[7]_i_1_n_0 | reset                                                          |                1 |              8 |         8.00 |
|  clk_100M_IBUF_BUFG        | UART_control_inst/TX_control_inst0/E[0]        | reset                                                          |                3 |              8 |         2.67 |
|  clk_100M_IBUF_BUFG        | uart_basic_inst/E[0]                           | reset                                                          |                4 |             16 |         4.00 |
|  clk_100M_IBUF_BUFG        | UART_control_inst/TX_control_inst0/tx_data16_0 |                                                                |                6 |             16 |         2.67 |
|  clk_100M_IBUF_BUFG        |                                                | clk_div_ss_display/clk_out                                     |                5 |             17 |         3.40 |
|  clk_100M_IBUF_BUFG        |                                                | uart_basic_inst/uart_tx_blk/SR[0]                              |                5 |             19 |         3.80 |
|  clk_100M_IBUF_BUFG        |                                                | UART_control_inst/TX_control_inst0/hold_state_timer[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  clk_100M_IBUF_BUFG        | u32_to_bcd_inst/bcd_next                       |                                                                |                7 |             32 |         4.57 |
|  clk_100M_IBUF_BUFG        |                                                |                                                                |               12 |             35 |         2.92 |
|  clk_100M_IBUF_BUFG        |                                                | reset                                                          |               12 |             35 |         2.92 |
+----------------------------+------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+


