# 7-stage-sequential-dual-issue-superscalar-MIPS-processor-design
7-stage sequential dual-issue superscalar MIPS processor design
