{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602621084393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602621084403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 13 22:31:24 2020 " "Processing started: Tue Oct 13 22:31:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602621084403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621084403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor16Bits -c Processor16Bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor16Bits -c Processor16Bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621084415 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602621085873 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602621085873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_platform/mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_platform/mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCode-Behavioral " "Found design unit 1: MCode-Behavioral" {  } { { "CPU_Platform/MCode.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/MCode.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602621103325 ""} { "Info" "ISGN_ENTITY_NAME" "1 MCode " "Found entity 1: MCode" {  } { { "CPU_Platform/MCode.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/MCode.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602621103325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_platform/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_platform/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-Behavioral " "Found design unit 1: cpu-Behavioral" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602621103337 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602621103337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_platform/constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu_platform/constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Constants " "Found design unit 1: Constants" {  } { { "CPU_Platform/Constants.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/Constants.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602621103346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_platform/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_platform/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "CPU_Platform/ALU.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/ALU.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602621103354 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "CPU_Platform/ALU.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/ALU.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602621103354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processor16Bits-Behavioral " "Found design unit 1: Processor16Bits-Behavioral" {  } { { "Processor16Bits.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/Processor16Bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602621103361 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processor16Bits " "Found entity 1: Processor16Bits" {  } { { "Processor16Bits.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/Processor16Bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602621103361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103361 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602621103689 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Halt cpu.vhd(322) " "Verilog HDL or VHDL warning at cpu.vhd(322): object \"Halt\" assigned a value but never read" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 322 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602621103723 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_in cpu.vhd(371) " "Verilog HDL or VHDL warning at cpu.vhd(371): object \"IR_in\" assigned a value but never read" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 371 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602621103723 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EA_in cpu.vhd(414) " "VHDL Signal Declaration warning at cpu.vhd(414): used implicit default value for signal \"EA_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 414 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1602621103723 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EB_in cpu.vhd(417) " "VHDL Signal Declaration warning at cpu.vhd(417): used implicit default value for signal \"EB_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 417 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1602621103723 "|cpu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EAB cpu.vhd(910) " "VHDL Process Statement warning at cpu.vhd(910): inferring latch(es) for signal or variable \"EAB\", which holds its previous value in one or more paths through the process" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1602621103736 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[0\] cpu.vhd(910) " "Inferred latch for \"EAB\[0\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103754 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[1\] cpu.vhd(910) " "Inferred latch for \"EAB\[1\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103754 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[2\] cpu.vhd(910) " "Inferred latch for \"EAB\[2\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103754 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[3\] cpu.vhd(910) " "Inferred latch for \"EAB\[3\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103754 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[4\] cpu.vhd(910) " "Inferred latch for \"EAB\[4\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103754 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[5\] cpu.vhd(910) " "Inferred latch for \"EAB\[5\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103754 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[6\] cpu.vhd(910) " "Inferred latch for \"EAB\[6\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103755 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[7\] cpu.vhd(910) " "Inferred latch for \"EAB\[7\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103755 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[8\] cpu.vhd(910) " "Inferred latch for \"EAB\[8\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103755 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[9\] cpu.vhd(910) " "Inferred latch for \"EAB\[9\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103755 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[10\] cpu.vhd(910) " "Inferred latch for \"EAB\[10\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103755 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[11\] cpu.vhd(910) " "Inferred latch for \"EAB\[11\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103755 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[12\] cpu.vhd(910) " "Inferred latch for \"EAB\[12\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103755 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[13\] cpu.vhd(910) " "Inferred latch for \"EAB\[13\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103755 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[14\] cpu.vhd(910) " "Inferred latch for \"EAB\[14\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103755 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[15\] cpu.vhd(910) " "Inferred latch for \"EAB\[15\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103755 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[16\] cpu.vhd(910) " "Inferred latch for \"EAB\[16\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103756 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[17\] cpu.vhd(910) " "Inferred latch for \"EAB\[17\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103756 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[18\] cpu.vhd(910) " "Inferred latch for \"EAB\[18\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103756 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[19\] cpu.vhd(910) " "Inferred latch for \"EAB\[19\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103756 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[20\] cpu.vhd(910) " "Inferred latch for \"EAB\[20\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103756 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[21\] cpu.vhd(910) " "Inferred latch for \"EAB\[21\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103756 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[22\] cpu.vhd(910) " "Inferred latch for \"EAB\[22\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103756 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[23\] cpu.vhd(910) " "Inferred latch for \"EAB\[23\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103756 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[24\] cpu.vhd(910) " "Inferred latch for \"EAB\[24\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103756 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[25\] cpu.vhd(910) " "Inferred latch for \"EAB\[25\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103756 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[26\] cpu.vhd(910) " "Inferred latch for \"EAB\[26\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103756 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[27\] cpu.vhd(910) " "Inferred latch for \"EAB\[27\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103756 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[28\] cpu.vhd(910) " "Inferred latch for \"EAB\[28\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103756 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[29\] cpu.vhd(910) " "Inferred latch for \"EAB\[29\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103756 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[30\] cpu.vhd(910) " "Inferred latch for \"EAB\[30\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103756 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[31\] cpu.vhd(910) " "Inferred latch for \"EAB\[31\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621103757 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCode MCode:MicroCode " "Elaborating entity \"MCode\" for hierarchy \"MCode:MicroCode\"" {  } { { "CPU_Platform/cpu.vhd" "MicroCode" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602621103876 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Ae_in MCode.vhd(61) " "VHDL Signal Declaration warning at MCode.vhd(61): used implicit default value for signal \"Ae_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU_Platform/MCode.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/MCode.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1602621103877 "|cpu|MCode:MicroCode"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Be_in MCode.vhd(65) " "VHDL Signal Declaration warning at MCode.vhd(65): used implicit default value for signal \"Be_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU_Platform/MCode.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/MCode.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1602621103877 "|cpu|MCode:MicroCode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ArithmeticLogicUnit " "Elaborating entity \"ALU\" for hierarchy \"ALU:ArithmeticLogicUnit\"" {  } { { "CPU_Platform/cpu.vhd" "ArithmeticLogicUnit" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602621103925 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_Q ALU.vhd(164) " "VHDL Process Statement warning at ALU.vhd(164): signal \"ADC_Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_Platform/ALU.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/ALU.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1602621103962 "|cpu|ALU:ArithmeticLogicUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SBC_Q ALU.vhd(245) " "VHDL Process Statement warning at ALU.vhd(245): signal \"SBC_Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_Platform/ALU.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/ALU.vhd" 245 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1602621103962 "|cpu|ALU:ArithmeticLogicUnit"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "MCode:MicroCode\|Mux48_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MCode:MicroCode\|Mux48_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602621105589 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602621105589 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602621105589 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602621105589 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602621105589 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602621105589 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Processor16Bits.cpu0.rtl.mif " "Parameter INIT_FILE set to Processor16Bits.cpu0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602621105589 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602621105589 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1602621105589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MCode:MicroCode\|altsyncram:Mux48_rtl_0 " "Elaborated megafunction instantiation \"MCode:MicroCode\|altsyncram:Mux48_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602621106304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MCode:MicroCode\|altsyncram:Mux48_rtl_0 " "Instantiated megafunction \"MCode:MicroCode\|altsyncram:Mux48_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602621106304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602621106304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602621106304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602621106304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602621106304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602621106304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Processor16Bits.cpu0.rtl.mif " "Parameter \"INIT_FILE\" = \"Processor16Bits.cpu0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602621106304 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602621106304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3o01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3o01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3o01 " "Found entity 1: altsyncram_3o01" {  } { { "db/altsyncram_3o01.tdf" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/db/altsyncram_3o01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602621106501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621106501 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 316 -1 0 } } { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 827 -1 0 } } { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 224 -1 0 } } { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 233 -1 0 } } { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 242 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1602621106965 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1602621106966 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602621107475 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "54 " "54 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1602621109736 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602621110901 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602621110901 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "823 " "Implemented 823 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602621112231 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602621112231 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1602621112231 ""} { "Info" "ICUT_CUT_TM_LCELLS" "770 " "Implemented 770 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602621112231 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1602621112231 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602621112231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602621112260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 13 22:31:52 2020 " "Processing ended: Tue Oct 13 22:31:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602621112260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602621112260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602621112260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602621112260 ""}
