
*** Running vivado
    with args -log OTTER_MCU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source OTTER_MCU.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source OTTER_MCU.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/utils_1/imports/synth_1/OTTER_MCU.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/utils_1/imports/synth_1/OTTER_MCU.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top OTTER_MCU -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4788
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11014] non-net output port 'CSR_MEPC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/CSR_v1_03.sv:54]
WARNING: [Synth 8-11014] non-net output port 'CSR_MTVEC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/CSR_v1_03.sv:55]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 826.133 ; gain = 407.602
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OTTER_MCU' [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/riscv_mcu.v:25]
INFO: [Synth 8-6157] synthesizing module 'CSR' [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/CSR_v1_03.sv:44]
INFO: [Synth 8-155] case statement is not full and has no default [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/CSR_v1_03.sv:85]
INFO: [Synth 8-6155] done synthesizing module 'CSR' (0#1) [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/CSR_v1_03.sv:44]
INFO: [Synth 8-6157] synthesizing module 'mux_8t1_nb' [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/mux_8t1_nb_v1_03.v:43]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_8t1_nb' (0#1) [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/mux_8t1_nb_v1_03.v:43]
INFO: [Synth 8-6157] synthesizing module 'reg_nb_sclr' [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/reg_nb_sync_clr_v1_01.v:36]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_nb_sclr' (0#1) [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/reg_nb_sync_clr_v1_01.v:36]
INFO: [Synth 8-6157] synthesizing module 'Memory' [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/otter_memory_v1_06.sv:47]
INFO: [Synth 8-3876] $readmem data file 'otter_memory.mem' is read successfully [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/otter_memory_v1_06.sv:72]
INFO: [Synth 8-155] case statement is not full and has no default [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/otter_memory_v1_06.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (0#1) [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/otter_memory_v1_06.sv:47]
INFO: [Synth 8-6157] synthesizing module 'mux_4t1_nb' [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/mux_4t1_nb_v1_06.v:45]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_4t1_nb' (0#1) [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/mux_4t1_nb_v1_06.v:45]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/reg_file_v_1_01.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (0#1) [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/reg_file_v_1_01.sv:36]
INFO: [Synth 8-6157] synthesizing module 'immed_gen' [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/immed_gen.v:27]
INFO: [Synth 8-6155] done synthesizing module 'immed_gen' (0#1) [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/immed_gen.v:27]
INFO: [Synth 8-6157] synthesizing module 'branch_addr_gen' [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/branch_addr_gen.v:26]
INFO: [Synth 8-6155] done synthesizing module 'branch_addr_gen' (0#1) [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/branch_addr_gen.v:26]
INFO: [Synth 8-6157] synthesizing module 'alu' [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'branch_cond_gen' [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/branch_cond_gen.v:28]
INFO: [Synth 8-6155] done synthesizing module 'branch_cond_gen' (0#1) [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/branch_cond_gen.v:28]
INFO: [Synth 8-6157] synthesizing module 'CU_FSM' [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/control_unit_fsm_v_1_07.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'CU_FSM' (0#1) [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/control_unit_fsm_v_1_07.sv:49]
INFO: [Synth 8-6157] synthesizing module 'CU_DCDR' [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/control_unit_dcdr_v_1_05.sv:47]
INFO: [Synth 8-226] default block is never used [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/control_unit_dcdr_v_1_05.sv:175]
INFO: [Synth 8-155] case statement is not full and has no default [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/control_unit_dcdr_v_1_05.sv:222]
INFO: [Synth 8-6155] done synthesizing module 'CU_DCDR' (0#1) [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/control_unit_dcdr_v_1_05.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'OTTER_MCU' (0#1) [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/riscv_mcu.v:25]
WARNING: [Synth 8-87] always_comb on 'NS_reg' did not result in combinational logic [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/control_unit_fsm_v_1_07.sv:116]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 933.168 ; gain = 514.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 933.168 ; gain = 514.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 933.168 ; gain = 514.637
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'CU_FSM'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/control_unit_fsm_v_1_07.sv:116]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NS_reg' [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/control_unit_fsm_v_1_07.sv:116]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_INIT |                            00001 |                              000
                  st_FET |                            00010 |                              001
                   st_EX |                            00100 |                              010
                   st_WB |                            01000 |                              011
                 st_INTR |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'one-hot' in module 'CU_FSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NS_reg' [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/control_unit_fsm_v_1_07.sv:116]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 933.168 ; gain = 514.637
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 7     
+---RAMs : 
	             512K Bit	(16384 X 32 bit)          RAMs := 1     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 12    
	   9 Input   32 Bit        Muxes := 2     
	  16 Input   32 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	  11 Input    5 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 2     
	  11 Input    3 Bit        Muxes := 2     
	   7 Input    2 Bit        Muxes := 1     
	  11 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 13    
	   9 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MEMORY/memory_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1181.230 ; gain = 762.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|OTTER_MEMORY | memory_reg | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object              | Inference | Size (Depth x Width) | Primitives   | 
+------------+-------------------------+-----------+----------------------+--------------+
|OTTER_MCU   | my_regfile/reg_file_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+-------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1181.230 ; gain = 762.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|OTTER_MEMORY | memory_reg | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+-------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object              | Inference | Size (Depth x Width) | Primitives   | 
+------------+-------------------------+-----------+----------------------+--------------+
|OTTER_MCU   | my_regfile/reg_file_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+-------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1181.230 ; gain = 762.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1181.230 ; gain = 762.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1181.230 ; gain = 762.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1181.230 ; gain = 762.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1181.230 ; gain = 762.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1181.230 ; gain = 762.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1181.230 ; gain = 762.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    67|
|3     |LUT1     |     8|
|4     |LUT2     |   196|
|5     |LUT3     |    99|
|6     |LUT4     |   195|
|7     |LUT5     |   337|
|8     |LUT6     |   867|
|9     |MUXF7    |   129|
|10    |MUXF8    |    64|
|11    |RAM32M   |    10|
|12    |RAM32X1D |     4|
|13    |RAMB36E1 |    16|
|14    |FDRE     |   205|
|15    |FDSE     |     1|
|16    |LD       |     5|
|17    |IBUF     |    35|
|18    |OBUF     |    65|
+------+---------+------+

Report Instance Areas: 
+------+----------------------+-------------+------+
|      |Instance              |Module       |Cells |
+------+----------------------+-------------+------+
|1     |top                   |             |  2304|
|2     |  MY_PC               |reg_nb_sclr  |   135|
|3     |  OTTER_MEMORY        |Memory       |  1517|
|4     |  my_4t1_mux_REG_FILE |mux_4t1_nb   |    93|
|5     |  my_4t1_mux_alu_srcA |mux_4t1_nb_0 |    20|
|6     |  my_8t1_mux_PC       |mux_8t1_nb   |    64|
|7     |  my_8t1_mux_alu_srcB |mux_8t1_nb_1 |    67|
|8     |  my_csr              |CSR          |    99|
|9     |  my_fsm              |CU_FSM       |    18|
|10    |  my_regfile          |RegFile      |   157|
+------+----------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1181.230 ; gain = 762.699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1181.230 ; gain = 762.699
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1181.230 ; gain = 762.699
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1181.230 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 295 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1224.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  LD => LDCE: 5 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete, checksum: 54d1de09
INFO: [Common 17-83] Releasing license: Synthesis
114 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1224.555 ; gain = 813.590
INFO: [Common 17-1381] The checkpoint 'Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/multicycle/multicycle.runs/synth_1/OTTER_MCU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file OTTER_MCU_utilization_synth.rpt -pb OTTER_MCU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 18:14:52 2023...
