--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml connect4_top.twx connect4_top.ncd -o connect4_top.twr
connect4_top.pcf -ucf Connect4.ucf

Design file:              connect4_top.ncd
Physical constraint file: connect4_top.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1234 paths analyzed, 114 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.962ns.
--------------------------------------------------------------------------------

Paths for end point BPD/count_21 (SLICE_X4Y38.A2), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_25 (FF)
  Destination:          BPD/count_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.916ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.269 - 0.280)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_25 to BPD/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.BMUX     Tshcko                0.488   WD/game_status_FSM_FFd1-In32389
                                                       BPD/count_25
    SLICE_X9Y43.B3       net (fanout=2)        1.952   BPD/count<25>
    SLICE_X9Y43.B        Tilo                  0.259   WD/game_status_FSM_FFd1-In691
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>1
    SLICE_X11Y42.A5      net (fanout=3)        0.408   BPD/GND_2_o_GND_2_o_equal_4_o<25>
    SLICE_X11Y42.A       Tilo                  0.259   BPD/count<16>
                                                       BPD/Mcount_count_val261_1
    SLICE_X4Y38.A2       net (fanout=12)       1.396   BPD/Mcount_count_val261
    SLICE_X4Y38.CLK      Tas                   0.154   WD/game_status_FSM_FFd2-In3562
                                                       BPD/count_21_rstpot
                                                       BPD/count_21
    -------------------------------------------------  ---------------------------
    Total                                      4.916ns (1.160ns logic, 3.756ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_21 (FF)
  Destination:          BPD/count_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.298ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_21 to BPD/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.AMUX     Tshcko                0.488   WD/game_status_FSM_FFd2-In3562
                                                       BPD/count_21
    SLICE_X9Y43.B1       net (fanout=2)        1.334   BPD/count<21>
    SLICE_X9Y43.B        Tilo                  0.259   WD/game_status_FSM_FFd1-In691
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>1
    SLICE_X11Y42.A5      net (fanout=3)        0.408   BPD/GND_2_o_GND_2_o_equal_4_o<25>
    SLICE_X11Y42.A       Tilo                  0.259   BPD/count<16>
                                                       BPD/Mcount_count_val261_1
    SLICE_X4Y38.A2       net (fanout=12)       1.396   BPD/Mcount_count_val261
    SLICE_X4Y38.CLK      Tas                   0.154   WD/game_status_FSM_FFd2-In3562
                                                       BPD/count_21_rstpot
                                                       BPD/count_21
    -------------------------------------------------  ---------------------------
    Total                                      4.298ns (1.160ns logic, 3.138ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_24 (FF)
  Destination:          BPD/count_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.280ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.269 - 0.278)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_24 to BPD/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.BMUX     Tshcko                0.461   WD/game_status_FSM_FFd1-In27110
                                                       BPD/count_24
    SLICE_X9Y36.D6       net (fanout=3)        0.550   BPD/count<24>
    SLICE_X9Y36.D        Tilo                  0.259   N123
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>5_SW0
    SLICE_X11Y42.A2      net (fanout=2)        1.201   N123
    SLICE_X11Y42.A       Tilo                  0.259   BPD/count<16>
                                                       BPD/Mcount_count_val261_1
    SLICE_X4Y38.A2       net (fanout=12)       1.396   BPD/Mcount_count_val261
    SLICE_X4Y38.CLK      Tas                   0.154   WD/game_status_FSM_FFd2-In3562
                                                       BPD/count_21_rstpot
                                                       BPD/count_21
    -------------------------------------------------  ---------------------------
    Total                                      4.280ns (1.133ns logic, 3.147ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point BPD/count_23 (SLICE_X8Y32.B3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_25 (FF)
  Destination:          BPD/count_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.756ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.154 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_25 to BPD/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.BMUX     Tshcko                0.488   WD/game_status_FSM_FFd1-In32389
                                                       BPD/count_25
    SLICE_X9Y43.B3       net (fanout=2)        1.952   BPD/count<25>
    SLICE_X9Y43.B        Tilo                  0.259   WD/game_status_FSM_FFd1-In691
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>1
    SLICE_X11Y42.A5      net (fanout=3)        0.408   BPD/GND_2_o_GND_2_o_equal_4_o<25>
    SLICE_X11Y42.A       Tilo                  0.259   BPD/count<16>
                                                       BPD/Mcount_count_val261_1
    SLICE_X8Y32.B3       net (fanout=12)       1.236   BPD/Mcount_count_val261
    SLICE_X8Y32.CLK      Tas                   0.154   WD/game_status_FSM_FFd2-In45498
                                                       BPD/count_23_rstpot
                                                       BPD/count_23
    -------------------------------------------------  ---------------------------
    Total                                      4.756ns (1.160ns logic, 3.596ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_21 (FF)
  Destination:          BPD/count_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.138ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.271 - 0.283)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_21 to BPD/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.AMUX     Tshcko                0.488   WD/game_status_FSM_FFd2-In3562
                                                       BPD/count_21
    SLICE_X9Y43.B1       net (fanout=2)        1.334   BPD/count<21>
    SLICE_X9Y43.B        Tilo                  0.259   WD/game_status_FSM_FFd1-In691
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>1
    SLICE_X11Y42.A5      net (fanout=3)        0.408   BPD/GND_2_o_GND_2_o_equal_4_o<25>
    SLICE_X11Y42.A       Tilo                  0.259   BPD/count<16>
                                                       BPD/Mcount_count_val261_1
    SLICE_X8Y32.B3       net (fanout=12)       1.236   BPD/Mcount_count_val261
    SLICE_X8Y32.CLK      Tas                   0.154   WD/game_status_FSM_FFd2-In45498
                                                       BPD/count_23_rstpot
                                                       BPD/count_23
    -------------------------------------------------  ---------------------------
    Total                                      4.138ns (1.160ns logic, 2.978ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_24 (FF)
  Destination:          BPD/count_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.120ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.271 - 0.278)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_24 to BPD/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.BMUX     Tshcko                0.461   WD/game_status_FSM_FFd1-In27110
                                                       BPD/count_24
    SLICE_X9Y36.D6       net (fanout=3)        0.550   BPD/count<24>
    SLICE_X9Y36.D        Tilo                  0.259   N123
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>5_SW0
    SLICE_X11Y42.A2      net (fanout=2)        1.201   N123
    SLICE_X11Y42.A       Tilo                  0.259   BPD/count<16>
                                                       BPD/Mcount_count_val261_1
    SLICE_X8Y32.B3       net (fanout=12)       1.236   BPD/Mcount_count_val261
    SLICE_X8Y32.CLK      Tas                   0.154   WD/game_status_FSM_FFd2-In45498
                                                       BPD/count_23_rstpot
                                                       BPD/count_23
    -------------------------------------------------  ---------------------------
    Total                                      4.120ns (1.133ns logic, 2.987ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point BPD/count_4 (SLICE_X9Y39.B4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_25 (FF)
  Destination:          BPD/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.685ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.142 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_25 to BPD/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.BMUX     Tshcko                0.488   WD/game_status_FSM_FFd1-In32389
                                                       BPD/count_25
    SLICE_X9Y43.B3       net (fanout=2)        1.952   BPD/count<25>
    SLICE_X9Y43.B        Tilo                  0.259   WD/game_status_FSM_FFd1-In691
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>1
    SLICE_X11Y41.B5      net (fanout=3)        0.617   BPD/GND_2_o_GND_2_o_equal_4_o<25>
    SLICE_X11Y41.B       Tilo                  0.259   BPD/count<2>
                                                       BPD/Mcount_count_val261
    SLICE_X9Y39.B4       net (fanout=14)       0.788   BPD/Mcount_count_val
    SLICE_X9Y39.CLK      Tas                   0.322   BPD/count<6>
                                                       BPD/count_4_rstpot
                                                       BPD/count_4
    -------------------------------------------------  ---------------------------
    Total                                      4.685ns (1.328ns logic, 3.357ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_21 (FF)
  Destination:          BPD/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.067ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.259 - 0.283)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_21 to BPD/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.AMUX     Tshcko                0.488   WD/game_status_FSM_FFd2-In3562
                                                       BPD/count_21
    SLICE_X9Y43.B1       net (fanout=2)        1.334   BPD/count<21>
    SLICE_X9Y43.B        Tilo                  0.259   WD/game_status_FSM_FFd1-In691
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>1
    SLICE_X11Y41.B5      net (fanout=3)        0.617   BPD/GND_2_o_GND_2_o_equal_4_o<25>
    SLICE_X11Y41.B       Tilo                  0.259   BPD/count<2>
                                                       BPD/Mcount_count_val261
    SLICE_X9Y39.B4       net (fanout=14)       0.788   BPD/Mcount_count_val
    SLICE_X9Y39.CLK      Tas                   0.322   BPD/count<6>
                                                       BPD/count_4_rstpot
                                                       BPD/count_4
    -------------------------------------------------  ---------------------------
    Total                                      4.067ns (1.328ns logic, 2.739ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_2 (FF)
  Destination:          BPD/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.986ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.259 - 0.274)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_2 to BPD/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.DQ      Tcko                  0.391   BPD/count<2>
                                                       BPD/count_2
    SLICE_X9Y38.A3       net (fanout=2)        0.738   BPD/count<2>
    SLICE_X9Y38.A        Tilo                  0.259   BPD/GND_2_o_GND_2_o_equal_4_o<25>2
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>3
    SLICE_X11Y41.B1      net (fanout=3)        1.229   BPD/GND_2_o_GND_2_o_equal_4_o<25>2
    SLICE_X11Y41.B       Tilo                  0.259   BPD/count<2>
                                                       BPD/Mcount_count_val261
    SLICE_X9Y39.B4       net (fanout=14)       0.788   BPD/Mcount_count_val
    SLICE_X9Y39.CLK      Tas                   0.322   BPD/count<6>
                                                       BPD/count_4_rstpot
                                                       BPD/count_4
    -------------------------------------------------  ---------------------------
    Total                                      3.986ns (1.231ns logic, 2.755ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tbc/count_11 (SLICE_X14Y48.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tbc/count_11 (FF)
  Destination:          tbc/count_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tbc/count_11 to tbc/count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.200   tbc/count<11>
                                                       tbc/count_11
    SLICE_X14Y48.A6      net (fanout=3)        0.022   tbc/count<11>
    SLICE_X14Y48.CLK     Tah         (-Th)    -0.190   tbc/count<11>
                                                       tbc/count_11_rstpot
                                                       tbc/count_11
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point tbc/count_8 (SLICE_X14Y49.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tbc/count_8 (FF)
  Destination:          tbc/count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tbc/count_8 to tbc/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.AQ      Tcko                  0.200   tbc/count<10>
                                                       tbc/count_8
    SLICE_X14Y49.A6      net (fanout=3)        0.026   tbc/count<8>
    SLICE_X14Y49.CLK     Tah         (-Th)    -0.190   tbc/count<10>
                                                       tbc/count_8_rstpot
                                                       tbc/count_8
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point BPD/clk_out (SLICE_X14Y43.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BPD/clk_out (FF)
  Destination:          BPD/clk_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: BPD/clk_out to BPD/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.DQ      Tcko                  0.200   BPD/clk_out
                                                       BPD/clk_out
    SLICE_X14Y43.D6      net (fanout=14)       0.030   BPD/clk_out
    SLICE_X14Y43.CLK     Tah         (-Th)    -0.190   BPD/clk_out
                                                       BPD/clk_out_INV_2_o1_INV_0
                                                       BPD/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.390ns logic, 0.030ns route)
                                                       (92.9% logic, 7.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: BPD/count<17>/CLK
  Logical resource: BPD/count_17/CK
  Location pin: SLICE_X10Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: BPD/clk_out/CLK
  Logical resource: BPD/clk_out/CK
  Location pin: SLICE_X14Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.962|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1234 paths, 0 nets, and 218 connections

Design statistics:
   Minimum period:   4.962ns{1}   (Maximum frequency: 201.532MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 21 14:24:17 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4590 MB



