I 000053 55 6173          1621187061517 arch_display
(_unit VHDL (display 0 6 (arch_display 0 20 ))
  (_version v33)
  (_time 1621187061516 2021.05.16 20:44:21)
  (_source (\./src/Display.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621187061497)
    (_use )
  )
  (_component
    (Divizor_SEG
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal divided_clk ~std_logic_vector{1~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 36 (_component Divizor_SEG )
    (_port
      ((clk)(fpga_clk))
      ((divided_clk)(divided_clk))
    )
  )
  (_object
    (_port (_internal fpga_clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal parity ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~12 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal outbits_current ~BIT_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~122 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal outbits_prev ~BIT_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cathode_out ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode_out ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal keyboard_clk ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bcd1 ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal bcd2 ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal bcd3 ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal bcd4 ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~135 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal divided_clk ~std_logic_vector{1~downto~0}~135 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~137 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal code1 ~std_logic_vector{7~downto~0}~137 0 40 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~139 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal code2 ~std_logic_vector{7~downto~0}~139 0 41 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1311 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal code3 ~std_logic_vector{7~downto~0}~1311 0 42 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1313 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal code_current ~std_logic_vector{7~downto~0}~1313 0 43 (_process 0 (_string \"11111111"\))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(8)(9)(10)(11))(_sensitivity(7))(_read(4)(2)(1)(3)))))
      (line__97(_architecture 1 0 97 (_process (_simple)(_target(5)(6(3))(6(2))(6(1))(6(0)))(_sensitivity(8)(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (1 1 1 1 0 0 0 0 )
    (0 1 0 0 0 1 0 1 )
    (0 0 0 1 0 1 1 0 )
    (0 0 0 1 1 1 1 0 )
    (0 0 1 0 0 1 1 0 )
    (0 0 1 0 0 1 0 1 )
    (0 0 1 0 1 1 1 0 )
    (0 0 1 1 0 1 1 0 )
    (0 0 1 1 1 1 0 1 )
    (0 0 1 1 1 1 1 0 )
    (0 1 0 0 0 1 1 0 )
    (0 0 1 0 0 1 0 0 )
    (0 0 1 0 1 0 1 1 )
    (0 0 1 1 1 1 0 0 )
    (0 1 0 0 0 0 1 1 )
    (0 1 0 0 0 1 0 0 )
    (0 1 0 0 1 1 0 1 )
    (0 0 1 1 0 0 1 1 )
    (0 1 0 0 1 0 1 1 )
    (0 0 0 1 1 1 0 0 )
    (0 0 1 1 0 1 0 1 )
    (0 0 1 1 0 0 1 0 )
    (0 0 1 0 0 0 0 1 )
    (0 0 1 0 0 0 1 1 )
    (0 0 1 1 0 0 0 1 )
    (0 0 0 1 1 0 1 1 )
    (0 0 1 1 0 1 0 0 )
    (0 0 1 1 1 0 1 1 )
    (0 1 0 0 1 0 0 1 )
    (0 1 0 1 1 0 1 0 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 2 3 2 2 2 2 2 )
    (3 2 2 2 3 3 3 3 )
    (3 2 2 2 2 2 2 2 )
    (3 2 2 2 2 3 2 2 )
    (3 2 3 3 2 2 2 2 )
    (3 2 3 3 3 2 2 2 )
    (3 3 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 2 2 3 3 2 2 2 )
    (3 3 2 2 3 2 2 2 )
    (3 3 3 3 2 2 2 3 )
    (3 2 2 2 3 2 2 2 )
    (3 3 2 2 2 3 2 2 )
    (3 3 3 2 2 2 2 2 )
    (3 2 3 3 2 2 2 3 )
    (3 3 2 2 2 2 3 2 )
    (3 3 3 2 3 2 3 2 )
    (3 2 3 2 2 3 2 2 )
    (3 2 2 2 2 3 2 2 )
    (3 3 2 2 2 2 3 3 )
    (2 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 )
    (3 2 3 3 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . arch_display 2 -1
  )
)
V 000053 55 1695          1621187484272 Arch_Div_SEG
(_unit VHDL (ps2_divizor 0 6 (arch_div_seg 0 14 ))
  (_version v33)
  (_time 1621187484279 2021.05.16 20:51:24)
  (_source (\./src/Freq_divider.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621187484222)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Clock_Divizat ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{16~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_signal (_internal Num ~std_logic_vector{16~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{16{16~downto~15}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 15))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((Clock_Divizat)(Num(d_16_15))))(_target(1))(_sensitivity(2(d_16_15))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Arch_Div_SEG 2 -1
  )
)
I 000054 55 3084          1621188030743 arch_reciever
(_unit VHDL (reciever 0 7 (arch_reciever 0 19 ))
  (_version v33)
  (_time 1621188030742 2021.05.16 21:00:30)
  (_source (\./src/reciever.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621188006508)
    (_use )
  )
  (_object
    (_port (_internal clk_ps2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal D ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~12 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal code_current ~BIT_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~122 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal code_prev ~BIT_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
    (_port (_internal recieved ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal parity_check ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal bit_reception ~std_logic_vector{10~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal bit_paritate ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal counter ~std_logic_vector{3~downto~0}~13 0 27 (_process 0 (_string \"0000"\))))
    (_type (_internal ~BIT_VECTOR{10~downto~0}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_downto (i 10)(i 0))))))
    (_variable (_internal bit_reception ~BIT_VECTOR{10~downto~0}~13 0 28 (_process 0 (_string \"11111111111"\))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~13 0 29 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_variable (_internal current ~BIT_VECTOR{7~downto~0}~13 0 29 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~135 0 30 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_variable (_internal actual ~BIT_VECTOR{7~downto~0}~135 0 30 (_process 0 (_string \"11111111"\))))
    (_process
      (line__26(_architecture 0 0 26 (_process (_simple)(_target(2)(3)(4)(5))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (3 2 3 3 )
    (1 1 1 1 1 1 1 1 1 1 1 )
    (2 2 2 2 )
  )
  (_model . arch_reciever 1 -1
  )
)
I 000053 55 1698          1621201917031 arch_divider
(_unit VHDL (freq_divider 0 6 (arch_divider 0 14 ))
  (_version v33)
  (_time 1621201917030 2021.05.17 00:51:57)
  (_source (\./src/Freq_divider.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621201917004)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal divided_clk ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{16~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_signal (_internal counter ~std_logic_vector{16~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{16{16~downto~15}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 15))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((divided_clk)(counter(d_16_15))))(_target(1))(_sensitivity(2(d_16_15))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arch_divider 2 -1
  )
)
I 000053 55 6218          1621201948534 arch_display
(_unit VHDL (display 0 6 (arch_display 0 20 ))
  (_version v33)
  (_time 1621201948534 2021.05.17 00:52:28)
  (_source (\./src/Display.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621201922237)
    (_use )
  )
  (_component
    (Freq_divider
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal divided_clk ~std_logic_vector{1~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 36 (_component Freq_divider )
    (_port
      ((clk)(fpga_clk))
      ((divided_clk)(divided_clk))
    )
    (_use (_entity . freq_divider)
    )
  )
  (_object
    (_port (_internal keyboard_clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal fpga_clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal parity ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~12 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal outbits_current ~BIT_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~122 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal outbits_prev ~BIT_VECTOR{7~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cathode_out ~std_logic_vector{7~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode_out ~std_logic_vector{3~downto~0}~12 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bcd1 ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal bcd2 ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal bcd3 ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal bcd4 ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~135 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal divided_clk ~std_logic_vector{1~downto~0}~135 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~137 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal code1 ~std_logic_vector{7~downto~0}~137 0 40 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~139 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal code2 ~std_logic_vector{7~downto~0}~139 0 41 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1311 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal code3 ~std_logic_vector{7~downto~0}~1311 0 42 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1313 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal code_current ~std_logic_vector{7~downto~0}~1313 0 43 (_process 0 (_string \"11111111"\))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(8)(9)(10)(11))(_sensitivity(0))(_read(4)(5)(2)(3)))))
      (line__97(_architecture 1 0 97 (_process (_simple)(_target(6)(7(3))(7(2))(7(1))(7(0)))(_sensitivity(8)(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (1 1 1 1 0 0 0 0 )
    (0 1 0 0 0 1 0 1 )
    (0 0 0 1 0 1 1 0 )
    (0 0 0 1 1 1 1 0 )
    (0 0 1 0 0 1 1 0 )
    (0 0 1 0 0 1 0 1 )
    (0 0 1 0 1 1 1 0 )
    (0 0 1 1 0 1 1 0 )
    (0 0 1 1 1 1 0 1 )
    (0 0 1 1 1 1 1 0 )
    (0 1 0 0 0 1 1 0 )
    (0 0 1 0 0 1 0 0 )
    (0 0 1 0 1 0 1 1 )
    (0 0 1 1 1 1 0 0 )
    (0 1 0 0 0 0 1 1 )
    (0 1 0 0 0 1 0 0 )
    (0 1 0 0 1 1 0 1 )
    (0 0 1 1 0 0 1 1 )
    (0 1 0 0 1 0 1 1 )
    (0 0 0 1 1 1 0 0 )
    (0 0 1 1 0 1 0 1 )
    (0 0 1 1 0 0 1 0 )
    (0 0 1 0 0 0 0 1 )
    (0 0 1 0 0 0 1 1 )
    (0 0 1 1 0 0 0 1 )
    (0 0 0 1 1 0 1 1 )
    (0 0 1 1 0 1 0 0 )
    (0 0 1 1 1 0 1 1 )
    (0 1 0 0 1 0 0 1 )
    (0 1 0 1 1 0 1 0 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 2 3 2 2 2 2 2 )
    (3 2 2 2 3 3 3 3 )
    (3 2 2 2 2 2 2 2 )
    (3 2 2 2 2 3 2 2 )
    (3 2 3 3 2 2 2 2 )
    (3 2 3 3 3 2 2 2 )
    (3 3 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 2 2 3 3 2 2 2 )
    (3 3 2 2 3 2 2 2 )
    (3 3 3 3 2 2 2 3 )
    (3 2 2 2 3 2 2 2 )
    (3 3 2 2 2 3 2 2 )
    (3 3 3 2 2 2 2 2 )
    (3 2 3 3 2 2 2 3 )
    (3 3 2 2 2 2 3 2 )
    (3 3 3 2 3 2 3 2 )
    (3 2 3 2 2 3 2 2 )
    (3 2 2 2 2 3 2 2 )
    (3 3 2 2 2 2 3 3 )
    (2 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 )
    (3 2 3 3 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . arch_display 2 -1
  )
)
I 000054 55 3084          1621201959481 arch_reciever
(_unit VHDL (reciever 0 7 (arch_reciever 0 19 ))
  (_version v33)
  (_time 1621201959481 2021.05.17 00:52:39)
  (_source (\./src/reciever.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621188006508)
    (_use )
  )
  (_object
    (_port (_internal clk_ps2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal D ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~12 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal code_current ~BIT_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~122 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal code_prev ~BIT_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
    (_port (_internal recieved ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal parity_check ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal bit_reception ~std_logic_vector{10~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal bit_paritate ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal counter ~std_logic_vector{3~downto~0}~13 0 27 (_process 0 (_string \"0000"\))))
    (_type (_internal ~BIT_VECTOR{10~downto~0}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_downto (i 10)(i 0))))))
    (_variable (_internal bit_reception ~BIT_VECTOR{10~downto~0}~13 0 28 (_process 0 (_string \"11111111111"\))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~13 0 29 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_variable (_internal current ~BIT_VECTOR{7~downto~0}~13 0 29 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~135 0 30 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_variable (_internal actual ~BIT_VECTOR{7~downto~0}~135 0 30 (_process 0 (_string \"11111111"\))))
    (_process
      (line__26(_architecture 0 0 26 (_process (_simple)(_target(3)(4)(5)(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (3 2 3 3 )
    (1 1 1 1 1 1 1 1 1 1 1 )
    (2 2 2 2 )
  )
  (_model . arch_reciever 1 -1
  )
)
I 000055 55 4792          1621202213421 arch_big_thing
(_unit VHDL (big_thing 0 7 (arch_big_thing 0 18 ))
  (_version v33)
  (_time 1621202213420 2021.05.17 00:56:53)
  (_source (\./src/PS2_unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621202047960)
    (_use )
  )
  (_component
    (Reciever
      (_object
        (_port (_internal clk_ps2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal D ~extSTD.STANDARD.BIT 0 28 (_entity (_in ))))
        (_port (_internal code_current ~BIT_VECTOR{7~downto~0}~132 0 29 (_entity (_out ))))
        (_port (_internal code_prev ~BIT_VECTOR{7~downto~0}~134 0 30 (_entity (_out ))))
        (_port (_internal received ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal parity_check ~extSTD.STANDARD.BIT 0 32 (_entity (_out ))))
      )
    )
    (Display
      (_object
        (_port (_internal keyboard_clk ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal fpga_clk ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal parity ~extSTD.STANDARD.BIT 0 42 (_entity (_in ))))
        (_port (_internal outbits_current ~BIT_VECTOR{7~downto~0}~136 0 43 (_entity (_in ))))
        (_port (_internal outbits_prev ~BIT_VECTOR{7~downto~0}~138 0 44 (_entity (_in ))))
        (_port (_internal cathode_out ~std_logic_vector{7~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal anode_out ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation code_recieve 0 53 (_component Reciever )
    (_port
      ((clk_ps2)(keyboard_clk))
      ((D)(data))
      ((code_current)(make))
      ((code_prev)(break))
      ((received)(data_reception))
      ((parity_check)(parity))
    )
  )
  (_instantiation fpga_display 0 54 (_component Display )
    (_port
      ((keyboard_clk)(keyboard_clk))
      ((fpga_clk)(fpga_clk))
      ((enable)(data_reception))
      ((parity)(parity))
      ((outbits_current)(make))
      ((outbits_prev)(break))
      ((cathode_out)(cathode))
      ((anode_out)(anode))
    )
    (_use (_entity . display)
    )
  )
  (_object
    (_port (_internal data ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
    (_port (_internal keyboard_clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal fpga_clk ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{7~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~13 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_signal (_internal break ~BIT_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"11111111"\)))))
    (_signal (_internal make ~BIT_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"11111111"\)))))
    (_signal (_internal parity ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ))))
    (_signal (_internal data_reception ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~132 0 29 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~134 0 30 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~136 0 43 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~138 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000054 55 3084          1621202308480 arch_reciever
(_unit VHDL (reciever 0 7 (arch_reciever 0 19 ))
  (_version v33)
  (_time 1621202308479 2021.05.17 00:58:28)
  (_source (\./src/reciever.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621188006508)
    (_use )
  )
  (_object
    (_port (_internal clk_ps2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal D ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~12 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal code_current ~BIT_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~122 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal code_prev ~BIT_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
    (_port (_internal recieved ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal parity_check ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal bit_reception ~std_logic_vector{10~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal bit_paritate ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal counter ~std_logic_vector{3~downto~0}~13 0 27 (_process 0 (_string \"0000"\))))
    (_type (_internal ~BIT_VECTOR{10~downto~0}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_downto (i 10)(i 0))))))
    (_variable (_internal bit_reception ~BIT_VECTOR{10~downto~0}~13 0 28 (_process 0 (_string \"11111111111"\))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~13 0 29 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_variable (_internal current ~BIT_VECTOR{7~downto~0}~13 0 29 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~135 0 30 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_variable (_internal actual ~BIT_VECTOR{7~downto~0}~135 0 30 (_process 0 (_string \"11111111"\))))
    (_process
      (line__26(_architecture 0 0 26 (_process (_simple)(_target(4)(5)(2)(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (3 2 3 3 )
    (1 1 1 1 1 1 1 1 1 1 1 )
    (2 2 2 2 )
  )
  (_model . arch_reciever 1 -1
  )
)
I 000054 55 2992          1621202654816 arch_reciever
(_unit VHDL (reciever 0 7 (arch_reciever 0 19 ))
  (_version v33)
  (_time 1621202654815 2021.05.17 01:04:14)
  (_source (\./src/Reciever.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621202625373)
    (_use )
  )
  (_object
    (_port (_internal clk_ps2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal D ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~12 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal code_current ~BIT_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~122 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal code_prev ~BIT_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
    (_port (_internal received ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal parity_check ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal bit_reception ~std_logic_vector{10~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal counter ~std_logic_vector{3~downto~0}~13 0 26 (_process 0 (_string \"0000"\))))
    (_type (_internal ~BIT_VECTOR{10~downto~0}~13 0 27 (_array ~extSTD.STANDARD.BIT ((_downto (i 10)(i 0))))))
    (_variable (_internal bit_reception ~BIT_VECTOR{10~downto~0}~13 0 27 (_process 0 (_string \"11111111111"\))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_variable (_internal prev ~BIT_VECTOR{7~downto~0}~13 0 28 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~135 0 29 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_variable (_internal current ~BIT_VECTOR{7~downto~0}~135 0 29 (_process 0 (_string \"11111111"\))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(4)(3)(5)(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (3 2 3 3 )
    (1 1 1 1 1 1 1 1 1 1 1 )
    (2 2 2 2 )
  )
  (_model . arch_reciever 1 -1
  )
)
I 000055 55 4831          1621202659036 arch_big_thing
(_unit VHDL (big_thing 0 7 (arch_big_thing 0 18 ))
  (_version v33)
  (_time 1621202659035 2021.05.17 01:04:19)
  (_source (\./src/PS2_unity.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621202047960)
    (_use )
  )
  (_component
    (Reciever
      (_object
        (_port (_internal clk_ps2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal D ~extSTD.STANDARD.BIT 0 28 (_entity (_in ))))
        (_port (_internal code_current ~BIT_VECTOR{7~downto~0}~132 0 29 (_entity (_out ))))
        (_port (_internal code_prev ~BIT_VECTOR{7~downto~0}~134 0 30 (_entity (_out ))))
        (_port (_internal received ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal parity_check ~extSTD.STANDARD.BIT 0 32 (_entity (_out ))))
      )
    )
    (Display
      (_object
        (_port (_internal keyboard_clk ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal fpga_clk ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal parity ~extSTD.STANDARD.BIT 0 42 (_entity (_in ))))
        (_port (_internal outbits_current ~BIT_VECTOR{7~downto~0}~136 0 43 (_entity (_in ))))
        (_port (_internal outbits_prev ~BIT_VECTOR{7~downto~0}~138 0 44 (_entity (_in ))))
        (_port (_internal cathode_out ~std_logic_vector{7~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal anode_out ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation code_recieve 0 53 (_component Reciever )
    (_port
      ((clk_ps2)(keyboard_clk))
      ((D)(data))
      ((code_current)(make))
      ((code_prev)(break))
      ((received)(data_reception))
      ((parity_check)(parity))
    )
    (_use (_entity . reciever)
    )
  )
  (_instantiation fpga_display 0 54 (_component Display )
    (_port
      ((keyboard_clk)(keyboard_clk))
      ((fpga_clk)(fpga_clk))
      ((enable)(data_reception))
      ((parity)(parity))
      ((outbits_current)(make))
      ((outbits_prev)(break))
      ((cathode_out)(cathode))
      ((anode_out)(anode))
    )
    (_use (_entity . display)
    )
  )
  (_object
    (_port (_internal data ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
    (_port (_internal keyboard_clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal fpga_clk ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{7~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~13 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_signal (_internal break ~BIT_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"11111111"\)))))
    (_signal (_internal make ~BIT_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"11111111"\)))))
    (_signal (_internal parity ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ))))
    (_signal (_internal data_reception ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~132 0 29 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~134 0 30 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~136 0 43 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~138 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000055 55 4854          1621236289462 arch_big_thing
(_unit VHDL (big_thing 1 7 (arch_big_thing 1 18 ))
  (_version v33)
  (_time 1621236289461 2021.05.17 10:24:49)
  (_source (\./src/PS2_unity.vhd\(\./src/Big_thing.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621202047960)
    (_use )
  )
  (_component
    (Reciever
      (_object
        (_port (_internal clk_ps2 ~extieee.std_logic_1164.std_logic 1 27 (_entity (_in ))))
        (_port (_internal D ~extSTD.STANDARD.BIT 1 28 (_entity (_in ))))
        (_port (_internal code_current ~BIT_VECTOR{7~downto~0}~132 1 29 (_entity (_out ))))
        (_port (_internal code_prev ~BIT_VECTOR{7~downto~0}~134 1 30 (_entity (_out ))))
        (_port (_internal received ~extieee.std_logic_1164.std_logic 1 31 (_entity (_out ))))
        (_port (_internal parity_check ~extSTD.STANDARD.BIT 1 32 (_entity (_out ))))
      )
    )
    (Display
      (_object
        (_port (_internal keyboard_clk ~extieee.std_logic_1164.std_logic 1 39 (_entity (_in ))))
        (_port (_internal fpga_clk ~extieee.std_logic_1164.std_logic 1 40 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 1 41 (_entity (_in ))))
        (_port (_internal parity ~extSTD.STANDARD.BIT 1 42 (_entity (_in ))))
        (_port (_internal outbits_current ~BIT_VECTOR{7~downto~0}~136 1 43 (_entity (_in ))))
        (_port (_internal outbits_prev ~BIT_VECTOR{7~downto~0}~138 1 44 (_entity (_in ))))
        (_port (_internal cathode_out ~std_logic_vector{7~downto~0}~13 1 45 (_entity (_out ))))
        (_port (_internal anode_out ~std_logic_vector{3~downto~0}~13 1 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation code_recieve 1 53 (_component Reciever )
    (_port
      ((clk_ps2)(keyboard_clk))
      ((D)(data))
      ((code_current)(make))
      ((code_prev)(break))
      ((received)(data_reception))
      ((parity_check)(parity))
    )
    (_use (_entity . reciever)
    )
  )
  (_instantiation fpga_display 1 54 (_component Display )
    (_port
      ((keyboard_clk)(keyboard_clk))
      ((fpga_clk)(fpga_clk))
      ((enable)(data_reception))
      ((parity)(parity))
      ((outbits_current)(make))
      ((outbits_prev)(break))
      ((cathode_out)(cathode))
      ((anode_out)(anode))
    )
    (_use (_entity . display)
    )
  )
  (_object
    (_port (_internal data ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
    (_port (_internal keyboard_clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal fpga_clk ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{7~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~13 1 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_signal (_internal break ~BIT_VECTOR{7~downto~0}~13 1 20 (_architecture (_uni (_string \"11111111"\)))))
    (_signal (_internal make ~BIT_VECTOR{7~downto~0}~13 1 20 (_architecture (_uni (_string \"11111111"\)))))
    (_signal (_internal parity ~extSTD.STANDARD.BIT 1 21 (_architecture (_uni ))))
    (_signal (_internal data_reception ~extieee.std_logic_1164.std_logic 1 22 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~132 1 29 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~134 1 30 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~136 1 43 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~138 1 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000053 55 6218          1621246914663 arch_display
(_unit VHDL (display 0 6 (arch_display 0 20 ))
  (_version v33)
  (_time 1621246914663 2021.05.17 13:21:54)
  (_source (\./src/Display.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621201922237)
    (_use )
  )
  (_component
    (Freq_divider
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal divided_clk ~std_logic_vector{1~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation div_frecventa 0 36 (_component Freq_divider )
    (_port
      ((clk)(fpga_clk))
      ((divided_clk)(divided_clk))
    )
    (_use (_entity . freq_divider)
    )
  )
  (_object
    (_port (_internal keyboard_clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal fpga_clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal parity ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~12 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal outbits_current ~BIT_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~122 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal outbits_prev ~BIT_VECTOR{7~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cathode_out ~std_logic_vector{7~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode_out ~std_logic_vector{3~downto~0}~12 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bcd1 ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal bcd2 ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal bcd3 ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal bcd4 ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~135 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal divided_clk ~std_logic_vector{1~downto~0}~135 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~137 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal code1 ~std_logic_vector{7~downto~0}~137 0 40 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~139 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal code2 ~std_logic_vector{7~downto~0}~139 0 41 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1311 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal code3 ~std_logic_vector{7~downto~0}~1311 0 42 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1313 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal code_current ~std_logic_vector{7~downto~0}~1313 0 43 (_process 0 (_string \"11111111"\))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(8)(9)(10)(11))(_sensitivity(0))(_read(2)(3)(4)(5)))))
      (line__97(_architecture 1 0 97 (_process (_simple)(_target(7(3))(7(2))(7(1))(7(0))(6))(_sensitivity(8)(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (1 1 1 1 0 0 0 0 )
    (0 1 0 0 0 1 0 1 )
    (0 0 0 1 0 1 1 0 )
    (0 0 0 1 1 1 1 0 )
    (0 0 1 0 0 1 1 0 )
    (0 0 1 0 0 1 0 1 )
    (0 0 1 0 1 1 1 0 )
    (0 0 1 1 0 1 1 0 )
    (0 0 1 1 1 1 0 1 )
    (0 0 1 1 1 1 1 0 )
    (0 1 0 0 0 1 1 0 )
    (0 0 1 0 0 1 0 0 )
    (0 0 1 0 1 0 1 1 )
    (0 0 1 1 1 1 0 0 )
    (0 1 0 0 0 0 1 1 )
    (0 1 0 0 0 1 0 0 )
    (0 1 0 0 1 1 0 1 )
    (0 0 1 1 0 0 1 1 )
    (0 1 0 0 1 0 1 1 )
    (0 0 0 1 1 1 0 0 )
    (0 0 1 1 0 1 0 1 )
    (0 0 1 1 0 0 1 0 )
    (0 0 1 0 0 0 0 1 )
    (0 0 1 0 0 0 1 1 )
    (0 0 1 1 0 0 0 1 )
    (0 0 0 1 1 0 1 1 )
    (0 0 1 1 0 1 0 0 )
    (0 0 1 1 1 0 1 1 )
    (0 1 0 0 1 0 0 1 )
    (0 1 0 1 1 0 1 0 )
    (3 2 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 3 2 2 3 2 )
    (3 2 2 2 2 3 3 2 )
    (3 3 2 2 3 3 2 2 )
    (3 2 3 2 2 3 2 2 )
    (3 2 3 2 2 2 2 2 )
    (3 2 2 2 3 3 3 3 )
    (3 2 2 2 2 2 2 2 )
    (3 2 2 2 2 3 2 2 )
    (3 2 3 3 2 2 2 2 )
    (3 2 3 3 3 2 2 2 )
    (3 3 2 2 2 2 2 3 )
    (3 3 2 2 3 3 3 3 )
    (3 2 2 2 2 2 2 3 )
    (3 2 2 3 3 2 2 2 )
    (3 3 2 2 3 2 2 2 )
    (3 3 3 3 2 2 2 3 )
    (3 2 2 2 3 2 2 2 )
    (3 3 2 2 2 3 2 2 )
    (3 3 3 2 2 2 2 2 )
    (3 2 3 3 2 2 2 3 )
    (3 3 2 2 2 2 3 2 )
    (3 3 3 2 3 2 3 2 )
    (3 2 3 2 2 3 2 2 )
    (3 2 2 2 2 3 2 2 )
    (3 3 2 2 2 2 3 3 )
    (2 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 3 )
    (3 2 3 3 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . arch_display 2 -1
  )
)
I 000053 55 1698          1621246914753 arch_divider
(_unit VHDL (freq_divider 0 6 (arch_divider 0 14 ))
  (_version v33)
  (_time 1621246914752 2021.05.17 13:21:54)
  (_source (\./src/Freq_divider.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621201917004)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal divided_clk ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{13~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 13)(i 0))))))
    (_signal (_internal counter ~std_logic_vector{13~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{13{13~downto~12}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 13)(i 12))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((divided_clk)(counter(d_13_12))))(_target(1))(_sensitivity(2(d_13_12))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arch_divider 2 -1
  )
)
I 000054 55 2992          1621246914829 arch_reciever
(_unit VHDL (reciever 0 7 (arch_reciever 0 19 ))
  (_version v33)
  (_time 1621246914828 2021.05.17 13:21:54)
  (_source (\./src/Reciever.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621202625373)
    (_use )
  )
  (_object
    (_port (_internal clk_ps2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal D ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~12 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal code_current ~BIT_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~122 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal code_prev ~BIT_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
    (_port (_internal received ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal parity_check ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal bit_reception ~std_logic_vector{10~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal counter ~std_logic_vector{3~downto~0}~13 0 26 (_process 0 (_string \"0000"\))))
    (_type (_internal ~BIT_VECTOR{10~downto~0}~13 0 27 (_array ~extSTD.STANDARD.BIT ((_downto (i 10)(i 0))))))
    (_variable (_internal bit_reception ~BIT_VECTOR{10~downto~0}~13 0 27 (_process 0 (_string \"11111111111"\))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_variable (_internal prev ~BIT_VECTOR{7~downto~0}~13 0 28 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~135 0 29 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_variable (_internal current ~BIT_VECTOR{7~downto~0}~135 0 29 (_process 0 (_string \"11111111"\))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(5)(4)(3)(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (3 2 3 3 )
    (1 1 1 1 1 1 1 1 1 1 1 )
    (2 2 2 2 )
  )
  (_model . arch_reciever 1 -1
  )
)
I 000055 55 4854          1621246914906 arch_big_thing
(_unit VHDL (big_thing 1 7 (arch_big_thing 1 18 ))
  (_version v33)
  (_time 1621246914905 2021.05.17 13:21:54)
  (_source (\./src/PS2_unity.vhd\(\./src/Big_thing.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621202047960)
    (_use )
  )
  (_component
    (Reciever
      (_object
        (_port (_internal clk_ps2 ~extieee.std_logic_1164.std_logic 1 27 (_entity (_in ))))
        (_port (_internal D ~extSTD.STANDARD.BIT 1 28 (_entity (_in ))))
        (_port (_internal code_current ~BIT_VECTOR{7~downto~0}~132 1 29 (_entity (_out ))))
        (_port (_internal code_prev ~BIT_VECTOR{7~downto~0}~134 1 30 (_entity (_out ))))
        (_port (_internal received ~extieee.std_logic_1164.std_logic 1 31 (_entity (_out ))))
        (_port (_internal parity_check ~extSTD.STANDARD.BIT 1 32 (_entity (_out ))))
      )
    )
    (Display
      (_object
        (_port (_internal keyboard_clk ~extieee.std_logic_1164.std_logic 1 39 (_entity (_in ))))
        (_port (_internal fpga_clk ~extieee.std_logic_1164.std_logic 1 40 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 1 41 (_entity (_in ))))
        (_port (_internal parity ~extSTD.STANDARD.BIT 1 42 (_entity (_in ))))
        (_port (_internal outbits_current ~BIT_VECTOR{7~downto~0}~136 1 43 (_entity (_in ))))
        (_port (_internal outbits_prev ~BIT_VECTOR{7~downto~0}~138 1 44 (_entity (_in ))))
        (_port (_internal cathode_out ~std_logic_vector{7~downto~0}~13 1 45 (_entity (_out ))))
        (_port (_internal anode_out ~std_logic_vector{3~downto~0}~13 1 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation code_recieve 1 53 (_component Reciever )
    (_port
      ((clk_ps2)(keyboard_clk))
      ((D)(data))
      ((code_current)(make))
      ((code_prev)(break))
      ((received)(data_reception))
      ((parity_check)(parity))
    )
    (_use (_entity . reciever)
    )
  )
  (_instantiation fpga_display 1 54 (_component Display )
    (_port
      ((keyboard_clk)(keyboard_clk))
      ((fpga_clk)(fpga_clk))
      ((enable)(data_reception))
      ((parity)(parity))
      ((outbits_current)(make))
      ((outbits_prev)(break))
      ((cathode_out)(cathode))
      ((anode_out)(anode))
    )
    (_use (_entity . display)
    )
  )
  (_object
    (_port (_internal data ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
    (_port (_internal keyboard_clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal fpga_clk ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cathode ~std_logic_vector{7~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anode ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~13 1 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_signal (_internal break ~BIT_VECTOR{7~downto~0}~13 1 20 (_architecture (_uni (_string \"11111111"\)))))
    (_signal (_internal make ~BIT_VECTOR{7~downto~0}~13 1 20 (_architecture (_uni (_string \"11111111"\)))))
    (_signal (_internal parity ~extSTD.STANDARD.BIT 1 21 (_architecture (_uni ))))
    (_signal (_internal data_reception ~extieee.std_logic_1164.std_logic 1 22 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~132 1 29 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~134 1 30 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~136 1 43 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~138 1 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000053 55 3381          1621247758780 arch_display
(_unit VHDL(display 0 6(arch_display 0 20))
	(_version ve4)
	(_time 1621247758781 2021.05.17 13:35:58)
	(_source(\./src/Display.vhd\))
	(_parameters tan)
	(_code a5a7f3f2a9f3f2b2a3f6e6fff5a2aca3a1a3aca2a6)
	(_ent
		(_time 1621247758778)
	)
	(_comp
		(Freq_divider
			(_object
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int divided_clk 4 0 28(_ent (_out))))
			)
		)
	)
	(_inst div_frecventa 0 36(_comp Freq_divider)
		(_port
			((clk)(fpga_clk))
			((divided_clk)(divided_clk))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((divided_clk)(divided_clk))
			)
		)
	)
	(_object
		(_port(_int keyboard_clk -1 0 9(_ent(_in)(_event))))
		(_port(_int fpga_clk -1 0 10(_ent(_in))))
		(_port(_int enable -1 0 11(_ent(_in))))
		(_port(_int parity -2 0 12(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 13(_array -2((_dto i 7 i 0)))))
		(_port(_int outbits_current 0 0 13(_ent(_in))))
		(_port(_int outbits_prev 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int cathode_out 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16(_array -1((_dto i 3 i 0)))))
		(_port(_int anode_out 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_sig(_int bcd1 3 0 22(_arch(_uni))))
		(_sig(_int bcd2 3 0 22(_arch(_uni))))
		(_sig(_int bcd3 3 0 22(_arch(_uni))))
		(_sig(_int bcd4 3 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int divided_clk 5 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int code1 6 0 40(_prcs 0(_string \"11111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int code2 7 0 41(_prcs 0(_string \"11111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 42(_array -1((_dto i 7 i 0)))))
		(_var(_int code3 8 0 42(_prcs 0(_string \"11111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 43(_array -1((_dto i 7 i 0)))))
		(_var(_int code_current 9 0 43(_prcs 0(_string \"11111111"\))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0))(_read(2)(3)(4)(5)))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(6)(7(3))(7(2))(7(1))(7(0)))(_sens(8)(9)(10)(11)(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(16843009 0)
		(33686019 50463234)
		(33686275 50529027)
		(50463235 33751554)
		(33686019 33751810)
		(33686275 33686275)
		(33751555 33686274)
		(33751555 33686018)
		(33686019 50529027)
		(33686019 33686018)
		(33686019 33686274)
		(50528771 33686018)
		(50528771 33686019)
		(33686275 50463234)
		(50463235 33686019)
		(33686275 33686019)
		(50529027 50463234)
		(33686019 33686019)
		(33686275 33686274)
		(33751811 33686018)
		(50528771 50463234)
		(33686275 33751554)
		(33751811 33751555)
		(33686275 50528770)
		(50529026 50529027)
		(50529027 50529027)
		(514)
		(770)
		(515)
		(771)
	)
	(_model . arch_display 2 -1)
)
I 000053 55 974           1621247758799 arch_divider
(_unit VHDL(freq_divider 0 6(arch_divider 0 14))
	(_version ve4)
	(_time 1621247758800 2021.05.17 13:35:58)
	(_source(\./src/Freq_divider.vhd\))
	(_parameters tan)
	(_code b4b6e0e1b2e3e5a3b4e5f2eee1b2bdb3b2b2bdb2b0)
	(_ent
		(_time 1621247758797)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int divided_clk 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 16(_array -1((_dto i 13 i 0)))))
		(_sig(_int counter 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__28(_arch 1 0 28(_assignment(_alias((divided_clk)(counter(d_13_12))))(_trgt(1))(_sens(2(d_13_12))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch_divider 2 -1)
)
I 000054 55 1757          1621247758812 arch_reciever
(_unit VHDL(reciever 0 7(arch_reciever 0 19))
	(_version ve4)
	(_time 1621247758813 2021.05.17 13:35:58)
	(_source(\./src/Reciever.vhd\))
	(_parameters tan)
	(_code c4c79491c59393d2ce96d19f93c2c1c3c6c3c6c2c1)
	(_ent
		(_time 1621247758810)
	)
	(_object
		(_port(_int clk_ps2 -1 0 10(_ent(_in)(_event))))
		(_port(_int D -2 0 11(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 12(_array -2((_dto i 7 i 0)))))
		(_port(_int code_current 0 0 12(_ent(_out))))
		(_port(_int code_prev 0 0 13(_ent(_out))))
		(_port(_int received -1 0 14(_ent(_out))))
		(_port(_int parity_check -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 21(_array -1((_dto i 10 i 0)))))
		(_sig(_int bit_reception 1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_var(_int counter 2 0 26(_prcs 0(_string \"0000"\))))
		(_type(_int ~BIT_VECTOR{10~downto~0}~13 0 27(_array -2((_dto i 10 i 0)))))
		(_var(_int bit_reception 3 0 27(_prcs 0(_string \"11111111111"\))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 28(_array -2((_dto i 7 i 0)))))
		(_var(_int prev 4 0 28(_prcs 0(_string \"11111111"\))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 29(_array -2((_dto i 7 i 0)))))
		(_var(_int current 5 0 29(_prcs 0(_string \"11111111"\))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(2)(3)(4)(5))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(50528771)
		(16843009 16843009 65793)
		(33686018)
	)
	(_model . arch_reciever 1 -1)
)
I 000055 55 2825          1621247758826 arch_big_thing
(_unit VHDL(big_thing 0 7(arch_big_thing 0 18))
	(_version ve4)
	(_time 1621247758827 2021.05.17 13:35:58)
	(_source(\./src/Big_thing.vhd\))
	(_parameters tan)
	(_code d4d68486d98387c181d4c08e8dd2ddd281d2d3d2d6)
	(_ent
		(_time 1621247758824)
	)
	(_comp
		(Reciever
			(_object
				(_port(_int clk_ps2 -2 0 27(_ent (_in))))
				(_port(_int D -1 0 28(_ent (_in))))
				(_port(_int code_current 3 0 29(_ent (_out))))
				(_port(_int code_prev 3 0 30(_ent (_out))))
				(_port(_int received -2 0 31(_ent (_out))))
				(_port(_int parity_check -1 0 32(_ent (_out))))
			)
		)
		(Display
			(_object
				(_port(_int keyboard_clk -2 0 39(_ent (_in))))
				(_port(_int fpga_clk -2 0 40(_ent (_in))))
				(_port(_int enable -2 0 41(_ent (_in))))
				(_port(_int parity -1 0 42(_ent (_in))))
				(_port(_int outbits_current 4 0 43(_ent (_in))))
				(_port(_int outbits_prev 4 0 44(_ent (_in))))
				(_port(_int cathode_out 5 0 45(_ent (_out))))
				(_port(_int anode_out 6 0 46(_ent (_out))))
			)
		)
	)
	(_inst code_recieve 0 53(_comp Reciever)
		(_port
			((clk_ps2)(keyboard_clk))
			((D)(data))
			((code_current)(make))
			((code_prev)(break))
			((received)(data_reception))
			((parity_check)(parity))
		)
		(_use(_ent . Reciever)
		)
	)
	(_inst fpga_display 0 54(_comp Display)
		(_port
			((keyboard_clk)(keyboard_clk))
			((fpga_clk)(fpga_clk))
			((enable)(data_reception))
			((parity)(parity))
			((outbits_current)(make))
			((outbits_prev)(break))
			((cathode_out)(cathode))
			((anode_out)(anode))
		)
		(_use(_ent . Display)
		)
	)
	(_object
		(_port(_int data -1 0 10(_ent(_in))))
		(_port(_int keyboard_clk -2 0 11(_ent(_in))))
		(_port(_int fpga_clk -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -2((_dto i 7 i 0)))))
		(_port(_int cathode 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -2((_dto i 3 i 0)))))
		(_port(_int anode 1 0 14(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int break 2 0 20(_arch(_uni(_string \"11111111"\)))))
		(_sig(_int make 2 0 20(_arch(_uni(_string \"11111111"\)))))
		(_sig(_int parity -1 0 21(_arch(_uni))))
		(_sig(_int data_reception -2 0 22(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46(_array -2((_dto i 3 i 0)))))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3322          1621247758840 arch_display
(_unit VHDL(display 0 6(arch_display 0 20))
	(_version ve4)
	(_time 1621247758841 2021.05.17 13:35:58)
	(_source(\./src/Display.vhd\))
	(_parameters tan)
	(_code e3e1b5b0e9b5b4f4e5b0a0b9b3e4eae5e7e5eae4e0)
	(_ent
		(_time 1621247758777)
	)
	(_comp
		(Freq_divider
			(_object
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int divided_clk 4 0 28(_ent (_out))))
			)
		)
	)
	(_inst div_frecventa 0 36(_comp Freq_divider)
		(_port
			((clk)(fpga_clk))
			((divided_clk)(divided_clk))
		)
		(_use(_ent . Freq_divider)
		)
	)
	(_object
		(_port(_int keyboard_clk -1 0 9(_ent(_in)(_event))))
		(_port(_int fpga_clk -1 0 10(_ent(_in))))
		(_port(_int enable -1 0 11(_ent(_in))))
		(_port(_int parity -2 0 12(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 13(_array -2((_dto i 7 i 0)))))
		(_port(_int outbits_current 0 0 13(_ent(_in))))
		(_port(_int outbits_prev 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int cathode_out 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16(_array -1((_dto i 3 i 0)))))
		(_port(_int anode_out 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_sig(_int bcd1 3 0 22(_arch(_uni))))
		(_sig(_int bcd2 3 0 22(_arch(_uni))))
		(_sig(_int bcd3 3 0 22(_arch(_uni))))
		(_sig(_int bcd4 3 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int divided_clk 5 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int code1 6 0 40(_prcs 0(_string \"11111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int code2 7 0 41(_prcs 0(_string \"11111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 42(_array -1((_dto i 7 i 0)))))
		(_var(_int code3 8 0 42(_prcs 0(_string \"11111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 43(_array -1((_dto i 7 i 0)))))
		(_var(_int code_current 9 0 43(_prcs 0(_string \"11111111"\))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0))(_read(2)(3)(4)(5)))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(6)(7(3))(7(2))(7(1))(7(0)))(_sens(8)(9)(10)(11)(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(16843009 0)
		(33686019 50463234)
		(33686275 50529027)
		(50463235 33751554)
		(33686019 33751810)
		(33686275 33686275)
		(33751555 33686274)
		(33751555 33686018)
		(33686019 50529027)
		(33686019 33686018)
		(33686019 33686274)
		(50528771 33686018)
		(50528771 33686019)
		(33686275 50463234)
		(50463235 33686019)
		(33686275 33686019)
		(50529027 50463234)
		(33686019 33686019)
		(33686275 33686274)
		(33751811 33686018)
		(50528771 50463234)
		(33686275 33751554)
		(33751811 33751555)
		(33686275 50528770)
		(50529026 50529027)
		(50529027 50529027)
		(514)
		(770)
		(515)
		(771)
	)
	(_model . arch_display 2 -1)
)
V 000053 55 974           1622195787181 arch_divider
(_unit VHDL(freq_divider 0 6(arch_divider 0 14))
	(_version ve8)
	(_time 1622195787182 2021.05.28 12:56:27)
	(_source(\./src/Freq_divider.vhd\))
	(_parameters tan)
	(_code b3bde6e6b2e4e2a4b3e2f5e9e6b5bab4b5b5bab5b7)
	(_ent
		(_time 1622195787170)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int divided_clk 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 16(_array -1((_dto i 13 i 0)))))
		(_sig(_int counter 1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__28(_arch 1 0 28(_assignment(_alias((divided_clk)(counter(d_13_12))))(_trgt(1))(_sens(2(d_13_12))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch_divider 2 -1)
)
I 000054 55 1757          1622195787209 arch_reciever
(_unit VHDL(reciever 0 7(arch_reciever 0 19))
	(_version ve8)
	(_time 1622195787210 2021.05.28 12:56:27)
	(_source(\./src/Reciever.vhd\))
	(_parameters tan)
	(_code c3cc9296c59494d5c991d69894c5c6c4c1c4c1c5c6)
	(_ent
		(_time 1622195787207)
	)
	(_object
		(_port(_int clk_ps2 -1 0 10(_ent(_in)(_event))))
		(_port(_int D -2 0 11(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 12(_array -2((_dto i 7 i 0)))))
		(_port(_int code_current 0 0 12(_ent(_out))))
		(_port(_int code_prev 0 0 13(_ent(_out))))
		(_port(_int received -1 0 14(_ent(_out))))
		(_port(_int parity_check -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 21(_array -1((_dto i 10 i 0)))))
		(_sig(_int bit_reception 1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_var(_int counter 2 0 26(_prcs 0(_string \"0000"\))))
		(_type(_int ~BIT_VECTOR{10~downto~0}~13 0 27(_array -2((_dto i 10 i 0)))))
		(_var(_int bit_reception 3 0 27(_prcs 0(_string \"11111111111"\))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 28(_array -2((_dto i 7 i 0)))))
		(_var(_int prev 4 0 28(_prcs 0(_string \"11111111"\))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 29(_array -2((_dto i 7 i 0)))))
		(_var(_int current 5 0 29(_prcs 0(_string \"11111111"\))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(2)(3)(4)(5))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(50528771)
		(16843009 16843009 65793)
		(33686018)
	)
	(_model . arch_reciever 1 -1)
)
I 000053 55 3322          1622195787243 arch_display
(_unit VHDL(display 0 6(arch_display 0 20))
	(_version ve8)
	(_time 1622195787244 2021.05.28 12:56:27)
	(_source(\./src/Display.vhd\))
	(_parameters tan)
	(_code f1ffa6a1f9a7a6e6f7a2b2aba1f6f8f7f5f7f8f6f2)
	(_ent
		(_time 1622195787238)
	)
	(_comp
		(Freq_divider
			(_object
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int divided_clk 4 0 28(_ent (_out))))
			)
		)
	)
	(_inst div_frecventa 0 36(_comp Freq_divider)
		(_port
			((clk)(fpga_clk))
			((divided_clk)(divided_clk))
		)
		(_use(_ent . Freq_divider)
		)
	)
	(_object
		(_port(_int keyboard_clk -1 0 9(_ent(_in)(_event))))
		(_port(_int fpga_clk -1 0 10(_ent(_in))))
		(_port(_int enable -1 0 11(_ent(_in))))
		(_port(_int parity -2 0 12(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 13(_array -2((_dto i 7 i 0)))))
		(_port(_int outbits_current 0 0 13(_ent(_in))))
		(_port(_int outbits_prev 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int cathode_out 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16(_array -1((_dto i 3 i 0)))))
		(_port(_int anode_out 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_sig(_int bcd1 3 0 22(_arch(_uni))))
		(_sig(_int bcd2 3 0 22(_arch(_uni))))
		(_sig(_int bcd3 3 0 22(_arch(_uni))))
		(_sig(_int bcd4 3 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int divided_clk 5 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int code1 6 0 40(_prcs 0(_string \"11111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int code2 7 0 41(_prcs 0(_string \"11111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 42(_array -1((_dto i 7 i 0)))))
		(_var(_int code3 8 0 42(_prcs 0(_string \"11111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 43(_array -1((_dto i 7 i 0)))))
		(_var(_int code_current 9 0 43(_prcs 0(_string \"11111111"\))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0))(_read(2)(3)(4)(5)))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(6)(7(3))(7(2))(7(1))(7(0)))(_sens(8)(9)(10)(11)(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(16843009 0)
		(33686019 50463234)
		(33686275 50529027)
		(50463235 33751554)
		(33686019 33751810)
		(33686275 33686275)
		(33751555 33686274)
		(33751555 33686018)
		(33686019 50529027)
		(33686019 33686018)
		(33686019 33686274)
		(50528771 33686018)
		(50528771 33686019)
		(33686275 50463234)
		(50463235 33686019)
		(33686275 33686019)
		(50529027 50463234)
		(33686019 33686019)
		(33686275 33686274)
		(33751811 33686018)
		(50528771 50463234)
		(33686275 33751554)
		(33751811 33751555)
		(33686275 50528770)
		(50529026 50529027)
		(50529027 50529027)
		(514)
		(770)
		(515)
		(771)
	)
	(_model . arch_display 2 -1)
)
I 000055 55 2825          1622195787267 arch_big_thing
(_unit VHDL(big_thing 0 7(arch_big_thing 0 18))
	(_version ve8)
	(_time 1622195787268 2021.05.28 12:56:27)
	(_source(\./src/Big_thing.vhd\))
	(_parameters tan)
	(_code 010f5707095652145401155b580708075407060703)
	(_ent
		(_time 1622195787264)
	)
	(_comp
		(Reciever
			(_object
				(_port(_int clk_ps2 -2 0 27(_ent (_in))))
				(_port(_int D -1 0 28(_ent (_in))))
				(_port(_int code_current 3 0 29(_ent (_out))))
				(_port(_int code_prev 3 0 30(_ent (_out))))
				(_port(_int received -2 0 31(_ent (_out))))
				(_port(_int parity_check -1 0 32(_ent (_out))))
			)
		)
		(Display
			(_object
				(_port(_int keyboard_clk -2 0 39(_ent (_in))))
				(_port(_int fpga_clk -2 0 40(_ent (_in))))
				(_port(_int enable -2 0 41(_ent (_in))))
				(_port(_int parity -1 0 42(_ent (_in))))
				(_port(_int outbits_current 4 0 43(_ent (_in))))
				(_port(_int outbits_prev 4 0 44(_ent (_in))))
				(_port(_int cathode_out 5 0 45(_ent (_out))))
				(_port(_int anode_out 6 0 46(_ent (_out))))
			)
		)
	)
	(_inst code_recieve 0 53(_comp Reciever)
		(_port
			((clk_ps2)(keyboard_clk))
			((D)(data))
			((code_current)(make))
			((code_prev)(break))
			((received)(data_reception))
			((parity_check)(parity))
		)
		(_use(_ent . Reciever)
		)
	)
	(_inst fpga_display 0 54(_comp Display)
		(_port
			((keyboard_clk)(keyboard_clk))
			((fpga_clk)(fpga_clk))
			((enable)(data_reception))
			((parity)(parity))
			((outbits_current)(make))
			((outbits_prev)(break))
			((cathode_out)(cathode))
			((anode_out)(anode))
		)
		(_use(_ent . Display)
		)
	)
	(_object
		(_port(_int data -1 0 10(_ent(_in))))
		(_port(_int keyboard_clk -2 0 11(_ent(_in))))
		(_port(_int fpga_clk -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -2((_dto i 7 i 0)))))
		(_port(_int cathode 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -2((_dto i 3 i 0)))))
		(_port(_int anode 1 0 14(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int break 2 0 20(_arch(_uni(_string \"11111111"\)))))
		(_sig(_int make 2 0 20(_arch(_uni(_string \"11111111"\)))))
		(_sig(_int parity -1 0 21(_arch(_uni))))
		(_sig(_int data_reception -2 0 22(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46(_array -2((_dto i 3 i 0)))))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 1773          1622215263403 TB_ARCHITECTURE
(_unit VHDL(big_thing_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1622215263404 2021.05.28 18:21:03)
	(_source(\./src/TestBench/big_thing_TB.vhd\))
	(_parameters tan)
	(_code aefafef9f2f9fdbbfbaabaf4f7a8a7a8fba8a9abf8)
	(_ent
		(_time 1622215245163)
	)
	(_comp
		(big_thing
			(_object
				(_port(_int data -1 0 15(_ent (_in))))
				(_port(_int keyboard_clk -2 0 16(_ent (_in))))
				(_port(_int fpga_clk -2 0 17(_ent (_in))))
				(_port(_int cathode 0 0 18(_ent (_out))))
				(_port(_int anode 1 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp big_thing)
		(_port
			((data)(data))
			((keyboard_clk)(keyboard_clk))
			((fpga_clk)(fpga_clk))
			((cathode)(cathode))
			((anode)(anode))
		)
		(_use(_ent . big_thing)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -2((_dto i 3 i 0)))))
		(_sig(_int data -1 0 23(_arch(_uni))))
		(_sig(_int keyboard_clk -2 0 24(_arch(_uni))))
		(_sig(_int fpga_clk -2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -2((_dto i 7 i 0)))))
		(_sig(_int cathode 2 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 28(_array -2((_dto i 3 i 0)))))
		(_sig(_int anode 3 0 28(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(2))(_sens(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(1))(_sens(1)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 439 0 testbench_for_big_thing
(_configuration VHDL (testbench_for_big_thing 0 54 (big_thing_tb))
	(_version ve8)
	(_time 1622215263407 2021.05.28 18:21:03)
	(_source(\./src/TestBench/big_thing_TB.vhd\))
	(_parameters tan)
	(_code aefbf8f9fef8f9b9aaafbcf4faa8fba8ada8a6abf8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . big_thing arch_big_thing
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
V 000056 55 1773          1622215541007 TB_ARCHITECTURE
(_unit VHDL(big_thing_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1622215541008 2021.05.28 18:25:41)
	(_source(\./src/TestBench/big_thing_TB.vhd\))
	(_parameters tan)
	(_code 17471d10194044024213034d4e111e114211101241)
	(_ent
		(_time 1622215245163)
	)
	(_comp
		(big_thing
			(_object
				(_port(_int data -1 0 15(_ent (_in))))
				(_port(_int keyboard_clk -2 0 16(_ent (_in))))
				(_port(_int fpga_clk -2 0 17(_ent (_in))))
				(_port(_int cathode 0 0 18(_ent (_out))))
				(_port(_int anode 1 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp big_thing)
		(_port
			((data)(data))
			((keyboard_clk)(keyboard_clk))
			((fpga_clk)(fpga_clk))
			((cathode)(cathode))
			((anode)(anode))
		)
		(_use(_ent . big_thing)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -2((_dto i 3 i 0)))))
		(_sig(_int data -1 0 23(_arch(_uni))))
		(_sig(_int keyboard_clk -2 0 24(_arch(_uni))))
		(_sig(_int fpga_clk -2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -2((_dto i 7 i 0)))))
		(_sig(_int cathode 2 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 28(_array -2((_dto i 3 i 0)))))
		(_sig(_int anode 3 0 28(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(2))(_sens(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(1))(_sens(1)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000042 55 439 0 testbench_for_big_thing
(_configuration VHDL (testbench_for_big_thing 0 54 (big_thing_tb))
	(_version ve8)
	(_time 1622215541013 2021.05.28 18:25:41)
	(_source(\./src/TestBench/big_thing_TB.vhd\))
	(_parameters tan)
	(_code 17461b10154140001316054d4311421114111f1241)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . big_thing arch_big_thing
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000044 55 832           1622280774775 arh
(_unit VHDL(test 0 6(arh 0 14))
	(_version ve8)
	(_time 1622280774776 2021.05.29 12:32:54)
	(_source(\./src/test.vhd\))
	(_parameters tan)
	(_code 6d6f3b6d3c3b3a7a686d7937396a6e6a696a696b68)
	(_ent
		(_time 1622280544399)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int d -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int vec 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_var(_int reg 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
V 000044 55 822           1622281081030 arh
(_unit VHDL(test 0 6(arh 0 14))
	(_version ve8)
	(_time 1622281081031 2021.05.29 12:38:01)
	(_source(\./src/test.vhd\))
	(_parameters tan)
	(_code c7c0c492c59190d0c2c7d39d93c0c4c0c3c0c3c1c2)
	(_ent
		(_time 1622281081028)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int d -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 10(_array -1((_to i 0 i 2)))))
		(_port(_int vec 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 17(_array -1((_to i 0 i 2)))))
		(_var(_int reg 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arh 1 -1)
)
I 000053 55 3463          1622389433080 arch_display
(_unit VHDL(display 0 6(arch_display 0 20))
	(_version ve8)
	(_time 1622389433081 2021.05.30 18:43:53)
	(_source(\./src/Display.vhd\))
	(_parameters tan)
	(_code f6f5fba6f9a0a1e1f1f8b5aca6f1fff0f2f0fff1f5)
	(_ent
		(_time 1622195787237)
	)
	(_comp
		(Freq_divider
			(_object
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int divided_clk 4 0 28(_ent (_out))))
			)
		)
	)
	(_inst div_frecventa 0 36(_comp Freq_divider)
		(_port
			((clk)(fpga_clk))
			((divided_clk)(divided_clk))
		)
		(_use(_ent . Freq_divider)
		)
	)
	(_object
		(_port(_int keyboard_clk -1 0 9(_ent(_in)(_event))))
		(_port(_int fpga_clk -1 0 10(_ent(_in))))
		(_port(_int enable -1 0 11(_ent(_in))))
		(_port(_int parity -2 0 12(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 13(_array -2((_dto i 7 i 0)))))
		(_port(_int outbits_current 0 0 13(_ent(_in))))
		(_port(_int outbits_prev 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int cathode_out 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16(_array -1((_dto i 3 i 0)))))
		(_port(_int anode_out 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_sig(_int bcd1 3 0 22(_arch(_uni))))
		(_sig(_int bcd2 3 0 22(_arch(_uni))))
		(_sig(_int bcd3 3 0 22(_arch(_uni))))
		(_sig(_int bcd4 3 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int divided_clk 5 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int code1 6 0 40(_prcs 0(_string \"11111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int code2 7 0 41(_prcs 0(_string \"11111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 42(_array -1((_dto i 7 i 0)))))
		(_var(_int code3 8 0 42(_prcs 0(_string \"11111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 43(_array -1((_dto i 7 i 0)))))
		(_var(_int code_current 9 0 43(_prcs 0(_string \"11111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 44(_array -1((_dto i 1 i 0)))))
		(_var(_int poz_p 10 0 44(_prcs 0(_string \"00"\))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0))(_read(2)(3)(4)(5)))))
			(line__107(_arch 1 0 107(_prcs(_simple)(_trgt(6)(7(3))(7(2))(7(1))(7(0)))(_sens(8)(9)(10)(11)(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(16843009 0)
		(33686019 50463234)
		(33686275 50529027)
		(50463235 33751554)
		(33686019 33751810)
		(33686275 33686275)
		(33751555 33686274)
		(33751555 33686018)
		(33686019 50529027)
		(33686019 33686018)
		(33686019 33686274)
		(50528771 33686018)
		(50528771 33686019)
		(33686275 50463234)
		(50463235 33686019)
		(33686275 33686019)
		(50529027 50463234)
		(33686019 33686019)
		(33686275 33686274)
		(33751811 33686018)
		(50528771 50463234)
		(33686275 33751554)
		(33751811 33751555)
		(33686275 50528770)
		(50529026 50529027)
		(50529027 50529027)
		(771)
		(770)
		(514)
		(515)
	)
	(_model . arch_display 2 -1)
)
I 000054 55 1879          1622390296917 arch_reciever
(_unit VHDL(reciever 0 7(arch_reciever 0 21))
	(_version ve8)
	(_time 1622390296918 2021.05.30 18:58:16)
	(_source(\./src/Reciever.vhd\))
	(_parameters tan)
	(_code 4a4540481e1d1d5c474c5f111d4c4f4d484d484c4f)
	(_ent
		(_time 1622390296915)
	)
	(_object
		(_port(_int clk_ps2 -1 0 10(_ent(_in)(_event))))
		(_port(_int D -2 0 11(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 12(_array -2((_dto i 7 i 0)))))
		(_port(_int code_current 0 0 12(_ent(_out))))
		(_port(_int code_prev 0 0 13(_ent(_out))))
		(_port(_int received -1 0 14(_ent(_out))))
		(_port(_int parity_check -2 0 15(_ent(_out))))
		(_type(_int ~BIT_VECTOR{10~downto~0}~12 0 16(_array -2((_dto i 10 i 0)))))
		(_port(_int test 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 23(_array -1((_dto i 10 i 0)))))
		(_sig(_int bit_reception 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_var(_int counter 3 0 28(_prcs 0(_string \"0000"\))))
		(_type(_int ~BIT_VECTOR{10~downto~0}~13 0 29(_array -2((_dto i 10 i 0)))))
		(_var(_int bit_reception 4 0 29(_prcs 0(_string \"11111111111"\))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 30(_array -2((_dto i 7 i 0)))))
		(_var(_int prev 5 0 30(_prcs 0(_string \"11111111"\))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 31(_array -2((_dto i 7 i 0)))))
		(_var(_int current 6 0 31(_prcs 0(_string \"11111111"\))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(2)(3)(4)(5)(6))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(50528771)
		(16843009 16843009 65793)
		(33686018)
	)
	(_model . arch_reciever 1 -1)
)
I 000055 55 3033          1622390785841 arch_big_thing
(_unit VHDL(big_thing 0 7(arch_big_thing 0 18))
	(_version ve8)
	(_time 1622390785842 2021.05.30 19:06:25)
	(_source(\./src/Big_thing.vhd\))
	(_parameters tan)
	(_code 24747320297377317124307e7d222d227122232226)
	(_ent
		(_time 1622195787263)
	)
	(_comp
		(Reciever
			(_object
				(_port(_int clk_ps2 -2 0 27(_ent (_in))))
				(_port(_int D -1 0 28(_ent (_in))))
				(_port(_int code_current 3 0 29(_ent (_out))))
				(_port(_int code_prev 3 0 30(_ent (_out))))
				(_port(_int received -2 0 31(_ent (_out))))
				(_port(_int parity_check -1 0 32(_ent (_out))))
			)
		)
		(Display
			(_object
				(_port(_int keyboard_clk -2 0 39(_ent (_in))))
				(_port(_int fpga_clk -2 0 40(_ent (_in))))
				(_port(_int enable -2 0 41(_ent (_in))))
				(_port(_int parity -1 0 42(_ent (_in))))
				(_port(_int outbits_current 4 0 43(_ent (_in))))
				(_port(_int outbits_prev 4 0 44(_ent (_in))))
				(_port(_int cathode_out 5 0 45(_ent (_out))))
				(_port(_int anode_out 6 0 46(_ent (_out))))
			)
		)
	)
	(_inst code_recieve 0 53(_comp Reciever)
		(_port
			((clk_ps2)(keyboard_clk))
			((D)(data))
			((code_current)(make))
			((code_prev)(break))
			((received)(data_reception))
			((parity_check)(parity))
		)
		(_use(_ent . Reciever)
			(_port
				((clk_ps2)(clk_ps2))
				((D)(D))
				((code_current)(code_current))
				((code_prev)(code_prev))
				((received)(received))
				((parity_check)(parity_check))
				((test)(_open))
			)
		)
	)
	(_inst fpga_display 0 54(_comp Display)
		(_port
			((keyboard_clk)(keyboard_clk))
			((fpga_clk)(fpga_clk))
			((enable)(data_reception))
			((parity)(parity))
			((outbits_current)(make))
			((outbits_prev)(break))
			((cathode_out)(cathode))
			((anode_out)(anode))
		)
		(_use(_ent . Display)
		)
	)
	(_object
		(_port(_int data -1 0 10(_ent(_in))))
		(_port(_int keyboard_clk -2 0 11(_ent(_in))))
		(_port(_int fpga_clk -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -2((_dto i 7 i 0)))))
		(_port(_int cathode 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -2((_dto i 3 i 0)))))
		(_port(_int anode 1 0 14(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int break 2 0 20(_arch(_uni(_string \"11111111"\)))))
		(_sig(_int make 2 0 20(_arch(_uni(_string \"11111111"\)))))
		(_sig(_int parity -1 0 21(_arch(_uni))))
		(_sig(_int data_reception -2 0 22(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46(_array -2((_dto i 3 i 0)))))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3668          1622391561457 arch_display
(_unit VHDL(display 0 6(arch_display 0 20))
	(_version ve8)
	(_time 1622391561458 2021.05.30 19:19:21)
	(_source(\./src/Display.vhd\))
	(_parameters tan)
	(_code edbfeabeb0bbbafaeabeaeb7bdeae4ebe9ebe4eaee)
	(_ent
		(_time 1622195787237)
	)
	(_comp
		(Freq_divider
			(_object
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int divided_clk 4 0 28(_ent (_out))))
			)
		)
	)
	(_inst div_frecventa 0 36(_comp Freq_divider)
		(_port
			((clk)(fpga_clk))
			((divided_clk)(divided_clk))
		)
		(_use(_ent . Freq_divider)
		)
	)
	(_object
		(_port(_int keyboard_clk -1 0 9(_ent(_in)(_event))))
		(_port(_int fpga_clk -1 0 10(_ent(_in))))
		(_port(_int enable -1 0 11(_ent(_in))))
		(_port(_int parity -2 0 12(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 13(_array -2((_dto i 7 i 0)))))
		(_port(_int outbits_current 0 0 13(_ent(_in))))
		(_port(_int outbits_prev 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int cathode_out 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16(_array -1((_dto i 3 i 0)))))
		(_port(_int anode_out 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_sig(_int bcd1 3 0 22(_arch(_uni))))
		(_sig(_int bcd2 3 0 22(_arch(_uni))))
		(_sig(_int bcd3 3 0 22(_arch(_uni))))
		(_sig(_int bcd4 3 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int divided_clk 5 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int code1 6 0 40(_prcs 0(_string \"11111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int code2 7 0 41(_prcs 0(_string \"11111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 42(_array -1((_dto i 7 i 0)))))
		(_var(_int code3 8 0 42(_prcs 0(_string \"11111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 43(_array -1((_dto i 7 i 0)))))
		(_var(_int code_current 9 0 43(_prcs 0(_string \"11111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 44(_array -1((_dto i 1 i 0)))))
		(_var(_int poz_p 10 0 44(_prcs 0(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 109(_array -1((_dto i 1 i 0)))))
		(_var(_int anod 11 0 109(_prcs 1(_string \"00"\))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0))(_read(2)(3)(4)(5)))))
			(line__107(_arch 1 0 107(_prcs(_simple)(_trgt(6)(7(3))(7(2))(7(1))(7(0)))(_sens(8)(9)(10)(11)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(16843009 0)
		(33686019 50463234)
		(33686275 50529027)
		(50463235 33751554)
		(33686019 33751810)
		(33686275 33686275)
		(33751555 33686274)
		(33751555 33686018)
		(33686019 50529027)
		(33686019 33686018)
		(33686019 33686274)
		(50528771 33686018)
		(50528771 33686019)
		(33686275 50463234)
		(50463235 33686019)
		(33686275 33686019)
		(50529027 50463234)
		(33686019 33686019)
		(33686275 33686274)
		(33751811 33686018)
		(50528771 50463234)
		(33686275 33751554)
		(33751811 33751555)
		(33686275 50528770)
		(50529026 50529027)
		(50529027 50529027)
		(771)
		(770)
		(514)
		(515)
	)
	(_model . arch_display 2 -1)
)
I 000055 55 3033          1622391575234 arch_big_thing
(_unit VHDL(big_thing 0 7(arch_big_thing 0 18))
	(_version ve8)
	(_time 1622391575235 2021.05.30 19:19:35)
	(_source(\./src/Big_thing.vhd\))
	(_parameters tan)
	(_code c2c4c997c99591d797c2d6989bc4cbc497c4c5c4c0)
	(_ent
		(_time 1622195787263)
	)
	(_comp
		(Reciever
			(_object
				(_port(_int clk_ps2 -2 0 27(_ent (_in))))
				(_port(_int D -1 0 28(_ent (_in))))
				(_port(_int code_current 3 0 29(_ent (_out))))
				(_port(_int code_prev 3 0 30(_ent (_out))))
				(_port(_int received -2 0 31(_ent (_out))))
				(_port(_int parity_check -1 0 32(_ent (_out))))
			)
		)
		(Display
			(_object
				(_port(_int keyboard_clk -2 0 39(_ent (_in))))
				(_port(_int fpga_clk -2 0 40(_ent (_in))))
				(_port(_int enable -2 0 41(_ent (_in))))
				(_port(_int parity -1 0 42(_ent (_in))))
				(_port(_int outbits_current 4 0 43(_ent (_in))))
				(_port(_int outbits_prev 4 0 44(_ent (_in))))
				(_port(_int cathode_out 5 0 45(_ent (_out))))
				(_port(_int anode_out 6 0 46(_ent (_out))))
			)
		)
	)
	(_inst code_recieve 0 53(_comp Reciever)
		(_port
			((clk_ps2)(keyboard_clk))
			((D)(data))
			((code_current)(make))
			((code_prev)(break))
			((received)(data_reception))
			((parity_check)(parity))
		)
		(_use(_ent . Reciever)
			(_port
				((clk_ps2)(clk_ps2))
				((D)(D))
				((code_current)(code_current))
				((code_prev)(code_prev))
				((received)(received))
				((parity_check)(parity_check))
				((test)(_open))
			)
		)
	)
	(_inst fpga_display 0 54(_comp Display)
		(_port
			((keyboard_clk)(keyboard_clk))
			((fpga_clk)(fpga_clk))
			((enable)(data_reception))
			((parity)(parity))
			((outbits_current)(make))
			((outbits_prev)(break))
			((cathode_out)(cathode))
			((anode_out)(anode))
		)
		(_use(_ent . Display)
		)
	)
	(_object
		(_port(_int data -1 0 10(_ent(_in))))
		(_port(_int keyboard_clk -2 0 11(_ent(_in))))
		(_port(_int fpga_clk -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -2((_dto i 7 i 0)))))
		(_port(_int cathode 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -2((_dto i 3 i 0)))))
		(_port(_int anode 1 0 14(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int break 2 0 20(_arch(_uni(_string \"11111111"\)))))
		(_sig(_int make 2 0 20(_arch(_uni(_string \"11111111"\)))))
		(_sig(_int parity -1 0 21(_arch(_uni))))
		(_sig(_int data_reception -2 0 22(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46(_array -2((_dto i 3 i 0)))))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3649          1622391856097 arch_display
(_unit VHDL(display 0 6(arch_display 0 20))
	(_version ve8)
	(_time 1622391856098 2021.05.30 19:24:16)
	(_source(\./src/Display.vhd\))
	(_parameters tan)
	(_code dddedb8f808b8acada8e9e878ddad4dbd9dbd4dade)
	(_ent
		(_time 1622195787237)
	)
	(_comp
		(Freq_divider
			(_object
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int divided_clk 4 0 28(_ent (_out))))
			)
		)
	)
	(_inst div_frecventa 0 36(_comp Freq_divider)
		(_port
			((clk)(fpga_clk))
			((divided_clk)(divided_clk))
		)
		(_use(_ent . Freq_divider)
		)
	)
	(_object
		(_port(_int keyboard_clk -1 0 9(_ent(_in)(_event))))
		(_port(_int fpga_clk -1 0 10(_ent(_in))))
		(_port(_int enable -1 0 11(_ent(_in))))
		(_port(_int parity -2 0 12(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 13(_array -2((_dto i 7 i 0)))))
		(_port(_int outbits_current 0 0 13(_ent(_in))))
		(_port(_int outbits_prev 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int cathode_out 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16(_array -1((_dto i 3 i 0)))))
		(_port(_int anode_out 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_sig(_int bcd1 3 0 22(_arch(_uni))))
		(_sig(_int bcd2 3 0 22(_arch(_uni))))
		(_sig(_int bcd3 3 0 22(_arch(_uni))))
		(_sig(_int bcd4 3 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int divided_clk 5 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int code1 6 0 40(_prcs 0(_string \"11111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int code2 7 0 41(_prcs 0(_string \"11111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 42(_array -1((_dto i 7 i 0)))))
		(_var(_int code3 8 0 42(_prcs 0(_string \"11111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 43(_array -1((_dto i 7 i 0)))))
		(_var(_int code_current 9 0 43(_prcs 0(_string \"11111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 44(_array -1((_dto i 1 i 0)))))
		(_var(_int poz_p 10 0 44(_prcs 0(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 109(_array -1((_dto i 1 i 0)))))
		(_var(_int anod 11 0 109(_prcs 1(_string \"00"\))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0))(_read(2)(3)(4)))))
			(line__107(_arch 1 0 107(_prcs(_simple)(_trgt(6)(7(3))(7(2))(7(1))(7(0)))(_sens(8)(9)(10)(11)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019 50463234)
		(33686275 50529027)
		(50463235 33751554)
		(33686019 33751810)
		(33686275 33686275)
		(33751555 33686274)
		(33751555 33686018)
		(33686019 50529027)
		(33686019 33686018)
		(33686019 33686274)
		(50528771 33686018)
		(50528771 33686019)
		(33686275 50463234)
		(50463235 33686019)
		(33686275 33686019)
		(50529027 50463234)
		(33686019 33686019)
		(33686275 33686274)
		(33751811 33686018)
		(50528771 50463234)
		(33686275 33751554)
		(33751811 33751555)
		(33686275 50528770)
		(50529026 50529027)
		(50529027 50529027)
		(771)
		(770)
		(514)
		(515)
	)
	(_model . arch_display 2 -1)
)
I 000055 55 3033          1622391859344 arch_big_thing
(_unit VHDL(big_thing 0 7(arch_big_thing 0 18))
	(_version ve8)
	(_time 1622391859345 2021.05.30 19:24:19)
	(_source(\./src/Big_thing.vhd\))
	(_parameters tan)
	(_code 8083d48e89d7d395d58094dad9868986d586878682)
	(_ent
		(_time 1622195787263)
	)
	(_comp
		(Reciever
			(_object
				(_port(_int clk_ps2 -2 0 27(_ent (_in))))
				(_port(_int D -1 0 28(_ent (_in))))
				(_port(_int code_current 3 0 29(_ent (_out))))
				(_port(_int code_prev 3 0 30(_ent (_out))))
				(_port(_int received -2 0 31(_ent (_out))))
				(_port(_int parity_check -1 0 32(_ent (_out))))
			)
		)
		(Display
			(_object
				(_port(_int keyboard_clk -2 0 39(_ent (_in))))
				(_port(_int fpga_clk -2 0 40(_ent (_in))))
				(_port(_int enable -2 0 41(_ent (_in))))
				(_port(_int parity -1 0 42(_ent (_in))))
				(_port(_int outbits_current 4 0 43(_ent (_in))))
				(_port(_int outbits_prev 4 0 44(_ent (_in))))
				(_port(_int cathode_out 5 0 45(_ent (_out))))
				(_port(_int anode_out 6 0 46(_ent (_out))))
			)
		)
	)
	(_inst code_recieve 0 53(_comp Reciever)
		(_port
			((clk_ps2)(keyboard_clk))
			((D)(data))
			((code_current)(make))
			((code_prev)(break))
			((received)(data_reception))
			((parity_check)(parity))
		)
		(_use(_ent . Reciever)
			(_port
				((clk_ps2)(clk_ps2))
				((D)(D))
				((code_current)(code_current))
				((code_prev)(code_prev))
				((received)(received))
				((parity_check)(parity_check))
				((test)(_open))
			)
		)
	)
	(_inst fpga_display 0 54(_comp Display)
		(_port
			((keyboard_clk)(keyboard_clk))
			((fpga_clk)(fpga_clk))
			((enable)(data_reception))
			((parity)(parity))
			((outbits_current)(make))
			((outbits_prev)(break))
			((cathode_out)(cathode))
			((anode_out)(anode))
		)
		(_use(_ent . Display)
		)
	)
	(_object
		(_port(_int data -1 0 10(_ent(_in))))
		(_port(_int keyboard_clk -2 0 11(_ent(_in))))
		(_port(_int fpga_clk -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -2((_dto i 7 i 0)))))
		(_port(_int cathode 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -2((_dto i 3 i 0)))))
		(_port(_int anode 1 0 14(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int break 2 0 20(_arch(_uni(_string \"11111111"\)))))
		(_sig(_int make 2 0 20(_arch(_uni(_string \"11111111"\)))))
		(_sig(_int parity -1 0 21(_arch(_uni))))
		(_sig(_int data_reception -2 0 22(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46(_array -2((_dto i 3 i 0)))))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000054 55 1879          1622392173843 arch_reciever
(_unit VHDL(reciever 0 7(arch_reciever 0 21))
	(_version ve8)
	(_time 1622392173844 2021.05.30 19:29:33)
	(_source(\./src/Reciever.vhd\))
	(_parameters tan)
	(_code 13164214154444051e150648441516141114111516)
	(_ent
		(_time 1622390296914)
	)
	(_object
		(_port(_int clk_ps2 -1 0 10(_ent(_in)(_event))))
		(_port(_int D -2 0 11(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 12(_array -2((_dto i 7 i 0)))))
		(_port(_int code_current 0 0 12(_ent(_out))))
		(_port(_int code_prev 0 0 13(_ent(_out))))
		(_port(_int received -1 0 14(_ent(_out))))
		(_port(_int parity_check -2 0 15(_ent(_out))))
		(_type(_int ~BIT_VECTOR{10~downto~0}~12 0 16(_array -2((_dto i 10 i 0)))))
		(_port(_int test 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 23(_array -1((_dto i 10 i 0)))))
		(_sig(_int bit_reception 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_var(_int counter 3 0 28(_prcs 0(_string \"0000"\))))
		(_type(_int ~BIT_VECTOR{10~downto~0}~13 0 29(_array -2((_dto i 10 i 0)))))
		(_var(_int bit_reception 4 0 29(_prcs 0(_string \"11111111111"\))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 30(_array -2((_dto i 7 i 0)))))
		(_var(_int prev 5 0 30(_prcs 0(_string \"11111111"\))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 31(_array -2((_dto i 7 i 0)))))
		(_var(_int current 6 0 31(_prcs 0(_string \"11111111"\))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(2)(3)(4)(5)(6))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(50528771)
		(16843009 16843009 65793)
		(33686018)
	)
	(_model . arch_reciever 1 -1)
)
I 000053 55 3649          1622392176756 arch_display
(_unit VHDL(display 0 6(arch_display 0 20))
	(_version ve8)
	(_time 1622392176757 2021.05.30 19:29:36)
	(_source(\./src/Display.vhd\))
	(_parameters tan)
	(_code 6d686e6d303b3a7a6a3e2e373d6a646b696b646a6e)
	(_ent
		(_time 1622195787237)
	)
	(_comp
		(Freq_divider
			(_object
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int divided_clk 4 0 28(_ent (_out))))
			)
		)
	)
	(_inst div_frecventa 0 36(_comp Freq_divider)
		(_port
			((clk)(fpga_clk))
			((divided_clk)(divided_clk))
		)
		(_use(_ent . Freq_divider)
		)
	)
	(_object
		(_port(_int keyboard_clk -1 0 9(_ent(_in)(_event))))
		(_port(_int fpga_clk -1 0 10(_ent(_in))))
		(_port(_int enable -1 0 11(_ent(_in))))
		(_port(_int parity -2 0 12(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 13(_array -2((_dto i 7 i 0)))))
		(_port(_int outbits_current 0 0 13(_ent(_in))))
		(_port(_int outbits_prev 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int cathode_out 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16(_array -1((_dto i 3 i 0)))))
		(_port(_int anode_out 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_sig(_int bcd1 3 0 22(_arch(_uni))))
		(_sig(_int bcd2 3 0 22(_arch(_uni))))
		(_sig(_int bcd3 3 0 22(_arch(_uni))))
		(_sig(_int bcd4 3 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int divided_clk 5 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int code1 6 0 40(_prcs 0(_string \"11111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int code2 7 0 41(_prcs 0(_string \"11111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 42(_array -1((_dto i 7 i 0)))))
		(_var(_int code3 8 0 42(_prcs 0(_string \"11111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 43(_array -1((_dto i 7 i 0)))))
		(_var(_int code_current 9 0 43(_prcs 0(_string \"11111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 44(_array -1((_dto i 1 i 0)))))
		(_var(_int poz_p 10 0 44(_prcs 0(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 109(_array -1((_dto i 1 i 0)))))
		(_var(_int anod 11 0 109(_prcs 1(_string \"00"\))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0))(_read(2)(3)(4)))))
			(line__107(_arch 1 0 107(_prcs(_simple)(_trgt(6)(7(3))(7(2))(7(1))(7(0)))(_sens(8)(9)(10)(11)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019 50463234)
		(33686275 50529027)
		(50463235 33751554)
		(33686019 33751810)
		(33686275 33686275)
		(33751555 33686274)
		(33751555 33686018)
		(33686019 50529027)
		(33686019 33686018)
		(33686019 33686274)
		(50528771 33686018)
		(50528771 33686019)
		(33686275 50463234)
		(50463235 33686019)
		(33686275 33686019)
		(50529027 50463234)
		(33686019 33686019)
		(33686275 33686274)
		(33751811 33686018)
		(50528771 50463234)
		(33686275 33751554)
		(33751811 33751555)
		(33686275 50528770)
		(50529026 50529027)
		(50529027 50529027)
		(771)
		(770)
		(514)
		(515)
	)
	(_model . arch_display 2 -1)
)
V 000053 55 3649          1622392645874 arch_display
(_unit VHDL(display 0 6(arch_display 0 20))
	(_version ve8)
	(_time 1622392645875 2021.05.30 19:37:25)
	(_source(\./src/Display.vhd\))
	(_parameters tan)
	(_code f2f1a0a2f9a4a5e5f5a1b1a8a2f5fbf4f6f4fbf5f1)
	(_ent
		(_time 1622195787237)
	)
	(_comp
		(Freq_divider
			(_object
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int divided_clk 4 0 28(_ent (_out))))
			)
		)
	)
	(_inst div_frecventa 0 36(_comp Freq_divider)
		(_port
			((clk)(fpga_clk))
			((divided_clk)(divided_clk))
		)
		(_use(_ent . Freq_divider)
		)
	)
	(_object
		(_port(_int keyboard_clk -1 0 9(_ent(_in)(_event))))
		(_port(_int fpga_clk -1 0 10(_ent(_in))))
		(_port(_int enable -1 0 11(_ent(_in))))
		(_port(_int parity -2 0 12(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 13(_array -2((_dto i 7 i 0)))))
		(_port(_int outbits_current 0 0 13(_ent(_in))))
		(_port(_int outbits_prev 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int cathode_out 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16(_array -1((_dto i 3 i 0)))))
		(_port(_int anode_out 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_sig(_int bcd1 3 0 22(_arch(_uni))))
		(_sig(_int bcd2 3 0 22(_arch(_uni))))
		(_sig(_int bcd3 3 0 22(_arch(_uni))))
		(_sig(_int bcd4 3 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int divided_clk 5 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int code1 6 0 40(_prcs 0(_string \"11111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int code2 7 0 41(_prcs 0(_string \"11111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 42(_array -1((_dto i 7 i 0)))))
		(_var(_int code3 8 0 42(_prcs 0(_string \"11111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 43(_array -1((_dto i 7 i 0)))))
		(_var(_int code_current 9 0 43(_prcs 0(_string \"11111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 44(_array -1((_dto i 1 i 0)))))
		(_var(_int poz_p 10 0 44(_prcs 0(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 109(_array -1((_dto i 1 i 0)))))
		(_var(_int anod 11 0 109(_prcs 1(_string \"00"\))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0))(_read(2)(3)(4)))))
			(line__107(_arch 1 0 107(_prcs(_simple)(_trgt(6)(7(3))(7(2))(7(1))(7(0)))(_sens(8)(9)(10)(11)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686019 50463234)
		(33686275 50529027)
		(50463235 33751554)
		(33686019 33751810)
		(33686275 33686275)
		(33751555 33686274)
		(33751555 33686018)
		(33686019 50529027)
		(33686019 33686018)
		(33686019 33686274)
		(50528771 33686018)
		(50528771 33686019)
		(33686275 50463234)
		(50463235 33686019)
		(33686275 33686019)
		(50529027 50463234)
		(33686019 33686019)
		(33686275 33686274)
		(33751811 33686018)
		(50528771 50463234)
		(33686275 33751554)
		(33751811 33751555)
		(33686275 50528770)
		(50529026 50529027)
		(50529027 50529027)
		(771)
		(770)
		(514)
		(515)
	)
	(_model . arch_display 2 -1)
)
V 000055 55 3033          1622392747597 arch_big_thing
(_unit VHDL(big_thing 0 7(arch_big_thing 0 18))
	(_version ve8)
	(_time 1622392747598 2021.05.30 19:39:07)
	(_source(\./src/Big_thing.vhd\))
	(_parameters tan)
	(_code 491a1f4b491e1a5c1c495d13104f404f1c4f4e4f4b)
	(_ent
		(_time 1622195787263)
	)
	(_comp
		(Reciever
			(_object
				(_port(_int clk_ps2 -2 0 27(_ent (_in))))
				(_port(_int D -1 0 28(_ent (_in))))
				(_port(_int code_current 3 0 29(_ent (_out))))
				(_port(_int code_prev 3 0 30(_ent (_out))))
				(_port(_int received -2 0 31(_ent (_out))))
				(_port(_int parity_check -1 0 32(_ent (_out))))
			)
		)
		(Display
			(_object
				(_port(_int keyboard_clk -2 0 39(_ent (_in))))
				(_port(_int fpga_clk -2 0 40(_ent (_in))))
				(_port(_int enable -2 0 41(_ent (_in))))
				(_port(_int parity -1 0 42(_ent (_in))))
				(_port(_int outbits_current 4 0 43(_ent (_in))))
				(_port(_int outbits_prev 4 0 44(_ent (_in))))
				(_port(_int cathode_out 5 0 45(_ent (_out))))
				(_port(_int anode_out 6 0 46(_ent (_out))))
			)
		)
	)
	(_inst code_recieve 0 53(_comp Reciever)
		(_port
			((clk_ps2)(keyboard_clk))
			((D)(data))
			((code_current)(make))
			((code_prev)(break))
			((received)(data_reception))
			((parity_check)(parity))
		)
		(_use(_ent . Reciever)
			(_port
				((clk_ps2)(clk_ps2))
				((D)(D))
				((code_current)(code_current))
				((code_prev)(code_prev))
				((received)(received))
				((parity_check)(parity_check))
				((test)(_open))
			)
		)
	)
	(_inst fpga_display 0 54(_comp Display)
		(_port
			((keyboard_clk)(keyboard_clk))
			((fpga_clk)(fpga_clk))
			((enable)(data_reception))
			((parity)(parity))
			((outbits_current)(make))
			((outbits_prev)(break))
			((cathode_out)(cathode))
			((anode_out)(anode))
		)
		(_use(_ent . Display)
		)
	)
	(_object
		(_port(_int data -1 0 10(_ent(_in))))
		(_port(_int keyboard_clk -2 0 11(_ent(_in))))
		(_port(_int fpga_clk -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -2((_dto i 7 i 0)))))
		(_port(_int cathode 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -2((_dto i 3 i 0)))))
		(_port(_int anode 1 0 14(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int break 2 0 20(_arch(_uni(_string \"11111111"\)))))
		(_sig(_int make 2 0 20(_arch(_uni(_string \"11111111"\)))))
		(_sig(_int parity -1 0 21(_arch(_uni))))
		(_sig(_int data_reception -2 0 22(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46(_array -2((_dto i 3 i 0)))))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
