transport select jtag

reset_config trst_and_srst separate srst_gates_jtag trst_push_pull srst_open_drain connect_deassert_srst

source [find target/imx6.cfg]
source [find mem_helper.tcl]


$_TARGETNAME configure -event gdb-attach { imx6q_sabre_init }


proc disable_wdog { } {
     mwh 0x020bc000 0x30
}

proc apply_dcd { } {
     echo "Applying DCD..."
     mww 0x020e05a8 0x00000030
     mww 0x020e05b0 0x00000030
     mww 0x020e0524 0x00000030
     mww 0x020e051c 0x00000030
     mww 0x020e0518 0x00000030
     mww 0x020e050c 0x00000030
     mww 0x020e05b8 0x00000030
     mww 0x020e05c0 0x00000030
     mww 0x020e05ac 0x00020030
     mww 0x020e05b4 0x00020030
     mww 0x020e0528 0x00020030
     mww 0x020e0520 0x00020030
     mww 0x020e0514 0x00020030
     mww 0x020e0510 0x00020030
     mww 0x020e05bc 0x00020030
     mww 0x020e05c4 0x00020030
     mww 0x020e056c 0x00020030
     mww 0x020e0578 0x00020030
     mww 0x020e0588 0x00020030
     mww 0x020e0594 0x00020030
     mww 0x020e057c 0x00020030
     mww 0x020e0590 0x00003000
     mww 0x020e0598 0x00003000
     mww 0x020e058c 0x00000000
     mww 0x020e059c 0x00003030
     mww 0x020e05a0 0x00003030
     mww 0x020e0784 0x00000030
     mww 0x020e0788 0x00000030
     mww 0x020e0794 0x00000030
     mww 0x020e079c 0x00000030
     mww 0x020e07a0 0x00000030
     mww 0x020e07a4 0x00000030
     mww 0x020e07a8 0x00000030
     mww 0x020e0748 0x00000030
     mww 0x020e074c 0x00000030
     mww 0x020e0750 0x00020000
     mww 0x020e0758 0x00000000
     mww 0x020e0774 0x00020000
     mww 0x020e078c 0x00000030
     mww 0x020e0798 0x000c0000
     mww 0x021b081c 0x33333333
     mww 0x021b0820 0x33333333
     mww 0x021b0824 0x33333333
     mww 0x021b0828 0x33333333
     mww 0x021b481c 0x33333333
     mww 0x021b4820 0x33333333
     mww 0x021b4824 0x33333333
     mww 0x021b4828 0x33333333
     mww 0x021b0018 0x00081740
     mww 0x021b001c 0x00008000
     mww 0x021b000c 0x555a7975
     mww 0x021b0010 0xff538e64
     mww 0x021b0014 0x01ff00db
     mww 0x021b002c 0x000026d2
     mww 0x021b0030 0x005b0e21
     mww 0x021b0008 0x09444040
     mww 0x021b0004 0x00025576
     mww 0x021b0040 0x00000027
     mww 0x021b0000 0x831a0000
     mww 0x021b001c 0x04088032
     mww 0x021b001c 0x0408803a
     mww 0x021b001c 0x00008033
     mww 0x021b001c 0x0000803b
     mww 0x021b001c 0x00428031
     mww 0x021b001c 0x00428039
     mww 0x021b001c 0x09408030
     mww 0x021b001c 0x09408038
     mww 0x021b001c 0x04008040
     mww 0x021b001c 0x04008048
     mww 0x021b0800 0xa1380003
     mww 0x021b4800 0xa1380003
     mww 0x021b0020 0x00005800
     mww 0x021b0818 0x00022227
     mww 0x021b4818 0x00022227
     mww 0x021b083c 0x434b0350
     mww 0x021b0840 0x034c0359
     mww 0x021b483c 0x434b0350
     mww 0x021b4840 0x03650348
     mww 0x021b0848 0x4436383b
     mww 0x021b4848 0x39393341
     mww 0x021b0850 0x35373933
     mww 0x021b4850 0x48254A36
     mww 0x021b080c 0x001f001f
     mww 0x021b0810 0x001f001f
     mww 0x021b480c 0x00440044
     mww 0x021b4810 0x00440044
     mww 0x021b08b8 0x00000800
     mww 0x021b48b8 0x00000800
     mww 0x021b001c 0x00000000
     mww 0x021b0404 0x00011006
     mww 0x020c4068 0x00c03f3f
     mww 0x020c406c 0x0030fc03
     mww 0x020c4070 0x0fffc000
     mww 0x020c4074 0x3ff00000
     mww 0x020c4078 0x00fff300
     mww 0x020c407c 0x0f0000c3
     mww 0x020c4080 0x000003ff
     mww 0x020e0010 0xf00000cf
     mww 0x020e0018 0x007f007f
     mww 0x020e001c 0x007f007f
}

# L2CC Cache setup/invalidation/disable
proc init_l2cc { } {
	; #/* explicitly disable L2 cache */
	; #mrc 15, 0, r0, c1, c0, 1
	set tR [arm mrc 15 0 1 0 1]
	; #bic r0, r0, #0x2
	; #mcr 15, 0, r0, c1, c0, 1
	arm mcr 15 0 1 0 1 [expr $tR & ~(1<<2)]

	; #/* reconfigure L2 cache aux control reg */
	; #mov r0, #0xC0                   /* tag RAM */
	; #add r0, r0, #0x4                /* data RAM */
	; #orr r0, r0, #(1 << 24)          /* disable write allocate delay */
	; #orr r0, r0, #(1 << 23)          /* disable write allocate combine */
	; #orr r0, r0, #(1 << 22)          /* disable write allocate */

	; #mcr 15, 1, r0, c9, c0, 2
	arm mcr 15 1 9 0 2 [expr 0xC4 | (1<<24) | (1<<23) | (1<22)]
}


proc imx6q_sabre_init { } {
	echo "Reset-init..."
	; # halt the CPU
	halt

	dap apsel 1

	disable_wdog
	apply_dcd

	# ; # ARM errata ID #468414
	set tR [arm mrc 15 0 1 0 1]
	arm mcr 15 0 1 0 1 [expr $tR | (1<<5)]	; # enable L1NEON bit

	init_l2cc

	dap apsel 0

	; # Force ARM state
	; #reg cpsr 0x000001D3
	# arm core_state arm
}
