/vol/synopsys/fpga/O-2018.09-SP1/bin/syn_nfilter  -link  -multisrs  /home/icl5712/GitHub/CE387/Lab1/rev_1/synwork/fibonacci_comp.srs  -osyn  /home/icl5712/GitHub/CE387/Lab1/rev_1/synwork/fibonacci_mult.srs  -log  /home/icl5712/GitHub/CE387/Lab1/rev_1/synlog/fibonacci_multi_srs_gen.srr 
relcom:/vol/synopsys/fpga/O-2018.09-SP1/bin/syn_nfilter -link -multisrs ../synwork/fibonacci_comp.srs -osyn ../synwork/fibonacci_mult.srs -log ../synlog/fibonacci_multi_srs_gen.srr
rc:0 success:1 runtime:0
file:../synwork/fibonacci_comp.srs|io:i|time:1737519826|size:2389|exec:0|csum:F17FE0C344313D167161774D48534B54
file:../synwork/fibonacci_mult.srs|io:o|time:1737519827|size:2082|exec:0|csum:
file:../synlog/fibonacci_multi_srs_gen.srr|io:o|time:1737519827|size:1418|exec:0|csum:
file:/vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/syn_nfilter|io:i|time:1543382463|size:12202632|exec:1|csum:2CF5CA82A12C53A85C3E36D57C2461DC
file:/vol/synopsys/fpga/O-2018.09-SP1/bin/syn_nfilter|io:i|time:1543382354|size:368|exec:1|csum:004E4455B64BA10AD6A92FB2301610E0
