Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar  9 17:47:48 2021
| Host         : LAPTOP-PE3V4VON running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file audiolevel_control_sets_placed.rpt
| Design       : audiolevel
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              92 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              68 |            9 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+----------------+-----------------------+------------------+----------------+
|         Clock Signal         |  Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+------------------------------+----------------+-----------------------+------------------+----------------+
|  J_MIC3_Pin1_OBUF_BUFG       | averager/clear |                       |                2 |              8 |
|  J_MIC3_Pin1_OBUF_BUFG       |                | averager/clear        |                3 |             20 |
| ~microphone/J_MIC3_Pin4_OBUF |                |                       |                3 |             24 |
|  CLK100MHZ_IBUF_BUFG         |                | ctr20k[0]_i_1_n_0     |                3 |             24 |
|  CLK100MHZ_IBUF_BUFG         |                | J_MIC3_Pin1_OBUF_BUFG |                3 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG       |                |                       |                4 |             32 |
|  CLK100MHZ_IBUF_BUFG         |                |                       |                7 |             36 |
+------------------------------+----------------+-----------------------+------------------+----------------+


