<profile>

<section name = "Vitis HLS Report for 'merge_sort_84'" level="0">
<item name = "Date">Sat Apr 22 15:42:44 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">sort_seperate_bucket</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.355 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">312502, 312502, 3.125 ms, 3.125 ms, 312502, 312502, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_9_1">312500, 312500, 2, 1, 1, 312500, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 294, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 112, -</column>
<column name="Register">-, -, 171, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln9_fu_116_p2">+, 0, 0, 26, 19, 1</column>
<column name="j_97_fu_167_p2">+, 0, 0, 39, 32, 1</column>
<column name="j_fu_215_p2">+, 0, 0, 39, 32, 1</column>
<column name="k_97_fu_178_p2">+, 0, 0, 39, 32, 1</column>
<column name="k_fu_205_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln12_fu_149_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln25_fu_161_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_110">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_259">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_263">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_269">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_273">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln12_16_fu_143_p2">icmp, 0, 0, 20, 32, 18</column>
<column name="icmp_ln12_fu_137_p2">icmp, 0, 0, 20, 32, 18</column>
<column name="icmp_ln13_fu_199_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln25_fu_155_p2">icmp, 0, 0, 20, 32, 18</column>
<column name="icmp_ln9_fu_110_p2">icmp, 0, 0, 14, 19, 19</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_91">9, 2, 19, 38</column>
<column name="ap_sig_allocacmp_j_96">14, 3, 32, 96</column>
<column name="ap_sig_allocacmp_k_96">14, 3, 32, 96</column>
<column name="i_fu_34">9, 2, 19, 38</column>
<column name="j_01_fu_42">20, 4, 32, 128</column>
<column name="k_02_fu_38">14, 3, 32, 96</column>
<column name="sorted_data_d0">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln12_reg_272">1, 0, 1, 0</column>
<column name="and_ln25_reg_281">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_fu_34">19, 0, 19, 0</column>
<column name="j_01_fu_42">32, 0, 32, 0</column>
<column name="j_96_reg_254">32, 0, 32, 0</column>
<column name="k_02_fu_38">32, 0, 32, 0</column>
<column name="k_96_reg_249">32, 0, 32, 0</column>
<column name="sorted_data_addr_reg_276">19, 0, 19, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, merge_sort.84, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, merge_sort.84, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, merge_sort.84, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, merge_sort.84, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, merge_sort.84, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, merge_sort.84, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, merge_sort.84, return value</column>
<column name="input1_address0">out, 18, ap_memory, input1, array</column>
<column name="input1_ce0">out, 1, ap_memory, input1, array</column>
<column name="input1_q0">in, 32, ap_memory, input1, array</column>
<column name="input2_address0">out, 18, ap_memory, input2, array</column>
<column name="input2_ce0">out, 1, ap_memory, input2, array</column>
<column name="input2_q0">in, 32, ap_memory, input2, array</column>
<column name="sorted_data_address0">out, 19, ap_memory, sorted_data, array</column>
<column name="sorted_data_ce0">out, 1, ap_memory, sorted_data, array</column>
<column name="sorted_data_we0">out, 1, ap_memory, sorted_data, array</column>
<column name="sorted_data_d0">out, 32, ap_memory, sorted_data, array</column>
</table>
</item>
</section>
</profile>
