#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Jul 24 10:30:35 2020
# Process ID: 10256
# Current directory: C:/PROJECTS_Boards/Design_project/Nexys_A7/ip_repo/axi_sdcard_v1_0_backup_02
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4620 C:\PROJECTS_Boards\Design_project\Nexys_A7\ip_repo\axi_sdcard_v1_0_backup_02\edit_axi_sdcard_v1_0.xpr
# Log file: C:/PROJECTS_Boards/Design_project/Nexys_A7/ip_repo/axi_sdcard_v1_0_backup_02/vivado.log
# Journal file: C:/PROJECTS_Boards/Design_project/Nexys_A7/ip_repo/axi_sdcard_v1_0_backup_02\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/ctambe/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
INFO: [Common 17-1463] Init.tcl in C:/Users/ctambe/AppData/Roaming/Xilinx/Vivado/init.tcl is not used. Vivado_init.tcl is already sourced.
start_gui
open_project C:/PROJECTS_Boards/Design_project/Nexys_A7/ip_repo/axi_sdcard_v1_0_backup_02/edit_axi_sdcard_v1_0.xpr
INFO: [Project 1-313] Project file moved from 'C:/PROJECTS_Boards/Design_project/Nexys_A7/ip_repo' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/PROJECTS_Boards/Design_project/Nexys_A7/vivado-boards/new/board_files'; using path 'C:/PROJECTS_Boards/Design_project/vivado-boards/new/board_files' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/PROJECTS_Boards/Design_project/Nexys_A7/ip_repo/axi_sdcard_v1_0_backup_02/axi_sdcard_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 1060.930 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::open_ipxact_file C:/PROJECTS_Boards/Design_project/Nexys_A7/ip_repo/axi_sdcard_v1_0_backup_02/axi_sdcard_1.0/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'c:/PROJECTS_Boards/Design_project/Nexys_A7/ip_repo/axi_sdcard_v1_0_backup_02/axi_sdcard_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/PROJECTS_Boards/Design_project/Nexys_A7/ip_repo/axi_sdcard_v1_0_backup_02/axi_sdcard_1.0/hdl/axi4_sdcard.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/PROJECTS_Boards/Design_project/Nexys_A7/ip_repo/axi_sdcard_v1_0_backup_02/axi_sdcard_1.0/hdl/fifo.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/PROJECTS_Boards/Design_project/Nexys_A7/ip_repo/axi_sdcard_v1_0_backup_02/axi_sdcard_1.0/hdl/phy_spimaster.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/PROJECTS_Boards/Design_project/Nexys_A7/ip_repo/axi_sdcard_v1_0_backup_02/axi_sdcard_1.0/hdl/sdcard.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/PROJECTS_Boards/Design_project/Nexys_A7/ip_repo/axi_sdcard_v1_0_backup_02/axi_sdcard_1.0/hdl/spimaster.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/PROJECTS_Boards/Design_project/Nexys_A7/ip_repo/axi_sdcard_v1_0_backup_02/axi_sdcard_1.0/hdl/spimode_sdcard.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/PROJECTS_Boards/Design_project/Nexys_A7/ip_repo/axi_sdcard_v1_0_backup_02/axi_sdcard_1.0/hdl/axi_sdcard_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/PROJECTS_Boards/Design_project/Nexys_A7/ip_repo/axi_sdcard_v1_0_backup_02/axi_sdcard_1.0/hdl/axi4_sdcard.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/PROJECTS_Boards/Design_project/Nexys_A7/ip_repo/axi_sdcard_v1_0_backup_02/axi_sdcard_1.0/hdl/fifo.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/PROJECTS_Boards/Design_project/Nexys_A7/ip_repo/axi_sdcard_v1_0_backup_02/axi_sdcard_1.0/hdl/phy_spimaster.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/PROJECTS_Boards/Design_project/Nexys_A7/ip_repo/axi_sdcard_v1_0_backup_02/axi_sdcard_1.0/hdl/sdcard.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/PROJECTS_Boards/Design_project/Nexys_A7/ip_repo/axi_sdcard_v1_0_backup_02/axi_sdcard_1.0/hdl/spimaster.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/PROJECTS_Boards/Design_project/Nexys_A7/ip_repo/axi_sdcard_v1_0_backup_02/axi_sdcard_1.0/hdl/spimode_sdcard.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/PROJECTS_Boards/Design_project/Nexys_A7/ip_repo/axi_sdcard_v1_0_backup_02/axi_sdcard_1.0/hdl/axi_sdcard_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/PROJECTS_Boards/Design_project/Nexys_A7/ip_repo/axi_sdcard_v1_0_backup_02/axi_sdcard_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/fifo.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/phy_spimaster.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/spimaster.v" from the top-level HDL file.
INFO: [IP_Flow 19-3166] Bus Interface 'S_AXI': References existing memory map 'S_AXI'.
set_property core_revision 115 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/PROJECTS_Boards/Design_project/Nexys_A7/ip_repo/axi_sdcard_v1_0_backup_02/axi_sdcard_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/PROJECTS_Boards/Design_project/Nexys_A7/ip_repo/axi_sdcard_v1_0_backup_02/axi_sdcard_1.0'
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 24 10:33:21 2020...
