

================================================================
== Vivado HLS Report for 'fc_FC3'
================================================================
* Date:           Thu Mar 19 00:54:36 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_cnn3_Accuracy
* Solution:       solution_param3202
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.918|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1306|  1306|  1306|  1306|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- OUT     |  1305|  1305|       261|          -|          -|     5|    no    |
        | + IN     |   257|   257|         9|          3|          1|    84|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    301|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     14|     870|    500|    -|
|Memory           |        2|      -|      54|      6|    -|
|Multiplexer      |        -|      -|       -|    116|    -|
|Register         |        0|      -|     611|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     14|    1535|    955|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      6|       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |lenet_mul_63ns_30cDy_U347  |lenet_mul_63ns_30cDy  |        0|      7|  435|  250|    0|
    |lenet_mul_63ns_30cDy_U348  |lenet_mul_63ns_30cDy  |        0|      7|  435|  250|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                      |                      |        0|     14|  870|  500|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |FC3_bias_V_0_U     |fc_FC3_FC3_bias_V_0   |        0|  27|   3|    0|     5|   27|     1|          135|
    |FC3_bias_V_1_U     |fc_FC3_FC3_bias_V_1   |        0|  27|   3|    0|     5|   27|     1|          135|
    |FC3_weights_V_0_U  |fc_FC3_FC3_weightcFz  |        1|   0|   0|    0|   420|   30|     1|        12600|
    |FC3_weights_V_1_U  |fc_FC3_FC3_weightcGz  |        1|   0|   0|    0|   420|   30|     1|        12600|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                      |        2|  54|   6|    0|   850|  114|     4|        25470|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+-----+------------+------------+
    |mul_ln1116_fu_213_p2  |     *    |      0|  0|   33|           3|           7|
    |add_ln1116_fu_266_p2  |     +    |      0|  0|   14|          10|          10|
    |i_fu_251_p2           |     +    |      0|  0|   15|           7|           1|
    |o_fu_351_p2           |     +    |      0|  0|   13|           4|           2|
    |ret_V_1_fu_334_p2     |     +    |      0|  0|  101|          94|          94|
    |ret_V_fu_307_p2       |     +    |      0|  0|  101|          94|          94|
    |icmp_ln101_fu_186_p2  |   icmp   |      0|  0|    9|           4|           4|
    |icmp_ln104_fu_245_p2  |   icmp   |      0|  0|   11|           7|           7|
    |ap_block_state1       |    or    |      0|  0|    2|           1|           1|
    |ap_enable_pp0         |    xor   |      0|  0|    2|           1|           2|
    +----------------------+----------+-------+---+-----+------------+------------+
    |Total                 |          |      0|  0|  301|         225|         222|
    +----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  41|          8|    1|          8|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_179_p4  |   9|          2|    7|         14|
    |i_0_reg_175                   |   9|          2|    7|         14|
    |o_0_reg_163                   |   9|          2|    4|          8|
    |out_fc3_0_V_d0                |  15|          3|   64|        192|
    |out_fc3_1_V_d0                |  15|          3|   64|        192|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 116|         24|  149|        432|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |FC3_weights_V_0_load_reg_414  |  30|   0|   30|          0|
    |FC3_weights_V_1_load_reg_424  |  30|   0|   30|          0|
    |ap_CS_fsm                     |   7|   0|    7|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |i_0_reg_175                   |   7|   0|    7|          0|
    |i_reg_394                     |   7|   0|    7|          0|
    |icmp_ln104_reg_390            |   1|   0|    1|          0|
    |in_V_load_reg_419             |  63|   0|   63|          0|
    |lshr_ln_reg_360               |   3|   0|    3|          0|
    |mul_ln1116_reg_385            |   8|   0|   10|          2|
    |o_0_reg_163                   |   4|   0|    4|          0|
    |out_fc3_0_V_addr_reg_370      |   3|   0|    3|          0|
    |out_fc3_1_V_addr_reg_380      |   3|   0|    3|          0|
    |p_Val2_5_reg_450              |  64|   0|   64|          0|
    |p_Val2_8_reg_460              |  64|   0|   64|          0|
    |r_V_1_reg_455                 |  93|   0|   93|          0|
    |r_V_reg_445                   |  93|   0|   93|          0|
    |zext_ln1118_reg_434           |  63|   0|   93|         30|
    |icmp_ln104_reg_390            |  64|  32|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 611|  32|  580|         32|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |    fc_FC3    | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |    fc_FC3    | return value |
|ap_start              |  in |    1| ap_ctrl_hs |    fc_FC3    | return value |
|ap_done               | out |    1| ap_ctrl_hs |    fc_FC3    | return value |
|ap_continue           |  in |    1| ap_ctrl_hs |    fc_FC3    | return value |
|ap_idle               | out |    1| ap_ctrl_hs |    fc_FC3    | return value |
|ap_ready              | out |    1| ap_ctrl_hs |    fc_FC3    | return value |
|in_V_address0         | out |    7|  ap_memory |     in_V     |     array    |
|in_V_ce0              | out |    1|  ap_memory |     in_V     |     array    |
|in_V_q0               |  in |   63|  ap_memory |     in_V     |     array    |
|out_fc3_0_V_address0  | out |    3|  ap_memory |  out_fc3_0_V |     array    |
|out_fc3_0_V_ce0       | out |    1|  ap_memory |  out_fc3_0_V |     array    |
|out_fc3_0_V_we0       | out |    1|  ap_memory |  out_fc3_0_V |     array    |
|out_fc3_0_V_d0        | out |   64|  ap_memory |  out_fc3_0_V |     array    |
|out_fc3_0_V_q0        |  in |   64|  ap_memory |  out_fc3_0_V |     array    |
|out_fc3_1_V_address0  | out |    3|  ap_memory |  out_fc3_1_V |     array    |
|out_fc3_1_V_ce0       | out |    1|  ap_memory |  out_fc3_1_V |     array    |
|out_fc3_1_V_we0       | out |    1|  ap_memory |  out_fc3_1_V |     array    |
|out_fc3_1_V_d0        | out |   64|  ap_memory |  out_fc3_1_V |     array    |
|out_fc3_1_V_q0        |  in |   64|  ap_memory |  out_fc3_1_V |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

