ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB74:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include <stdio.h>
  22:Core/Src/main.c **** #include "fm_init_project.h"
  23:Core/Src/main.c **** #include "fm_rtc.h"
  24:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* USER CODE END PTD */
  33:Core/Src/main.c **** 
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s 			page 2


  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** // RTC_HandleTypeDef hrtc;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** UART_HandleTypeDef huart1;
  48:Core/Src/main.c **** UART_HandleTypeDef huart2;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE BEGIN PV */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PV */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  55:Core/Src/main.c **** void SystemClock_Config(void);
  56:Core/Src/main.c **** static void MX_GPIO_Init(void);
  57:Core/Src/main.c **** // static void MX_RTC_Init(void);
  58:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  59:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  60:Core/Src/main.c **** //  uint8_t g_Alarm = 0;
  61:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  62:Core/Src/main.c **** int _write(int file, char *ptr, int len)
  63:Core/Src/main.c **** {
  64:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
  65:Core/Src/main.c ****     return len;
  66:Core/Src/main.c **** }
  67:Core/Src/main.c **** /* USER CODE END PFP */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  70:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /* USER CODE END 0 */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /**
  75:Core/Src/main.c ****   * @brief  The application entry point.
  76:Core/Src/main.c ****   * @retval int
  77:Core/Src/main.c ****   */
  78:Core/Src/main.c **** int main(void)
  79:Core/Src/main.c **** {
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END 1 */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  88:Core/Src/main.c ****   HAL_Init();
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE BEGIN Init */
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s 			page 3


  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE END Init */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* Configure the system clock */
  95:Core/Src/main.c ****   SystemClock_Config();
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* USER CODE END SysInit */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* Initialize all configured peripherals */
 102:Core/Src/main.c ****   MX_GPIO_Init();
 103:Core/Src/main.c ****   // MX_RTC_Init();
 104:Core/Src/main.c ****   MX_USART1_UART_Init();
 105:Core/Src/main.c ****   MX_USART2_UART_Init();
 106:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 107:Core/Src/main.c ****   // HAL_UART_Receive_IT (&huart2, &u8_RxData,1);
 108:Core/Src/main.c ****   fm_fc_init();
 109:Core/Src/main.c ****   if( FM_V0x_Rtc_Init( )) {
 110:Core/Src/main.c ****       DBG_OUT("RTC_BUG: Something is wrong in RTC function\r\n");
 111:Core/Src/main.c ****       return false;
 112:Core/Src/main.c ****   }
 113:Core/Src/main.c ****   FM_V0x_RTC_Set_RTC();
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /* USER CODE END 2 */
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /* Infinite loop */
 118:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 119:Core/Src/main.c ****   while (1)
 120:Core/Src/main.c ****   {
 121:Core/Src/main.c ****     /* USER CODE END WHILE */
 122:Core/Src/main.c ****     FM_V0x_RTC_Loop();
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****     DBG_OUT("Enter Sleep Moder\n"); 
 125:Core/Src/main.c ****     HAL_Delay(1000);
 126:Core/Src/main.c ****     // HAL_SuspendTick();
 127:Core/Src/main.c ****     // HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI); // sleep mode
 128:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 129:Core/Src/main.c ****   }
 130:Core/Src/main.c ****   /* USER CODE END 3 */
 131:Core/Src/main.c **** }
 132:Core/Src/main.c **** void HAL_RTC_AlarmAEventCallback( RTC_HandleTypeDef *hrtc ) {
 133:Core/Src/main.c ****   //  DBG_OUT("RTC_BUG: Something is wrong in RTC function\r\n");
 134:Core/Src/main.c ****    SystemClock_Config(); 
 135:Core/Src/main.c ****     MX_GPIO_Init();
 136:Core/Src/main.c ****     MX_USART1_UART_Init();
 137:Core/Src/main.c ****    FM_FUNC_GPIO_LED_STATUS_TOGG();
 138:Core/Src/main.c ****     HAL_ResumeTick();
 139:Core/Src/main.c ****    DBG_OUT("Exit Sleep Moder\n"); 
 140:Core/Src/main.c ****    FM_V0x_RTC_Set_RTC(); 
 141:Core/Src/main.c ****   }
 142:Core/Src/main.c **** /**
 143:Core/Src/main.c ****   * @brief System Clock Configuration
 144:Core/Src/main.c ****   * @retval None
 145:Core/Src/main.c ****   */
 146:Core/Src/main.c **** void SystemClock_Config(void)
 147:Core/Src/main.c **** {
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s 			page 4


 148:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 149:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 150:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 153:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 154:Core/Src/main.c ****   */
 155:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 156:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 157:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 158:Core/Src/main.c ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 159:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 163:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 164:Core/Src/main.c ****   {
 165:Core/Src/main.c ****     Error_Handler();
 166:Core/Src/main.c ****   }
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 169:Core/Src/main.c ****   */
 170:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 171:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 172:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 173:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 174:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 175:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 176:Core/Src/main.c **** 
 177:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 178:Core/Src/main.c ****   {
 179:Core/Src/main.c ****     Error_Handler();
 180:Core/Src/main.c ****   }
 181:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 182:Core/Src/main.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 183:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 184:Core/Src/main.c ****   {
 185:Core/Src/main.c ****     Error_Handler();
 186:Core/Src/main.c ****   }
 187:Core/Src/main.c **** }
 188:Core/Src/main.c **** 
 189:Core/Src/main.c **** /**
 190:Core/Src/main.c ****   * @brief RTC Initialization Function
 191:Core/Src/main.c ****   * @param None
 192:Core/Src/main.c ****   * @retval None
 193:Core/Src/main.c ****   */
 194:Core/Src/main.c **** 
 195:Core/Src/main.c **** /**
 196:Core/Src/main.c ****   * @brief USART1 Initialization Function
 197:Core/Src/main.c ****   * @param None
 198:Core/Src/main.c ****   * @retval None
 199:Core/Src/main.c ****   */
 200:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 201:Core/Src/main.c **** {
 202:Core/Src/main.c **** 
 203:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 204:Core/Src/main.c **** 
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s 			page 5


 205:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 210:Core/Src/main.c ****   huart1.Instance = USART1;
 211:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 212:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 213:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 214:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 215:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 216:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 217:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 218:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 219:Core/Src/main.c ****   {
 220:Core/Src/main.c ****     Error_Handler();
 221:Core/Src/main.c ****   }
 222:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 225:Core/Src/main.c **** 
 226:Core/Src/main.c **** }
 227:Core/Src/main.c **** 
 228:Core/Src/main.c **** /**
 229:Core/Src/main.c ****   * @brief USART2 Initialization Function
 230:Core/Src/main.c ****   * @param None
 231:Core/Src/main.c ****   * @retval None
 232:Core/Src/main.c ****   */
 233:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 234:Core/Src/main.c **** {
 235:Core/Src/main.c **** 
 236:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 237:Core/Src/main.c **** 
 238:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 239:Core/Src/main.c **** 
 240:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 243:Core/Src/main.c ****   huart2.Instance = USART2;
 244:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 245:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 246:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 247:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 248:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 249:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 250:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 251:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 252:Core/Src/main.c ****   {
 253:Core/Src/main.c ****     Error_Handler();
 254:Core/Src/main.c ****   }
 255:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 256:Core/Src/main.c **** 
 257:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 258:Core/Src/main.c **** 
 259:Core/Src/main.c **** }
 260:Core/Src/main.c **** 
 261:Core/Src/main.c **** /**
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s 			page 6


 262:Core/Src/main.c ****   * @brief GPIO Initialization Function
 263:Core/Src/main.c ****   * @param None
 264:Core/Src/main.c ****   * @retval None
 265:Core/Src/main.c ****   */
 266:Core/Src/main.c **** static void MX_GPIO_Init(void)
 267:Core/Src/main.c **** {
  26              		.loc 1 267 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 30B5     		push	{r4, r5, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 12
  33              		.cfi_offset 4, -12
  34              		.cfi_offset 5, -8
  35              		.cfi_offset 14, -4
  36 0002 89B0     		sub	sp, sp, #36
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 48
 268:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 268 3 view .LVU1
  40              		.loc 1 268 20 is_stmt 0 view .LVU2
  41 0004 0024     		movs	r4, #0
  42 0006 0494     		str	r4, [sp, #16]
  43 0008 0594     		str	r4, [sp, #20]
  44 000a 0694     		str	r4, [sp, #24]
  45 000c 0794     		str	r4, [sp, #28]
 269:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 270:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 271:Core/Src/main.c **** 
 272:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 273:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  46              		.loc 1 273 3 is_stmt 1 view .LVU3
  47              	.LBB4:
  48              		.loc 1 273 3 view .LVU4
  49              		.loc 1 273 3 view .LVU5
  50 000e 1D4B     		ldr	r3, .L3
  51 0010 9A69     		ldr	r2, [r3, #24]
  52 0012 42F01002 		orr	r2, r2, #16
  53 0016 9A61     		str	r2, [r3, #24]
  54              		.loc 1 273 3 view .LVU6
  55 0018 9A69     		ldr	r2, [r3, #24]
  56 001a 02F01002 		and	r2, r2, #16
  57 001e 0092     		str	r2, [sp]
  58              		.loc 1 273 3 view .LVU7
  59 0020 009A     		ldr	r2, [sp]
  60              	.LBE4:
  61              		.loc 1 273 3 view .LVU8
 274:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  62              		.loc 1 274 3 view .LVU9
  63              	.LBB5:
  64              		.loc 1 274 3 view .LVU10
  65              		.loc 1 274 3 view .LVU11
  66 0022 9A69     		ldr	r2, [r3, #24]
  67 0024 42F02002 		orr	r2, r2, #32
  68 0028 9A61     		str	r2, [r3, #24]
  69              		.loc 1 274 3 view .LVU12
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s 			page 7


  70 002a 9A69     		ldr	r2, [r3, #24]
  71 002c 02F02002 		and	r2, r2, #32
  72 0030 0192     		str	r2, [sp, #4]
  73              		.loc 1 274 3 view .LVU13
  74 0032 019A     		ldr	r2, [sp, #4]
  75              	.LBE5:
  76              		.loc 1 274 3 view .LVU14
 275:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  77              		.loc 1 275 3 view .LVU15
  78              	.LBB6:
  79              		.loc 1 275 3 view .LVU16
  80              		.loc 1 275 3 view .LVU17
  81 0034 9A69     		ldr	r2, [r3, #24]
  82 0036 42F00402 		orr	r2, r2, #4
  83 003a 9A61     		str	r2, [r3, #24]
  84              		.loc 1 275 3 view .LVU18
  85 003c 9A69     		ldr	r2, [r3, #24]
  86 003e 02F00402 		and	r2, r2, #4
  87 0042 0292     		str	r2, [sp, #8]
  88              		.loc 1 275 3 view .LVU19
  89 0044 029A     		ldr	r2, [sp, #8]
  90              	.LBE6:
  91              		.loc 1 275 3 view .LVU20
 276:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  92              		.loc 1 276 3 view .LVU21
  93              	.LBB7:
  94              		.loc 1 276 3 view .LVU22
  95              		.loc 1 276 3 view .LVU23
  96 0046 9A69     		ldr	r2, [r3, #24]
  97 0048 42F00802 		orr	r2, r2, #8
  98 004c 9A61     		str	r2, [r3, #24]
  99              		.loc 1 276 3 view .LVU24
 100 004e 9B69     		ldr	r3, [r3, #24]
 101 0050 03F00803 		and	r3, r3, #8
 102 0054 0393     		str	r3, [sp, #12]
 103              		.loc 1 276 3 view .LVU25
 104 0056 039B     		ldr	r3, [sp, #12]
 105              	.LBE7:
 106              		.loc 1 276 3 view .LVU26
 277:Core/Src/main.c **** 
 278:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 279:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 107              		.loc 1 279 3 view .LVU27
 108 0058 0B4D     		ldr	r5, .L3+4
 109 005a 2246     		mov	r2, r4
 110 005c 4FF48071 		mov	r1, #256
 111 0060 2846     		mov	r0, r5
 112 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 113              	.LVL0:
 280:Core/Src/main.c **** 
 281:Core/Src/main.c ****   /*Configure GPIO pin : PA8 */
 282:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8;
 114              		.loc 1 282 3 view .LVU28
 115              		.loc 1 282 23 is_stmt 0 view .LVU29
 116 0066 4FF48073 		mov	r3, #256
 117 006a 0493     		str	r3, [sp, #16]
 283:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s 			page 8


 118              		.loc 1 283 3 is_stmt 1 view .LVU30
 119              		.loc 1 283 24 is_stmt 0 view .LVU31
 120 006c 0123     		movs	r3, #1
 121 006e 0593     		str	r3, [sp, #20]
 284:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 122              		.loc 1 284 3 is_stmt 1 view .LVU32
 123              		.loc 1 284 24 is_stmt 0 view .LVU33
 124 0070 0694     		str	r4, [sp, #24]
 285:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 125              		.loc 1 285 3 is_stmt 1 view .LVU34
 126              		.loc 1 285 25 is_stmt 0 view .LVU35
 127 0072 0223     		movs	r3, #2
 128 0074 0793     		str	r3, [sp, #28]
 286:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 129              		.loc 1 286 3 is_stmt 1 view .LVU36
 130 0076 04A9     		add	r1, sp, #16
 131 0078 2846     		mov	r0, r5
 132 007a FFF7FEFF 		bl	HAL_GPIO_Init
 133              	.LVL1:
 287:Core/Src/main.c **** 
 288:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 289:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 290:Core/Src/main.c **** }
 134              		.loc 1 290 1 is_stmt 0 view .LVU37
 135 007e 09B0     		add	sp, sp, #36
 136              	.LCFI2:
 137              		.cfi_def_cfa_offset 12
 138              		@ sp needed
 139 0080 30BD     		pop	{r4, r5, pc}
 140              	.L4:
 141 0082 00BF     		.align	2
 142              	.L3:
 143 0084 00100240 		.word	1073876992
 144 0088 00080140 		.word	1073809408
 145              		.cfi_endproc
 146              	.LFE74:
 148              		.section	.text._write,"ax",%progbits
 149              		.align	1
 150              		.global	_write
 151              		.syntax unified
 152              		.thumb
 153              		.thumb_func
 155              	_write:
 156              	.LVL2:
 157              	.LFB68:
  63:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 158              		.loc 1 63 1 is_stmt 1 view -0
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 0
 161              		@ frame_needed = 0, uses_anonymous_args = 0
  63:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 162              		.loc 1 63 1 is_stmt 0 view .LVU39
 163 0000 10B5     		push	{r4, lr}
 164              	.LCFI3:
 165              		.cfi_def_cfa_offset 8
 166              		.cfi_offset 4, -8
 167              		.cfi_offset 14, -4
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s 			page 9


 168 0002 1446     		mov	r4, r2
  64:Core/Src/main.c ****     return len;
 169              		.loc 1 64 5 is_stmt 1 view .LVU40
 170 0004 4FF0FF33 		mov	r3, #-1
 171 0008 92B2     		uxth	r2, r2
 172              	.LVL3:
  64:Core/Src/main.c ****     return len;
 173              		.loc 1 64 5 is_stmt 0 view .LVU41
 174 000a 0248     		ldr	r0, .L7
 175              	.LVL4:
  64:Core/Src/main.c ****     return len;
 176              		.loc 1 64 5 view .LVU42
 177 000c FFF7FEFF 		bl	HAL_UART_Transmit
 178              	.LVL5:
  65:Core/Src/main.c **** }
 179              		.loc 1 65 5 is_stmt 1 view .LVU43
  66:Core/Src/main.c **** /* USER CODE END PFP */
 180              		.loc 1 66 1 is_stmt 0 view .LVU44
 181 0010 2046     		mov	r0, r4
 182 0012 10BD     		pop	{r4, pc}
 183              	.LVL6:
 184              	.L8:
  66:Core/Src/main.c **** /* USER CODE END PFP */
 185              		.loc 1 66 1 view .LVU45
 186              		.align	2
 187              	.L7:
 188 0014 00000000 		.word	huart2
 189              		.cfi_endproc
 190              	.LFE68:
 192              		.section	.text.Error_Handler,"ax",%progbits
 193              		.align	1
 194              		.global	Error_Handler
 195              		.syntax unified
 196              		.thumb
 197              		.thumb_func
 199              	Error_Handler:
 200              	.LFB75:
 291:Core/Src/main.c **** 
 292:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 293:Core/Src/main.c **** 
 294:Core/Src/main.c **** /* USER CODE END 4 */
 295:Core/Src/main.c **** 
 296:Core/Src/main.c **** /**
 297:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 298:Core/Src/main.c ****   * @retval None
 299:Core/Src/main.c ****   */
 300:Core/Src/main.c **** void Error_Handler(void)
 301:Core/Src/main.c **** {
 201              		.loc 1 301 1 is_stmt 1 view -0
 202              		.cfi_startproc
 203              		@ Volatile: function does not return.
 204              		@ args = 0, pretend = 0, frame = 0
 205              		@ frame_needed = 0, uses_anonymous_args = 0
 206              		@ link register save eliminated.
 302:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 303:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 304:Core/Src/main.c ****   __disable_irq();
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s 			page 10


 207              		.loc 1 304 3 view .LVU47
 208              	.LBB8:
 209              	.LBI8:
 210              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s 			page 11


  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s 			page 12


 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 211              		.loc 2 140 27 view .LVU48
 212              	.LBB9:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 213              		.loc 2 142 3 view .LVU49
 214              		.syntax unified
 215              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 216 0000 72B6     		cpsid i
 217              	@ 0 "" 2
 218              		.thumb
 219              		.syntax unified
 220              	.L10:
 221              	.LBE9:
 222              	.LBE8:
 305:Core/Src/main.c ****   while (1)
 223              		.loc 1 305 3 view .LVU50
 306:Core/Src/main.c ****   {
 307:Core/Src/main.c ****   }
 224              		.loc 1 307 3 view .LVU51
 305:Core/Src/main.c ****   while (1)
 225              		.loc 1 305 9 view .LVU52
 226 0002 FEE7     		b	.L10
 227              		.cfi_endproc
 228              	.LFE75:
 230              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 231              		.align	1
 232              		.syntax unified
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s 			page 13


 233              		.thumb
 234              		.thumb_func
 236              	MX_USART1_UART_Init:
 237              	.LFB72:
 201:Core/Src/main.c **** 
 238              		.loc 1 201 1 view -0
 239              		.cfi_startproc
 240              		@ args = 0, pretend = 0, frame = 0
 241              		@ frame_needed = 0, uses_anonymous_args = 0
 242 0000 08B5     		push	{r3, lr}
 243              	.LCFI4:
 244              		.cfi_def_cfa_offset 8
 245              		.cfi_offset 3, -8
 246              		.cfi_offset 14, -4
 210:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 247              		.loc 1 210 3 view .LVU54
 210:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 248              		.loc 1 210 19 is_stmt 0 view .LVU55
 249 0002 0A48     		ldr	r0, .L15
 250 0004 0A4B     		ldr	r3, .L15+4
 251 0006 0360     		str	r3, [r0]
 211:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 252              		.loc 1 211 3 is_stmt 1 view .LVU56
 211:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 253              		.loc 1 211 24 is_stmt 0 view .LVU57
 254 0008 4FF4E133 		mov	r3, #115200
 255 000c 4360     		str	r3, [r0, #4]
 212:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 256              		.loc 1 212 3 is_stmt 1 view .LVU58
 212:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 257              		.loc 1 212 26 is_stmt 0 view .LVU59
 258 000e 0023     		movs	r3, #0
 259 0010 8360     		str	r3, [r0, #8]
 213:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 260              		.loc 1 213 3 is_stmt 1 view .LVU60
 213:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 261              		.loc 1 213 24 is_stmt 0 view .LVU61
 262 0012 C360     		str	r3, [r0, #12]
 214:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 263              		.loc 1 214 3 is_stmt 1 view .LVU62
 214:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 264              		.loc 1 214 22 is_stmt 0 view .LVU63
 265 0014 0361     		str	r3, [r0, #16]
 215:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 266              		.loc 1 215 3 is_stmt 1 view .LVU64
 215:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 267              		.loc 1 215 20 is_stmt 0 view .LVU65
 268 0016 0C22     		movs	r2, #12
 269 0018 4261     		str	r2, [r0, #20]
 216:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 270              		.loc 1 216 3 is_stmt 1 view .LVU66
 216:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 271              		.loc 1 216 25 is_stmt 0 view .LVU67
 272 001a 8361     		str	r3, [r0, #24]
 217:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 273              		.loc 1 217 3 is_stmt 1 view .LVU68
 217:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s 			page 14


 274              		.loc 1 217 28 is_stmt 0 view .LVU69
 275 001c C361     		str	r3, [r0, #28]
 218:Core/Src/main.c ****   {
 276              		.loc 1 218 3 is_stmt 1 view .LVU70
 218:Core/Src/main.c ****   {
 277              		.loc 1 218 7 is_stmt 0 view .LVU71
 278 001e FFF7FEFF 		bl	HAL_UART_Init
 279              	.LVL7:
 218:Core/Src/main.c ****   {
 280              		.loc 1 218 6 discriminator 1 view .LVU72
 281 0022 00B9     		cbnz	r0, .L14
 226:Core/Src/main.c **** 
 282              		.loc 1 226 1 view .LVU73
 283 0024 08BD     		pop	{r3, pc}
 284              	.L14:
 220:Core/Src/main.c ****   }
 285              		.loc 1 220 5 is_stmt 1 view .LVU74
 286 0026 FFF7FEFF 		bl	Error_Handler
 287              	.LVL8:
 288              	.L16:
 289 002a 00BF     		.align	2
 290              	.L15:
 291 002c 00000000 		.word	huart1
 292 0030 00380140 		.word	1073821696
 293              		.cfi_endproc
 294              	.LFE72:
 296              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 297              		.align	1
 298              		.syntax unified
 299              		.thumb
 300              		.thumb_func
 302              	MX_USART2_UART_Init:
 303              	.LFB73:
 234:Core/Src/main.c **** 
 304              		.loc 1 234 1 view -0
 305              		.cfi_startproc
 306              		@ args = 0, pretend = 0, frame = 0
 307              		@ frame_needed = 0, uses_anonymous_args = 0
 308 0000 08B5     		push	{r3, lr}
 309              	.LCFI5:
 310              		.cfi_def_cfa_offset 8
 311              		.cfi_offset 3, -8
 312              		.cfi_offset 14, -4
 243:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 313              		.loc 1 243 3 view .LVU76
 243:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 314              		.loc 1 243 19 is_stmt 0 view .LVU77
 315 0002 0A48     		ldr	r0, .L21
 316 0004 0A4B     		ldr	r3, .L21+4
 317 0006 0360     		str	r3, [r0]
 244:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 318              		.loc 1 244 3 is_stmt 1 view .LVU78
 244:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 319              		.loc 1 244 24 is_stmt 0 view .LVU79
 320 0008 4FF4E133 		mov	r3, #115200
 321 000c 4360     		str	r3, [r0, #4]
 245:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s 			page 15


 322              		.loc 1 245 3 is_stmt 1 view .LVU80
 245:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 323              		.loc 1 245 26 is_stmt 0 view .LVU81
 324 000e 0023     		movs	r3, #0
 325 0010 8360     		str	r3, [r0, #8]
 246:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 326              		.loc 1 246 3 is_stmt 1 view .LVU82
 246:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 327              		.loc 1 246 24 is_stmt 0 view .LVU83
 328 0012 C360     		str	r3, [r0, #12]
 247:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 329              		.loc 1 247 3 is_stmt 1 view .LVU84
 247:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 330              		.loc 1 247 22 is_stmt 0 view .LVU85
 331 0014 0361     		str	r3, [r0, #16]
 248:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 332              		.loc 1 248 3 is_stmt 1 view .LVU86
 248:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 333              		.loc 1 248 20 is_stmt 0 view .LVU87
 334 0016 0C22     		movs	r2, #12
 335 0018 4261     		str	r2, [r0, #20]
 249:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 336              		.loc 1 249 3 is_stmt 1 view .LVU88
 249:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 337              		.loc 1 249 25 is_stmt 0 view .LVU89
 338 001a 8361     		str	r3, [r0, #24]
 250:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 339              		.loc 1 250 3 is_stmt 1 view .LVU90
 250:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 340              		.loc 1 250 28 is_stmt 0 view .LVU91
 341 001c C361     		str	r3, [r0, #28]
 251:Core/Src/main.c ****   {
 342              		.loc 1 251 3 is_stmt 1 view .LVU92
 251:Core/Src/main.c ****   {
 343              		.loc 1 251 7 is_stmt 0 view .LVU93
 344 001e FFF7FEFF 		bl	HAL_UART_Init
 345              	.LVL9:
 251:Core/Src/main.c ****   {
 346              		.loc 1 251 6 discriminator 1 view .LVU94
 347 0022 00B9     		cbnz	r0, .L20
 259:Core/Src/main.c **** 
 348              		.loc 1 259 1 view .LVU95
 349 0024 08BD     		pop	{r3, pc}
 350              	.L20:
 253:Core/Src/main.c ****   }
 351              		.loc 1 253 5 is_stmt 1 view .LVU96
 352 0026 FFF7FEFF 		bl	Error_Handler
 353              	.LVL10:
 354              	.L22:
 355 002a 00BF     		.align	2
 356              	.L21:
 357 002c 00000000 		.word	huart2
 358 0030 00440040 		.word	1073759232
 359              		.cfi_endproc
 360              	.LFE73:
 362              		.section	.text.SystemClock_Config,"ax",%progbits
 363              		.align	1
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s 			page 16


 364              		.global	SystemClock_Config
 365              		.syntax unified
 366              		.thumb
 367              		.thumb_func
 369              	SystemClock_Config:
 370              	.LFB71:
 147:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 371              		.loc 1 147 1 view -0
 372              		.cfi_startproc
 373              		@ args = 0, pretend = 0, frame = 80
 374              		@ frame_needed = 0, uses_anonymous_args = 0
 375 0000 00B5     		push	{lr}
 376              	.LCFI6:
 377              		.cfi_def_cfa_offset 4
 378              		.cfi_offset 14, -4
 379 0002 95B0     		sub	sp, sp, #84
 380              	.LCFI7:
 381              		.cfi_def_cfa_offset 88
 148:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 382              		.loc 1 148 3 view .LVU98
 148:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 383              		.loc 1 148 22 is_stmt 0 view .LVU99
 384 0004 2822     		movs	r2, #40
 385 0006 0021     		movs	r1, #0
 386 0008 0DEB0200 		add	r0, sp, r2
 387 000c FFF7FEFF 		bl	memset
 388              	.LVL11:
 149:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 389              		.loc 1 149 3 is_stmt 1 view .LVU100
 149:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 390              		.loc 1 149 22 is_stmt 0 view .LVU101
 391 0010 0023     		movs	r3, #0
 392 0012 0593     		str	r3, [sp, #20]
 393 0014 0693     		str	r3, [sp, #24]
 394 0016 0793     		str	r3, [sp, #28]
 395 0018 0893     		str	r3, [sp, #32]
 396 001a 0993     		str	r3, [sp, #36]
 150:Core/Src/main.c **** 
 397              		.loc 1 150 3 is_stmt 1 view .LVU102
 150:Core/Src/main.c **** 
 398              		.loc 1 150 28 is_stmt 0 view .LVU103
 399 001c 0193     		str	r3, [sp, #4]
 400 001e 0293     		str	r3, [sp, #8]
 401 0020 0393     		str	r3, [sp, #12]
 402 0022 0493     		str	r3, [sp, #16]
 155:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 403              		.loc 1 155 3 is_stmt 1 view .LVU104
 155:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 404              		.loc 1 155 36 is_stmt 0 view .LVU105
 405 0024 0523     		movs	r3, #5
 406 0026 0A93     		str	r3, [sp, #40]
 156:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 407              		.loc 1 156 3 is_stmt 1 view .LVU106
 156:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 408              		.loc 1 156 30 is_stmt 0 view .LVU107
 409 0028 4FF48033 		mov	r3, #65536
 410 002c 0B93     		str	r3, [sp, #44]
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s 			page 17


 157:Core/Src/main.c ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 411              		.loc 1 157 3 is_stmt 1 view .LVU108
 158:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 412              		.loc 1 158 3 view .LVU109
 158:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 413              		.loc 1 158 30 is_stmt 0 view .LVU110
 414 002e 0122     		movs	r2, #1
 415 0030 0D92     		str	r2, [sp, #52]
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 416              		.loc 1 159 3 is_stmt 1 view .LVU111
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 417              		.loc 1 159 30 is_stmt 0 view .LVU112
 418 0032 0E92     		str	r2, [sp, #56]
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 419              		.loc 1 160 3 is_stmt 1 view .LVU113
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 420              		.loc 1 160 34 is_stmt 0 view .LVU114
 421 0034 0222     		movs	r2, #2
 422 0036 1192     		str	r2, [sp, #68]
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 423              		.loc 1 161 3 is_stmt 1 view .LVU115
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 424              		.loc 1 161 35 is_stmt 0 view .LVU116
 425 0038 1293     		str	r3, [sp, #72]
 162:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 426              		.loc 1 162 3 is_stmt 1 view .LVU117
 162:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 427              		.loc 1 162 32 is_stmt 0 view .LVU118
 428 003a 4FF4E013 		mov	r3, #1835008
 429 003e 1393     		str	r3, [sp, #76]
 163:Core/Src/main.c ****   {
 430              		.loc 1 163 3 is_stmt 1 view .LVU119
 163:Core/Src/main.c ****   {
 431              		.loc 1 163 7 is_stmt 0 view .LVU120
 432 0040 0AA8     		add	r0, sp, #40
 433 0042 FFF7FEFF 		bl	HAL_RCC_OscConfig
 434              	.LVL12:
 163:Core/Src/main.c ****   {
 435              		.loc 1 163 6 discriminator 1 view .LVU121
 436 0046 C8B9     		cbnz	r0, .L28
 170:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 437              		.loc 1 170 3 is_stmt 1 view .LVU122
 170:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 438              		.loc 1 170 31 is_stmt 0 view .LVU123
 439 0048 0F23     		movs	r3, #15
 440 004a 0593     		str	r3, [sp, #20]
 172:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 441              		.loc 1 172 3 is_stmt 1 view .LVU124
 172:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 442              		.loc 1 172 34 is_stmt 0 view .LVU125
 443 004c 0221     		movs	r1, #2
 444 004e 0691     		str	r1, [sp, #24]
 173:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 445              		.loc 1 173 3 is_stmt 1 view .LVU126
 173:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 446              		.loc 1 173 35 is_stmt 0 view .LVU127
 447 0050 0023     		movs	r3, #0
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s 			page 18


 448 0052 0793     		str	r3, [sp, #28]
 174:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 449              		.loc 1 174 3 is_stmt 1 view .LVU128
 174:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 450              		.loc 1 174 36 is_stmt 0 view .LVU129
 451 0054 4FF48062 		mov	r2, #1024
 452 0058 0892     		str	r2, [sp, #32]
 175:Core/Src/main.c **** 
 453              		.loc 1 175 3 is_stmt 1 view .LVU130
 175:Core/Src/main.c **** 
 454              		.loc 1 175 36 is_stmt 0 view .LVU131
 455 005a 0993     		str	r3, [sp, #36]
 177:Core/Src/main.c ****   {
 456              		.loc 1 177 3 is_stmt 1 view .LVU132
 177:Core/Src/main.c ****   {
 457              		.loc 1 177 7 is_stmt 0 view .LVU133
 458 005c 05A8     		add	r0, sp, #20
 459 005e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 460              	.LVL13:
 177:Core/Src/main.c ****   {
 461              		.loc 1 177 6 discriminator 1 view .LVU134
 462 0062 68B9     		cbnz	r0, .L29
 181:Core/Src/main.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 463              		.loc 1 181 3 is_stmt 1 view .LVU135
 181:Core/Src/main.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 464              		.loc 1 181 38 is_stmt 0 view .LVU136
 465 0064 0123     		movs	r3, #1
 466 0066 0193     		str	r3, [sp, #4]
 182:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 467              		.loc 1 182 3 is_stmt 1 view .LVU137
 182:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 468              		.loc 1 182 35 is_stmt 0 view .LVU138
 469 0068 4FF48073 		mov	r3, #256
 470 006c 0293     		str	r3, [sp, #8]
 183:Core/Src/main.c ****   {
 471              		.loc 1 183 3 is_stmt 1 view .LVU139
 183:Core/Src/main.c ****   {
 472              		.loc 1 183 7 is_stmt 0 view .LVU140
 473 006e 01A8     		add	r0, sp, #4
 474 0070 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 475              	.LVL14:
 183:Core/Src/main.c ****   {
 476              		.loc 1 183 6 discriminator 1 view .LVU141
 477 0074 30B9     		cbnz	r0, .L30
 187:Core/Src/main.c **** 
 478              		.loc 1 187 1 view .LVU142
 479 0076 15B0     		add	sp, sp, #84
 480              	.LCFI8:
 481              		.cfi_remember_state
 482              		.cfi_def_cfa_offset 4
 483              		@ sp needed
 484 0078 5DF804FB 		ldr	pc, [sp], #4
 485              	.L28:
 486              	.LCFI9:
 487              		.cfi_restore_state
 165:Core/Src/main.c ****   }
 488              		.loc 1 165 5 is_stmt 1 view .LVU143
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s 			page 19


 489 007c FFF7FEFF 		bl	Error_Handler
 490              	.LVL15:
 491              	.L29:
 179:Core/Src/main.c ****   }
 492              		.loc 1 179 5 view .LVU144
 493 0080 FFF7FEFF 		bl	Error_Handler
 494              	.LVL16:
 495              	.L30:
 185:Core/Src/main.c ****   }
 496              		.loc 1 185 5 view .LVU145
 497 0084 FFF7FEFF 		bl	Error_Handler
 498              	.LVL17:
 499              		.cfi_endproc
 500              	.LFE71:
 502              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 503              		.align	2
 504              	.LC0:
 505 0000 5254435F 		.ascii	"RTC_BUG: Something is wrong in RTC function\015\000"
 505      4255473A 
 505      20536F6D 
 505      65746869 
 505      6E672069 
 506 002d 000000   		.align	2
 507              	.LC1:
 508 0030 456E7465 		.ascii	"Enter Sleep Moder\000"
 508      7220536C 
 508      65657020 
 508      4D6F6465 
 508      7200
 509              		.section	.text.main,"ax",%progbits
 510              		.align	1
 511              		.global	main
 512              		.syntax unified
 513              		.thumb
 514              		.thumb_func
 516              	main:
 517              	.LFB69:
  79:Core/Src/main.c **** 
 518              		.loc 1 79 1 view -0
 519              		.cfi_startproc
 520              		@ args = 0, pretend = 0, frame = 0
 521              		@ frame_needed = 0, uses_anonymous_args = 0
 522 0000 08B5     		push	{r3, lr}
 523              	.LCFI10:
 524              		.cfi_def_cfa_offset 8
 525              		.cfi_offset 3, -8
 526              		.cfi_offset 14, -4
  88:Core/Src/main.c **** 
 527              		.loc 1 88 3 view .LVU147
 528 0002 FFF7FEFF 		bl	HAL_Init
 529              	.LVL18:
  95:Core/Src/main.c **** 
 530              		.loc 1 95 3 view .LVU148
 531 0006 FFF7FEFF 		bl	SystemClock_Config
 532              	.LVL19:
 102:Core/Src/main.c ****   // MX_RTC_Init();
 533              		.loc 1 102 3 view .LVU149
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s 			page 20


 534 000a FFF7FEFF 		bl	MX_GPIO_Init
 535              	.LVL20:
 104:Core/Src/main.c ****   MX_USART2_UART_Init();
 536              		.loc 1 104 3 view .LVU150
 537 000e FFF7FEFF 		bl	MX_USART1_UART_Init
 538              	.LVL21:
 105:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 539              		.loc 1 105 3 view .LVU151
 540 0012 FFF7FEFF 		bl	MX_USART2_UART_Init
 541              	.LVL22:
 108:Core/Src/main.c ****   if( FM_V0x_Rtc_Init( )) {
 542              		.loc 1 108 3 view .LVU152
 543 0016 FFF7FEFF 		bl	fm_fc_init
 544              	.LVL23:
 109:Core/Src/main.c ****       DBG_OUT("RTC_BUG: Something is wrong in RTC function\r\n");
 545              		.loc 1 109 3 view .LVU153
 109:Core/Src/main.c ****       DBG_OUT("RTC_BUG: Something is wrong in RTC function\r\n");
 546              		.loc 1 109 7 is_stmt 0 view .LVU154
 547 001a FFF7FEFF 		bl	FM_V0x_Rtc_Init
 548              	.LVL24:
 109:Core/Src/main.c ****       DBG_OUT("RTC_BUG: Something is wrong in RTC function\r\n");
 549              		.loc 1 109 5 discriminator 1 view .LVU155
 550 001e 58B9     		cbnz	r0, .L35
 113:Core/Src/main.c **** 
 551              		.loc 1 113 3 is_stmt 1 view .LVU156
 552 0020 FFF7FEFF 		bl	FM_V0x_RTC_Set_RTC
 553              	.LVL25:
 554              	.L33:
 119:Core/Src/main.c ****   {
 555              		.loc 1 119 3 view .LVU157
 122:Core/Src/main.c **** 
 556              		.loc 1 122 5 view .LVU158
 557 0024 FFF7FEFF 		bl	FM_V0x_RTC_Loop
 558              	.LVL26:
 124:Core/Src/main.c ****     HAL_Delay(1000);
 559              		.loc 1 124 5 view .LVU159
 560 0028 0648     		ldr	r0, .L37
 561 002a FFF7FEFF 		bl	puts
 562              	.LVL27:
 125:Core/Src/main.c ****     // HAL_SuspendTick();
 563              		.loc 1 125 5 discriminator 1 view .LVU160
 564 002e 4FF47A70 		mov	r0, #1000
 565 0032 FFF7FEFF 		bl	HAL_Delay
 566              	.LVL28:
 119:Core/Src/main.c ****   {
 567              		.loc 1 119 9 view .LVU161
 568 0036 F5E7     		b	.L33
 569              	.L35:
 110:Core/Src/main.c ****       return false;
 570              		.loc 1 110 7 view .LVU162
 571 0038 0348     		ldr	r0, .L37+4
 572 003a FFF7FEFF 		bl	puts
 573              	.LVL29:
 111:Core/Src/main.c ****   }
 574              		.loc 1 111 7 view .LVU163
 131:Core/Src/main.c **** void HAL_RTC_AlarmAEventCallback( RTC_HandleTypeDef *hrtc ) {
 575              		.loc 1 131 1 is_stmt 0 view .LVU164
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s 			page 21


 576 003e 0020     		movs	r0, #0
 577 0040 08BD     		pop	{r3, pc}
 578              	.L38:
 579 0042 00BF     		.align	2
 580              	.L37:
 581 0044 30000000 		.word	.LC1
 582 0048 00000000 		.word	.LC0
 583              		.cfi_endproc
 584              	.LFE69:
 586              		.section	.rodata.HAL_RTC_AlarmAEventCallback.str1.4,"aMS",%progbits,1
 587              		.align	2
 588              	.LC2:
 589 0000 45786974 		.ascii	"Exit Sleep Moder\000"
 589      20536C65 
 589      6570204D 
 589      6F646572 
 589      00
 590              		.section	.text.HAL_RTC_AlarmAEventCallback,"ax",%progbits
 591              		.align	1
 592              		.global	HAL_RTC_AlarmAEventCallback
 593              		.syntax unified
 594              		.thumb
 595              		.thumb_func
 597              	HAL_RTC_AlarmAEventCallback:
 598              	.LVL30:
 599              	.LFB70:
 132:Core/Src/main.c ****   //  DBG_OUT("RTC_BUG: Something is wrong in RTC function\r\n");
 600              		.loc 1 132 61 is_stmt 1 view -0
 601              		.cfi_startproc
 602              		@ args = 0, pretend = 0, frame = 0
 603              		@ frame_needed = 0, uses_anonymous_args = 0
 132:Core/Src/main.c ****   //  DBG_OUT("RTC_BUG: Something is wrong in RTC function\r\n");
 604              		.loc 1 132 61 is_stmt 0 view .LVU166
 605 0000 08B5     		push	{r3, lr}
 606              	.LCFI11:
 607              		.cfi_def_cfa_offset 8
 608              		.cfi_offset 3, -8
 609              		.cfi_offset 14, -4
 134:Core/Src/main.c ****     MX_GPIO_Init();
 610              		.loc 1 134 4 is_stmt 1 view .LVU167
 611 0002 FFF7FEFF 		bl	SystemClock_Config
 612              	.LVL31:
 135:Core/Src/main.c ****     MX_USART1_UART_Init();
 613              		.loc 1 135 5 view .LVU168
 614 0006 FFF7FEFF 		bl	MX_GPIO_Init
 615              	.LVL32:
 136:Core/Src/main.c ****    FM_FUNC_GPIO_LED_STATUS_TOGG();
 616              		.loc 1 136 5 view .LVU169
 617 000a FFF7FEFF 		bl	MX_USART1_UART_Init
 618              	.LVL33:
 137:Core/Src/main.c ****     HAL_ResumeTick();
 619              		.loc 1 137 4 view .LVU170
 620 000e 4FF48071 		mov	r1, #256
 621 0012 0548     		ldr	r0, .L41
 622 0014 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 623              	.LVL34:
 137:Core/Src/main.c ****     HAL_ResumeTick();
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s 			page 22


 624              		.loc 1 137 34 discriminator 1 view .LVU171
 138:Core/Src/main.c ****    DBG_OUT("Exit Sleep Moder\n"); 
 625              		.loc 1 138 5 view .LVU172
 626 0018 FFF7FEFF 		bl	HAL_ResumeTick
 627              	.LVL35:
 139:Core/Src/main.c ****    FM_V0x_RTC_Set_RTC(); 
 628              		.loc 1 139 4 view .LVU173
 629 001c 0348     		ldr	r0, .L41+4
 630 001e FFF7FEFF 		bl	puts
 631              	.LVL36:
 140:Core/Src/main.c ****   }
 632              		.loc 1 140 4 view .LVU174
 633 0022 FFF7FEFF 		bl	FM_V0x_RTC_Set_RTC
 634              	.LVL37:
 141:Core/Src/main.c **** /**
 635              		.loc 1 141 3 is_stmt 0 view .LVU175
 636 0026 08BD     		pop	{r3, pc}
 637              	.L42:
 638              		.align	2
 639              	.L41:
 640 0028 00080140 		.word	1073809408
 641 002c 00000000 		.word	.LC2
 642              		.cfi_endproc
 643              	.LFE70:
 645              		.global	huart2
 646              		.section	.bss.huart2,"aw",%nobits
 647              		.align	2
 650              	huart2:
 651 0000 00000000 		.space	72
 651      00000000 
 651      00000000 
 651      00000000 
 651      00000000 
 652              		.global	huart1
 653              		.section	.bss.huart1,"aw",%nobits
 654              		.align	2
 657              	huart1:
 658 0000 00000000 		.space	72
 658      00000000 
 658      00000000 
 658      00000000 
 658      00000000 
 659              		.text
 660              	.Letext0:
 661              		.file 3 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/ma
 662              		.file 4 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/sy
 663              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 664              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 665              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 666              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 667              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 668              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 669              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rtc.h"
 670              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 671              		.file 13 "Core/Inc/fm_rtc.h"
 672              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 673              		.file 15 "<built-in>"
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s 			page 23


 674              		.file 16 "Core/Inc/fm_init_project.h"
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s 			page 24


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s:19     .text.MX_GPIO_Init:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s:143    .text.MX_GPIO_Init:00000084 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s:149    .text._write:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s:155    .text._write:00000000 _write
C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s:188    .text._write:00000014 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s:650    .bss.huart2:00000000 huart2
C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s:193    .text.Error_Handler:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s:199    .text.Error_Handler:00000000 Error_Handler
C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s:231    .text.MX_USART1_UART_Init:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s:236    .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s:291    .text.MX_USART1_UART_Init:0000002c $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s:657    .bss.huart1:00000000 huart1
C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s:297    .text.MX_USART2_UART_Init:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s:302    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s:357    .text.MX_USART2_UART_Init:0000002c $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s:363    .text.SystemClock_Config:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s:369    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s:503    .rodata.main.str1.4:00000000 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s:510    .text.main:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s:516    .text.main:00000000 main
C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s:581    .text.main:00000044 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s:587    .rodata.HAL_RTC_AlarmAEventCallback.str1.4:00000000 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s:591    .text.HAL_RTC_AlarmAEventCallback:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s:597    .text.HAL_RTC_AlarmAEventCallback:00000000 HAL_RTC_AlarmAEventCallback
C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s:640    .text.HAL_RTC_AlarmAEventCallback:00000028 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s:647    .bss.huart2:00000000 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\cc2FZQck.s:654    .bss.huart1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_UART_Transmit
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
fm_fc_init
FM_V0x_Rtc_Init
FM_V0x_RTC_Set_RTC
FM_V0x_RTC_Loop
puts
HAL_Delay
HAL_GPIO_TogglePin
HAL_ResumeTick
