/* Generated by Yosys 0.9 (git sha1 1979e0b) */

(* dynports =  1  *)
(* cells_not_processed =  1  *)
(* src = "Fifo_synth.v:6" *)
module Fifo_synth(clk, reset, wr_enable_synth, rd_enable_synth, FIFO_data_in, pop, push, full_fifo, empty_fifo, almost_full_fifo, almost_empty_fifo, error, FIFO_data_out_synth);
  (* src = "Fifo_synth.v:67" *)
  wire [2:0] _00_;
  (* src = "Fifo_synth.v:40" *)
  wire _01_;
  (* src = "Fifo_synth.v:40" *)
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire _37_;
  (* src = "Fifo_synth.v:11" *)
  input [9:0] FIFO_data_in;
  (* src = "Fifo_synth.v:21" *)
  output [9:0] FIFO_data_out_synth;
  (* src = "Fifo_synth.v:17" *)
  output almost_empty_fifo;
  (* src = "Fifo_synth.v:16" *)
  output almost_full_fifo;
  (* src = "Fifo_synth.v:9" *)
  input clk;
  (* src = "Fifo_synth.v:25" *)
  wire [2:0] cnt;
  (* src = "Fifo_synth.v:15" *)
  output empty_fifo;
  (* src = "Fifo_synth.v:18" *)
  output error;
  (* src = "Fifo_synth.v:14" *)
  output full_fifo;
  (* src = "Fifo_synth.v:12" *)
  input pop;
  (* src = "Fifo_synth.v:12" *)
  input push;
  (* src = "Fifo_synth.v:10" *)
  output rd_enable_synth;
  (* src = "Fifo_synth.v:9" *)
  input reset;
  (* src = "Fifo_synth.v:10" *)
  output wr_enable_synth;
  NOT _38_ (
    .A(cnt[1]),
    .Y(_03_)
  );
  NOT _39_ (
    .A(cnt[2]),
    .Y(_04_)
  );
  NOT _40_ (
    .A(cnt[0]),
    .Y(_05_)
  );
  NOT _41_ (
    .A(rd_enable_synth),
    .Y(_06_)
  );
  NOT _42_ (
    .A(wr_enable_synth),
    .Y(_07_)
  );
  NOT _43_ (
    .A(reset),
    .Y(_08_)
  );
  NOT _44_ (
    .A(pop),
    .Y(_09_)
  );
  NOT _45_ (
    .A(push),
    .Y(_10_)
  );
  NAND _46_ (
    .A(_03_),
    .B(_04_),
    .Y(_11_)
  );
  NOR _47_ (
    .A(_05_),
    .B(_11_),
    .Y(almost_empty_fifo)
  );
  NAND _48_ (
    .A(cnt[1]),
    .B(cnt[2]),
    .Y(_12_)
  );
  NOR _49_ (
    .A(cnt[0]),
    .B(_12_),
    .Y(almost_full_fifo)
  );
  NAND _50_ (
    .A(cnt[0]),
    .B(_06_),
    .Y(_13_)
  );
  NOT _51_ (
    .A(_13_),
    .Y(_14_)
  );
  NOR _52_ (
    .A(cnt[0]),
    .B(_06_),
    .Y(_15_)
  );
  NAND _53_ (
    .A(_05_),
    .B(rd_enable_synth),
    .Y(_16_)
  );
  NOR _54_ (
    .A(_14_),
    .B(_15_),
    .Y(_17_)
  );
  NOR _55_ (
    .A(wr_enable_synth),
    .B(_17_),
    .Y(_18_)
  );
  NOR _56_ (
    .A(_03_),
    .B(_13_),
    .Y(_19_)
  );
  NAND _57_ (
    .A(cnt[2]),
    .B(_19_),
    .Y(_20_)
  );
  NAND _58_ (
    .A(wr_enable_synth),
    .B(_17_),
    .Y(_21_)
  );
  NAND _59_ (
    .A(_20_),
    .B(_21_),
    .Y(_22_)
  );
  NOR _60_ (
    .A(_18_),
    .B(_22_),
    .Y(_23_)
  );
  NOR _61_ (
    .A(reset),
    .B(_23_),
    .Y(_00_[0])
  );
  NOR _62_ (
    .A(wr_enable_synth),
    .B(_16_),
    .Y(_24_)
  );
  NOR _63_ (
    .A(_07_),
    .B(_13_),
    .Y(_25_)
  );
  NOR _64_ (
    .A(_24_),
    .B(_25_),
    .Y(_26_)
  );
  NOR _65_ (
    .A(cnt[1]),
    .B(_26_),
    .Y(_27_)
  );
  NAND _66_ (
    .A(cnt[1]),
    .B(_26_),
    .Y(_28_)
  );
  NAND _67_ (
    .A(_20_),
    .B(_28_),
    .Y(_29_)
  );
  NOR _68_ (
    .A(_27_),
    .B(_29_),
    .Y(_30_)
  );
  NOR _69_ (
    .A(reset),
    .B(_30_),
    .Y(_00_[1])
  );
  NOR _70_ (
    .A(_03_),
    .B(wr_enable_synth),
    .Y(_31_)
  );
  NOR _71_ (
    .A(_19_),
    .B(_24_),
    .Y(_32_)
  );
  NOR _72_ (
    .A(_31_),
    .B(_32_),
    .Y(_33_)
  );
  NOR _73_ (
    .A(_04_),
    .B(_19_),
    .Y(_34_)
  );
  NAND _74_ (
    .A(_33_),
    .B(_34_),
    .Y(_35_)
  );
  NOR _75_ (
    .A(cnt[2]),
    .B(_33_),
    .Y(_36_)
  );
  NAND _76_ (
    .A(_08_),
    .B(_35_),
    .Y(_37_)
  );
  NOR _77_ (
    .A(_36_),
    .B(_37_),
    .Y(_00_[2])
  );
  NOR _78_ (
    .A(reset),
    .B(_09_),
    .Y(_01_)
  );
  NOR _79_ (
    .A(reset),
    .B(_10_),
    .Y(_02_)
  );
  (* src = "Fifo_synth.v:67" *)
  DFF _80_ (
    .C(clk),
    .D(_00_[0]),
    .Q(cnt[0])
  );
  (* src = "Fifo_synth.v:67" *)
  DFF _81_ (
    .C(clk),
    .D(_00_[1]),
    .Q(cnt[1])
  );
  (* src = "Fifo_synth.v:67" *)
  DFF _82_ (
    .C(clk),
    .D(_00_[2]),
    .Q(cnt[2])
  );
  (* src = "Fifo_synth.v:40" *)
  DFF _83_ (
    .C(clk),
    .D(_02_),
    .Q(wr_enable_synth)
  );
  (* src = "Fifo_synth.v:40" *)
  DFF _84_ (
    .C(clk),
    .D(_01_),
    .Q(rd_enable_synth)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Fifo_synth.v:36" *)
  memoria mem (
    .clk(clk),
    .memo_data_in(FIFO_data_in),
    .memo_data_out(FIFO_data_out_synth),
    .rdmem_enable(rd_enable_synth),
    .reset(reset),
    .wrmem_enable(wr_enable_synth)
  );
  assign empty_fifo = 1'h0;
  assign full_fifo = 1'h0;
endmodule
