
COPYRIGHT TEXT:
--------------

Copyright (c) 2022 RapidSilicon

Permission is hereby granted, free of charge, to any person obtaining a copy of
this software and associated documentation files (the "Software"), to deal in
the Software without restriction, including without limitation the rights to
use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of 
the Software, and to permit persons to whom the Software is furnished to do so, 
subject to the following conditions: The above copyright notice and this 
permission notice shall be included in all copies or substantial portions of the
Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS 
FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR 
COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER 
IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN 
CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

FILES:
rapidsilicon/ip/mipi_spi2dsi_bridge/v1_0/mipi_spi2dsi_bridge_gen.py
rapidsilicon/ip/mipi_spi2dsi_bridge/v1_0/litex_wrapper/mipi_spi2dsi_bridge_litex_wrapper.py

---------------------------------------------------------------------------------------
This program is free software: you can redistribute it and/or modify
 it under the terms of the GNU General Public License as published by
 the Free Software Foundation, either version 3 of the License, or
(at your option) any later version.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with this program.  If not, see <http://www.gnu.org/licenses/>.

FILES:
rapidsilicon/ip/mipi_spi2dsi_bridge/v1_0/src/DDR_MIPI.v
rapidsilicon/ip/mipi_spi2dsi_bridge/v1_0/src/dual_port_ram.v
rapidsilicon/ip/mipi_spi2dsi_bridge/v1_0/src/fifo_rs.v
rapidsilicon/ip/mipi_spi2dsi_bridge/v1_0/src/FIFo.v
rapidsilicon/ip/mipi_spi2dsi_bridge/v1_0/src/mipi_dsi_bridge.v
rapidsilicon/ip/mipi_spi2dsi_bridge/v1_0/src/ROM.v
rapidsilicon/ip/mipi_spi2dsi_bridge/v1_0/src/send_mipi_frame.v
rapidsilicon/ip/mipi_spi2dsi_bridge/v1_0/src/spi_slave.v
rapidsilicon/ip/mipi_spi2dsi_bridge/v1_0/src/synchronizer.v
rapidsilicon/ip/mipi_spi2dsi_bridge/v1_0/src/tb_spi_bridge.v
