ISE Auto-Make Log File
-----------------------

Starting: 'exewrap @__filesClean_exewrap.rsp'


Creating TCL Process
Cleaning Up Project
deleting file(s): __projnav.log
deleting file(s): automake.err
deleting file(s): __filesClean_exewrap.rsp
Finished cleaning up project

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'exewrap @__filesClean_exewrap.rsp'


Creating TCL Process
Cleaning Up Project
deleting file(s): __projnav.log
deleting file(s): __filesClean_exewrap.rsp
Finished cleaning up project

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @memory.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    memory.vhd
Scanning    memory.vhd
Writing memory.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @16bit_zero_detect.jp'



Starting: 'jhdparse @16bit_decoder.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_decoder.vhd
Scanning    16bit_decoder.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @reg_file.jp'



Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_ripple.vhd
Scanning    16bit_ripple.vhd
Writing 16bit_ripple.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @car.jp'



Starting: 'jhdparse @16bit_register.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_register.vhd
Scanning    16bit_register.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @8bit_2to1mux.jp'



Starting: 'jhdparse @4to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    4to1mux.vhd
Scanning    4to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_splitter.jp'



Starting: 'jhdparse @8to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    8to1mux.vhd
Scanning    8to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @9to1mux.jp'



Starting: 'jhdparse @16bit_reg.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_reg.vhd
Scanning    16bit_reg.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_zero_fill.jp'



Starting: 'jhdparse @16bit_logic.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_logic.vhd
Scanning    16bit_logic.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_2to1mux.jp'



Starting: 'jhdparse @extend.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    extend.vhd
Scanning    extend.vhd
Writing extend.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @16bit_9to1mux.jp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_zero_detect.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_zero_detect.vhd
Scanning    16bit_zero_detect.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_decoder.jp'



Starting: 'jhdparse @pc.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    pc.vhd
Scanning    pc.vhd
Writing pc.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @16bit_register.jp'



Starting: 'jhdparse @8bit_2to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    8bit_2to1mux.vhd
Scanning    8bit_2to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @4to1mux.jp'



Starting: 'jhdparse @mux2to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux2to1.vhd
Scanning    mux2to1.vhd
Writing mux2to1.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @16bit_splitter.jp'



Starting: 'jhdparse @mux8to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux8to1.vhd
Scanning    mux8to1.vhd
Writing mux8to1.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @8to1mux.jp'



Starting: 'jhdparse @9to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    9to1mux.vhd
Scanning    9to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_reg.jp'



Starting: 'jhdparse @opcode.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    opcode.vhd
Scanning    opcode.vhd
Writing opcode.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @16bit_zero_fill.jp'



Starting: 'jhdparse @control_mem.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    control_mem.vhd
Scanning    control_mem.vhd
control_mem.vhd(33) 	typemem _array i s array(0 to 255) of std_logic_vector (27 downto 0);
                                    ^
Warning 0005: Unrecognizable input.
control_mem.vhd(35) 	begin memory_m: process(IN_CAR) variablecontrol_mem : mem _array:=(
                                                                                      ^
Warning 0005: Unrecognizable input.
Writing control_mem.jhd.

JHDPARSE complete -    0 errors,    2 warnings.

Done: completed successfully.

Starting: 'jhdparse @16bit_logic.jp'



Starting: 'jhdparse @16bit_2to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_2to1mux.vhd
Scanning    16bit_2to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_9to1mux.jp'



Starting: 'jhdparse @flag_splitter.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    flag_splitter.vhd
Scanning    flag_splitter.vhd
Writing flag_splitter.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_zero_detect.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_zero_detect.vhd
Scanning    16bit_zero_detect.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_decoder.jp'



Starting: 'jhdparse @16bit_register.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_register.vhd
Scanning    16bit_register.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @8bit_2to1mux.jp'



Starting: 'jhdparse @4to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    4to1mux.vhd
Scanning    4to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_splitter.jp'



Starting: 'jhdparse @8to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    8to1mux.vhd
Scanning    8to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @9to1mux.jp'



Starting: 'jhdparse @16bit_reg.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_reg.vhd
Scanning    16bit_reg.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_zero_fill.jp'



Starting: 'jhdparse @16bit_logic.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_logic.vhd
Scanning    16bit_logic.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_2to1mux.jp'



Starting: 'jhdparse @16bit_9to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_9to1mux.vhd
Scanning    16bit_9to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_16bit_2to1mux_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit 16bit_2to1mux...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
16bit_2to1mux.vhd(8): Syntax error at or near: 16
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named 16bit_2to1mux...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_zero_detect.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_zero_detect.vhd
Scanning    16bit_zero_detect.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_decoder.jp'



Starting: 'jhdparse @16bit_register.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_register.vhd
Scanning    16bit_register.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @8bit_2to1mux.jp'



Starting: 'jhdparse @4to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    4to1mux.vhd
Scanning    4to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_splitter.jp'



Starting: 'jhdparse @8to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    8to1mux.vhd
Scanning    8to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @9to1mux.jp'



Starting: 'jhdparse @16bit_reg.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_reg.vhd
Scanning    16bit_reg.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_zero_fill.jp'



Starting: 'jhdparse @16bit_logic.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_logic.vhd
Scanning    16bit_logic.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_2to1mux.jp'



Starting: 'jhdparse @16bit_9to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_9to1mux.vhd
Scanning    16bit_9to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_zero_detect.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_zero_detect.vhd
Scanning    16bit_zero_detect.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_decoder.jp'



Starting: 'jhdparse @16bit_register.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_register.vhd
Scanning    16bit_register.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @8bit_2to1mux.jp'



Starting: 'jhdparse @4to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    4to1mux.vhd
Scanning    4to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_splitter.jp'



Starting: 'jhdparse @8to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    8to1mux.vhd
Scanning    8to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @9to1mux.jp'



Starting: 'jhdparse @16bit_reg.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_reg.vhd
Scanning    16bit_reg.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_zero_fill.jp'



Starting: 'jhdparse @16bit_logic.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_logic.vhd
Scanning    16bit_logic.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_2to1mux.jp'



Starting: 'jhdparse @16bit_9to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_9to1mux.vhd
Scanning    16bit_9to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_zero_detect.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_zero_detect.vhd
Scanning    16bit_zero_detect.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_decoder.jp'



Starting: 'jhdparse @16bit_register.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_register.vhd
Scanning    16bit_register.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @8bit_2to1mux.jp'



Starting: 'jhdparse @4to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    4to1mux.vhd
Scanning    4to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_splitter.jp'



Starting: 'jhdparse @8to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    8to1mux.vhd
Scanning    8to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @9to1mux.jp'



Starting: 'jhdparse @16bit_reg.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_reg.vhd
Scanning    16bit_reg.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_zero_fill.jp'



Starting: 'jhdparse @16bit_logic.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_logic.vhd
Scanning    16bit_logic.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_2to1mux.jp'



Starting: 'jhdparse @16bit_9to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_9to1mux.vhd
Scanning    16bit_9to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_16bit_2to1mux_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit 16bit_2to1mux...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
16bit_2to1mux.vhd(8): Syntax error at or near: 16
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named 16bit_2to1mux...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_zero_detect.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_zero_detect.vhd
Scanning    16bit_zero_detect.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_decoder.jp'



Starting: 'jhdparse @16bit_register.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_register.vhd
Scanning    16bit_register.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @8bit_2to1mux.jp'



Starting: 'jhdparse @4to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    4to1mux.vhd
Scanning    4to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_splitter.jp'



Starting: 'jhdparse @8to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    8to1mux.vhd
Scanning    8to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @9to1mux.jp'



Starting: 'jhdparse @16bit_reg.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_reg.vhd
Scanning    16bit_reg.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_zero_fill.jp'



Starting: 'jhdparse @16bit_logic.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_logic.vhd
Scanning    16bit_logic.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_2to1mux.jp'



Starting: 'jhdparse @16bit_9to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_9to1mux.vhd
Scanning    16bit_9to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_16bit_9to1mux_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit 16bit_9to1mux...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
16bit_9to1mux.vhd(8): Syntax error at or near: 16
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named 16bit_9to1mux...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_zero_detect.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_zero_detect.vhd
Scanning    16bit_zero_detect.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_decoder.jp'



Starting: 'jhdparse @16bit_register.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_register.vhd
Scanning    16bit_register.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @8bit_2to1mux.jp'



Starting: 'jhdparse @4to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    4to1mux.vhd
Scanning    4to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_splitter.jp'



Starting: 'jhdparse @8to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    8to1mux.vhd
Scanning    8to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @9to1mux.jp'



Starting: 'jhdparse @16bit_reg.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_reg.vhd
Scanning    16bit_reg.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_zero_fill.jp'



Starting: 'jhdparse @16bit_logic.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_logic.vhd
Scanning    16bit_logic.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_2to1mux.jp'



Starting: 'jhdparse @16bit_9to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_9to1mux.vhd
Scanning    16bit_9to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_16bit_decoder_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit 16bit_decoder...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
16bit_decoder.vhd(8): Syntax error at or near: 16
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named 16bit_decoder...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_zero_detect.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_zero_detect.vhd
Scanning    16bit_zero_detect.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_decoder.jp'



Starting: 'jhdparse @16bit_register.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_register.vhd
Scanning    16bit_register.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @8bit_2to1mux.jp'



Starting: 'jhdparse @4to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    4to1mux.vhd
Scanning    4to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_splitter.jp'



Starting: 'jhdparse @8to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    8to1mux.vhd
Scanning    8to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @9to1mux.jp'



Starting: 'jhdparse @16bit_reg.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_reg.vhd
Scanning    16bit_reg.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_zero_fill.jp'



Starting: 'jhdparse @16bit_logic.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_logic.vhd
Scanning    16bit_logic.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_2to1mux.jp'



Starting: 'jhdparse @16bit_9to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_9to1mux.vhd
Scanning    16bit_9to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_zero_detect.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_zero_detect.vhd
Scanning    16bit_zero_detect.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_decoder.jp'



Starting: 'jhdparse @16bit_register.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_register.vhd
Scanning    16bit_register.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @8bit_2to1mux.jp'



Starting: 'jhdparse @4to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    4to1mux.vhd
Scanning    4to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_splitter.jp'



Starting: 'jhdparse @8to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    8to1mux.vhd
Scanning    8to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @9to1mux.jp'



Starting: 'jhdparse @16bit_reg.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_reg.vhd
Scanning    16bit_reg.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_zero_fill.jp'



Starting: 'jhdparse @16bit_logic.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_logic.vhd
Scanning    16bit_logic.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_2to1mux.jp'



Starting: 'jhdparse @16bit_9to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_9to1mux.vhd
Scanning    16bit_9to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_16bit_decoder_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit 16bit_decoder...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
16bit_decoder.vhd(8): Syntax error at or near: 16
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named 16bit_decoder...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_zero_detect.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_zero_detect.vhd
Scanning    16bit_zero_detect.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_decoder.jp'



Starting: 'jhdparse @16bit_register.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_register.vhd
Scanning    16bit_register.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @8bit_2to1mux.jp'



Starting: 'jhdparse @4to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    4to1mux.vhd
Scanning    4to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_splitter.jp'



Starting: 'jhdparse @8to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    8to1mux.vhd
Scanning    8to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @9to1mux.jp'



Starting: 'jhdparse @16bit_reg.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_reg.vhd
Scanning    16bit_reg.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_zero_fill.jp'



Starting: 'jhdparse @16bit_logic.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_logic.vhd
Scanning    16bit_logic.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_2to1mux.jp'



Starting: 'jhdparse @16bit_9to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_9to1mux.vhd
Scanning    16bit_9to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_zero_detect.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_zero_detect.vhd
Scanning    16bit_zero_detect.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_decoder.jp'



Starting: 'jhdparse @16bit_register.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_register.vhd
Scanning    16bit_register.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @8bit_2to1mux.jp'



Starting: 'jhdparse @4to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    4to1mux.vhd
Scanning    4to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_splitter.jp'



Starting: 'jhdparse @8to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    8to1mux.vhd
Scanning    8to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @9to1mux.jp'



Starting: 'jhdparse @16bit_reg.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_reg.vhd
Scanning    16bit_reg.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_zero_fill.jp'



Starting: 'jhdparse @16bit_logic.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_logic.vhd
Scanning    16bit_logic.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_2to1mux.jp'



Starting: 'jhdparse @16bit_9to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_9to1mux.vhd
Scanning    16bit_9to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_16bit_decoder_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit 16bit_decoder...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
16bit_decoder.vhd(8): Syntax error at or near: 16
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named 16bit_decoder...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_zero_detect.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_zero_detect.vhd
Scanning    16bit_zero_detect.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_decoder.jp'



Starting: 'jhdparse @16bit_register.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_register.vhd
Scanning    16bit_register.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @8bit_2to1mux.jp'



Starting: 'jhdparse @4to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    4to1mux.vhd
Scanning    4to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_splitter.jp'



Starting: 'jhdparse @8to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    8to1mux.vhd
Scanning    8to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @9to1mux.jp'



Starting: 'jhdparse @16bit_reg.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_reg.vhd
Scanning    16bit_reg.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_zero_fill.jp'



Starting: 'jhdparse @16bit_logic.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_logic.vhd
Scanning    16bit_logic.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_2to1mux.jp'



Starting: 'jhdparse @16bit_9to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_9to1mux.vhd
Scanning    16bit_9to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_16bit_logic_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit 16bit_logic...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
16bit_logic.vhd(8): Syntax error at or near: 16
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named 16bit_logic...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_zero_detect.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_zero_detect.vhd
Scanning    16bit_zero_detect.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_decoder.jp'



Starting: 'jhdparse @16bit_register.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_register.vhd
Scanning    16bit_register.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @8bit_2to1mux.jp'



Starting: 'jhdparse @4to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    4to1mux.vhd
Scanning    4to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_splitter.jp'



Starting: 'jhdparse @8to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    8to1mux.vhd
Scanning    8to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @9to1mux.jp'



Starting: 'jhdparse @16bit_reg.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_reg.vhd
Scanning    16bit_reg.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_zero_fill.jp'



Starting: 'jhdparse @16bit_logic.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_logic.vhd
Scanning    16bit_logic.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_2to1mux.jp'



Starting: 'jhdparse @16bit_9to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_9to1mux.vhd
Scanning    16bit_9to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_zero_detect.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_zero_detect.vhd
Scanning    16bit_zero_detect.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_decoder.jp'



Starting: 'jhdparse @16bit_register.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_register.vhd
Scanning    16bit_register.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @8bit_2to1mux.jp'



Starting: 'jhdparse @4to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    4to1mux.vhd
Scanning    4to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_splitter.jp'



Starting: 'jhdparse @8to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    8to1mux.vhd
Scanning    8to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @9to1mux.jp'



Starting: 'jhdparse @16bit_reg.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_reg.vhd
Scanning    16bit_reg.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_zero_fill.jp'



Starting: 'jhdparse @16bit_logic.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_logic.vhd
Scanning    16bit_logic.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_2to1mux.jp'



Starting: 'jhdparse @16bit_9to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_9to1mux.vhd
Scanning    16bit_9to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_16bit_logic_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit 16bit_logic...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
16bit_logic.vhd(8): Syntax error at or near: 16
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named 16bit_logic...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_zero_detect.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_zero_detect.vhd
Scanning    16bit_zero_detect.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_decoder.jp'



Starting: 'jhdparse @16bit_register.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_register.vhd
Scanning    16bit_register.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @8bit_2to1mux.jp'



Starting: 'jhdparse @4to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    4to1mux.vhd
Scanning    4to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_splitter.jp'



Starting: 'jhdparse @8to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    8to1mux.vhd
Scanning    8to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @9to1mux.jp'



Starting: 'jhdparse @16bit_reg.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_reg.vhd
Scanning    16bit_reg.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_zero_fill.jp'



Starting: 'jhdparse @16bit_logic.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_logic.vhd
Scanning    16bit_logic.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_2to1mux.jp'



Starting: 'jhdparse @16bit_9to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_9to1mux.vhd
Scanning    16bit_9to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_reg_file_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit reg_file...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
reg_file.vhd(14): Syntax error at or near: )
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named reg_file...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_zero_detect.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_zero_detect.vhd
Scanning    16bit_zero_detect.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_decoder.jp'



Starting: 'jhdparse @16bit_register.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_register.vhd
Scanning    16bit_register.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @8bit_2to1mux.jp'



Starting: 'jhdparse @4to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    4to1mux.vhd
Scanning    4to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_splitter.jp'



Starting: 'jhdparse @8to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    8to1mux.vhd
Scanning    8to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @9to1mux.jp'



Starting: 'jhdparse @16bit_reg.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_reg.vhd
Scanning    16bit_reg.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_zero_fill.jp'



Starting: 'jhdparse @16bit_logic.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_logic.vhd
Scanning    16bit_logic.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_2to1mux.jp'



Starting: 'jhdparse @16bit_9to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_9to1mux.vhd
Scanning    16bit_9to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_16bit_2to1mux_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit 16bit_2to1mux...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
16bit_2to1mux.vhd(8): Syntax error at or near: 16
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named 16bit_2to1mux...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_zero_detect.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_zero_detect.vhd
Scanning    16bit_zero_detect.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_decoder.jp'



Starting: 'jhdparse @16bit_register.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_register.vhd
Scanning    16bit_register.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @8bit_2to1mux.jp'



Starting: 'jhdparse @4to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    4to1mux.vhd
Scanning    4to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_splitter.jp'



Starting: 'jhdparse @8to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    8to1mux.vhd
Scanning    8to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @9to1mux.jp'



Starting: 'jhdparse @16bit_reg.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_reg.vhd
Scanning    16bit_reg.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_zero_fill.jp'



Starting: 'jhdparse @16bit_logic.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_logic.vhd
Scanning    16bit_logic.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_2to1mux.jp'



Starting: 'jhdparse @16bit_9to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    16bit_9to1mux.vhd
Scanning    16bit_9to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_8to1mux_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit 8to1mux...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
8to1mux.vhd(8): Syntax error at or near: 8
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named 8to1mux...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_zero_detect.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_decoder.jp'



Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_register.jp'



Starting: 'jhdparse @8bit_2to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    8bit_2to1mux.vhd
Scanning    8bit_2to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @4to1mux.jp'



Starting: 'jhdparse @16bit_splitter.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @8to1mux.jp'



Starting: 'jhdparse @9to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_reg.jp'



Starting: 'jhdparse @16bit_zero_fill.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_logic.jp'



Starting: 'jhdparse @16bit_9to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_zero_detect.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_decoder.jp'



Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_register.jp'



Starting: 'jhdparse @8bit_2to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    8bit_2to1mux.vhd
Scanning    8bit_2to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @4to1mux.jp'



Starting: 'jhdparse @16bit_splitter.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @8to1mux.jp'



Starting: 'jhdparse @9to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_reg.jp'



Starting: 'jhdparse @16bit_zero_fill.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_logic.jp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_register.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @8bit_2to1mux.jp'



Starting: 'jhdparse @4to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_zero_detect.jp'



Starting: 'jhdparse @16bit_splitter.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @8to1mux.jp'



Starting: 'jhdparse @9to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_reg.jp'



Starting: 'jhdparse @16bit_zero_fill.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_ripple.jp'



Starting: 'jhdparse @16bit_logic.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_register.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @8bit_2to1mux.jp'



Starting: 'jhdparse @4to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_zero_detect.jp'



Starting: 'jhdparse @16bit_splitter.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @8to1mux.jp'



Starting: 'jhdparse @9to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_reg.jp'



Starting: 'jhdparse @16bit_zero_fill.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_ripple.jp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_register.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @8bit_2to1mux.jp'



Starting: 'jhdparse @4to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_zero_detect.jp'



Starting: 'jhdparse @16bit_splitter.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @8to1mux.jp'



Starting: 'jhdparse @9to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_zero_fill.jp'



Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @8bit_2to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    8bit_2to1mux.vhd
Scanning    8bit_2to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @4to1mux.jp'



Starting: 'jhdparse @16bit_zero_detect.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_splitter.jp'



Starting: 'jhdparse @8to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @9to1mux.jp'



Starting: 'jhdparse @16bit_zero_fill.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_ripple.jp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @8bit_2to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    8bit_2to1mux.vhd
Scanning    8bit_2to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @4to1mux.jp'



Starting: 'jhdparse @16bit_zero_detect.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @8to1mux.jp'



Starting: 'jhdparse @9to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_zero_fill.jp'



Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @8bit_2to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    8bit_2to1mux.vhd
Scanning    8bit_2to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @4to1mux.jp'



Starting: 'jhdparse @8to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @9to1mux.jp'



Starting: 'jhdparse @16bit_zero_fill.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_ripple.jp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @8bit_2to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    8bit_2to1mux.vhd
Scanning    8bit_2to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @4to1mux.jp'



Starting: 'jhdparse @8to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @9to1mux.jp'



Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @8bit_2to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    8bit_2to1mux.vhd
Scanning    8bit_2to1mux.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @8to1mux.jp'



Starting: 'jhdparse @9to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_ripple.jp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @8to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @9to1mux.jp'



Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @9to1mux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_ripple.jp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux_9to1_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1_16bit.vhd
Scanning    mux_9to1_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_ripple.jp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux_9to1_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1_16bit.vhd
Scanning    mux_9to1_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_ripple.jp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux_9to1_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1_16bit.vhd
Scanning    mux_9to1_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @decoder_16bit.jp'



Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux_9to1_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1_16bit.vhd
Scanning    mux_9to1_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @decoder_16bit.jp'



Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux_9to1_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1_16bit.vhd
Scanning    mux_9to1_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @decoder_16bit.jp'



Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux_9to1_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1_16bit.vhd
Scanning    mux_9to1_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @zero_detect_16bit.jp'



Starting: 'jhdparse @decoder_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    decoder_16bit.vhd
Scanning    decoder_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @ripple_16bit.jp'



Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @register_16bit.jp'



Starting: 'jhdparse @splitter_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    splitter_16bit.vhd
Scanning    splitter_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @reg_16bit.jp'



Starting: 'jhdparse @mux_4to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_4to1.vhd
Scanning    mux_4to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @zero_fill_16bit.jp'



Starting: 'jhdparse @mux_8to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_8to1.vhd
Scanning    mux_8to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_9to1.jp'



Starting: 'jhdparse @logic_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    logic_16bit.vhd
Scanning    logic_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_2to1_16bit.jp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux_9to1_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1_16bit.vhd
Scanning    mux_9to1_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @zero_detect_16bit.jp'



Starting: 'jhdparse @decoder_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    decoder_16bit.vhd
Scanning    decoder_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_ripple.jp'



Starting: 'jhdparse @register_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    register_16bit.vhd
Scanning    register_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @splitter_16bit.jp'



Starting: 'jhdparse @reg_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    reg_16bit.vhd
Scanning    reg_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_4to1.jp'



Starting: 'jhdparse @zero_fill_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    zero_fill_16bit.vhd
Scanning    zero_fill_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_8to1.jp'



Starting: 'jhdparse @mux_9to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1.vhd
Scanning    mux_9to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @logic_16bit.jp'



Starting: 'jhdparse @mux_2to1_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_2to1_16bit.vhd
Scanning    mux_2to1_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux_9to1_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1_16bit.vhd
Scanning    mux_9to1_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @zero_detect_16bit.jp'



Starting: 'jhdparse @decoder_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    decoder_16bit.vhd
Scanning    decoder_16bit.vhd
Writing decoder_16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @16bit_ripple.jp'



Starting: 'jhdparse @register_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    register_16bit.vhd
Scanning    register_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @splitter_16bit.jp'



Starting: 'jhdparse @reg_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    reg_16bit.vhd
Scanning    reg_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_4to1.jp'



Starting: 'jhdparse @zero_fill_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    zero_fill_16bit.vhd
Scanning    zero_fill_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_8to1.jp'



Starting: 'jhdparse @mux_9to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1.vhd
Scanning    mux_9to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @logic_16bit.jp'



Starting: 'jhdparse @mux_2to1_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_2to1_16bit.vhd
Scanning    mux_2to1_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux_9to1_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1_16bit.vhd
Scanning    mux_9to1_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @zero_detect_16bit.jp'



Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @register_16bit.jp'



Starting: 'jhdparse @splitter_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    splitter_16bit.vhd
Scanning    splitter_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @reg_16bit.jp'



Starting: 'jhdparse @mux_4to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_4to1.vhd
Scanning    mux_4to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @zero_fill_16bit.jp'



Starting: 'jhdparse @mux_8to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_8to1.vhd
Scanning    mux_8to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_9to1.jp'



Starting: 'jhdparse @logic_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    logic_16bit.vhd
Scanning    logic_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_2to1_16bit.jp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux_9to1_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1_16bit.vhd
Scanning    mux_9to1_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @zero_detect_16bit.jp'



Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @register_16bit.jp'



Starting: 'jhdparse @splitter_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    splitter_16bit.vhd
Scanning    splitter_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @reg_16bit.jp'



Starting: 'jhdparse @mux_4to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_4to1.vhd
Scanning    mux_4to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @zero_fill_16bit.jp'



Starting: 'jhdparse @mux_8to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_8to1.vhd
Scanning    mux_8to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_9to1.jp'



Starting: 'jhdparse @logic_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    logic_16bit.vhd
Scanning    logic_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_2to1_16bit.jp'



ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_decoder_16bit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit decoder_16bit...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_decoder_16bit_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 decoder_16bit.spl decoder_16bit.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux_9to1_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1_16bit.vhd
Scanning    mux_9to1_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @zero_detect_16bit.jp'



Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @register_16bit.jp'



Starting: 'jhdparse @splitter_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    splitter_16bit.vhd
Scanning    splitter_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @reg_16bit.jp'



Starting: 'jhdparse @mux_4to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_4to1.vhd
Scanning    mux_4to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @zero_fill_16bit.jp'



Starting: 'jhdparse @mux_8to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_8to1.vhd
Scanning    mux_8to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_9to1.jp'



Starting: 'jhdparse @logic_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    logic_16bit.vhd
Scanning    logic_16bit.vhd
Writing logic_16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @mux_2to1_16bit.jp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux_9to1_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1_16bit.vhd
Scanning    mux_9to1_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @zero_detect_16bit.jp'



Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @register_16bit.jp'



Starting: 'jhdparse @splitter_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    splitter_16bit.vhd
Scanning    splitter_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @reg_16bit.jp'



Starting: 'jhdparse @mux_4to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_4to1.vhd
Scanning    mux_4to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @zero_fill_16bit.jp'



Starting: 'jhdparse @mux_8to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_8to1.vhd
Scanning    mux_8to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_9to1.jp'



Starting: 'jhdparse @mux_2to1_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_2to1_16bit.vhd
Scanning    mux_2to1_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_memory_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit memory...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
memory.vhd(28): Syntax error at or near: ,
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named memory...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux_9to1_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1_16bit.vhd
Scanning    mux_9to1_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @zero_detect_16bit.jp'



Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @register_16bit.jp'



Starting: 'jhdparse @splitter_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    splitter_16bit.vhd
Scanning    splitter_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @reg_16bit.jp'



Starting: 'jhdparse @mux_4to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_4to1.vhd
Scanning    mux_4to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @zero_fill_16bit.jp'



Starting: 'jhdparse @mux_8to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_8to1.vhd
Scanning    mux_8to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_9to1.jp'



Starting: 'jhdparse @mux_2to1_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_2to1_16bit.vhd
Scanning    mux_2to1_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_logic_16bit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit logic_16bit...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_logic_16bit_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 logic_16bit.spl logic_16bit.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux_9to1_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1_16bit.vhd
Scanning    mux_9to1_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @zero_detect_16bit.jp'



Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @register_16bit.jp'



Starting: 'jhdparse @splitter_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    splitter_16bit.vhd
Scanning    splitter_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @reg_16bit.jp'



Starting: 'jhdparse @mux_4to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_4to1.vhd
Scanning    mux_4to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @zero_fill_16bit.jp'



Starting: 'jhdparse @mux_8to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_8to1.vhd
Scanning    mux_8to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_9to1.jp'



Starting: 'jhdparse @mux_2to1_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_2to1_16bit.vhd
Scanning    mux_2to1_16bit.vhd
Writing mux_2to1_16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux_9to1_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1_16bit.vhd
Scanning    mux_9to1_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @zero_detect_16bit.jp'



Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @register_16bit.jp'



Starting: 'jhdparse @splitter_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    splitter_16bit.vhd
Scanning    splitter_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @reg_16bit.jp'



Starting: 'jhdparse @mux_4to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_4to1.vhd
Scanning    mux_4to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @zero_fill_16bit.jp'



Starting: 'jhdparse @mux_8to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_8to1.vhd
Scanning    mux_8to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_9to1.jp'



ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_mux_4to1_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit mux_4to1...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
mux_4to1.vhd(8): Syntax error at or near: 4
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named mux_4to1...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux_9to1_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1_16bit.vhd
Scanning    mux_9to1_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @zero_detect_16bit.jp'



Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @register_16bit.jp'



Starting: 'jhdparse @splitter_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    splitter_16bit.vhd
Scanning    splitter_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @reg_16bit.jp'



Starting: 'jhdparse @mux_4to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_4to1.vhd
Scanning    mux_4to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @zero_fill_16bit.jp'



Starting: 'jhdparse @mux_8to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_8to1.vhd
Scanning    mux_8to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_9to1.jp'



ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_mux_2to1_16bit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit mux_2to1_16bit...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_mux_2to1_16bit_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 mux_2to1_16bit.spl mux_2to1_16bit.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux_9to1_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1_16bit.vhd
Scanning    mux_9to1_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @zero_detect_16bit.jp'



Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @register_16bit.jp'



Starting: 'jhdparse @splitter_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    splitter_16bit.vhd
Scanning    splitter_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @reg_16bit.jp'



Starting: 'jhdparse @mux_4to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_4to1.vhd
Scanning    mux_4to1.vhd
Writing mux_4to1.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @zero_fill_16bit.jp'



Starting: 'jhdparse @mux_8to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_8to1.vhd
Scanning    mux_8to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_9to1.jp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux_9to1_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1_16bit.vhd
Scanning    mux_9to1_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @zero_detect_16bit.jp'



Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @register_16bit.jp'



Starting: 'jhdparse @splitter_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    splitter_16bit.vhd
Scanning    splitter_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @reg_16bit.jp'



Starting: 'jhdparse @mux_4to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_4to1.vhd
Scanning    mux_4to1.vhd
Writing mux_4to1.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @zero_fill_16bit.jp'



Starting: 'jhdparse @mux_8to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_8to1.vhd
Scanning    mux_8to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_9to1.jp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux_9to1_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1_16bit.vhd
Scanning    mux_9to1_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @zero_detect_16bit.jp'



Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @register_16bit.jp'



Starting: 'jhdparse @splitter_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    splitter_16bit.vhd
Scanning    splitter_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @reg_16bit.jp'



Starting: 'jhdparse @zero_fill_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    zero_fill_16bit.vhd
Scanning    zero_fill_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_8to1.jp'



Starting: 'jhdparse @mux_9to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1.vhd
Scanning    mux_9to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_mux_4to1_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit mux_4to1...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
mux_4to1.vhd(13): Syntax error at or near: )
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named mux_4to1...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux_9to1_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1_16bit.vhd
Scanning    mux_9to1_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @zero_detect_16bit.jp'



Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @register_16bit.jp'



Starting: 'jhdparse @splitter_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    splitter_16bit.vhd
Scanning    splitter_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @reg_16bit.jp'



Starting: 'jhdparse @mux_4to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_4to1.vhd
Scanning    mux_4to1.vhd
Writing mux_4to1.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @zero_fill_16bit.jp'



Starting: 'jhdparse @mux_8to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_8to1.vhd
Scanning    mux_8to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_9to1.jp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux_9to1_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1_16bit.vhd
Scanning    mux_9to1_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @zero_detect_16bit.jp'



Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @register_16bit.jp'



Starting: 'jhdparse @splitter_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    splitter_16bit.vhd
Scanning    splitter_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @reg_16bit.jp'



Starting: 'jhdparse @zero_fill_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    zero_fill_16bit.vhd
Scanning    zero_fill_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_8to1.jp'



Starting: 'jhdparse @mux_9to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1.vhd
Scanning    mux_9to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_mux_4to1_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit mux_4to1...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_mux_4to1_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 mux_4to1.spl mux_4to1.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux_9to1_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1_16bit.vhd
Scanning    mux_9to1_16bit.vhd
Writing mux_9to1_16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @zero_detect_16bit.jp'



Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @register_16bit.jp'



Starting: 'jhdparse @splitter_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    splitter_16bit.vhd
Scanning    splitter_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @reg_16bit.jp'



Starting: 'jhdparse @zero_fill_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    zero_fill_16bit.vhd
Scanning    zero_fill_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_8to1.jp'



Starting: 'jhdparse @mux_9to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1.vhd
Scanning    mux_9to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @zero_detect_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    zero_detect_16bit.vhd
Scanning    zero_detect_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_ripple.jp'



Starting: 'jhdparse @register_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    register_16bit.vhd
Scanning    register_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @splitter_16bit.jp'



Starting: 'jhdparse @reg_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    reg_16bit.vhd
Scanning    reg_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @zero_fill_16bit.jp'



Starting: 'jhdparse @mux_8to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_8to1.vhd
Scanning    mux_8to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_9to1.jp'



ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_mux_9to1_16bit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit mux_9to1_16bit...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
mux_9to1_16bit.vhd(16): Syntax error at or near: 16
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named mux_9to1_16bit...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux_9to1_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1_16bit.vhd
Scanning    mux_9to1_16bit.vhd
Writing mux_9to1_16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @zero_detect_16bit.jp'



Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @register_16bit.jp'



Starting: 'jhdparse @splitter_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    splitter_16bit.vhd
Scanning    splitter_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @reg_16bit.jp'



Starting: 'jhdparse @zero_fill_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    zero_fill_16bit.vhd
Scanning    zero_fill_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_8to1.jp'



Starting: 'jhdparse @mux_9to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1.vhd
Scanning    mux_9to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @zero_detect_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    zero_detect_16bit.vhd
Scanning    zero_detect_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_ripple.jp'



Starting: 'jhdparse @register_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    register_16bit.vhd
Scanning    register_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @splitter_16bit.jp'



Starting: 'jhdparse @reg_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    reg_16bit.vhd
Scanning    reg_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @zero_fill_16bit.jp'



Starting: 'jhdparse @mux_8to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_8to1.vhd
Scanning    mux_8to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_9to1.jp'



ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_mux_9to1_16bit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit mux_9to1_16bit...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_mux_9to1_16bit_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 mux_9to1_16bit.spl mux_9to1_16bit.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @zero_detect_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    zero_detect_16bit.vhd
Scanning    zero_detect_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_ripple.jp'



Starting: 'jhdparse @register_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    register_16bit.vhd
Scanning    register_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @splitter_16bit.jp'



Starting: 'jhdparse @reg_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    reg_16bit.vhd
Scanning    reg_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @zero_fill_16bit.jp'



Starting: 'jhdparse @mux_8to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_8to1.vhd
Scanning    mux_8to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_9to1.jp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @zero_detect_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    zero_detect_16bit.vhd
Scanning    zero_detect_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_ripple.jp'



Starting: 'jhdparse @register_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    register_16bit.vhd
Scanning    register_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @splitter_16bit.jp'



Starting: 'jhdparse @reg_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    reg_16bit.vhd
Scanning    reg_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_8to1.jp'



Starting: 'jhdparse @mux_9to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1.vhd
Scanning    mux_9to1.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_zero_fill_16bit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit zero_fill_16bit...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_zero_fill_16bit_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 zero_fill_16bit.spl zero_fill_16bit.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @zero_detect_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    zero_detect_16bit.vhd
Scanning    zero_detect_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_ripple.jp'



Starting: 'jhdparse @register_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    register_16bit.vhd
Scanning    register_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @splitter_16bit.jp'



Starting: 'jhdparse @reg_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    reg_16bit.vhd
Scanning    reg_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_8to1.jp'



Starting: 'jhdparse @mux_9to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1.vhd
Scanning    mux_9to1.vhd
Writing mux_9to1.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @zero_detect_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    zero_detect_16bit.vhd
Scanning    zero_detect_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_ripple.jp'



Starting: 'jhdparse @register_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    register_16bit.vhd
Scanning    register_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @splitter_16bit.jp'



Starting: 'jhdparse @reg_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    reg_16bit.vhd
Scanning    reg_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_8to1.jp'



Starting: 'jhdparse @mux_9to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1.vhd
Scanning    mux_9to1.vhd
Writing mux_9to1.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @zero_detect_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    zero_detect_16bit.vhd
Scanning    zero_detect_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_ripple.jp'



Starting: 'jhdparse @register_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    register_16bit.vhd
Scanning    register_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @splitter_16bit.jp'



Starting: 'jhdparse @reg_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    reg_16bit.vhd
Scanning    reg_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_8to1.jp'



ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_mux_9to1_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit mux_9to1...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_mux_9to1_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 mux_9to1.spl mux_9to1.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @zero_detect_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    zero_detect_16bit.vhd
Scanning    zero_detect_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_ripple.jp'



Starting: 'jhdparse @register_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    register_16bit.vhd
Scanning    register_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @splitter_16bit.jp'



Starting: 'jhdparse @reg_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    reg_16bit.vhd
Scanning    reg_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @mux_8to1.jp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @zero_detect_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    zero_detect_16bit.vhd
Scanning    zero_detect_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @16bit_ripple.jp'



Starting: 'jhdparse @register_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    register_16bit.vhd
Scanning    register_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @splitter_16bit.jp'



Starting: 'jhdparse @reg_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    reg_16bit.vhd
Scanning    reg_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_mux_8to1_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit mux_8to1...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_mux_8to1_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 mux_8to1.spl mux_8to1.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @zero_detect_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    zero_detect_16bit.vhd
Scanning    zero_detect_16bit.vhd
Writing zero_detect_16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @16bit_ripple.jp'



Starting: 'jhdparse @register_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    register_16bit.vhd
Scanning    register_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @splitter_16bit.jp'



Starting: 'jhdparse @reg_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    reg_16bit.vhd
Scanning    reg_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @register_16bit.jp'



Starting: 'jhdparse @splitter_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    splitter_16bit.vhd
Scanning    splitter_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @reg_16bit.jp'



ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_zero_detect_16bit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit zero_detect_16bit...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_zero_detect_16bit_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 zero_detect_16bit.spl zero_detect_16bit.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @register_16bit.jp'



Starting: 'jhdparse @splitter_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    splitter_16bit.vhd
Scanning    splitter_16bit.vhd
Writing splitter_16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @reg_16bit.jp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @register_16bit.jp'



Starting: 'jhdparse @splitter_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    splitter_16bit.vhd
Scanning    splitter_16bit.vhd
Writing splitter_16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @reg_16bit.jp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @register_16bit.jp'



Starting: 'jhdparse @reg_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    reg_16bit.vhd
Scanning    reg_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_splitter_16bit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit splitter_16bit...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_splitter_16bit_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 splitter_16bit.spl splitter_16bit.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @register_16bit.jp'



Starting: 'jhdparse @reg_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    reg_16bit.vhd
Scanning    reg_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @register_16bit.jp'



Starting: 'jhdparse @reg_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    reg_16bit.vhd
Scanning    reg_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @register_16bit.jp'



Starting: 'jhdparse @reg_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    reg_16bit.vhd
Scanning    reg_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @reg_16bit.jp'



ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_register_16bit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit register_16bit...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_register_16bit_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 register_16bit.spl register_16bit.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @decoder_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    decoder_16bit.vhd
Scanning    decoder_16bit.vhd
Writing decoder_16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @16bit_ripple.jp'



Starting: 'jhdparse @reg_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    reg_16bit.vhd
Scanning    reg_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @reg_file.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    reg_file.vhd
Scanning    reg_file.vhd
Writing reg_file.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @16bit_ripple.jp'



Starting: 'jhdparse @reg_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    reg_16bit.vhd
Scanning    reg_16bit.vhd
Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @reg_16bit.jp'



ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_extend_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit extend...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
extend.vhd(18): Syntax error at or near: begin
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named extend...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @reg_16bit.jp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @reg_16bit.jp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_reg_16bit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit reg_16bit...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
reg_16bit.vhd(21): Syntax error at or near: '1'
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named reg_16bit...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_reg_file_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit reg_file...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
reg_file.vhd(14): Syntax error at or near: )
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named reg_file...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @reg_file.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    reg_file.vhd
Scanning    reg_file.vhd
Writing reg_file.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @16bit_ripple.jp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_reg_file_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit reg_file...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
reg_file.vhd(158): Syntax error at or near: =>
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named reg_file...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @reg_file.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    reg_file.vhd
Scanning    reg_file.vhd
Writing reg_file.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @16bit_ripple.jp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_reg_file_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit reg_file...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
reg_file.vhd(158): Syntax error at or near: =>
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named reg_file...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @reg_file.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    reg_file.vhd
Scanning    reg_file.vhd
Writing reg_file.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @16bit_ripple.jp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_reg_file_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit reg_file...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_reg_file_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 reg_file.spl reg_file.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'jhdparse @functional_unit.jp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'exewrap -tapkeep -mode pipe -command createsch -family=virtex2 functional_unit.sch'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

Starting: 'sch2jhd -family=virtex2 functional_unit.sch functional_unit.jhd'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Launch ModelSim Simulator

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -command xilperl _toldo.pl'


Done: completed successfully.

Launching: 'exewrap @_launchModelSimApp_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @16bit_ripple.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Warning 0005: Unable to resolve design hierarchy.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Launch ModelSim Simulator

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -command xilperl _toldo.pl'


Done: completed successfully.

Launching: 'exewrap @_launchModelSimApp_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @arithmetic_unit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    arithmetic_unit.vhd
Scanning    arithmetic_unit.vhd
Writing arithmetic_unit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @arithmetic_unit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    arithmetic_unit.vhd
Scanning    arithmetic_unit.vhd
Writing arithmetic_unit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_adder_16_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit adder_16...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
ripple_16bit.vhd(27): Syntax error at or near: component
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named adder_16...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @ripple_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    ripple_16bit.vhd
Scanning    ripple_16bit.vhd
Writing ripple_16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_adder_16_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit adder_16...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
ripple_16bit.vhd(27): Syntax error at or near: component
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named adder_16...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @ripple_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    ripple_16bit.vhd
Scanning    ripple_16bit.vhd
Writing ripple_16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_adder_16_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit adder_16...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
ripple_16bit.vhd(31): Syntax error at or near: component
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named adder_16...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @ripple_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    ripple_16bit.vhd
Scanning    ripple_16bit.vhd
Writing ripple_16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_adder_16_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit adder_16...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
ripple_16bit.vhd(31): Syntax error at or near: component
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named adder_16...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @ripple_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    ripple_16bit.vhd
Scanning    ripple_16bit.vhd
Writing ripple_16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_adder_16_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit adder_16...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
ripple_16bit.vhd(31): Syntax error at or near: component
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named adder_16...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @ripple_16bit.jp'


Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @ripple_16bit.jp'


Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @ripple_16bit.jp'


Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @ripple_16bit.jp'


Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @ripple_16bit.jp'


Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_ripple_16bit_exewrap.rsp'


Done: failed with exit code: 65535.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @ripple_16bit.jp'


Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @ripple_16bit.jp'


Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_ripple_16bit_exewrap.rsp'


Done: failed with exit code: 65535.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @ripple_16bit.jp'


Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @adder_16.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    adder_16.vhd
Scanning    adder_16.vhd
Writing adder_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_adder_16_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit adder_16...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
adder_16.vhd(31): Syntax error at or near: component
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named adder_16...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @car.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    car.vhd
Scanning    car.vhd
Writing car.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_car_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit car...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
car.vhd(20): Syntax error at or near: process
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named car...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @car.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    car.vhd
Scanning    car.vhd
Writing car.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_car_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit car...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
car.vhd(19): Syntax error at or near: process
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named car...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_control_memory_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit control_memory...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
control_mem.vhd(33): Syntax error at or near: typemem
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named control_memory...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_extend_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit extend...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
extend.vhd(18): Syntax error at or near: begin
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named extend...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_memory_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit memory...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
memory.vhd(28): Syntax error at or near: ,
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named memory...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @extend.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    extend.vhd
Scanning    extend.vhd
Writing extend.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_extend_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit extend...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
extend.vhd(16): Syntax error at or near: begin
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named extend...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @extend.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    extend.vhd
Scanning    extend.vhd
Writing extend.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_extend_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit extend...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
extend.vhd(18): Syntax error at or near: extend
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named extend...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @extend.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    extend.vhd
Scanning    extend.vhd
Writing extend.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_extend_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit extend...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
extend.vhd(23): Syntax error at or near: if
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named extend...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @extend.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    extend.vhd
Scanning    extend.vhd
Writing extend.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_extend_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit extend...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
extend.vhd(18): Syntax error at or near: extend
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named extend...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Launch ModelSim Simulator

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -command xilperl _toldo.pl'


Done: completed successfully.

Launching: 'exewrap @_launchModelSimApp_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -tcl -command __runBencher.tcl'



ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -tcl -command __runBencher.tcl'



ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_flag_splitter_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit flag_splitter...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
flag_splitter.vhd(12): Syntax error at or near: )
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named flag_splitter...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @flag_splitter.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    flag_splitter.vhd
Scanning    flag_splitter.vhd
Writing flag_splitter.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_flag_splitter_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit flag_splitter...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
flag_splitter.vhd(19): Syntax error at or near: begin
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named flag_splitter...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -tcl -command __runBencher.tcl'



ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -tcl -command __runBencher.tcl'



ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_opcode_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit opcode...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
opcode.vhd(14): Syntax error at or near: )
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named opcode...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -tcl -command __runBencher.tcl'



ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -tcl -command __runBencher.tcl'



ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -tcl -command __runBencher.tcl'



ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -tcl -command __runBencher.tcl'



ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_opcode_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit opcode...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
opcode.vhd(14): Syntax error at or near: )
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named opcode...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -tcl -command __runBencher.tcl'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux_9to1_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_9to1_16bit.vhd
Scanning    mux_9to1_16bit.vhd
Writing mux_9to1_16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @zero_detect_16bit.jp'



Starting: 'jhdparse @decoder_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    decoder_16bit.vhd
Scanning    decoder_16bit.vhd
Writing decoder_16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @adder_16.jp'



Starting: 'jhdparse @car.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    car.vhd
Scanning    car.vhd
Writing car.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @register_16bit.jp'



Starting: 'jhdparse @splitter_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    splitter_16bit.vhd
Scanning    splitter_16bit.vhd
Writing splitter_16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @reg_16bit.jp'



Starting: 'jhdparse @mux_4to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_4to1.vhd
Scanning    mux_4to1.vhd
Writing mux_4to1.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @zero_fill_16bit.jp'



Starting: 'jhdparse @mux_8to1.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_8to1.vhd
Scanning    mux_8to1.vhd
Writing mux_8to1.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @mux_9to1.jp'



Starting: 'jhdparse @logic_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    logic_16bit.vhd
Scanning    logic_16bit.vhd
Writing logic_16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @mux_2to1_16bit.jp'



Starting: 'jhdparse @extend.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    extend.vhd
Scanning    extend.vhd
Writing extend.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @flag_splitter.jp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @memory.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    memory.vhd
Scanning    memory.vhd
Writing memory.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @car.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    car.vhd
Scanning    car.vhd
Writing car.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @car.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    car.vhd
Scanning    car.vhd
Writing car.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @memory.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    memory.vhd
Scanning    memory.vhd
Writing memory.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @pc.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    pc.vhd
Scanning    pc.vhd
Writing pc.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux_4to1_9bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_4to1_9bit.vhd
Scanning    mux_4to1_9bit.vhd
Writing mux_4to1_9bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux_4to1_9bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_4to1_9bit.vhd
Scanning    mux_4to1_9bit.vhd
Writing mux_4to1_9bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux_4to1_9bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux_4to1_9bit.vhd
Scanning    mux_4to1_9bit.vhd
Writing mux_4to1_9bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @full_adder_9bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    full_adder_9bit.vhd
Scanning    full_adder_9bit.vhd
Writing full_adder_9bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @full_adder_9bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    full_adder_9bit.vhd
Scanning    full_adder_9bit.vhd
Writing full_adder_9bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @full_adder_9bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    full_adder_9bit.vhd
Scanning    full_adder_9bit.vhd
Writing full_adder_9bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -tcl -command __runBencher.tcl'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @pc.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    pc.vhd
Scanning    pc.vhd
Writing pc.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -tcl -command __runBencher.tcl'



ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -tcl -command __runBencher.tcl'



ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_memory_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit memory...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_memory_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 memory.spl memory.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_logic_16bit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit logic_16bit...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_logic_16bit_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 logic_16bit.spl logic_16bit.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_control_memory_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit control_memory...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
control_mem.vhd(33): Syntax error at or near: typemem
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named control_memory...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -tcl -command __runBencher.tcl'



ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_extend_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit extend...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
extend.vhd(18): Syntax error at or near: extend
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named extend...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @extend.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    extend.vhd
Scanning    extend.vhd
Writing extend.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_extend_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit extend...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
extend.vhd(18): Syntax error at or near: extend
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named extend...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @extend.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    extend.vhd
Scanning    extend.vhd
Writing extend.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_extend_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit extend...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
extend.vhd(18): Syntax error at or near: extend_out
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named extend...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Check Syntax

Starting: 'exewrap @__extend_vhd2sprj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn extend.xst -ofn extend.stx'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn extend.xst -ofn extend.stx '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.09 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.09 s | Elapsed : 0.00 / 0.00 s
 
--> Compiling vhdl file F:\2ba4\VHDL\2\2/extend.vhd in Library work.
ERROR:HDLParsers:163 - F:\2ba4\VHDL\2\2/extend.vhd Line 18. Unexpected symbol read: extend_out.
CPU : 0.76 / 0.86 s | Elapsed : 0.00 / 0.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @extend.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    extend.vhd
Scanning    extend.vhd
Writing extend.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_extend_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit extend...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
extend.vhd(23): Syntax error at or near: if
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named extend...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Check Syntax

Starting: 'exewrap @__extend_vhd2sprj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn extend.xst -ofn extend.stx'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn extend.xst -ofn extend.stx '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.14 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.14 s | Elapsed : 0.00 / 0.00 s
 
--> Compiling vhdl file F:/2ba4/VHDL/2/2/extend.vhd in Library work.
ERROR:HDLParsers:163 - F:/2ba4/VHDL/2/2/extend.vhd Line 23. Unexpected symbol read: IF.
CPU : 0.61 / 0.75 s | Elapsed : 1.00 / 1.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @extend.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    extend.vhd
Scanning    extend.vhd
Writing extend.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_splitter_16bit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit splitter_16bit...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_splitter_16bit_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 splitter_16bit.spl splitter_16bit.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_extend_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit extend...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_extend_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 extend.spl extend.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -tcl -command __runBencher.tcl'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @flag_splitter.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    flag_splitter.vhd
Scanning    flag_splitter.vhd
Writing flag_splitter.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_flag_splitter_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit flag_splitter...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
flag_splitter.vhd(22): Syntax error at or near: when
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named flag_splitter...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @flag_splitter.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    flag_splitter.vhd
Scanning    flag_splitter.vhd
Writing flag_splitter.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @flag_splitter.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    flag_splitter.vhd
Scanning    flag_splitter.vhd
Writing flag_splitter.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_mux_8to1_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit mux_8to1...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_mux_8to1_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 mux_8to1.spl mux_8to1.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_flag_splitter_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit flag_splitter...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_flag_splitter_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 flag_splitter.spl flag_splitter.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -tcl -command __runBencher.tcl'



ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_car_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit car...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_car_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 car.spl car.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -tcl -command __runBencher.tcl'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @control_mem.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    control_mem.vhd
Scanning    control_mem.vhd
control_mem.vhd(35) 	typemem _array i s array(0 to 255) of std_logic_vector (27 downto 0);
                                    ^
Warning 0005: Unrecognizable input.
control_mem.vhd(37) 	begin memory_m: process(IN_CAR) variablecontrol_mem : mem _array:=(
                                                                                      ^
Warning 0005: Unrecognizable input.
Writing control_mem.jhd.

JHDPARSE complete -    0 errors,    2 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_control_memory_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit control_memory...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
control_mem.vhd(35): Syntax error at or near: typemem
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named control_memory...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -tcl -command __runBencher.tcl'



ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_half_adder_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit half_adder...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
adder_16.vhd(31): Syntax error at or near: component
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named half_adder...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -tcl -command __runBencher.tcl'



ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -tcl -command __runBencher.tcl'



ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_adder_16_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit adder_16...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
adder_16.vhd(31): Syntax error at or near: component
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named adder_16...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Check Syntax

Starting: 'exewrap @__adder_16_vhd2sprj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn adder_16.xst -ofn adder_16.stx'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn adder_16.xst -ofn adder_16.stx '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.14 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.14 s | Elapsed : 0.00 / 0.00 s
 
--> Compiling vhdl file F:/2ba4/VHDL/2/2/adder_16.vhd in Library work.
Entity <half_adder> (Architecture <dataflow_3>) compiled.
ERROR:HDLParsers:163 - F:/2ba4/VHDL/2/2/adder_16.vhd Line 31. Unexpected symbol read: COMPONENT.
ERROR:HDLParsers:1400 - F:/2ba4/VHDL/2/2/adder_16.vhd Line 34. s is not the name of a procedure.
CPU : 0.92 / 1.06 s | Elapsed : 1.00 / 1.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @adder_16.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    adder_16.vhd
Scanning    adder_16.vhd
Writing adder_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_adder_16_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit adder_16...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
adder_16.vhd(31): Syntax error at or near: component
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named adder_16...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Analyze Hierarchy

Starting: 'exewrap @__adder_16_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn adder_16.xst -ofn adder_16.ana'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn adder_16.xst -ofn adder_16.ana '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.16 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.16 s | Elapsed : 0.00 / 0.00 s
 
--> Compiling vhdl file F:/2ba4/VHDL/2/2/adder_16.vhd in Library work.
Entity <half_adder> (Architecture <dataflow_3>) compiled.
ERROR:HDLParsers:163 - F:/2ba4/VHDL/2/2/adder_16.vhd Line 31. Unexpected symbol read: COMPONENT.
ERROR:HDLParsers:3312 - F:/2ba4/VHDL/2/2/adder_16.vhd Line 34. Undefined symbol 's1'.
CPU : 1.10 / 1.25 s | Elapsed : 1.00 / 1.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Check Syntax

Starting: 'exewrap @__adder_16_vhd2sprj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn adder_16.xst -ofn adder_16.stx'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn adder_16.xst -ofn adder_16.stx '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.09 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.09 s | Elapsed : 0.00 / 0.00 s
 
--> Compiling vhdl file F:/2ba4/VHDL/2/2/adder_16.vhd in Library work.
Architecture dataflow_3 of Entity half_adder is up to date.
ERROR:HDLParsers:163 - F:/2ba4/VHDL/2/2/adder_16.vhd Line 31. Unexpected symbol read: COMPONENT.
ERROR:HDLParsers:3312 - F:/2ba4/VHDL/2/2/adder_16.vhd Line 34. Undefined symbol 's1'.
CPU : 0.41 / 0.50 s | Elapsed : 0.00 / 0.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @adder_16.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    adder_16.vhd
Scanning    adder_16.vhd
Writing adder_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Check Syntax

Starting: 'exewrap @__adder_16_vhd2sprj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn adder_16.xst -ofn adder_16.stx'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn adder_16.xst -ofn adder_16.stx '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Compiling vhdl file F:/2ba4/VHDL/2/2/adder_16.vhd in Library work.
Entity <half_adder> (Architecture <dataflow_3>) compiled.
ERROR:HDLParsers:163 - F:/2ba4/VHDL/2/2/adder_16.vhd Line 31. Unexpected symbol read: COMPONENT.
ERROR:HDLParsers:3312 - F:/2ba4/VHDL/2/2/adder_16.vhd Line 34. Undefined symbol 's1'.
CPU : 0.93 / 1.03 s | Elapsed : 1.00 / 1.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @adder_16.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    adder_16.vhd
Scanning    adder_16.vhd
Writing adder_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Check Syntax

Starting: 'exewrap @__adder_16_vhd2sprj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn adder_16.xst -ofn adder_16.stx'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn adder_16.xst -ofn adder_16.stx '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.09 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.09 s | Elapsed : 0.00 / 0.00 s
 
--> Compiling vhdl file F:/2ba4/VHDL/2/2/adder_16.vhd in Library work.
ERROR:HDLParsers:3312 - F:/2ba4/VHDL/2/2/adder_16.vhd Line 15. Undefined symbol 's1'.
ERROR:HDLParsers:163 - F:/2ba4/VHDL/2/2/adder_16.vhd Line 31. Unexpected symbol read: COMPONENT.
ERROR:HDLParsers:3312 - F:/2ba4/VHDL/2/2/adder_16.vhd Line 34. Undefined symbol 's1'.
CPU : 0.80 / 0.89 s | Elapsed : 1.00 / 1.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @adder_16.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    adder_16.vhd
Scanning    adder_16.vhd
Writing adder_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_adder_16_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit adder_16...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_adder_16_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 adder_16.spl adder_16.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'exewrap -tapkeep -mode pipe -command createsch -family=virtex2 alu.sch'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex2 alu.sch alu.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @splitter_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    splitter_16bit.vhd
Scanning    splitter_16bit.vhd
Writing splitter_16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @splitter_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    splitter_16bit.vhd
Scanning    splitter_16bit.vhd
Writing splitter_16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @alu_splitter.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    alu_splitter.vhd
Scanning    alu_splitter.vhd
Writing alu_splitter.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_alu_splitter_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit alu_splitter...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_alu_splitter_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 alu_splitter.spl alu_splitter.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex2 alu.sch alu.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_alu_sch2sym_exewrap.rsp'


Starting: 'sch2sym -refsym=alu -family=virtex2 alu.sch alu.sym '


Release 4.2.03i - sch2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'sch2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'exewrap -tapkeep -mode pipe -command createsch -family=virtex2 functional_unit.sch'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex2 functional_unit.sch functional_unit.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @shifter_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    shifter_16bit.vhd
Scanning    shifter_16bit.vhd
Writing shifter_16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @shifter_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    shifter_16bit.vhd
Scanning    shifter_16bit.vhd
Writing shifter_16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux4_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux4_16bit.vhd
Scanning    mux4_16bit.vhd
Writing mux4_16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @mux4_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    mux4_16bit.vhd
Scanning    mux4_16bit.vhd
Writing mux4_16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @shifter_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    shifter_16bit.vhd
Scanning    shifter_16bit.vhd
Writing shifter_16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -tcl -command __runBencher.tcl'



ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_shifter_16bit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit shifter_16bit...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_shifter_16bit_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 shifter_16bit.spl shifter_16bit.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @v_n_check_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    v_n_check_16bit.vhd
Scanning    v_n_check_16bit.vhd
Writing v_n_check_16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @v_n_check_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    v_n_check_16bit.vhd
Scanning    v_n_check_16bit.vhd
Writing v_n_check_16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_n_check_16bit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit n_check_16bit...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_n_check_16bit_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 n_check_16bit.spl n_check_16bit.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -tcl -command __runBencher.tcl'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @v_n_check_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    v_n_check_16bit.vhd
Scanning    v_n_check_16bit.vhd
Writing v_n_check_16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_n_check_16bit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit n_check_16bit...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_n_check_16bit_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 n_check_16bit.spl n_check_16bit.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @xor.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    xor.vhd
Scanning    xor.vhd
Writing xor.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @xor.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    xor.vhd
Scanning    xor.vhd
Writing xor.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -tcl -command __runBencher.tcl'



ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_xor_gate_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit xor_gate...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_xor_gate_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 xor_gate.spl xor_gate.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex2 alu.sch alu.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_alu_sch2sym_exewrap.rsp'


Starting: 'sch2sym -refsym=alu -family=virtex2 alu.sch alu.sym '


Release 4.2.03i - sch2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'sch2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex2 functional_unit.sch functional_unit.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @shifter_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    shifter_16bit.vhd
Scanning    shifter_16bit.vhd
Writing shifter_16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @control_mem.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    control_mem.vhd
Scanning    control_mem.vhd
control_mem.vhd(35) 	typemem _array i s array(0 to 255) of std_logic_vector (27 downto 0);
                                    ^
Warning 0005: Unrecognizable input.
control_mem.vhd(37) 	begin memory_m: process(IN_CAR) variablecontrol_mem : mem _array:=(
                                                                                      ^
Warning 0005: Unrecognizable input.
Writing control_mem.jhd.

JHDPARSE complete -    0 errors,    2 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_control_memory_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit control_memory...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
control_mem.vhd(35): Syntax error at or near: typemem
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named control_memory...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Check Syntax

Starting: 'exewrap @__control_memory_vhd2sprj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn control_memory.xst -ofn control_memory.stx'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn control_memory.xst -ofn control_memory.stx '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.09 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.09 s | Elapsed : 0.00 / 0.00 s
 
--> Compiling vhdl file F:/2ba4/VHDL/2/2/control_mem.vhd in Library work.
ERROR:HDLParsers:163 - F:/2ba4/VHDL/2/2/control_mem.vhd Line 35. Unexpected symbol read: typemem.
CPU : 0.64 / 0.73 s | Elapsed : 1.00 / 1.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @control_mem.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    control_mem.vhd
Scanning    control_mem.vhd
control_mem.vhd(37) 	begin memory_m: process(IN_CAR) variablecontrol_mem : mem _array:=(
                                                                                      ^
Warning 0005: Unrecognizable input.
Writing control_mem.jhd.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Check Syntax

Starting: 'exewrap @__control_memory_vhd2sprj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn control_memory.xst -ofn control_memory.stx'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn control_memory.xst -ofn control_memory.stx '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.09 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.09 s | Elapsed : 0.00 / 0.00 s
 
--> Compiling vhdl file F:/2ba4/VHDL/2/2/control_mem.vhd in Library work.
ERROR:HDLParsers:163 - F:/2ba4/VHDL/2/2/control_mem.vhd Line 35. Unexpected symbol read: typemem_array.
CPU : 0.58 / 0.67 s | Elapsed : 1.00 / 1.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @control_mem.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    control_mem.vhd
Scanning    control_mem.vhd
control_mem.vhd(37) 	begin memory_m: process(IN_CAR) variablecontrol_mem : mem _array:=(
                                                                                      ^
Warning 0005: Unrecognizable input.
Writing control_mem.jhd.

JHDPARSE complete -    0 errors,    1 warning.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @control_mem.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    control_mem.vhd
Scanning    control_mem.vhd
Writing control_mem.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Check Syntax

Starting: 'exewrap @__control_memory_vhd2sprj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn control_memory.xst -ofn control_memory.stx'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn control_memory.xst -ofn control_memory.stx '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.09 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.09 s | Elapsed : 0.00 / 1.00 s
 
--> Compiling vhdl file F:/2ba4/VHDL/2/2/control_mem.vhd in Library work.
ERROR:HDLParsers:163 - F:/2ba4/VHDL/2/2/control_mem.vhd Line 35. Unexpected symbol read: typemem_array.
CPU : 0.58 / 0.67 s | Elapsed : 0.00 / 1.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_control_memory_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit control_memory...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
control_mem.vhd(35): Syntax error at or near: typemem_array
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named control_memory...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @control_mem.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    control_mem.vhd
Scanning    control_mem.vhd
Writing control_mem.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_control_memory_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit control_memory...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
control_mem.vhd(37): Syntax error at or near: variablecontrol_mem
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named control_memory...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Check Syntax

Starting: 'exewrap @__control_memory_vhd2sprj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn control_memory.xst -ofn control_memory.stx'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn control_memory.xst -ofn control_memory.stx '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.16 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.16 s | Elapsed : 0.00 / 0.00 s
 
--> Compiling vhdl file F:/2ba4/VHDL/2/2/control_mem.vhd in Library work.
ERROR:HDLParsers:163 - F:/2ba4/VHDL/2/2/control_mem.vhd Line 37. Unexpected symbol read: variablecontrol_mem.
ERROR:HDLParsers:3312 - F:/2ba4/VHDL/2/2/control_mem.vhd Line 74. Undefined symbol 'vector'.
ERROR:HDLParsers:163 - F:/2ba4/VHDL/2/2/control_mem.vhd Line 76. Unexpected symbol read: BEGIN.
ERROR:HDLParsers:3312 - F:/2ba4/VHDL/2/2/control_mem.vhd Line 79. Undefined symbol 'control_out'.
ERROR:HDLParsers:1209 - F:/2ba4/VHDL/2/2/control_mem.vhd Line 80. control_out: Undefined symbol (last report in this block)
ERROR:HDLParsers:162 - F:/2ba4/VHDL/2/2/control_mem.vhd Line 96. Read symbol PROCESS, expecting ';'.
CPU : 0.67 / 0.83 s | Elapsed : 1.00 / 1.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @control_mem.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    control_mem.vhd
Scanning    control_mem.vhd
Writing control_mem.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_control_memory_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit control_memory...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
control_mem.vhd(74): Syntax error at or near: vector
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named control_memory...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @control_mem.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    control_mem.vhd
Scanning    control_mem.vhd
Writing control_mem.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_control_memory_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit control_memory...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
control_mem.vhd(75): Syntax error at or near: vector
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named control_memory...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @control_mem.jp'


Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @opcode.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    opcode.vhd
Scanning    opcode.vhd
Writing opcode.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @control_memory.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    control_memory.vhd
Scanning    control_memory.vhd
Writing control_memory.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_control_mem_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit control_mem...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
control_memory.vhd(103): Syntax error at or near: X"0000000"
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named control_mem...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @control_memory.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    control_memory.vhd
Scanning    control_memory.vhd
Writing control_memory.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_control_memory_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit control_memory...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
control_memory.vhd(103): Syntax error at or near: X"0000000"
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named control_memory...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Check Syntax

Starting: 'exewrap @__control_memory_vhd2sprj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn control_memory.xst -ofn control_memory.stx'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn control_memory.xst -ofn control_memory.stx '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.16 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.16 s | Elapsed : 0.00 / 1.00 s
 
--> WARNING:HDLParsers:3215 - Unit work/CONTROL_MEMORY is now defined in a different file: was F:/2ba4/VHDL/2/2/control_mem.
vhd, now is F:/2ba4/VHDL/2/2/control_memory.vhd
WARNING:HDLParsers:3215 - Unit work/CONTROL_MEMORY/BEHAVIORAL is now defined in a different file: was F:/2ba4/VHDL/2/2/contr
ol_mem.vhd, now is F:/2ba4/VHDL/2/2/control_memory.vhd
Compiling vhdl file F:/2ba4/VHDL/2/2/control_memory.vhd in Library work.
WARNING:HDLParsers:533 - F:/2ba4/VHDL/2/2/control_memory.vhd Line 40. Default values are ignored in synthesis.
Entity <control_memory> (Architecture <behavioral>) compiled.
ERROR:HDLParsers:163 - F:/2ba4/VHDL/2/2/control_memory.vhd Line 103. Unexpected symbol read: X"0000000".
CPU : 1.14 / 1.29 s | Elapsed : 1.00 / 2.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @control_memory.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    control_memory.vhd
Scanning    control_memory.vhd
Writing control_memory.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Check Syntax

Starting: 'exewrap @__control_memory_vhd2sprj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn control_memory.xst -ofn control_memory.stx'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn control_memory.xst -ofn control_memory.stx '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.09 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.09 s | Elapsed : 0.00 / 0.00 s
 
--> Compiling vhdl file F:/2ba4/VHDL/2/2/control_memory.vhd in Library work.
WARNING:HDLParsers:533 - F:/2ba4/VHDL/2/2/control_memory.vhd Line 40. Default values are ignored in synthesis.
Entity <control_memory> (Architecture <behavioral>) compiled.
CPU : 1.01 / 1.11 s | Elapsed : 1.00 / 1.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_control_memory_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit control_memory...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_control_memory_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 control_memory.spl control_memory.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -tcl -command __runBencher.tcl'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @opcode.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    opcode.vhd
Scanning    opcode.vhd
Writing opcode.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_opcode_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit opcode...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_opcode_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 opcode.spl opcode.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -tcl -command __runBencher.tcl'



ISE Auto-Make Log File
-----------------------

Starting: 'exewrap -tapkeep -mode pipe -command createsch -family=virtex2 2.sch'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex2 2.sch 2.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_reg_16bit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit reg_16bit...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
reg_16bit.vhd(21): Syntax error at or near: '1'
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named reg_16bit...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Check Syntax

Starting: 'exewrap @__reg_16bit_vhd2sprj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn reg_16bit.xst -ofn reg_16bit.stx'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn reg_16bit.xst -ofn reg_16bit.stx '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.09 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.09 s | Elapsed : 0.00 / 0.00 s
 
--> Compiling vhdl file F:/2ba4/VHDL/2/2/reg_16bit.vhd in Library work.
ERROR:HDLParsers:808 - F:/2ba4/VHDL/2/2/reg_16bit.vhd Line 21. and can not have such operands in this context.
ERROR:HDLParsers:162 - F:/2ba4/VHDL/2/2/reg_16bit.vhd Line 21. Read symbol '1', expecting THEN.
CPU : 0.52 / 0.61 s | Elapsed : 1.00 / 1.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @reg_16bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    reg_16bit.vhd
Scanning    reg_16bit.vhd
Writing reg_16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Check Syntax

Starting: 'exewrap @__reg_16bit_vhd2sprj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn reg_16bit.xst -ofn reg_16bit.stx'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn reg_16bit.xst -ofn reg_16bit.stx '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.08 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.08 s | Elapsed : 0.00 / 0.00 s
 
--> Compiling vhdl file F:/2ba4/VHDL/2/2/reg_16bit.vhd in Library work.
Entity <reg_16bit> (Architecture <behavioral>) compiled.
CPU : 0.76 / 0.84 s | Elapsed : 1.00 / 1.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_reg_16bit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit reg_16bit...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_reg_16bit_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 reg_16bit.spl reg_16bit.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @splitter_9bit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    splitter_9bit.vhd
Scanning    splitter_9bit.vhd
Writing splitter_9bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_splitter_9bit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit splitter_9bit...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_splitter_9bit_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 splitter_9bit.spl splitter_9bit.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -tcl -command __runBencher.tcl'



ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex2 2.sch 2.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'exewrap -tapkeep -mode pipe -command createsch -family=virtex2 register_file.sch'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex2 register_file.sch register_file.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex2 register_file.sch register_file.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_decoder_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit decoder...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_decoder_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 decoder.spl decoder.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex2 register_file.sch register_file.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_register_file_sch2sym_exewrap.rsp'


Starting: 'sch2sym -refsym=register_file -family=virtex2 register_file.sch register_file.sym '


Release 4.2.03i - sch2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'sch2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_pc_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit pc...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_pc_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 pc.spl pc.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_functional_unit_sch2sym_exewrap.rsp'


Starting: 'sch2sym -refsym=functional_unit -family=virtex2 functional_unit.sch functional_unit.sym '


Release 4.2.03i - sch2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'sch2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @flag_splitter.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    flag_splitter.vhd
Scanning    flag_splitter.vhd
Writing flag_splitter.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_flag_splitter_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit flag_splitter...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_flag_splitter_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 flag_splitter.spl flag_splitter.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @whatsit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    whatsit.vhd
Scanning    whatsit.vhd
Writing whatsit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @whatsit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    whatsit.vhd
Scanning    whatsit.vhd
Writing whatsit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_whatsit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit whatsit...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
whatsit.vhd(12): Syntax error at or near: )
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named whatsit...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @whatsit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    whatsit.vhd
Scanning    whatsit.vhd
Writing whatsit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_whatsit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit whatsit...
FATAL ERROR: VHDL Analyzer detecting a syntax error. Description of the error is:
whatsit.vhd(12): Syntax error at or near: )
Please correct this syntax error and try again...
ERROR: This design does not contain an entity named whatsit...
vhdtdtfi completed with errors...

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Check Syntax

Starting: 'exewrap @__whatsit_vhd2sprj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn whatsit.xst -ofn whatsit.stx'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn whatsit.xst -ofn whatsit.stx '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Compiling vhdl file F:/2ba4/VHDL/2/2/whatsit.vhd in Library work.
ERROR:HDLParsers:162 - F:/2ba4/VHDL/2/2/whatsit.vhd Line 12. Read symbol ')', expecting IDENTIFIER.
CPU : 0.47 / 0.58 s | Elapsed : 1.00 / 1.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @whatsit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    whatsit.vhd
Scanning    whatsit.vhd
Writing whatsit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_whatsit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit whatsit...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_whatsit_spl2sym_exewrap.rsp -projnav'


Starting: 'spl2sym -family=virtex2 whatsit.spl whatsit.sym -projnav '


Release 4.2.03i - spl2sym E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

