

================================================================
== Vivado HLS Report for 'matmul'
================================================================
* Date:           Tue Jul  7 17:24:55 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        First_Test
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       45|       45| 0.450 us | 0.450 us |   45|   45|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |       44|       44|        22|          -|          -|     2|    no    |
        | + Loop 1.1      |       20|       20|        10|          -|          -|     2|    no    |
        |  ++ Loop 1.1.1  |        8|        8|         4|          -|          -|     2|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      3|       0|    116|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     68|    -|
|Register         |        -|      -|     121|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     121|    184|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |mul_ln7_fu_197_p2    |     *    |      3|  0|  20|          32|          32|
    |add_ln7_1_fu_165_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln7_2_fu_187_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln7_fu_139_p2    |     +    |      0|  0|  13|           4|           4|
    |i_fu_105_p2          |     +    |      0|  0|  10|           2|           1|
    |j_fu_129_p2          |     +    |      0|  0|  10|           2|           1|
    |k_fu_155_p2          |     +    |      0|  0|  10|           2|           1|
    |icmp_ln4_fu_99_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln5_fu_123_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln6_fu_149_p2   |   icmp   |      0|  0|   9|           2|           3|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 116|          56|          56|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  41|          8|    1|          8|
    |i_0_reg_66  |   9|          2|    2|          4|
    |j_0_reg_77  |   9|          2|    2|          4|
    |k_0_reg_88  |   9|          2|    2|          4|
    +------------+----+-----------+-----+-----------+
    |Total       |  68|         14|    7|         20|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |a_load_reg_251    |  32|   0|   32|          0|
    |ap_CS_fsm         |   7|   0|    7|          0|
    |b_load_reg_256    |  32|   0|   32|          0|
    |c_addr_reg_228    |   2|   0|    2|          0|
    |i_0_reg_66        |   2|   0|    2|          0|
    |i_reg_204         |   2|   0|    2|          0|
    |j_0_reg_77        |   2|   0|    2|          0|
    |j_reg_218         |   2|   0|    2|          0|
    |k_0_reg_88        |   2|   0|    2|          0|
    |k_reg_236         |   2|   0|    2|          0|
    |mul_ln7_reg_261   |  32|   0|   32|          0|
    |zext_ln5_reg_209  |   2|   0|    4|          2|
    |zext_ln7_reg_223  |   2|   0|    4|          2|
    +------------------+----+----+-----+-----------+
    |Total             | 121|   0|  125|          4|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    matmul    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    matmul    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    matmul    | return value |
|ap_done     | out |    1| ap_ctrl_hs |    matmul    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    matmul    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    matmul    | return value |
|a_address0  | out |    2|  ap_memory |       a      |     array    |
|a_ce0       | out |    1|  ap_memory |       a      |     array    |
|a_q0        |  in |   32|  ap_memory |       a      |     array    |
|b_address0  | out |    2|  ap_memory |       b      |     array    |
|b_ce0       | out |    1|  ap_memory |       b      |     array    |
|b_q0        |  in |   32|  ap_memory |       b      |     array    |
|c_address0  | out |    2|  ap_memory |       c      |     array    |
|c_ce0       | out |    1|  ap_memory |       c      |     array    |
|c_we0       | out |    1|  ap_memory |       c      |     array    |
|c_d0        | out |   32|  ap_memory |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

