// Seed: 2264835009
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = 1;
  logic id_2;
endmodule
module module_1 #(
    parameter id_0 = 32'd81,
    parameter id_1 = 32'd20,
    parameter id_2 = 32'd14,
    parameter id_3 = 32'd71,
    parameter id_4 = 32'd71
) (
    input  uwire _id_0,
    output wire  _id_1,
    input  wire  _id_2,
    input  wor   _id_3,
    input  tri0  _id_4,
    output wand  id_5 [1 : id_2]
);
  wire [id_4 : id_0] id_7;
  logic [7:0][1][1 : id_0] id_8;
  logic id_9;
  ;
  final if (1) id_9 = 1;
  initial if (-1) id_8 = id_7;
  logic [-1 'b0 ?  id_1 : ~  1 : id_3] id_10;
  ;
  module_0 modCall_1 (id_10);
  assign id_1 = id_9(id_4);
  wire id_11, id_12;
  logic id_13, id_14;
endmodule
