v 20150930 2
C 40000 40000 0 0 0 title-bordered-A4.sym
{
T 61100 40700 5 14 1 1 0 1 1
project=NVMemProg
T 55200 42000 5 20 1 1 0 0 1
title1=EZ-USB FX2LP MCU
T 55900 40700 5 14 1 1 0 1 1
file=mcu.sch
T 63700 40700 5 14 1 1 0 4 1
page=10
T 64700 40700 5 14 1 1 0 4 1
pageof=14
T 64200 42300 5 14 1 1 0 4 1
revision=0.1
T 64200 41500 5 14 1 1 0 4 1
date=2017-07-11
T 58500 40700 5 14 1 1 0 1 1
author=Wojciech Krutnik
}
C 50700 43800 1 0 0 CY7C68013A-128.sym
{
T 51000 58000 5 10 0 0 0 0 1
symversion=1.0
T 51000 58200 5 10 0 0 0 0 1
device=IC
T 51000 58400 5 10 0 0 0 0 1
footprint=TQFP128_R
T 51000 57250 5 10 1 1 0 0 1
refdes=U201
T 50200 44050 5 10 1 1 0 2 1
value=CY7C68013A-128
}
C 53000 57800 1 0 0 VCC-1.sym
N 54000 57600 54000 57500 4
N 54000 57600 52400 57600 4
N 52400 57600 52400 57500 4
N 52600 57500 52600 57600 4
N 52800 57500 52800 57600 4
N 53000 57600 53000 57500 4
N 53400 57500 53400 57600 4
N 53600 57500 53600 57600 4
N 53800 57500 53800 57600 4
N 52200 57600 52200 57500 4
N 52000 57500 52000 57800 4
N 52000 57600 52200 57600 4
C 51800 57800 1 0 0 PWR_BAR-1.sym
{
T 52000 58050 8 10 1 1 0 3 1
value=AVCC
T 52186 57790 5 10 0 0 0 0 1
net=AVCC:1
}
C 53000 43200 1 0 0 GND-1.sym
N 53200 57500 53200 57600 4
N 53200 57600 53200 57800 4
N 52400 43700 52400 43800 4
N 52400 43700 54000 43700 4
N 54000 43700 54000 43800 4
N 53800 43800 53800 43700 4
N 53600 43800 53600 43700 4
N 53400 43700 53400 43800 4
N 53000 43800 53000 43700 4
N 52800 43800 52800 43700 4
N 52600 43800 52600 43700 4
N 53200 43800 53200 43700 4
N 53200 43600 53200 43700 4
N 52000 43600 52000 43800 4
N 52000 43700 52200 43700 4
N 52200 43700 52200 43800 4
C 51800 43200 1 0 0 GND-1.sym
N 55000 54700 56300 54700 4
{
T 56200 54750 5 8 1 1 0 6 1
netname=FX_D0
}
N 55000 52900 56300 52900 4
{
T 56200 52950 5 8 1 1 0 6 1
netname=FX_A0
}
N 55000 54500 56300 54500 4
{
T 56200 54550 5 8 1 1 0 6 1
netname=FX_D1
}
N 55000 54300 56300 54300 4
{
T 56200 54350 5 8 1 1 0 6 1
netname=FX_D2
}
N 55000 54100 56300 54100 4
{
T 56200 54150 5 8 1 1 0 6 1
netname=FX_D3
}
N 55000 53900 56300 53900 4
{
T 56200 53950 5 8 1 1 0 6 1
netname=FX_D4
}
N 55000 53700 56300 53700 4
{
T 56200 53750 5 8 1 1 0 6 1
netname=FX_D5
}
N 55000 53500 56300 53500 4
{
T 56200 53550 5 8 1 1 0 6 1
netname=FX_D6
}
N 55000 53300 56300 53300 4
{
T 56200 53350 5 8 1 1 0 6 1
netname=FX_D7
}
C 47300 55700 1 270 0 GND-1.sym
C 48800 54700 1 90 0 testpoint-1.sym
{
T 48000 54700 5 10 0 0 90 0 1
symversion=1.0
T 47600 54700 5 10 0 0 90 0 1
device=none
T 48300 54900 5 10 1 1 0 7 1
refdes=TP202
T 47800 54700 5 10 0 0 90 0 1
footprint=TP70
}
N 48800 54900 50700 54900 4
N 47700 55100 50700 55100 4
N 47700 55500 50700 55500 4
C 48800 55500 1 90 0 VCC-1.sym
N 48800 55700 50700 55700 4
N 50700 55900 49200 55900 4
{
T 49300 55950 5 8 1 1 0 0 1
netname=RESET#
}
N 50700 56500 49300 56500 4
{
T 50400 56550 5 8 1 1 0 6 1
netname=USB_D+_R
}
C 44500 53500 1 90 0 xtal-1.sym
{
T 43800 53400 5 10 1 1 90 0 1
refdes=X201
T 43700 53700 5 10 0 0 90 0 1
symversion=1.0
T 43500 53700 5 10 0 0 90 0 1
device=CRYSTAL
T 43300 53700 5 10 0 0 90 0 1
footprint=HC49SM
T 44000 53400 5 10 1 1 90 0 1
value=24MHz/16pF
}
C 48100 56300 1 0 1 io-1.sym
{
T 48100 57900 5 10 0 0 0 6 1
symversion=1.0
T 47200 56500 5 10 1 1 0 7 1
refdes=USB_D+
}
C 48100 56100 1 0 1 io-1.sym
{
T 48100 57700 5 10 0 0 0 6 1
symversion=1.0
T 48100 57500 5 10 0 0 0 6 1
value=IO
T 47200 56300 5 10 1 1 0 7 1
refdes=USB_D-
T 48100 57900 5 10 0 0 0 6 1
device=none
}
N 50700 54500 49200 54500 4
{
T 49300 54550 5 8 1 1 0 0 1
netname=XTAL_1
}
N 50700 54300 49200 54300 4
{
T 49300 54350 5 8 1 1 0 0 1
netname=XTAL_2
}
C 43100 54300 1 0 0 cap-1.sym
{
T 43200 54800 5 10 1 1 0 6 1
refdes=C202
T 43300 55100 5 10 0 0 0 0 1
symversion=1.0
T 43300 55300 5 10 0 0 0 0 1
device=CAPACITOR
T 43300 55500 5 10 0 0 0 0 1
footprint=0603
T 43200 54600 5 10 1 1 0 6 1
value=22p
}
C 43100 53100 1 0 0 cap-1.sym
{
T 43200 53600 5 10 1 1 0 6 1
refdes=C203
T 43300 53900 5 10 0 0 0 0 1
symversion=1.0
T 43300 54100 5 10 0 0 0 0 1
device=CAPACITOR
T 43300 54300 5 10 0 0 0 0 1
footprint=0603
T 43200 53400 5 10 1 1 0 6 1
value=22p
}
N 44300 54500 44300 54300 4
N 44300 53300 44300 53500 4
N 43700 54500 45200 54500 4
{
T 45100 54550 5 8 1 1 0 6 1
netname=XTAL_1
}
N 43700 53300 45200 53300 4
{
T 45100 53350 5 8 1 1 0 6 1
netname=XTAL_2
}
C 42500 52700 1 0 0 GND-1.sym
N 42700 53100 42700 54500 4
N 42700 54500 43100 54500 4
N 42700 53300 43100 53300 4
N 55000 52700 56300 52700 4
{
T 56200 52750 5 8 1 1 0 6 1
netname=FX_A1
}
N 55000 52500 56300 52500 4
{
T 56200 52550 5 8 1 1 0 6 1
netname=FX_A2
}
N 55000 52300 56300 52300 4
{
T 56200 52350 5 8 1 1 0 6 1
netname=FX_A3
}
N 55000 52100 56300 52100 4
{
T 56200 52150 5 8 1 1 0 6 1
netname=FX_A4
}
N 55000 51900 56300 51900 4
{
T 56200 51950 5 8 1 1 0 6 1
netname=FX_A5
}
N 55000 51700 56300 51700 4
{
T 56200 51750 5 8 1 1 0 6 1
netname=FX_A6
}
N 55000 51500 56300 51500 4
{
T 56200 51550 5 8 1 1 0 6 1
netname=FX_A7
}
N 55000 47900 56300 47900 4
{
T 56200 47950 5 8 1 1 0 6 1
netname=FX_A8
}
N 55000 51100 56300 51100 4
{
T 56200 51150 5 8 1 1 0 6 1
netname=FX_D8
}
N 55000 50900 56300 50900 4
{
T 56200 50950 5 8 1 1 0 6 1
netname=FX_D9
}
N 55000 50700 56300 50700 4
{
T 56200 50750 5 8 1 1 0 6 1
netname=FX_D10
}
N 55000 50500 56300 50500 4
{
T 56200 50550 5 8 1 1 0 6 1
netname=FX_D11
}
N 55000 50300 56300 50300 4
{
T 56200 50350 5 8 1 1 0 6 1
netname=FX_D12
}
N 55000 50100 56300 50100 4
{
T 56200 50150 5 8 1 1 0 6 1
netname=FX_D13
}
N 55000 49900 56300 49900 4
{
T 56200 49950 5 8 1 1 0 6 1
netname=FX_D14
}
N 55000 49700 56300 49700 4
{
T 56200 49750 5 8 1 1 0 6 1
netname=FX_D15
}
N 55000 47500 56300 47500 4
{
T 56200 47550 5 8 1 1 0 6 1
netname=FX_CTL0
}
N 55000 47300 56300 47300 4
{
T 56200 47350 5 8 1 1 0 6 1
netname=FX_CTL1
}
N 55000 47100 56300 47100 4
{
T 56200 47150 5 8 1 1 0 6 1
netname=FX_CTL2
}
N 55000 46900 56300 46900 4
{
T 56200 46950 5 8 1 1 0 6 1
netname=FX_CTL3
}
N 55000 46700 56300 46700 4
{
T 56200 46750 5 8 1 1 0 6 1
netname=FX_CTL4
}
N 55000 46100 56300 46100 4
{
T 56200 46150 5 8 1 1 0 6 1
netname=FX_RDY0
}
N 55000 45900 56300 45900 4
{
T 56200 45950 5 8 1 1 0 6 1
netname=FX_RDY1
}
N 55000 44700 56300 44700 4
{
T 56200 44750 5 8 1 1 0 6 1
netname=FX_CLK
}
N 50700 51700 48900 51700 4
{
T 49000 51750 5 8 1 1 0 0 1
netname=DRIVER_CLK_U
}
N 50700 52300 49400 52300 4
N 55000 48500 56800 48500 4
{
T 56700 48550 5 8 1 1 0 6 1
netname=DRIVER_DATA_U
}
N 55000 48700 56800 48700 4
N 50700 51300 48900 51300 4
{
T 49000 51350 5 8 1 1 0 0 1
netname=SDA
}
N 50700 51100 48900 51100 4
{
T 49000 51150 5 8 1 1 0 0 1
netname=SCL
}
N 43000 49700 45200 49700 4
{
T 45100 49750 5 8 1 1 0 6 1
netname=SDA
}
N 43000 49300 45200 49300 4
{
T 45100 49350 5 8 1 1 0 6 1
netname=SCL
}
C 43900 49800 1 90 0 res-1.sym
{
T 43450 50000 5 10 1 1 90 0 1
refdes=R202
T 43200 50000 5 10 0 0 90 0 1
symversion=1.1
T 43000 50000 5 10 0 0 90 0 1
device=RESISTOR
T 42800 50000 5 10 0 0 90 0 1
footprint=0603
T 43650 50000 5 10 1 1 90 0 1
value=2k4
}
C 44600 49800 1 90 0 res-1.sym
{
T 44150 50000 5 10 1 1 90 0 1
refdes=R203
T 43900 50000 5 10 0 0 90 0 1
symversion=1.1
T 43700 50000 5 10 0 0 90 0 1
device=RESISTOR
T 43500 50000 5 10 0 0 90 0 1
footprint=0603
T 44350 50000 5 10 1 1 90 0 1
value=2k4
}
N 43800 49800 43800 49700 4
N 44500 49800 44500 49300 4
C 43600 50800 1 0 0 VCC-1.sym
C 44300 50800 1 0 0 VCC-1.sym
N 42700 56400 45200 56400 4
{
T 45100 56450 5 8 1 1 0 6 1
netname=RESET#
}
C 44400 55700 1 90 0 cap-1.sym
{
T 43700 55800 5 10 1 1 90 0 1
refdes=C201
T 43600 55900 5 10 0 0 90 0 1
symversion=1.0
T 43400 55900 5 10 0 0 90 0 1
device=CAPACITOR
T 43200 55900 5 10 0 0 90 0 1
footprint=0603
T 43900 55800 5 10 1 1 90 0 1
value=1u
}
C 44000 55300 1 0 0 GND-1.sym
N 44200 56300 44200 56400 4
C 44300 56600 1 90 0 res-1.sym
{
T 43850 56800 5 10 1 1 90 0 1
refdes=R201
T 43600 56800 5 10 0 0 90 0 1
symversion=1.1
T 43400 56800 5 10 0 0 90 0 1
device=RESISTOR
T 43200 56800 5 10 0 0 90 0 1
footprint=0603
T 44050 56800 5 10 1 1 90 0 1
value=33k
}
C 44000 57800 1 0 0 VCC-1.sym
N 44200 56400 44200 56600 4
N 43400 56400 43400 56600 4
N 44200 57800 44200 57600 4
N 43400 57400 43400 57700 4
N 43400 57700 44200 57700 4
N 50700 50300 49400 50300 4
{
T 49500 50350 5 8 1 1 0 0 1
netname=8051_WR#
}
N 50700 49500 49400 49500 4
{
T 49500 49550 5 8 1 1 0 0 1
netname=8051_D0
}
N 50700 49300 49400 49300 4
{
T 49500 49350 5 8 1 1 0 0 1
netname=8051_D1
}
N 50700 49100 49400 49100 4
{
T 49500 49150 5 8 1 1 0 0 1
netname=8051_D2
}
N 50700 48900 49400 48900 4
{
T 49500 48950 5 8 1 1 0 0 1
netname=8051_D3
}
N 50700 48700 49400 48700 4
{
T 49500 48750 5 8 1 1 0 0 1
netname=8051_D4
}
N 50700 48500 49400 48500 4
{
T 49500 48550 5 8 1 1 0 0 1
netname=8051_D5
}
N 50700 47700 49400 47700 4
{
T 49500 47750 5 8 1 1 0 0 1
netname=8051_A0
}
N 50700 47500 49400 47500 4
{
T 49500 47550 5 8 1 1 0 0 1
netname=8051_A1
}
N 50700 47300 49400 47300 4
{
T 49500 47350 5 8 1 1 0 0 1
netname=8051_A2
}
N 50700 47100 49400 47100 4
{
T 49500 47150 5 8 1 1 0 0 1
netname=8051_A3
}
N 50700 46900 49400 46900 4
{
T 49500 46950 5 8 1 1 0 0 1
netname=8051_A4
}
N 50700 46700 49400 46700 4
{
T 49500 46750 5 8 1 1 0 0 1
netname=8051_A5
}
C 46900 52100 1 270 0 GND-1.sym
N 47300 51900 50700 51900 4
C 46900 52700 1 270 0 GND-1.sym
N 47300 52500 50700 52500 4
C 48400 53300 1 270 0 GND-1.sym
N 50700 53300 49200 53300 4
N 49200 52900 49200 53900 4
N 49200 52900 50700 52900 4
N 49200 53100 50700 53100 4
N 50700 53900 49200 53900 4
C 48800 53500 1 90 0 VCC-1.sym
N 50700 53700 48800 53700 4
N 48800 53100 49200 53100 4
C 56300 45900 1 0 0 in-1.sym
{
T 56300 47500 5 10 0 0 0 0 1
symversion=1.0
T 56300 47700 5 10 0 0 0 0 1
device=none
T 56300 47300 5 10 0 0 0 0 1
value=INPUT
T 57200 46100 5 10 1 1 0 1 1
refdes=FX_RDY0
}
C 56300 45700 1 0 0 in-1.sym
{
T 56300 47300 5 10 0 0 0 0 1
symversion=1.0
T 56300 47500 5 10 0 0 0 0 1
device=none
T 56300 47100 5 10 0 0 0 0 1
value=INPUT
T 57200 45900 5 10 1 1 0 1 1
refdes=FX_RDY1
}
C 56300 46500 1 0 0 out-1.sym
{
T 56300 48100 5 10 0 0 0 0 1
symversion=1.0
T 56300 47900 5 10 0 0 0 0 1
value=OUTPUT
T 57200 46700 5 10 1 1 0 1 1
refdes=FX_CTL4
T 56300 48300 5 10 0 0 0 0 1
device=none
}
C 56300 47700 1 0 0 out-1.sym
{
T 56300 49300 5 10 0 0 0 0 1
symversion=1.0
T 56300 49100 5 10 0 0 0 0 1
value=OUTPUT
T 57200 47900 5 10 1 1 0 1 1
refdes=FX_A8
T 56300 49500 5 10 0 0 0 0 1
device=none
}
C 56300 46700 1 0 0 out-1.sym
{
T 56300 48300 5 10 0 0 0 0 1
symversion=1.0
T 56300 48100 5 10 0 0 0 0 1
value=OUTPUT
T 57200 46900 5 10 1 1 0 1 1
refdes=FX_CTL3
T 56300 48500 5 10 0 0 0 0 1
device=none
}
C 56300 46900 1 0 0 out-1.sym
{
T 56300 48500 5 10 0 0 0 0 1
symversion=1.0
T 56300 48300 5 10 0 0 0 0 1
value=OUTPUT
T 57200 47100 5 10 1 1 0 1 1
refdes=FX_CTL2
T 56300 48700 5 10 0 0 0 0 1
device=none
}
C 56300 47100 1 0 0 out-1.sym
{
T 56300 48700 5 10 0 0 0 0 1
symversion=1.0
T 56300 48500 5 10 0 0 0 0 1
value=OUTPUT
T 57200 47300 5 10 1 1 0 1 1
refdes=FX_CTL1
T 56300 48900 5 10 0 0 0 0 1
device=none
}
C 56300 47300 1 0 0 out-1.sym
{
T 56300 48900 5 10 0 0 0 0 1
symversion=1.0
T 56300 48700 5 10 0 0 0 0 1
value=OUTPUT
T 57200 47500 5 10 1 1 0 1 1
refdes=FX_CTL0
T 56300 49100 5 10 0 0 0 0 1
device=none
}
C 56300 51300 1 0 0 out-1.sym
{
T 56300 52900 5 10 0 0 0 0 1
symversion=1.0
T 56300 52700 5 10 0 0 0 0 1
value=OUTPUT
T 57200 51500 5 10 1 1 0 1 1
refdes=FX_A7
T 56300 53100 5 10 0 0 0 0 1
device=none
}
C 56300 51500 1 0 0 out-1.sym
{
T 56300 53100 5 10 0 0 0 0 1
symversion=1.0
T 56300 52900 5 10 0 0 0 0 1
value=OUTPUT
T 57200 51700 5 10 1 1 0 1 1
refdes=FX_A6
T 56300 53300 5 10 0 0 0 0 1
device=none
}
C 56300 51700 1 0 0 out-1.sym
{
T 56300 53300 5 10 0 0 0 0 1
symversion=1.0
T 56300 53100 5 10 0 0 0 0 1
value=OUTPUT
T 56300 53500 5 10 0 0 0 0 1
device=none
T 57200 51900 5 10 1 1 0 1 1
refdes=FX_A5
}
C 56300 51900 1 0 0 out-1.sym
{
T 56300 53500 5 10 0 0 0 0 1
symversion=1.0
T 56300 53300 5 10 0 0 0 0 1
value=OUTPUT
T 56300 53700 5 10 0 0 0 0 1
device=none
T 57200 52100 5 10 1 1 0 1 1
refdes=FX_A4
}
C 56300 52100 1 0 0 out-1.sym
{
T 56300 53700 5 10 0 0 0 0 1
symversion=1.0
T 56300 53500 5 10 0 0 0 0 1
value=OUTPUT
T 56300 53900 5 10 0 0 0 0 1
device=none
T 57200 52300 5 10 1 1 0 1 1
refdes=FX_A3
}
C 56300 52300 1 0 0 out-1.sym
{
T 56300 53900 5 10 0 0 0 0 1
symversion=1.0
T 56300 53700 5 10 0 0 0 0 1
value=OUTPUT
T 56300 54100 5 10 0 0 0 0 1
device=none
T 57200 52500 5 10 1 1 0 1 1
refdes=FX_A2
}
C 56300 52500 1 0 0 out-1.sym
{
T 56300 54100 5 10 0 0 0 0 1
symversion=1.0
T 56300 53900 5 10 0 0 0 0 1
value=OUTPUT
T 56300 54300 5 10 0 0 0 0 1
device=none
T 57200 52700 5 10 1 1 0 1 1
refdes=FX_A1
}
C 56300 52700 1 0 0 out-1.sym
{
T 56300 54300 5 10 0 0 0 0 1
symversion=1.0
T 56300 54100 5 10 0 0 0 0 1
value=OUTPUT
T 56300 54500 5 10 0 0 0 0 1
device=none
T 57200 52900 5 10 1 1 0 1 1
refdes=FX_A0
}
C 49400 49300 1 0 1 out-1.sym
{
T 49400 50900 5 10 0 0 0 6 1
symversion=1.0
T 49400 50700 5 10 0 0 0 6 1
value=OUTPUT
T 49400 51100 5 10 0 0 0 6 1
device=none
T 48500 49500 5 10 1 1 0 7 1
refdes=8051_D0
}
C 49400 49100 1 0 1 out-1.sym
{
T 49400 50700 5 10 0 0 0 6 1
symversion=1.0
T 49400 50500 5 10 0 0 0 6 1
value=OUTPUT
T 49400 50900 5 10 0 0 0 6 1
device=none
T 48500 49300 5 10 1 1 0 7 1
refdes=8051_D1
}
C 49400 48900 1 0 1 out-1.sym
{
T 49400 50500 5 10 0 0 0 6 1
symversion=1.0
T 49400 50300 5 10 0 0 0 6 1
value=OUTPUT
T 49400 50700 5 10 0 0 0 6 1
device=none
T 48500 49100 5 10 1 1 0 7 1
refdes=8051_D2
}
C 49400 48700 1 0 1 out-1.sym
{
T 49400 50300 5 10 0 0 0 6 1
symversion=1.0
T 49400 50100 5 10 0 0 0 6 1
value=OUTPUT
T 49400 50500 5 10 0 0 0 6 1
device=none
T 48500 48900 5 10 1 1 0 7 1
refdes=8051_D3
}
C 49400 48500 1 0 1 out-1.sym
{
T 49400 50100 5 10 0 0 0 6 1
symversion=1.0
T 49400 49900 5 10 0 0 0 6 1
value=OUTPUT
T 49400 50300 5 10 0 0 0 6 1
device=none
T 48500 48700 5 10 1 1 0 7 1
refdes=8051_D4
}
C 49400 48300 1 0 1 out-1.sym
{
T 49400 49900 5 10 0 0 0 6 1
symversion=1.0
T 49400 49700 5 10 0 0 0 6 1
value=OUTPUT
T 49400 50100 5 10 0 0 0 6 1
device=none
T 48500 48500 5 10 1 1 0 7 1
refdes=8051_D5
}
C 49400 47500 1 0 1 out-1.sym
{
T 49400 49100 5 10 0 0 0 6 1
symversion=1.0
T 49400 48900 5 10 0 0 0 6 1
value=OUTPUT
T 49400 49300 5 10 0 0 0 6 1
device=none
T 48500 47700 5 10 1 1 0 7 1
refdes=8051_A0
}
C 49400 47300 1 0 1 out-1.sym
{
T 49400 48900 5 10 0 0 0 6 1
symversion=1.0
T 49400 48700 5 10 0 0 0 6 1
value=OUTPUT
T 49400 49100 5 10 0 0 0 6 1
device=none
T 48500 47500 5 10 1 1 0 7 1
refdes=8051_A1
}
C 49400 47100 1 0 1 out-1.sym
{
T 49400 48700 5 10 0 0 0 6 1
symversion=1.0
T 49400 48500 5 10 0 0 0 6 1
value=OUTPUT
T 49400 48900 5 10 0 0 0 6 1
device=none
T 48500 47300 5 10 1 1 0 7 1
refdes=8051_A2
}
C 49400 46900 1 0 1 out-1.sym
{
T 49400 48500 5 10 0 0 0 6 1
symversion=1.0
T 49400 48300 5 10 0 0 0 6 1
value=OUTPUT
T 49400 48700 5 10 0 0 0 6 1
device=none
T 48500 47100 5 10 1 1 0 7 1
refdes=8051_A3
}
C 49400 46700 1 0 1 out-1.sym
{
T 49400 48300 5 10 0 0 0 6 1
symversion=1.0
T 49400 48100 5 10 0 0 0 6 1
value=OUTPUT
T 49400 48500 5 10 0 0 0 6 1
device=none
T 48500 46900 5 10 1 1 0 7 1
refdes=8051_A4
}
C 49400 46500 1 0 1 out-1.sym
{
T 49400 48100 5 10 0 0 0 6 1
symversion=1.0
T 49400 47900 5 10 0 0 0 6 1
value=OUTPUT
T 49400 48300 5 10 0 0 0 6 1
device=none
T 48500 46700 5 10 1 1 0 7 1
refdes=8051_A5
}
C 49400 50100 1 0 1 out-1.sym
{
T 49400 51700 5 10 0 0 0 6 1
symversion=1.0
T 49400 51500 5 10 0 0 0 6 1
value=OUTPUT
T 49400 51900 5 10 0 0 0 6 1
device=none
T 48500 50300 5 10 1 1 0 7 1
refdes=8051_WR#
}
C 64400 45400 1 0 0 out-1.sym
{
T 64400 47000 5 10 0 0 0 0 1
symversion=1.0
T 64400 46800 5 10 0 0 0 0 1
value=OUTPUT
T 64400 47200 5 10 0 0 0 0 1
device=none
T 65300 45600 5 10 1 1 0 1 1
refdes=DRIVER_DATA
}
C 56800 48500 1 0 0 out-1.sym
{
T 56800 50100 5 10 0 0 0 0 1
symversion=1.0
T 56800 49900 5 10 0 0 0 0 1
value=OUTPUT
T 56800 50300 5 10 0 0 0 0 1
device=none
T 57700 48700 5 10 1 1 0 1 1
refdes=FPGA_DATA0
}
C 64400 46600 1 0 0 out-1.sym
{
T 64400 48200 5 10 0 0 0 0 1
symversion=1.0
T 64400 48000 5 10 0 0 0 0 1
value=OUTPUT
T 64400 48400 5 10 0 0 0 0 1
device=none
T 65300 46800 5 10 1 1 0 1 1
refdes=DRIVER_CLK
}
C 49400 52100 1 0 1 out-1.sym
{
T 49400 53700 5 10 0 0 0 6 1
symversion=1.0
T 49400 53500 5 10 0 0 0 6 1
value=OUTPUT
T 49400 53900 5 10 0 0 0 6 1
device=none
T 48500 52300 5 10 1 1 0 7 1
refdes=FPGA_DCLK
}
C 56300 50900 1 0 0 io-1.sym
{
T 56300 52500 5 10 0 0 0 0 1
symversion=1.0
T 57200 51100 5 10 1 1 0 1 1
refdes=FX_D8
}
C 56300 50700 1 0 0 io-1.sym
{
T 56300 52300 5 10 0 0 0 0 1
symversion=1.0
T 57200 50900 5 10 1 1 0 1 1
refdes=FX_D9
}
C 56300 50500 1 0 0 io-1.sym
{
T 56300 52100 5 10 0 0 0 0 1
symversion=1.0
T 57200 50700 5 10 1 1 0 1 1
refdes=FX_D10
}
C 56300 50300 1 0 0 io-1.sym
{
T 56300 51900 5 10 0 0 0 0 1
symversion=1.0
T 57200 50500 5 10 1 1 0 1 1
refdes=FX_D11
}
C 56300 50100 1 0 0 io-1.sym
{
T 56300 51700 5 10 0 0 0 0 1
symversion=1.0
T 57200 50300 5 10 1 1 0 1 1
refdes=FX_D12
}
C 56300 49900 1 0 0 io-1.sym
{
T 56300 51500 5 10 0 0 0 0 1
symversion=1.0
T 57200 50100 5 10 1 1 0 1 1
refdes=FX_D13
}
C 56300 49700 1 0 0 io-1.sym
{
T 56300 51300 5 10 0 0 0 0 1
symversion=1.0
T 57200 49900 5 10 1 1 0 1 1
refdes=FX_D14
}
C 56300 49500 1 0 0 io-1.sym
{
T 56300 51100 5 10 0 0 0 0 1
symversion=1.0
T 57200 49700 5 10 1 1 0 1 1
refdes=FX_D15
}
C 56300 54500 1 0 0 io-1.sym
{
T 56300 56100 5 10 0 0 0 0 1
symversion=1.0
T 57200 54700 5 10 1 1 0 1 1
refdes=FX_D0
}
C 56300 54300 1 0 0 io-1.sym
{
T 56300 55900 5 10 0 0 0 0 1
symversion=1.0
T 57200 54500 5 10 1 1 0 1 1
refdes=FX_D1
}
C 56300 54100 1 0 0 io-1.sym
{
T 56300 55700 5 10 0 0 0 0 1
symversion=1.0
T 57200 54300 5 10 1 1 0 1 1
refdes=FX_D2
}
C 56300 53900 1 0 0 io-1.sym
{
T 56300 55500 5 10 0 0 0 0 1
symversion=1.0
T 57200 54100 5 10 1 1 0 1 1
refdes=FX_D3
}
C 56300 53700 1 0 0 io-1.sym
{
T 56300 55300 5 10 0 0 0 0 1
symversion=1.0
T 57200 53900 5 10 1 1 0 1 1
refdes=FX_D4
}
C 56300 53500 1 0 0 io-1.sym
{
T 56300 55100 5 10 0 0 0 0 1
symversion=1.0
T 57200 53700 5 10 1 1 0 1 1
refdes=FX_D5
}
C 56300 53300 1 0 0 io-1.sym
{
T 56300 54900 5 10 0 0 0 0 1
symversion=1.0
T 57200 53500 5 10 1 1 0 1 1
refdes=FX_D6
}
C 56300 53100 1 0 0 io-1.sym
{
T 56300 54700 5 10 0 0 0 0 1
symversion=1.0
T 57200 53300 5 10 1 1 0 1 1
refdes=FX_D7
}
C 41900 55400 1 0 0 CONN2-1.sym
{
T 42400 56700 5 10 1 1 0 6 1
refdes=J201
T 41900 57000 5 10 0 0 0 0 1
symversion=1.0
T 41900 57200 5 10 0 0 0 0 1
device=CONNECTOR
T 41900 57400 5 10 0 0 0 0 1
footprint=JUMPER2
T 42400 55700 5 10 1 1 0 8 1
value=CONN2
T 42400 55500 5 10 1 1 0 8 1
comment=RESET
}
C 42700 55300 1 0 0 GND-1.sym
N 42700 56000 42900 56000 4
N 42900 56000 42900 55700 4
C 41500 42300 1 0 0 M24128-1.sym
{
T 41800 44600 5 10 0 0 0 0 1
symversion=1.0
T 41800 44800 5 10 0 0 0 0 1
device=IC
T 41800 45000 5 10 0 0 0 0 1
footprint=SO8
T 41800 44250 5 10 1 1 0 0 1
refdes=U202
T 41700 42550 5 10 1 1 0 2 1
value=M24128
}
N 43700 43800 44400 43800 4
N 43700 43400 44400 43400 4
C 44200 44100 1 90 0 res-1.sym
{
T 43750 44300 5 10 1 1 90 0 1
refdes=R204
T 43500 44300 5 10 0 0 90 0 1
symversion=1.1
T 43300 44300 5 10 0 0 90 0 1
device=RESISTOR
T 43100 44300 5 10 0 0 90 0 1
footprint=0603
T 43950 44300 5 10 1 1 90 0 1
value=0
}
N 43700 43000 44100 43000 4
N 44100 43000 44100 44100 4
C 42400 45300 1 0 0 VCC-1.sym
N 42600 45300 42600 44500 4
N 42600 45100 44100 45100 4
C 42300 44900 1 0 1 cap-1.sym
{
T 41800 45400 5 10 1 1 0 6 1
refdes=C204
T 42100 45700 5 10 0 0 0 6 1
symversion=1.0
T 42100 45900 5 10 0 0 0 6 1
device=CAPACITOR
T 42100 46100 5 10 0 0 0 6 1
footprint=0603
T 41800 45200 5 10 1 1 0 6 1
value=100n
}
N 42300 45100 42600 45100 4
C 41000 45300 1 270 0 GND-1.sym
N 41400 45100 41700 45100 4
C 42400 41700 1 0 0 GND-1.sym
N 41400 42200 41400 43400 4
N 41400 43000 41500 43000 4
N 41400 43400 41500 43400 4
N 42600 42100 42600 42300 4
N 41400 42200 42600 42200 4
N 41500 43800 41400 43800 4
N 41400 43800 41400 44600 4
N 41400 44600 42600 44600 4
N 45400 43800 46300 43800 4
{
T 46200 43850 5 8 1 1 0 6 1
netname=SDA
}
N 45400 43400 46300 43400 4
{
T 46200 43450 5 8 1 1 0 6 1
netname=SCL
}
C 44400 43700 1 0 0 res-1.sym
{
T 44900 43950 5 10 1 1 0 6 1
refdes=R205
T 44600 44400 5 10 0 0 0 0 1
symversion=1.1
T 44600 44600 5 10 0 0 0 0 1
device=RESISTOR
T 44600 44800 5 10 0 0 0 0 1
footprint=0603
T 45100 43950 5 10 1 1 0 0 1
value=0
}
C 44400 43300 1 0 0 res-1.sym
{
T 44900 43550 5 10 1 1 0 6 1
refdes=R206
T 44600 44000 5 10 0 0 0 0 1
symversion=1.1
T 44600 44200 5 10 0 0 0 0 1
device=RESISTOR
T 44600 44400 5 10 0 0 0 0 1
footprint=0603
T 45100 43550 5 10 1 1 0 0 1
value=0
}
N 55000 48300 56800 48300 4
{
T 56700 48350 5 8 1 1 0 6 1
netname=DRIVER_EN_U
}
C 64400 46000 1 0 0 out-1.sym
{
T 64400 47600 5 10 0 0 0 0 1
symversion=1.0
T 64400 47400 5 10 0 0 0 0 1
value=OUTPUT
T 64400 47800 5 10 0 0 0 0 1
device=none
T 65300 46200 5 10 1 1 0 1 1
refdes=DRIVER_EN
}
N 55000 46500 56300 46500 4
{
T 56200 46550 5 8 1 1 0 6 1
netname=FX_DIR
}
C 56300 46300 1 0 0 out-1.sym
{
T 56300 47900 5 10 0 0 0 0 1
symversion=1.0
T 56300 47700 5 10 0 0 0 0 1
value=OUTPUT
T 56300 48100 5 10 0 0 0 0 1
device=none
T 57200 46500 5 10 1 1 0 1 1
refdes=FX_DIR
}
N 55000 56300 56800 56300 4
C 56800 56100 1 0 0 in-1.sym
{
T 56800 57700 5 10 0 0 0 0 1
symversion=1.0
T 56800 57900 5 10 0 0 0 0 1
device=none
T 56800 57500 5 10 0 0 0 0 1
value=INPUT
T 57700 56300 5 10 1 1 0 1 1
refdes=OCPROT#
}
C 56800 55700 1 0 0 out-1.sym
{
T 56800 57300 5 10 0 0 0 0 1
symversion=1.0
T 56800 57100 5 10 0 0 0 0 1
value=OUTPUT
T 56800 57500 5 10 0 0 0 0 1
device=none
T 57700 55900 5 10 1 1 0 1 1
refdes=OCPROT_CLK
}
N 55000 55900 56800 55900 4
{
T 56200 55950 5 8 1 1 0 6 1
netname=OCPROT_CLK
}
C 43000 49500 1 0 1 io-1.sym
{
T 43000 51100 5 10 0 0 0 6 1
symversion=1.0
T 42100 49700 5 10 1 1 0 7 1
refdes=SDA
}
C 43000 49100 1 0 1 io-1.sym
{
T 43000 50700 5 10 0 0 0 6 1
symversion=1.0
T 43000 50500 5 10 0 0 0 6 1
value=IO
T 42100 49300 5 10 1 1 0 7 1
refdes=SCL
T 43000 50900 5 10 0 0 0 6 1
device=none
}
C 56800 55500 1 0 0 in-1.sym
{
T 56800 57100 5 10 0 0 0 0 1
symversion=1.0
T 56800 57300 5 10 0 0 0 0 1
device=none
T 56800 56900 5 10 0 0 0 0 1
value=INPUT
T 57700 55700 5 10 1 1 0 1 1
refdes=DC_OK
}
N 55000 55700 56800 55700 4
C 56800 55900 1 0 0 out-1.sym
{
T 56800 57500 5 10 0 0 0 0 1
symversion=1.0
T 56800 57300 5 10 0 0 0 0 1
value=OUTPUT
T 56800 57700 5 10 0 0 0 0 1
device=none
T 57700 56100 5 10 1 1 0 1 1
refdes=OCPROT_D
}
N 55000 56100 56800 56100 4
C 48800 55100 1 90 0 testpoint-1.sym
{
T 48000 55100 5 10 0 0 90 0 1
symversion=1.0
T 47600 55100 5 10 0 0 90 0 1
device=none
T 48300 55300 5 10 1 1 0 7 1
refdes=TP201
T 47800 55100 5 10 0 0 90 0 1
footprint=TP70
}
N 48800 55300 50700 55300 4
C 47300 55300 1 270 0 GND-1.sym
C 48300 56400 1 0 0 res-1.sym
{
T 48400 56550 5 10 1 1 0 6 1
refdes=R207
T 48500 57100 5 10 0 0 0 0 1
symversion=1.1
T 48500 57300 5 10 0 0 0 0 1
device=RESISTOR
T 48500 57500 5 10 0 0 0 0 1
footprint=0402
T 49200 56550 5 10 1 1 0 0 1
value=15
}
C 48300 56200 1 0 0 res-1.sym
{
T 48400 56350 5 10 1 1 0 6 1
refdes=R208
T 48500 56900 5 10 0 0 0 0 1
symversion=1.1
T 48500 57100 5 10 0 0 0 0 1
device=RESISTOR
T 48500 57300 5 10 0 0 0 0 1
footprint=0402
T 49200 56350 5 10 1 1 0 0 1
value=15
}
N 48100 56500 48300 56500 4
N 48100 56300 48300 56300 4
N 50700 56300 49300 56300 4
{
T 50400 56350 5 8 1 1 0 6 1
netname=USB_D-_R
}
C 56300 44500 1 0 0 out-1.sym
{
T 56300 46100 5 10 0 0 0 0 1
symversion=1.0
T 56300 45900 5 10 0 0 0 0 1
value=OUTPUT
T 57200 44700 5 10 1 1 0 1 1
refdes=FX_CLK
T 56300 46300 5 10 0 0 0 0 1
device=none
}
N 64500 55200 62300 55200 4
{
T 62400 55250 5 8 1 1 0 0 1
netname=OCPROT_CLK
}
C 64200 55300 1 90 0 res-1.sym
{
T 63500 55500 5 10 0 0 90 0 1
symversion=1.1
T 63300 55500 5 10 0 0 90 0 1
device=RESISTOR
T 63100 55500 5 10 0 0 90 0 1
footprint=0402
T 63950 55700 5 10 1 1 90 6 1
refdes=R210
T 63950 55900 5 10 1 1 90 0 1
value=10k
}
C 64100 56500 1 0 1 VCC-1.sym
N 64100 55200 64100 55300 4
N 55000 55300 56800 55300 4
{
T 56700 55350 5 8 1 1 0 6 1
netname=LED_R
}
N 55000 55100 56800 55100 4
{
T 56700 55150 5 8 1 1 0 6 1
netname=LED_G
}
C 65000 51100 1 0 1 CONN3-1.sym
{
T 64500 52800 5 10 1 1 0 0 1
refdes=J203
T 65000 53100 5 10 0 0 0 6 1
symversion=1.0
T 65000 53300 5 10 0 0 0 6 1
device=CONNECTOR
T 65000 53500 5 10 0 0 0 6 1
footprint=JUMPER3
T 64500 51400 5 10 1 1 0 2 1
value=CONN3
T 64500 51200 5 10 1 1 0 2 1
comment=LED
}
N 63200 52500 62300 52500 4
{
T 62400 52550 5 8 1 1 0 0 1
netname=LED_R
}
N 63200 52100 62300 52100 4
{
T 62400 52150 5 8 1 1 0 0 1
netname=LED_G
}
C 63200 52400 1 0 0 res-1.sym
{
T 63400 53100 5 10 0 0 0 0 1
symversion=1.1
T 63400 53300 5 10 0 0 0 0 1
device=RESISTOR
T 63400 53500 5 10 0 0 0 0 1
footprint=0603
T 63600 52650 5 10 1 1 0 6 1
refdes=R211
T 63800 52650 5 10 1 1 0 0 1
value=1k2
}
C 63200 52000 1 0 0 res-1.sym
{
T 63400 52700 5 10 0 0 0 0 1
symversion=1.1
T 63400 52900 5 10 0 0 0 0 1
device=RESISTOR
T 63400 53100 5 10 0 0 0 0 1
footprint=0603
T 63600 52250 5 10 1 1 0 6 1
refdes=R212
T 63800 52250 5 10 1 1 0 0 1
value=910
}
C 63800 51100 1 0 0 GND-1.sym
N 64000 51500 64000 51700 4
N 64000 51700 64200 51700 4
N 55000 48900 56800 48900 4
C 56800 48700 1 0 0 out-1.sym
{
T 56800 50300 5 10 0 0 0 0 1
symversion=1.0
T 56800 50100 5 10 0 0 0 0 1
value=OUTPUT
T 56800 50500 5 10 0 0 0 0 1
device=none
T 57700 48900 5 10 1 1 0 1 1
refdes=FPGA_nCONFIG
}
N 55000 49100 56800 49100 4
C 56800 48900 1 0 0 in-1.sym
{
T 56800 50500 5 10 0 0 0 0 1
symversion=1.0
T 56800 50700 5 10 0 0 0 0 1
device=none
T 56800 50300 5 10 0 0 0 0 1
value=INPUT
T 57700 49100 5 10 1 1 0 1 1
refdes=FPGA_CONF_DONE
}
N 55000 49300 56800 49300 4
C 56800 49100 1 0 0 in-1.sym
{
T 56800 50700 5 10 0 0 0 0 1
symversion=1.0
T 56800 50900 5 10 0 0 0 0 1
device=none
T 56800 50500 5 10 0 0 0 0 1
value=INPUT
T 57700 49300 5 10 1 1 0 1 1
refdes=FPGA_nSTATUS
}
N 50700 50100 49400 50100 4
{
T 49500 50150 5 8 1 1 0 0 1
netname=8051_RD#
}
C 49400 49900 1 0 1 out-1.sym
{
T 49400 51500 5 10 0 0 0 6 1
symversion=1.0
T 49400 51300 5 10 0 0 0 6 1
value=OUTPUT
T 49400 51700 5 10 0 0 0 6 1
device=none
T 48500 50100 5 10 1 1 0 7 1
refdes=8051_RD#
}
N 50700 48300 49400 48300 4
{
T 49500 48350 5 8 1 1 0 0 1
netname=8051_D6
}
N 50700 48100 49400 48100 4
{
T 49500 48150 5 8 1 1 0 0 1
netname=8051_D7
}
C 49400 48100 1 0 1 out-1.sym
{
T 49400 49700 5 10 0 0 0 6 1
symversion=1.0
T 49400 49500 5 10 0 0 0 6 1
value=OUTPUT
T 49400 49900 5 10 0 0 0 6 1
device=none
T 48500 48300 5 10 1 1 0 7 1
refdes=8051_D6
}
C 49400 47900 1 0 1 out-1.sym
{
T 49400 49500 5 10 0 0 0 6 1
symversion=1.0
T 49400 49300 5 10 0 0 0 6 1
value=OUTPUT
T 49400 49700 5 10 0 0 0 6 1
device=none
T 48500 48100 5 10 1 1 0 7 1
refdes=8051_D7
}
N 55000 55500 56800 55500 4
{
T 56700 55550 5 8 1 1 0 6 1
netname=SW
}
C 60800 43700 1 0 0 4504-1.sym
{
T 61100 48000 5 10 0 0 0 0 1
symversion=1.0
T 61100 48200 5 10 0 0 0 0 1
device=IC
T 61100 48400 5 10 0 0 0 0 1
footprint=SO16
T 61000 47650 5 10 1 1 0 0 1
refdes=U203
T 60900 43950 5 10 1 1 0 2 1
value=CD4504
}
N 63100 46800 64400 46800 4
{
T 63400 46850 5 8 1 1 0 0 1
netname=DRIVER_CLK
}
N 63300 46800 63300 47200 4
N 63100 46000 63100 46400 4
N 64400 45600 63100 45600 4
{
T 63400 45650 5 8 1 1 0 0 1
netname=DRIVER_DATA
}
N 64400 46200 63100 46200 4
{
T 63400 46250 5 8 1 1 0 0 1
netname=DRIVER_EN
}
C 61900 48300 1 0 1 VCC-1.sym
C 62100 48700 1 0 0 MEM_VCC_SRC-1.sym
N 62300 48700 62300 47900 4
C 61800 43300 1 0 0 GND-1.sym
C 60900 47900 1 0 0 cap-1.sym
{
T 61000 48400 5 10 1 1 0 6 1
refdes=C217
T 61100 48700 5 10 0 0 0 0 1
symversion=1.0
T 61100 48900 5 10 0 0 0 0 1
device=CAPACITOR
T 61100 49100 5 10 0 0 0 0 1
footprint=0603
T 61000 48200 5 10 1 1 0 6 1
value=100n
}
C 62500 48200 1 0 0 cap-1.sym
{
T 63000 48700 5 10 1 1 0 0 1
refdes=C218
T 62700 49000 5 10 0 0 0 0 1
symversion=1.0
T 62700 49200 5 10 0 0 0 0 1
device=CAPACITOR
T 62700 49400 5 10 0 0 0 0 1
footprint=0603
T 63000 48500 5 10 1 1 0 0 1
value=100n
}
N 61700 48300 61700 47900 4
N 61500 48100 61700 48100 4
N 62500 48400 62300 48400 4
C 60200 48300 1 270 0 GND-1.sym
N 60600 48100 60900 48100 4
C 63800 48200 1 90 0 GND-1.sym
N 63400 48400 63100 48400 4
C 65000 53300 1 0 1 CONN2-1.sym
{
T 64500 54600 5 10 1 1 0 0 1
refdes=J202
T 65000 54900 5 10 0 0 0 6 1
symversion=1.0
T 65000 55100 5 10 0 0 0 6 1
device=CONNECTOR
T 65000 55300 5 10 0 0 0 6 1
footprint=JUMPER2
T 64500 53600 5 10 1 1 0 2 1
value=CONN2
T 64500 53400 5 10 1 1 0 2 1
comment=SW
}
C 63800 55300 1 90 0 res-1.sym
{
T 63100 55500 5 10 0 0 90 0 1
symversion=1.1
T 62900 55500 5 10 0 0 90 0 1
device=RESISTOR
T 62700 55500 5 10 0 0 90 0 1
footprint=0402
T 63550 55700 5 10 1 1 90 6 1
refdes=R209
T 63550 55900 5 10 1 1 90 0 1
value=10k
}
N 63700 55300 63700 54300 4
N 62300 54300 64200 54300 4
{
T 62400 54350 5 8 1 1 0 0 1
netname=SW
}
N 63700 56300 63700 56500 4
N 63700 56500 64100 56500 4
N 64100 56500 64100 56300 4
C 63800 53300 1 0 0 GND-1.sym
N 64000 53700 64000 53900 4
N 64000 53900 64200 53900 4
N 60600 47200 60600 46800 4
N 59000 46800 60800 46800 4
{
T 60500 46850 5 8 1 1 0 6 1
netname=DRIVER_CLK_U
}
N 59000 45600 60800 45600 4
{
T 60500 45650 5 8 1 1 0 6 1
netname=DRIVER_DATA_U
}
N 59000 46200 60800 46200 4
{
T 60500 46250 5 8 1 1 0 6 1
netname=DRIVER_EN_U
}
C 58300 57200 1 90 0 cap-1.sym
{
T 57800 57700 5 10 1 1 90 0 1
refdes=C213
T 57500 57400 5 10 0 0 90 0 1
symversion=1.0
T 57300 57400 5 10 0 0 90 0 1
device=CAPACITOR
T 57100 57400 5 10 0 0 90 0 1
footprint=0402
T 58000 57700 5 10 1 1 90 0 1
value=100n
}
C 58800 57200 1 90 0 cap-1.sym
{
T 58300 57700 5 10 1 1 90 0 1
refdes=C212
T 58000 57400 5 10 0 0 90 0 1
symversion=1.0
T 57800 57400 5 10 0 0 90 0 1
device=CAPACITOR
T 57600 57400 5 10 0 0 90 0 1
footprint=0402
T 58500 57700 5 10 1 1 90 0 1
value=100n
}
C 59300 57200 1 90 0 cap-1.sym
{
T 58800 57700 5 10 1 1 90 0 1
refdes=C211
T 58500 57400 5 10 0 0 90 0 1
symversion=1.0
T 58300 57400 5 10 0 0 90 0 1
device=CAPACITOR
T 58100 57400 5 10 0 0 90 0 1
footprint=0402
T 59000 57700 5 10 1 1 90 0 1
value=100n
}
C 59800 57200 1 90 0 cap-1.sym
{
T 59000 57400 5 10 0 0 90 0 1
symversion=1.0
T 58800 57400 5 10 0 0 90 0 1
device=CAPACITOR
T 58600 57400 5 10 0 0 90 0 1
footprint=0402
T 59300 57700 5 10 1 1 90 0 1
refdes=C210
T 59500 57700 5 10 1 1 90 0 1
value=100n
}
C 60300 57200 1 90 0 cap-1.sym
{
T 59500 57400 5 10 0 0 90 0 1
symversion=1.0
T 59300 57400 5 10 0 0 90 0 1
device=CAPACITOR
T 59100 57400 5 10 0 0 90 0 1
footprint=0402
T 59800 57700 5 10 1 1 90 0 1
refdes=C209
T 60000 57700 5 10 1 1 90 0 1
value=100n
}
C 60800 57200 1 90 0 cap-1.sym
{
T 60000 57400 5 10 0 0 90 0 1
symversion=1.0
T 59800 57400 5 10 0 0 90 0 1
device=CAPACITOR
T 59600 57400 5 10 0 0 90 0 1
footprint=0402
T 60300 57700 5 10 1 1 90 0 1
refdes=C208
T 60500 57700 5 10 1 1 90 0 1
value=100n
}
C 61300 57200 1 90 0 cap-1.sym
{
T 60500 57400 5 10 0 0 90 0 1
symversion=1.0
T 60300 57400 5 10 0 0 90 0 1
device=CAPACITOR
T 60100 57400 5 10 0 0 90 0 1
footprint=0402
T 60800 57700 5 10 1 1 90 0 1
refdes=C207
T 61000 57700 5 10 1 1 90 0 1
value=100n
}
C 61800 57200 1 90 0 cap-1.sym
{
T 61000 57400 5 10 0 0 90 0 1
symversion=1.0
T 60800 57400 5 10 0 0 90 0 1
device=CAPACITOR
T 60600 57400 5 10 0 0 90 0 1
footprint=0402
T 61300 57700 5 10 1 1 90 0 1
refdes=C206
T 61500 57700 5 10 1 1 90 0 1
value=100n
}
C 62300 57200 1 90 0 cap-1.sym
{
T 61500 57400 5 10 0 0 90 0 1
symversion=1.0
T 61300 57400 5 10 0 0 90 0 1
device=CAPACITOR
T 61100 57400 5 10 0 0 90 0 1
footprint=0402
T 61800 57700 5 10 1 1 90 0 1
refdes=C205
T 62000 57700 5 10 1 1 90 0 1
value=100n
}
C 59900 58200 1 0 0 VCC-1.sym
N 58100 57800 58100 58200 4
N 57800 58200 62700 58200 4
N 58600 57800 58600 58200 4
N 59100 57800 59100 58200 4
N 59600 57800 59600 58200 4
N 60100 57800 60100 58200 4
N 60600 57800 60600 58200 4
N 61100 57800 61100 58200 4
N 61600 57800 61600 58200 4
N 62100 58200 62100 57800 4
C 59900 56800 1 0 0 GND-1.sym
N 58100 57200 62700 57200 4
C 55600 58200 1 0 0 PWR_BAR-1.sym
{
T 55800 58450 8 10 1 1 0 3 1
value=AVCC
T 55986 58190 5 10 0 0 0 0 1
net=AVCC:1
}
C 56000 57200 1 90 0 cap-1.sym
{
T 55500 57700 5 10 1 1 90 0 1
refdes=C216
T 55200 57400 5 10 0 0 90 0 1
symversion=1.0
T 55000 57400 5 10 0 0 90 0 1
device=CAPACITOR
T 54800 57400 5 10 0 0 90 0 1
footprint=0402
T 55700 57700 5 10 1 1 90 0 1
value=100n
}
C 57000 58000 1 0 0 fbead-1.sym
{
T 57600 58450 5 10 1 1 0 0 1
refdes=FB201
T 57000 58700 5 10 0 0 0 0 1
symversion=1.0
T 57000 58900 5 10 0 0 0 0 1
device=FERRITE BEAD
T 57000 59100 5 10 0 0 0 0 1
footprint=0603
T 57600 58250 5 10 1 1 0 0 1
value=600R
}
C 57000 57200 1 90 0 cap-1.sym
{
T 56500 57700 5 10 1 1 90 0 1
refdes=C214
T 56200 57400 5 10 0 0 90 0 1
symversion=1.0
T 56000 57400 5 10 0 0 90 0 1
device=CAPACITOR
T 55800 57400 5 10 0 0 90 0 1
footprint=0603
T 56700 57700 5 10 1 1 90 0 1
value=4u7
}
N 56800 57800 56800 58200 4
N 55800 58200 57000 58200 4
N 55800 57800 55800 58200 4
C 55600 56800 1 0 0 GND-1.sym
N 55800 57200 56800 57200 4
C 59300 44400 1 90 0 res-1.sym
{
T 58600 44600 5 10 0 0 90 0 1
symversion=1.1
T 58400 44600 5 10 0 0 90 0 1
device=RESISTOR
T 58200 44600 5 10 0 0 90 0 1
footprint=0402
T 58850 44600 5 10 1 1 90 0 1
refdes=R213
T 59050 44600 5 10 1 1 90 0 1
value=10k
}
C 59000 44000 1 0 0 GND-1.sym
T 62000 49400 9 16 1 0 0 3 1
TTL->CMOS
C 60400 44000 1 0 0 GND-1.sym
N 60600 44400 60800 44400 4
C 56500 57200 1 90 0 cap-1.sym
{
T 56000 57700 5 10 1 1 90 0 1
refdes=C215
T 55700 57400 5 10 0 0 90 0 1
symversion=1.0
T 55500 57400 5 10 0 0 90 0 1
device=CAPACITOR
T 55300 57400 5 10 0 0 90 0 1
footprint=0402
T 56200 57700 5 10 1 1 90 0 1
value=100n
}
N 56300 57800 56300 58200 4
C 65300 51900 1 270 0 LED-1.sym
{
T 65800 51300 5 10 1 1 270 0 1
refdes=LED201
T 66300 51700 5 10 0 0 270 0 1
symversion=1.0
T 66500 51700 5 10 0 0 270 0 1
device=LED
T 66700 51700 5 10 0 0 270 0 1
footprint=0805
T 65600 51300 5 10 1 1 270 0 1
value=GREEN
}
C 65900 51900 1 270 0 LED-1.sym
{
T 66400 51300 5 10 1 1 270 0 1
refdes=LED202
T 66900 51700 5 10 0 0 270 0 1
symversion=1.0
T 67100 51700 5 10 0 0 270 0 1
device=LED
T 67300 51700 5 10 0 0 270 0 1
footprint=0805
T 66200 51300 5 10 1 1 270 0 1
value=RED
}
N 64200 52500 64200 52300 4
N 64200 52300 66100 52300 4
N 66100 52300 66100 51900 4
N 64200 52100 64200 51900 4
N 64200 51900 65500 51900 4
C 65600 50000 1 0 0 GND-1.sym
N 65500 51100 65500 50400 4
N 65500 50400 66100 50400 4
N 66100 50400 66100 51100 4
C 43600 56600 1 90 0 RB521S30-1.sym
{
T 43000 56800 5 10 1 1 90 0 1
refdes=D201
T 42600 56600 5 10 0 0 90 0 1
symversion=1.0
T 42400 56600 5 10 0 0 90 0 1
device=DIODE
T 42200 56600 5 10 0 0 90 0 1
footprint=SOD523
T 43200 56800 5 10 1 1 90 0 1
value=RB521S30
}
C 62900 57200 1 90 0 cap-1.sym
{
T 62100 57400 5 10 0 0 90 0 1
symversion=1.0
T 61900 57400 5 10 0 0 90 0 1
device=CAPACITOR
T 61700 57400 5 10 0 0 90 0 1
footprint=0805
T 62400 57700 5 10 1 1 90 0 1
refdes=C219
T 62600 57700 5 10 1 1 90 0 1
value=10u
}
N 62700 58200 62700 57800 4
N 60600 47200 60800 47200 4
N 63100 47200 63300 47200 4
N 60800 46400 60800 46000 4
N 59200 45400 59200 46200 4
N 60600 46800 60600 45200 4
N 60600 45200 60800 45200 4
N 63300 46800 63300 45200 4
N 63300 45200 63100 45200 4
