#set_global_assignment -name VERILOG_FILE  [file join $::quartus(qip_path) defs.v]
set_global_assignment -name VERILOG_FILE  [file join $::quartus(qip_path) clockgen.v]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) neptuno_top.vhd]

