{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711644948216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711644948216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 19:55:48 2024 " "Processing started: Thu Mar 28 19:55:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711644948216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644948216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lesson_horizont_1 -c lesson_horizont_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lesson_horizont_1 -c lesson_horizont_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644948216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711644948467 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711644948467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_horizont_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lesson_horizont_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lesson_horizont_1 " "Found entity 1: lesson_horizont_1" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711644954158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644954158 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lesson_horizont_1 " "Elaborating entity \"lesson_horizont_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711644954249 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED\[7..0\] " "Pin \"LED\[7..0\]\" is missing source" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2648 -7176 -6986 -2632 "LED\[7..0\]" "" } { -2664 -7296 -7176 -2639 "LED\[7..0\]" "" } { -2656 -7432 -7365 -2631 "LED\[0\]" "" } { -2560 -7448 -7365 -2535 "LED\[1\]" "" } { -2456 -7888 -7704 -2431 "LED\[7\]" "" } { -2408 -7856 -7688 -2383 "LED\[6\]" "" } { -2232 -7768 -7560 -2207 "LED\[7..0\]" "" } { -2096 -7750 -7656 -2071 "LED\[0\]" "" } { -2008 -7736 -7656 -1983 "LED\[1\]" "" } { -1920 -7744 -7656 -1895 "LED\[2\]" "" } { -1776 -7366 -7277 -1751 "LED\[3..0\]" "" } { -1376 -7368 -7277 -1351 "LED\[7..0\]" "" } { -2016 -6512 -6368 -1991 "LED\[7\]" "" } { -2032 -6512 -6368 -2007 "LED\[6\]" "" } { -2048 -6512 -6368 -2023 "LED\[5\]" "" } { -2064 -6512 -6368 -2039 "LED\[4\]" "" } { -2096 -6512 -6368 -2071 "LED\[2\]" "" } { -2080 -6512 -6368 -2055 "LED\[3\]" "" } { -1688 -6448 -6301 -1663 "LED\[7..0\]" "" } { -2784 -5208 -5131 -2759 "LED\[1\]" "" } { -2648 -5206 -5139 -2623 "LED\[1\]" "" } { -2456 -5264 -5189 -2431 "LED\[0\]" "" } { -2160 -5168 -5055 -2135 "LED\[7..0\]" "" } { -1768 -5200 -5103 -1743 "LED\[7..0\]" "" } { -1344 -5160 -4995 -1319 "LED\[7\]" "" } { -1360 -5160 -5071 -1335 "LED\[4..0\]" "" } { -920 -5136 -4963 -895 "LED\[7\]" "" } { -936 -5136 -5039 -911 "LED\[4..0\]" "" } { -72 -5272 -5167 -47 "LED\[4..0\]" "" } { -488 -5248 -5067 -463 "LED\[7\]" "" } { -504 -5248 -5143 -479 "LED\[4..0\]" "" } { -32 -4616 -4467 -7 "LED\[7\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1711644954250 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst1 " "Primitive \"WIRE\" of instance \"inst1\" not used" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2648 -7504 -7456 -2616 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1711644954250 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst10 " "Primitive \"XOR\" of instance \"inst10\" not used" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2008 -7824 -7760 -1960 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1711644954250 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst11 " "Primitive \"OR2\" of instance \"inst11\" not used" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1920 -7824 -7760 -1872 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1711644954250 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFFE inst13 " "Primitive \"DFFE\" of instance \"inst13\" not used" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2648 -5280 -5216 -2568 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1711644954250 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "SRFF inst20 " "Primitive \"SRFF\" of instance \"inst20\" not used" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2456 -5352 -5288 -2376 "inst20" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1711644954250 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst3 " "Primitive \"WIRE\" of instance \"inst3\" not used" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2552 -7520 -7472 -2520 "inst3" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1711644954250 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst400 " "Primitive \"DFF\" of instance \"inst400\" not used" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2784 -5288 -5224 -2704 "inst400" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1711644954250 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst5 " "Primitive \"VCC\" of instance \"inst5\" not used" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2472 -7944 -7912 -2456 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1711644954250 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst6 " "Primitive \"GND\" of instance \"inst6\" not used" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2384 -7648 -7616 -2352 "inst6" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1711644954250 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst9 " "Primitive \"AND2\" of instance \"inst9\" not used" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2096 -7824 -7760 -2048 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1711644954250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst14 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst14\"" {  } { { "lesson_horizont_1.bdf" "inst14" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2128 -5880 -5768 -2080 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst14 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst14\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2128 -5880 -5768 -2080 "inst14" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst14 " "Instantiated megafunction \"LPM_CONSTANT:inst14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 56 " "Parameter \"LPM_CVALUE\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954260 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2128 -5880 -5768 -2080 "inst14" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644954260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst15 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst15\"" {  } { { "lesson_horizont_1.bdf" "inst15" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1568 -8328 -8216 -1520 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst15 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst15\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1568 -8328 -8216 -1520 "inst15" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst15 " "Instantiated megafunction \"LPM_CONSTANT:inst15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 1 " "Parameter \"LPM_CVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954262 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1568 -8328 -8216 -1520 "inst15" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644954262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst16 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst16\"" {  } { { "lesson_horizont_1.bdf" "inst16" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1432 -8328 -8216 -1384 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst16 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst16\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1432 -8328 -8216 -1384 "inst16" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst16 " "Instantiated megafunction \"LPM_CONSTANT:inst16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 2 " "Parameter \"LPM_CVALUE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954263 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1432 -8328 -8216 -1384 "inst16" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644954263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst17 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst17\"" {  } { { "lesson_horizont_1.bdf" "inst17" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1280 -8328 -8216 -1232 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst17 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst17\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1280 -8328 -8216 -1232 "inst17" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst17 " "Instantiated megafunction \"LPM_CONSTANT:inst17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 3 " "Parameter \"LPM_CVALUE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954264 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1280 -8328 -8216 -1232 "inst17" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644954264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst18 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst18\"" {  } { { "lesson_horizont_1.bdf" "inst18" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1136 -8328 -8216 -1088 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst18 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst18\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1136 -8328 -8216 -1088 "inst18" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst18 " "Instantiated megafunction \"LPM_CONSTANT:inst18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 4 " "Parameter \"LPM_CVALUE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954265 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1136 -8328 -8216 -1088 "inst18" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644954265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PARALLEL_ADD PARALLEL_ADD:inst200 " "Elaborating entity \"PARALLEL_ADD\" for hierarchy \"PARALLEL_ADD:inst200\"" {  } { { "lesson_horizont_1.bdf" "inst200" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1720 -6640 -6504 -1624 "inst200" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PARALLEL_ADD:inst200 " "Elaborated megafunction instantiation \"PARALLEL_ADD:inst200\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1720 -6640 -6504 -1624 "inst200" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PARALLEL_ADD:inst200 " "Instantiated megafunction \"PARALLEL_ADD:inst200\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIZE 2 " "Parameter \"SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHR 8 " "Parameter \"WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954278 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1720 -6640 -6504 -1624 "inst200" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644954278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_ej5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_ej5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_ej5 " "Found entity 1: par_add_ej5" {  } { { "db/par_add_ej5.tdf" "" { Text "C:/intelFPGA_lite/FPGA_prj/db/par_add_ej5.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711644954309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644954309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_ej5 PARALLEL_ADD:inst200\|par_add_ej5:auto_generated " "Elaborating entity \"par_add_ej5\" for hierarchy \"PARALLEL_ADD:inst200\|par_add_ej5:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/parallel_add.tdf" 148 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG LPM_SHIFTREG:inst22 " "Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"LPM_SHIFTREG:inst22\"" {  } { { "lesson_horizont_1.bdf" "inst22" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1824 -5352 -5216 -1680 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_SHIFTREG:inst22 " "Elaborated megafunction instantiation \"LPM_SHIFTREG:inst22\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1824 -5352 -5216 -1680 "inst22" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_SHIFTREG:inst22 " "Instantiated megafunction \"LPM_SHIFTREG:inst22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION RIGHT " "Parameter \"LPM_DIRECTION\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954323 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1824 -5352 -5216 -1680 "inst22" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644954323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst23 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst23\"" {  } { { "lesson_horizont_1.bdf" "inst23" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1432 -5352 -5216 -1232 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst23 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst23\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1432 -5352 -5216 -1232 "inst23" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst23 " "Instantiated megafunction \"LPM_COUNTER:inst23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954341 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1432 -5352 -5216 -1232 "inst23" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644954341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k5g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_k5g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k5g " "Found entity 1: cntr_k5g" {  } { { "db/cntr_k5g.tdf" "" { Text "C:/intelFPGA_lite/FPGA_prj/db/cntr_k5g.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711644954368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644954368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k5g LPM_COUNTER:inst23\|cntr_k5g:auto_generated " "Elaborating entity \"cntr_k5g\" for hierarchy \"LPM_COUNTER:inst23\|cntr_k5g:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst24 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst24\"" {  } { { "lesson_horizont_1.bdf" "inst24" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1008 -5320 -5184 -808 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst24 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst24\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1008 -5320 -5184 -808 "inst24" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst24 " "Instantiated megafunction \"LPM_COUNTER:inst24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954372 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1008 -5320 -5184 -808 "inst24" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644954372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgh " "Found entity 1: cntr_hgh" {  } { { "db/cntr_hgh.tdf" "" { Text "C:/intelFPGA_lite/FPGA_prj/db/cntr_hgh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711644954395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644954395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgh LPM_COUNTER:inst24\|cntr_hgh:auto_generated " "Elaborating entity \"cntr_hgh\" for hierarchy \"LPM_COUNTER:inst24\|cntr_hgh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst25 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst25\"" {  } { { "lesson_horizont_1.bdf" "inst25" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1008 -5800 -5688 -960 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst25 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst25\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1008 -5800 -5688 -960 "inst25" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst25 " "Instantiated megafunction \"LPM_CONSTANT:inst25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 17 " "Parameter \"LPM_CVALUE\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954398 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1008 -5800 -5688 -960 "inst25" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644954398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst26 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst26\"" {  } { { "lesson_horizont_1.bdf" "inst26" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -576 -5424 -5288 -376 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst26 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst26\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -576 -5424 -5288 -376 "inst26" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst26 " "Instantiated megafunction \"LPM_COUNTER:inst26\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 6 " "Parameter \"LPM_MODULUS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954400 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -576 -5424 -5288 -376 "inst26" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644954400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5ig.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5ig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5ig " "Found entity 1: cntr_5ig" {  } { { "db/cntr_5ig.tdf" "" { Text "C:/intelFPGA_lite/FPGA_prj/db/cntr_5ig.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711644954423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644954423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5ig LPM_COUNTER:inst26\|cntr_5ig:auto_generated " "Elaborating entity \"cntr_5ig\" for hierarchy \"LPM_COUNTER:inst26\|cntr_5ig:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "C:/intelFPGA_lite/FPGA_prj/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711644954452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644954452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hrb LPM_COUNTER:inst26\|cntr_5ig:auto_generated\|cmpr_hrb:cmpr1 " "Elaborating entity \"cmpr_hrb\" for hierarchy \"LPM_COUNTER:inst26\|cntr_5ig:auto_generated\|cmpr_hrb:cmpr1\"" {  } { { "db/cntr_5ig.tdf" "cmpr1" { Text "C:/intelFPGA_lite/FPGA_prj/db/cntr_5ig.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst27 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst27\"" {  } { { "lesson_horizont_1.bdf" "inst27" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -120 -5440 -5304 80 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst27 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst27\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -120 -5440 -5304 80 "inst27" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst27 " "Instantiated megafunction \"LPM_COUNTER:inst27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 100000000 " "Parameter \"LPM_MODULUS\" = \"100000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 30 " "Parameter \"LPM_WIDTH\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954455 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -120 -5440 -5304 80 "inst27" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644954455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9eh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9eh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9eh " "Found entity 1: cntr_9eh" {  } { { "db/cntr_9eh.tdf" "" { Text "C:/intelFPGA_lite/FPGA_prj/db/cntr_9eh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711644954483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644954483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9eh LPM_COUNTER:inst27\|cntr_9eh:auto_generated " "Elaborating entity \"cntr_9eh\" for hierarchy \"LPM_COUNTER:inst27\|cntr_9eh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vsb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vsb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vsb " "Found entity 1: cmpr_vsb" {  } { { "db/cmpr_vsb.tdf" "" { Text "C:/intelFPGA_lite/FPGA_prj/db/cmpr_vsb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711644954515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644954515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vsb LPM_COUNTER:inst27\|cntr_9eh:auto_generated\|cmpr_vsb:cmpr1 " "Elaborating entity \"cmpr_vsb\" for hierarchy \"LPM_COUNTER:inst27\|cntr_9eh:auto_generated\|cmpr_vsb:cmpr1\"" {  } { { "db/cntr_9eh.tdf" "cmpr1" { Text "C:/intelFPGA_lite/FPGA_prj/db/cntr_9eh.tdf" 185 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst28 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst28\"" {  } { { "lesson_horizont_1.bdf" "inst28" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -136 -4968 -4832 64 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst28 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst28\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -136 -4968 -4832 64 "inst28" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954519 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst28 " "Instantiated megafunction \"LPM_COUNTER:inst28\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 2 " "Parameter \"LPM_MODULUS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954519 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -136 -4968 -4832 64 "inst28" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644954519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ig.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ig " "Found entity 1: cntr_1ig" {  } { { "db/cntr_1ig.tdf" "" { Text "C:/intelFPGA_lite/FPGA_prj/db/cntr_1ig.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711644954549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644954549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ig LPM_COUNTER:inst28\|cntr_1ig:auto_generated " "Elaborating entity \"cntr_1ig\" for hierarchy \"LPM_COUNTER:inst28\|cntr_1ig:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COMPARE LPM_COMPARE:inst30 " "Elaborating entity \"LPM_COMPARE\" for hierarchy \"LPM_COMPARE:inst30\"" {  } { { "lesson_horizont_1.bdf" "inst30" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2096 -6752 -6624 -1968 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COMPARE:inst30 " "Elaborated megafunction instantiation \"LPM_COMPARE:inst30\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2096 -6752 -6624 -1968 "inst30" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COMPARE:inst30 " "Instantiated megafunction \"LPM_COMPARE:inst30\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954561 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2096 -6752 -6624 -1968 "inst30" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644954561 ""}
{ "Warning" "WTDFX_ASSERTION" "No output port of the lpm_compare megafunction instantiation is being used " "Assertion warning: No output port of the lpm_compare megafunction instantiation is being used" {  } { { "db/cmpr_kpc.tdf" "" { Text "C:/intelFPGA_lite/FPGA_prj/db/cmpr_kpc.tdf" 29 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644954589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kpc " "Found entity 1: cmpr_kpc" {  } { { "db/cmpr_kpc.tdf" "" { Text "C:/intelFPGA_lite/FPGA_prj/db/cmpr_kpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711644954589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644954589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_kpc LPM_COMPARE:inst30\|cmpr_kpc:auto_generated " "Elaborating entity \"cmpr_kpc\" for hierarchy \"LPM_COMPARE:inst30\|cmpr_kpc:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954589 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "dataa " "Variable or input pin \"dataa\" is defined but never used." {  } { { "db/cmpr_kpc.tdf" "" { Text "C:/intelFPGA_lite/FPGA_prj/db/cmpr_kpc.tdf" 25 2 0 } } { "lpm_compare.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } } { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { 496 1768 1896 624 "inst30" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1711644954590 "|lesson_horizont_1|LPM_COMPARE:inst30|cmpr_kpc:auto_generated"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datab " "Variable or input pin \"datab\" is defined but never used." {  } { { "db/cmpr_kpc.tdf" "" { Text "C:/intelFPGA_lite/FPGA_prj/db/cmpr_kpc.tdf" 26 2 0 } } { "lpm_compare.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } } { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { 496 1768 1896 624 "inst30" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1711644954590 "|lesson_horizont_1|LPM_COMPARE:inst30|cmpr_kpc:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX LPM_MUX:inst50 " "Elaborating entity \"LPM_MUX\" for hierarchy \"LPM_MUX:inst50\"" {  } { { "lesson_horizont_1.bdf" "inst50" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1416 -7664 -7552 -1320 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_MUX:inst50 " "Elaborated megafunction instantiation \"LPM_MUX:inst50\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1416 -7664 -7552 -1320 "inst50" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954601 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_MUX:inst50 " "Instantiated megafunction \"LPM_MUX:inst50\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954601 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1416 -7664 -7552 -1320 "inst50" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644954601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_76c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_76c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_76c " "Found entity 1: mux_76c" {  } { { "db/mux_76c.tdf" "" { Text "C:/intelFPGA_lite/FPGA_prj/db/mux_76c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711644954625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644954625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_76c LPM_MUX:inst50\|mux_76c:auto_generated " "Elaborating entity \"mux_76c\" for hierarchy \"LPM_MUX:inst50\|mux_76c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF LPM_DFF:inst4 " "Elaborating entity \"LPM_DFF\" for hierarchy \"LPM_DFF:inst4\"" {  } { { "lesson_horizont_1.bdf" "inst4" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2216 -5384 -5208 -2040 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_DFF:inst4 " "Elaborated megafunction instantiation \"LPM_DFF:inst4\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2216 -5384 -5208 -2040 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_DFF:inst4 " "Instantiated megafunction \"LPM_DFF:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954640 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2216 -5384 -5208 -2040 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644954640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst8 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst8\"" {  } { { "lesson_horizont_1.bdf" "inst8" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2240 -7960 -7848 -2192 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst8 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst8\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2240 -7960 -7848 -2192 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644954642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst8 " "Instantiated megafunction \"LPM_CONSTANT:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 255 " "Parameter \"LPM_CVALUE\" = \"255\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644954642 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2240 -7960 -7848 -2192 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644954642 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2648 -7176 -6986 -2632 "LED\[7..0\]" "" } { -2664 -7296 -7176 -2639 "LED\[7..0\]" "" } { -2656 -7432 -7365 -2631 "LED\[0\]" "" } { -2560 -7448 -7365 -2535 "LED\[1\]" "" } { -2456 -7888 -7704 -2431 "LED\[7\]" "" } { -2408 -7856 -7688 -2383 "LED\[6\]" "" } { -2232 -7768 -7560 -2207 "LED\[7..0\]" "" } { -2096 -7750 -7656 -2071 "LED\[0\]" "" } { -2008 -7736 -7656 -1983 "LED\[1\]" "" } { -1920 -7744 -7656 -1895 "LED\[2\]" "" } { -1776 -7366 -7277 -1751 "LED\[3..0\]" "" } { -1376 -7368 -7277 -1351 "LED\[7..0\]" "" } { -2016 -6512 -6368 -1991 "LED\[7\]" "" } { -2032 -6512 -6368 -2007 "LED\[6\]" "" } { -2048 -6512 -6368 -2023 "LED\[5\]" "" } { -2064 -6512 -6368 -2039 "LED\[4\]" "" } { -2096 -6512 -6368 -2071 "LED\[2\]" "" } { -2080 -6512 -6368 -2055 "LED\[3\]" "" } { -1688 -6448 -6301 -1663 "LED\[7..0\]" "" } { -2784 -5208 -5131 -2759 "LED\[1\]" "" } { -2648 -5206 -5139 -2623 "LED\[1\]" "" } { -2456 -5264 -5189 -2431 "LED\[0\]" "" } { -2160 -5168 -5055 -2135 "LED\[7..0\]" "" } { -1768 -5200 -5103 -1743 "LED\[7..0\]" "" } { -1344 -5160 -4995 -1319 "LED\[7\]" "" } { -1360 -5160 -5071 -1335 "LED\[4..0\]" "" } { -920 -5136 -4963 -895 "LED\[7\]" "" } { -936 -5136 -5039 -911 "LED\[4..0\]" "" } { -72 -5272 -5167 -47 "LED\[4..0\]" "" } { -488 -5248 -5067 -463 "LED\[7\]" "" } { -504 -5248 -5143 -479 "LED\[4..0\]" "" } { -32 -4616 -4467 -7 "LED\[7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711644954890 "|lesson_horizont_1|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2648 -7176 -6986 -2632 "LED\[7..0\]" "" } { -2664 -7296 -7176 -2639 "LED\[7..0\]" "" } { -2656 -7432 -7365 -2631 "LED\[0\]" "" } { -2560 -7448 -7365 -2535 "LED\[1\]" "" } { -2456 -7888 -7704 -2431 "LED\[7\]" "" } { -2408 -7856 -7688 -2383 "LED\[6\]" "" } { -2232 -7768 -7560 -2207 "LED\[7..0\]" "" } { -2096 -7750 -7656 -2071 "LED\[0\]" "" } { -2008 -7736 -7656 -1983 "LED\[1\]" "" } { -1920 -7744 -7656 -1895 "LED\[2\]" "" } { -1776 -7366 -7277 -1751 "LED\[3..0\]" "" } { -1376 -7368 -7277 -1351 "LED\[7..0\]" "" } { -2016 -6512 -6368 -1991 "LED\[7\]" "" } { -2032 -6512 -6368 -2007 "LED\[6\]" "" } { -2048 -6512 -6368 -2023 "LED\[5\]" "" } { -2064 -6512 -6368 -2039 "LED\[4\]" "" } { -2096 -6512 -6368 -2071 "LED\[2\]" "" } { -2080 -6512 -6368 -2055 "LED\[3\]" "" } { -1688 -6448 -6301 -1663 "LED\[7..0\]" "" } { -2784 -5208 -5131 -2759 "LED\[1\]" "" } { -2648 -5206 -5139 -2623 "LED\[1\]" "" } { -2456 -5264 -5189 -2431 "LED\[0\]" "" } { -2160 -5168 -5055 -2135 "LED\[7..0\]" "" } { -1768 -5200 -5103 -1743 "LED\[7..0\]" "" } { -1344 -5160 -4995 -1319 "LED\[7\]" "" } { -1360 -5160 -5071 -1335 "LED\[4..0\]" "" } { -920 -5136 -4963 -895 "LED\[7\]" "" } { -936 -5136 -5039 -911 "LED\[4..0\]" "" } { -72 -5272 -5167 -47 "LED\[4..0\]" "" } { -488 -5248 -5067 -463 "LED\[7\]" "" } { -504 -5248 -5143 -479 "LED\[4..0\]" "" } { -32 -4616 -4467 -7 "LED\[7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711644954890 "|lesson_horizont_1|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2648 -7176 -6986 -2632 "LED\[7..0\]" "" } { -2664 -7296 -7176 -2639 "LED\[7..0\]" "" } { -2656 -7432 -7365 -2631 "LED\[0\]" "" } { -2560 -7448 -7365 -2535 "LED\[1\]" "" } { -2456 -7888 -7704 -2431 "LED\[7\]" "" } { -2408 -7856 -7688 -2383 "LED\[6\]" "" } { -2232 -7768 -7560 -2207 "LED\[7..0\]" "" } { -2096 -7750 -7656 -2071 "LED\[0\]" "" } { -2008 -7736 -7656 -1983 "LED\[1\]" "" } { -1920 -7744 -7656 -1895 "LED\[2\]" "" } { -1776 -7366 -7277 -1751 "LED\[3..0\]" "" } { -1376 -7368 -7277 -1351 "LED\[7..0\]" "" } { -2016 -6512 -6368 -1991 "LED\[7\]" "" } { -2032 -6512 -6368 -2007 "LED\[6\]" "" } { -2048 -6512 -6368 -2023 "LED\[5\]" "" } { -2064 -6512 -6368 -2039 "LED\[4\]" "" } { -2096 -6512 -6368 -2071 "LED\[2\]" "" } { -2080 -6512 -6368 -2055 "LED\[3\]" "" } { -1688 -6448 -6301 -1663 "LED\[7..0\]" "" } { -2784 -5208 -5131 -2759 "LED\[1\]" "" } { -2648 -5206 -5139 -2623 "LED\[1\]" "" } { -2456 -5264 -5189 -2431 "LED\[0\]" "" } { -2160 -5168 -5055 -2135 "LED\[7..0\]" "" } { -1768 -5200 -5103 -1743 "LED\[7..0\]" "" } { -1344 -5160 -4995 -1319 "LED\[7\]" "" } { -1360 -5160 -5071 -1335 "LED\[4..0\]" "" } { -920 -5136 -4963 -895 "LED\[7\]" "" } { -936 -5136 -5039 -911 "LED\[4..0\]" "" } { -72 -5272 -5167 -47 "LED\[4..0\]" "" } { -488 -5248 -5067 -463 "LED\[7\]" "" } { -504 -5248 -5143 -479 "LED\[4..0\]" "" } { -32 -4616 -4467 -7 "LED\[7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711644954890 "|lesson_horizont_1|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2648 -7176 -6986 -2632 "LED\[7..0\]" "" } { -2664 -7296 -7176 -2639 "LED\[7..0\]" "" } { -2656 -7432 -7365 -2631 "LED\[0\]" "" } { -2560 -7448 -7365 -2535 "LED\[1\]" "" } { -2456 -7888 -7704 -2431 "LED\[7\]" "" } { -2408 -7856 -7688 -2383 "LED\[6\]" "" } { -2232 -7768 -7560 -2207 "LED\[7..0\]" "" } { -2096 -7750 -7656 -2071 "LED\[0\]" "" } { -2008 -7736 -7656 -1983 "LED\[1\]" "" } { -1920 -7744 -7656 -1895 "LED\[2\]" "" } { -1776 -7366 -7277 -1751 "LED\[3..0\]" "" } { -1376 -7368 -7277 -1351 "LED\[7..0\]" "" } { -2016 -6512 -6368 -1991 "LED\[7\]" "" } { -2032 -6512 -6368 -2007 "LED\[6\]" "" } { -2048 -6512 -6368 -2023 "LED\[5\]" "" } { -2064 -6512 -6368 -2039 "LED\[4\]" "" } { -2096 -6512 -6368 -2071 "LED\[2\]" "" } { -2080 -6512 -6368 -2055 "LED\[3\]" "" } { -1688 -6448 -6301 -1663 "LED\[7..0\]" "" } { -2784 -5208 -5131 -2759 "LED\[1\]" "" } { -2648 -5206 -5139 -2623 "LED\[1\]" "" } { -2456 -5264 -5189 -2431 "LED\[0\]" "" } { -2160 -5168 -5055 -2135 "LED\[7..0\]" "" } { -1768 -5200 -5103 -1743 "LED\[7..0\]" "" } { -1344 -5160 -4995 -1319 "LED\[7\]" "" } { -1360 -5160 -5071 -1335 "LED\[4..0\]" "" } { -920 -5136 -4963 -895 "LED\[7\]" "" } { -936 -5136 -5039 -911 "LED\[4..0\]" "" } { -72 -5272 -5167 -47 "LED\[4..0\]" "" } { -488 -5248 -5067 -463 "LED\[7\]" "" } { -504 -5248 -5143 -479 "LED\[4..0\]" "" } { -32 -4616 -4467 -7 "LED\[7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711644954890 "|lesson_horizont_1|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2648 -7176 -6986 -2632 "LED\[7..0\]" "" } { -2664 -7296 -7176 -2639 "LED\[7..0\]" "" } { -2656 -7432 -7365 -2631 "LED\[0\]" "" } { -2560 -7448 -7365 -2535 "LED\[1\]" "" } { -2456 -7888 -7704 -2431 "LED\[7\]" "" } { -2408 -7856 -7688 -2383 "LED\[6\]" "" } { -2232 -7768 -7560 -2207 "LED\[7..0\]" "" } { -2096 -7750 -7656 -2071 "LED\[0\]" "" } { -2008 -7736 -7656 -1983 "LED\[1\]" "" } { -1920 -7744 -7656 -1895 "LED\[2\]" "" } { -1776 -7366 -7277 -1751 "LED\[3..0\]" "" } { -1376 -7368 -7277 -1351 "LED\[7..0\]" "" } { -2016 -6512 -6368 -1991 "LED\[7\]" "" } { -2032 -6512 -6368 -2007 "LED\[6\]" "" } { -2048 -6512 -6368 -2023 "LED\[5\]" "" } { -2064 -6512 -6368 -2039 "LED\[4\]" "" } { -2096 -6512 -6368 -2071 "LED\[2\]" "" } { -2080 -6512 -6368 -2055 "LED\[3\]" "" } { -1688 -6448 -6301 -1663 "LED\[7..0\]" "" } { -2784 -5208 -5131 -2759 "LED\[1\]" "" } { -2648 -5206 -5139 -2623 "LED\[1\]" "" } { -2456 -5264 -5189 -2431 "LED\[0\]" "" } { -2160 -5168 -5055 -2135 "LED\[7..0\]" "" } { -1768 -5200 -5103 -1743 "LED\[7..0\]" "" } { -1344 -5160 -4995 -1319 "LED\[7\]" "" } { -1360 -5160 -5071 -1335 "LED\[4..0\]" "" } { -920 -5136 -4963 -895 "LED\[7\]" "" } { -936 -5136 -5039 -911 "LED\[4..0\]" "" } { -72 -5272 -5167 -47 "LED\[4..0\]" "" } { -488 -5248 -5067 -463 "LED\[7\]" "" } { -504 -5248 -5143 -479 "LED\[4..0\]" "" } { -32 -4616 -4467 -7 "LED\[7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711644954890 "|lesson_horizont_1|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2648 -7176 -6986 -2632 "LED\[7..0\]" "" } { -2664 -7296 -7176 -2639 "LED\[7..0\]" "" } { -2656 -7432 -7365 -2631 "LED\[0\]" "" } { -2560 -7448 -7365 -2535 "LED\[1\]" "" } { -2456 -7888 -7704 -2431 "LED\[7\]" "" } { -2408 -7856 -7688 -2383 "LED\[6\]" "" } { -2232 -7768 -7560 -2207 "LED\[7..0\]" "" } { -2096 -7750 -7656 -2071 "LED\[0\]" "" } { -2008 -7736 -7656 -1983 "LED\[1\]" "" } { -1920 -7744 -7656 -1895 "LED\[2\]" "" } { -1776 -7366 -7277 -1751 "LED\[3..0\]" "" } { -1376 -7368 -7277 -1351 "LED\[7..0\]" "" } { -2016 -6512 -6368 -1991 "LED\[7\]" "" } { -2032 -6512 -6368 -2007 "LED\[6\]" "" } { -2048 -6512 -6368 -2023 "LED\[5\]" "" } { -2064 -6512 -6368 -2039 "LED\[4\]" "" } { -2096 -6512 -6368 -2071 "LED\[2\]" "" } { -2080 -6512 -6368 -2055 "LED\[3\]" "" } { -1688 -6448 -6301 -1663 "LED\[7..0\]" "" } { -2784 -5208 -5131 -2759 "LED\[1\]" "" } { -2648 -5206 -5139 -2623 "LED\[1\]" "" } { -2456 -5264 -5189 -2431 "LED\[0\]" "" } { -2160 -5168 -5055 -2135 "LED\[7..0\]" "" } { -1768 -5200 -5103 -1743 "LED\[7..0\]" "" } { -1344 -5160 -4995 -1319 "LED\[7\]" "" } { -1360 -5160 -5071 -1335 "LED\[4..0\]" "" } { -920 -5136 -4963 -895 "LED\[7\]" "" } { -936 -5136 -5039 -911 "LED\[4..0\]" "" } { -72 -5272 -5167 -47 "LED\[4..0\]" "" } { -488 -5248 -5067 -463 "LED\[7\]" "" } { -504 -5248 -5143 -479 "LED\[4..0\]" "" } { -32 -4616 -4467 -7 "LED\[7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711644954890 "|lesson_horizont_1|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2648 -7176 -6986 -2632 "LED\[7..0\]" "" } { -2664 -7296 -7176 -2639 "LED\[7..0\]" "" } { -2656 -7432 -7365 -2631 "LED\[0\]" "" } { -2560 -7448 -7365 -2535 "LED\[1\]" "" } { -2456 -7888 -7704 -2431 "LED\[7\]" "" } { -2408 -7856 -7688 -2383 "LED\[6\]" "" } { -2232 -7768 -7560 -2207 "LED\[7..0\]" "" } { -2096 -7750 -7656 -2071 "LED\[0\]" "" } { -2008 -7736 -7656 -1983 "LED\[1\]" "" } { -1920 -7744 -7656 -1895 "LED\[2\]" "" } { -1776 -7366 -7277 -1751 "LED\[3..0\]" "" } { -1376 -7368 -7277 -1351 "LED\[7..0\]" "" } { -2016 -6512 -6368 -1991 "LED\[7\]" "" } { -2032 -6512 -6368 -2007 "LED\[6\]" "" } { -2048 -6512 -6368 -2023 "LED\[5\]" "" } { -2064 -6512 -6368 -2039 "LED\[4\]" "" } { -2096 -6512 -6368 -2071 "LED\[2\]" "" } { -2080 -6512 -6368 -2055 "LED\[3\]" "" } { -1688 -6448 -6301 -1663 "LED\[7..0\]" "" } { -2784 -5208 -5131 -2759 "LED\[1\]" "" } { -2648 -5206 -5139 -2623 "LED\[1\]" "" } { -2456 -5264 -5189 -2431 "LED\[0\]" "" } { -2160 -5168 -5055 -2135 "LED\[7..0\]" "" } { -1768 -5200 -5103 -1743 "LED\[7..0\]" "" } { -1344 -5160 -4995 -1319 "LED\[7\]" "" } { -1360 -5160 -5071 -1335 "LED\[4..0\]" "" } { -920 -5136 -4963 -895 "LED\[7\]" "" } { -936 -5136 -5039 -911 "LED\[4..0\]" "" } { -72 -5272 -5167 -47 "LED\[4..0\]" "" } { -488 -5248 -5067 -463 "LED\[7\]" "" } { -504 -5248 -5143 -479 "LED\[4..0\]" "" } { -32 -4616 -4467 -7 "LED\[7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711644954890 "|lesson_horizont_1|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2648 -7176 -6986 -2632 "LED\[7..0\]" "" } { -2664 -7296 -7176 -2639 "LED\[7..0\]" "" } { -2656 -7432 -7365 -2631 "LED\[0\]" "" } { -2560 -7448 -7365 -2535 "LED\[1\]" "" } { -2456 -7888 -7704 -2431 "LED\[7\]" "" } { -2408 -7856 -7688 -2383 "LED\[6\]" "" } { -2232 -7768 -7560 -2207 "LED\[7..0\]" "" } { -2096 -7750 -7656 -2071 "LED\[0\]" "" } { -2008 -7736 -7656 -1983 "LED\[1\]" "" } { -1920 -7744 -7656 -1895 "LED\[2\]" "" } { -1776 -7366 -7277 -1751 "LED\[3..0\]" "" } { -1376 -7368 -7277 -1351 "LED\[7..0\]" "" } { -2016 -6512 -6368 -1991 "LED\[7\]" "" } { -2032 -6512 -6368 -2007 "LED\[6\]" "" } { -2048 -6512 -6368 -2023 "LED\[5\]" "" } { -2064 -6512 -6368 -2039 "LED\[4\]" "" } { -2096 -6512 -6368 -2071 "LED\[2\]" "" } { -2080 -6512 -6368 -2055 "LED\[3\]" "" } { -1688 -6448 -6301 -1663 "LED\[7..0\]" "" } { -2784 -5208 -5131 -2759 "LED\[1\]" "" } { -2648 -5206 -5139 -2623 "LED\[1\]" "" } { -2456 -5264 -5189 -2431 "LED\[0\]" "" } { -2160 -5168 -5055 -2135 "LED\[7..0\]" "" } { -1768 -5200 -5103 -1743 "LED\[7..0\]" "" } { -1344 -5160 -4995 -1319 "LED\[7\]" "" } { -1360 -5160 -5071 -1335 "LED\[4..0\]" "" } { -920 -5136 -4963 -895 "LED\[7\]" "" } { -936 -5136 -5039 -911 "LED\[4..0\]" "" } { -72 -5272 -5167 -47 "LED\[4..0\]" "" } { -488 -5248 -5067 -463 "LED\[7\]" "" } { -504 -5248 -5143 -479 "LED\[4..0\]" "" } { -32 -4616 -4467 -7 "LED\[7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711644954890 "|lesson_horizont_1|LED[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1711644954890 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 " "50 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711644954895 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711644955001 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644955001 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_3 " "No output dependent on input pin \"KEY_3\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2536 -5872 -5704 -2520 "KEY_3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711644955030 "|lesson_horizont_1|KEY_3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_1 " "No output dependent on input pin \"KEY_1\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2544 -8024 -7848 -2528 "KEY_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711644955030 "|lesson_horizont_1|KEY_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_4 " "No output dependent on input pin \"KEY_4\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2304 -5856 -5688 -2288 "KEY_4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711644955030 "|lesson_horizont_1|KEY_4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "100MHz " "No output dependent on input pin \"100MHz\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -24 -5752 -5568 -8 "100MHz" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711644955030 "|lesson_horizont_1|100MHz"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711644955030 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711644955030 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711644955030 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711644955030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711644955047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 19:55:55 2024 " "Processing ended: Thu Mar 28 19:55:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711644955047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711644955047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711644955047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644955047 ""}
