<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: $printtimescale hierarchy test
rc: 1 (means success: 0)
tags: 20.4 uvm-req
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-20
top_module: 
type: simulation parsing
mode: parsing
files: <a href="../../../tests/chapter-20/20.4--printtimescale-hier.sv.html" target="file-frame">tests/chapter-20/20.4--printtimescale-hier.sv</a>
defines: 
time_elapsed: 0.836s
ram usage: 38152 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp42c77zlj/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-20 <a href="../../../tests/chapter-20/20.4--printtimescale-hier.sv.html" target="file-frame">tests/chapter-20/20.4--printtimescale-hier.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-20/20.4--printtimescale-hier.sv.html#l-19" target="file-frame">tests/chapter-20/20.4--printtimescale-hier.sv:19</a>: Compile module &#34;work@mod0&#34;.

[INF:CP0303] <a href="../../../tests/chapter-20/20.4--printtimescale-hier.sv.html#l-25" target="file-frame">tests/chapter-20/20.4--printtimescale-hier.sv:25</a>: Compile module &#34;work@mod1&#34;.

[INF:CP0303] <a href="../../../tests/chapter-20/20.4--printtimescale-hier.sv.html#l-10" target="file-frame">tests/chapter-20/20.4--printtimescale-hier.sv:10</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-20/20.4--printtimescale-hier.sv.html#l-10" target="file-frame">tests/chapter-20/20.4--printtimescale-hier.sv:10</a>: Top level module &#34;work@top&#34;.

[NTE:EL0503] <a href="../../../tests/chapter-20/20.4--printtimescale-hier.sv.html#l-19" target="file-frame">tests/chapter-20/20.4--printtimescale-hier.sv:19</a>: Top level module &#34;work@mod0&#34;.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 7
+ cat /tmpfs/tmp/tmp42c77zlj/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp42c77zlj/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp42c77zlj/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@mod0, file:<a href="../../../tests/chapter-20/20.4--printtimescale-hier.sv.html" target="file-frame">tests/chapter-20/20.4--printtimescale-hier.sv</a>, line:19, parent:work@top
   |vpiDefName:work@mod0
   |vpiFullName:work@mod0
 |uhdmallModules:
 \_module: work@mod1, file:<a href="../../../tests/chapter-20/20.4--printtimescale-hier.sv.html" target="file-frame">tests/chapter-20/20.4--printtimescale-hier.sv</a>, line:25, parent:work@top
   |vpiDefName:work@mod1
   |vpiFullName:work@mod1
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_sys_func_call: ($display), line:27
       |vpiName:$display
       |vpiArgument:
       \_constant: , line:27
         |vpiConstType:6
         |vpiDecompile:&#34;mod1&#34;
         |vpiSize:6
         |STRING:&#34;mod1&#34;
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../tests/chapter-20/20.4--printtimescale-hier.sv.html" target="file-frame">tests/chapter-20/20.4--printtimescale-hier.sv</a>, line:10, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_sys_func_call: ($printtimescale), line:13
       |vpiName:$printtimescale
       |vpiArgument:
       \_ref_obj: (mod0.m), line:13
         |vpiName:mod0.m
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../tests/chapter-20/20.4--printtimescale-hier.sv.html" target="file-frame">tests/chapter-20/20.4--printtimescale-hier.sv</a>, line:10
   |vpiDefName:work@top
   |vpiName:work@top
 |uhdmtopModules:
 \_module: work@mod0 (work@mod0), file:<a href="../../../tests/chapter-20/20.4--printtimescale-hier.sv.html" target="file-frame">tests/chapter-20/20.4--printtimescale-hier.sv</a>, line:19
   |vpiDefName:work@mod0
   |vpiName:work@mod0
   |vpiModule:
   \_module: work@mod1 (m), file:<a href="../../../tests/chapter-20/20.4--printtimescale-hier.sv.html" target="file-frame">tests/chapter-20/20.4--printtimescale-hier.sv</a>, line:20, parent:work@mod0
     |vpiDefName:work@mod1
     |vpiName:m
     |vpiFullName:work@mod0.m
     |vpiInstance:
     \_module: work@mod0 (work@mod0), file:<a href="../../../tests/chapter-20/20.4--printtimescale-hier.sv.html" target="file-frame">tests/chapter-20/20.4--printtimescale-hier.sv</a>, line:19
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \work_mod0 of type 32
Object: \m of type 32
Object: \work_mod0 of type 32
Object: \work_mod1 of type 32
Object:  of type 24
Object: \$display of type 56
Object:  of type 7
Object: \work_top of type 32
Object:  of type 24
Object: \$printtimescale of type 56
Object: \mod0.m of type 608
Object: \builtin of type 600
Generating RTLIL representation for module `\work_mod0&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x368e4d0] str=&#39;\work_mod0&#39;
      AST_CELL &lt;<a href="../../../tests/chapter-20/20.4--printtimescale-hier.sv.html#l-20" target="file-frame">tests/chapter-20/20.4--printtimescale-hier.sv:20</a>.0-20.0&gt; [0x368bb00] str=&#39;\m&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x368fc10] str=&#39;\work_mod1&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x368e4d0] str=&#39;\work_mod0&#39; basic_prep
      AST_CELL &lt;<a href="../../../tests/chapter-20/20.4--printtimescale-hier.sv.html#l-20" target="file-frame">tests/chapter-20/20.4--printtimescale-hier.sv:20</a>.0-20.0&gt; [0x368bb00] str=&#39;\m&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x368fc10] str=&#39;\work_mod1&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x368bdf0] str=&#39;\work_top&#39;
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36802d0]
        AST_FCALL &lt;<a href="../../../tests/chapter-20/20.4--printtimescale-hier.sv.html#l-13" target="file-frame">tests/chapter-20/20.4--printtimescale-hier.sv:13</a>.0-13.0&gt; [0x3698d40] str=&#39;\$printtimescale&#39;
          AST_IDENTIFIER &lt;<a href="../../../tests/chapter-20/20.4--printtimescale-hier.sv.html#l-13" target="file-frame">tests/chapter-20/20.4--printtimescale-hier.sv:13</a>.0-13.0&gt; [0x3698f00] str=&#39;\mod0.m&#39;
<a href="../../../tests/chapter-20/20.4--printtimescale-hier.sv.html#l-13" target="file-frame">tests/chapter-20/20.4--printtimescale-hier.sv:13</a>: ERROR: Can&#39;t resolve function name `\$printtimescale&#39;.

</pre>
</body>