
transmitter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f04  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000294  08005010  08005010  00006010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080052a4  080052a4  0000705c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080052a4  080052a4  0000705c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080052a4  080052a4  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080052a4  080052a4  000062a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080052a8  080052a8  000062a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080052ac  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006ec  2000005c  08005308  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000748  08005308  00007748  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f3da  00000000  00000000  00007085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d50  00000000  00000000  0001645f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000eb0  00000000  00000000  000191b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b4c  00000000  00000000  0001a060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001927a  00000000  00000000  0001abac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013d0e  00000000  00000000  00033e26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c08a  00000000  00000000  00047b34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d3bbe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003fe8  00000000  00000000  000d3c04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000d7bec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08004ff8 	.word	0x08004ff8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08004ff8 	.word	0x08004ff8

0800014c <SSD1306_Init>:
    0xA6,       // 정상 디스플레이 (A7: 반전)
    0xAF        // 디스플레이 ON
};

// I2C 초기화
void SSD1306_Init(I2C_HandleTypeDef *hi2c) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
    oled_i2c = hi2c;
 8000154:	4a0c      	ldr	r2, [pc, #48]	@ (8000188 <SSD1306_Init+0x3c>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	6013      	str	r3, [r2, #0]
    // 초기화 명령어 전송
    for (uint8_t i = 0; i < sizeof(init_sequence); i++) {
 800015a:	2300      	movs	r3, #0
 800015c:	73fb      	strb	r3, [r7, #15]
 800015e:	e008      	b.n	8000172 <SSD1306_Init+0x26>
        SSD1306_WriteCommand(init_sequence[i]);
 8000160:	7bfb      	ldrb	r3, [r7, #15]
 8000162:	4a0a      	ldr	r2, [pc, #40]	@ (800018c <SSD1306_Init+0x40>)
 8000164:	5cd3      	ldrb	r3, [r2, r3]
 8000166:	4618      	mov	r0, r3
 8000168:	f000 f812 	bl	8000190 <SSD1306_WriteCommand>
    for (uint8_t i = 0; i < sizeof(init_sequence); i++) {
 800016c:	7bfb      	ldrb	r3, [r7, #15]
 800016e:	3301      	adds	r3, #1
 8000170:	73fb      	strb	r3, [r7, #15]
 8000172:	7bfb      	ldrb	r3, [r7, #15]
 8000174:	2b18      	cmp	r3, #24
 8000176:	d9f3      	bls.n	8000160 <SSD1306_Init+0x14>
    }
    SSD1306_Clear();
 8000178:	f000 f872 	bl	8000260 <SSD1306_Clear>
    SSD1306_UpdateScreen();
 800017c:	f000 f87c 	bl	8000278 <SSD1306_UpdateScreen>
}
 8000180:	bf00      	nop
 8000182:	3710      	adds	r7, #16
 8000184:	46bd      	mov	sp, r7
 8000186:	bd80      	pop	{r7, pc}
 8000188:	20000078 	.word	0x20000078
 800018c:	08005228 	.word	0x08005228

08000190 <SSD1306_WriteCommand>:

// 명령어 전송
void SSD1306_WriteCommand(uint8_t command) {
 8000190:	b580      	push	{r7, lr}
 8000192:	b086      	sub	sp, #24
 8000194:	af02      	add	r7, sp, #8
 8000196:	4603      	mov	r3, r0
 8000198:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2] = {0x00, command}; // 제어 바이트: 0x00 (명령)
 800019a:	2300      	movs	r3, #0
 800019c:	733b      	strb	r3, [r7, #12]
 800019e:	79fb      	ldrb	r3, [r7, #7]
 80001a0:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(oled_i2c, OLED_I2C_ADDRESS << 1, data, 2, HAL_MAX_DELAY);
 80001a2:	4b07      	ldr	r3, [pc, #28]	@ (80001c0 <SSD1306_WriteCommand+0x30>)
 80001a4:	6818      	ldr	r0, [r3, #0]
 80001a6:	f107 020c 	add.w	r2, r7, #12
 80001aa:	f04f 33ff 	mov.w	r3, #4294967295
 80001ae:	9300      	str	r3, [sp, #0]
 80001b0:	2302      	movs	r3, #2
 80001b2:	2178      	movs	r1, #120	@ 0x78
 80001b4:	f002 fbde 	bl	8002974 <HAL_I2C_Master_Transmit>
}
 80001b8:	bf00      	nop
 80001ba:	3710      	adds	r7, #16
 80001bc:	46bd      	mov	sp, r7
 80001be:	bd80      	pop	{r7, pc}
 80001c0:	20000078 	.word	0x20000078

080001c4 <SSD1306_WriteData>:

// 데이터 전송
void SSD1306_WriteData(uint8_t *data, uint16_t size) {
 80001c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80001c8:	b087      	sub	sp, #28
 80001ca:	af02      	add	r7, sp, #8
 80001cc:	6078      	str	r0, [r7, #4]
 80001ce:	460b      	mov	r3, r1
 80001d0:	807b      	strh	r3, [r7, #2]
 80001d2:	466b      	mov	r3, sp
 80001d4:	461e      	mov	r6, r3
    uint8_t buffer[1 + size];
 80001d6:	887b      	ldrh	r3, [r7, #2]
 80001d8:	1c59      	adds	r1, r3, #1
 80001da:	1e4b      	subs	r3, r1, #1
 80001dc:	60fb      	str	r3, [r7, #12]
 80001de:	460a      	mov	r2, r1
 80001e0:	2300      	movs	r3, #0
 80001e2:	4690      	mov	r8, r2
 80001e4:	4699      	mov	r9, r3
 80001e6:	f04f 0200 	mov.w	r2, #0
 80001ea:	f04f 0300 	mov.w	r3, #0
 80001ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80001f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80001f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80001fa:	460a      	mov	r2, r1
 80001fc:	2300      	movs	r3, #0
 80001fe:	4614      	mov	r4, r2
 8000200:	461d      	mov	r5, r3
 8000202:	f04f 0200 	mov.w	r2, #0
 8000206:	f04f 0300 	mov.w	r3, #0
 800020a:	00eb      	lsls	r3, r5, #3
 800020c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000210:	00e2      	lsls	r2, r4, #3
 8000212:	460b      	mov	r3, r1
 8000214:	3307      	adds	r3, #7
 8000216:	08db      	lsrs	r3, r3, #3
 8000218:	00db      	lsls	r3, r3, #3
 800021a:	ebad 0d03 	sub.w	sp, sp, r3
 800021e:	ab02      	add	r3, sp, #8
 8000220:	3300      	adds	r3, #0
 8000222:	60bb      	str	r3, [r7, #8]
    buffer[0] = 0x40; // 제어 바이트: 0x40 (데이터)
 8000224:	68bb      	ldr	r3, [r7, #8]
 8000226:	2240      	movs	r2, #64	@ 0x40
 8000228:	701a      	strb	r2, [r3, #0]
    memcpy(&buffer[1], data, size);
 800022a:	68bb      	ldr	r3, [r7, #8]
 800022c:	3301      	adds	r3, #1
 800022e:	887a      	ldrh	r2, [r7, #2]
 8000230:	6879      	ldr	r1, [r7, #4]
 8000232:	4618      	mov	r0, r3
 8000234:	f004 fa86 	bl	8004744 <memcpy>
    HAL_I2C_Master_Transmit(oled_i2c, OLED_I2C_ADDRESS << 1, buffer, size + 1, HAL_MAX_DELAY);
 8000238:	4b08      	ldr	r3, [pc, #32]	@ (800025c <SSD1306_WriteData+0x98>)
 800023a:	6818      	ldr	r0, [r3, #0]
 800023c:	887b      	ldrh	r3, [r7, #2]
 800023e:	3301      	adds	r3, #1
 8000240:	b29b      	uxth	r3, r3
 8000242:	f04f 32ff 	mov.w	r2, #4294967295
 8000246:	9200      	str	r2, [sp, #0]
 8000248:	68ba      	ldr	r2, [r7, #8]
 800024a:	2178      	movs	r1, #120	@ 0x78
 800024c:	f002 fb92 	bl	8002974 <HAL_I2C_Master_Transmit>
 8000250:	46b5      	mov	sp, r6
}
 8000252:	bf00      	nop
 8000254:	3714      	adds	r7, #20
 8000256:	46bd      	mov	sp, r7
 8000258:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800025c:	20000078 	.word	0x20000078

08000260 <SSD1306_Clear>:

// 화면 지우기
void SSD1306_Clear(void) {
 8000260:	b580      	push	{r7, lr}
 8000262:	af00      	add	r7, sp, #0
    memset(display_buffer, 0, sizeof(display_buffer));
 8000264:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000268:	2100      	movs	r1, #0
 800026a:	4802      	ldr	r0, [pc, #8]	@ (8000274 <SSD1306_Clear+0x14>)
 800026c:	f004 fa36 	bl	80046dc <memset>
}
 8000270:	bf00      	nop
 8000272:	bd80      	pop	{r7, pc}
 8000274:	2000007c 	.word	0x2000007c

08000278 <SSD1306_UpdateScreen>:

// 화면 업데이트
void SSD1306_UpdateScreen(void) {
 8000278:	b580      	push	{r7, lr}
 800027a:	b082      	sub	sp, #8
 800027c:	af00      	add	r7, sp, #0
    uint8_t page;
    for (page = 0; page < OLED_HEIGHT / 8; page++) {
 800027e:	2300      	movs	r3, #0
 8000280:	71fb      	strb	r3, [r7, #7]
 8000282:	e016      	b.n	80002b2 <SSD1306_UpdateScreen+0x3a>
        SSD1306_WriteCommand(0xB0 + page); // 페이지 주소 설정
 8000284:	79fb      	ldrb	r3, [r7, #7]
 8000286:	3b50      	subs	r3, #80	@ 0x50
 8000288:	b2db      	uxtb	r3, r3
 800028a:	4618      	mov	r0, r3
 800028c:	f7ff ff80 	bl	8000190 <SSD1306_WriteCommand>
        SSD1306_WriteCommand(0x00); // 열 시작 주소 (낮은 4비트)
 8000290:	2000      	movs	r0, #0
 8000292:	f7ff ff7d 	bl	8000190 <SSD1306_WriteCommand>
        SSD1306_WriteCommand(0x10); // 열 시작 주소 (높은 4비트)
 8000296:	2010      	movs	r0, #16
 8000298:	f7ff ff7a 	bl	8000190 <SSD1306_WriteCommand>
        SSD1306_WriteData(&display_buffer[page * OLED_WIDTH], OLED_WIDTH);
 800029c:	79fb      	ldrb	r3, [r7, #7]
 800029e:	01db      	lsls	r3, r3, #7
 80002a0:	4a08      	ldr	r2, [pc, #32]	@ (80002c4 <SSD1306_UpdateScreen+0x4c>)
 80002a2:	4413      	add	r3, r2
 80002a4:	2180      	movs	r1, #128	@ 0x80
 80002a6:	4618      	mov	r0, r3
 80002a8:	f7ff ff8c 	bl	80001c4 <SSD1306_WriteData>
    for (page = 0; page < OLED_HEIGHT / 8; page++) {
 80002ac:	79fb      	ldrb	r3, [r7, #7]
 80002ae:	3301      	adds	r3, #1
 80002b0:	71fb      	strb	r3, [r7, #7]
 80002b2:	79fb      	ldrb	r3, [r7, #7]
 80002b4:	2b07      	cmp	r3, #7
 80002b6:	d9e5      	bls.n	8000284 <SSD1306_UpdateScreen+0xc>
    }
}
 80002b8:	bf00      	nop
 80002ba:	bf00      	nop
 80002bc:	3708      	adds	r7, #8
 80002be:	46bd      	mov	sp, r7
 80002c0:	bd80      	pop	{r7, pc}
 80002c2:	bf00      	nop
 80002c4:	2000007c 	.word	0x2000007c

080002c8 <SSD1306_SetPixel>:

// 픽셀 설정
void SSD1306_SetPixel(uint8_t x, uint8_t y, uint8_t state) {
 80002c8:	b480      	push	{r7}
 80002ca:	b085      	sub	sp, #20
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	4603      	mov	r3, r0
 80002d0:	71fb      	strb	r3, [r7, #7]
 80002d2:	460b      	mov	r3, r1
 80002d4:	71bb      	strb	r3, [r7, #6]
 80002d6:	4613      	mov	r3, r2
 80002d8:	717b      	strb	r3, [r7, #5]
    if (x >= OLED_WIDTH || y >= OLED_HEIGHT) return;
 80002da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002de:	2b00      	cmp	r3, #0
 80002e0:	db2e      	blt.n	8000340 <SSD1306_SetPixel+0x78>
 80002e2:	79bb      	ldrb	r3, [r7, #6]
 80002e4:	2b3f      	cmp	r3, #63	@ 0x3f
 80002e6:	d82b      	bhi.n	8000340 <SSD1306_SetPixel+0x78>
    uint16_t index = x + (y / 8) * OLED_WIDTH;
 80002e8:	79fb      	ldrb	r3, [r7, #7]
 80002ea:	b29a      	uxth	r2, r3
 80002ec:	79bb      	ldrb	r3, [r7, #6]
 80002ee:	08db      	lsrs	r3, r3, #3
 80002f0:	b2db      	uxtb	r3, r3
 80002f2:	01db      	lsls	r3, r3, #7
 80002f4:	b29b      	uxth	r3, r3
 80002f6:	4413      	add	r3, r2
 80002f8:	81fb      	strh	r3, [r7, #14]
    uint8_t bit = 1 << (y % 8);
 80002fa:	79bb      	ldrb	r3, [r7, #6]
 80002fc:	f003 0307 	and.w	r3, r3, #7
 8000300:	2201      	movs	r2, #1
 8000302:	fa02 f303 	lsl.w	r3, r2, r3
 8000306:	737b      	strb	r3, [r7, #13]
    if (state) {
 8000308:	797b      	ldrb	r3, [r7, #5]
 800030a:	2b00      	cmp	r3, #0
 800030c:	d009      	beq.n	8000322 <SSD1306_SetPixel+0x5a>
        display_buffer[index] |= bit;
 800030e:	89fb      	ldrh	r3, [r7, #14]
 8000310:	4a0e      	ldr	r2, [pc, #56]	@ (800034c <SSD1306_SetPixel+0x84>)
 8000312:	5cd1      	ldrb	r1, [r2, r3]
 8000314:	89fb      	ldrh	r3, [r7, #14]
 8000316:	7b7a      	ldrb	r2, [r7, #13]
 8000318:	430a      	orrs	r2, r1
 800031a:	b2d1      	uxtb	r1, r2
 800031c:	4a0b      	ldr	r2, [pc, #44]	@ (800034c <SSD1306_SetPixel+0x84>)
 800031e:	54d1      	strb	r1, [r2, r3]
 8000320:	e00f      	b.n	8000342 <SSD1306_SetPixel+0x7a>
    } else {
        display_buffer[index] &= ~bit;
 8000322:	89fb      	ldrh	r3, [r7, #14]
 8000324:	4a09      	ldr	r2, [pc, #36]	@ (800034c <SSD1306_SetPixel+0x84>)
 8000326:	5cd3      	ldrb	r3, [r2, r3]
 8000328:	b25a      	sxtb	r2, r3
 800032a:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800032e:	43db      	mvns	r3, r3
 8000330:	b25b      	sxtb	r3, r3
 8000332:	4013      	ands	r3, r2
 8000334:	b25a      	sxtb	r2, r3
 8000336:	89fb      	ldrh	r3, [r7, #14]
 8000338:	b2d1      	uxtb	r1, r2
 800033a:	4a04      	ldr	r2, [pc, #16]	@ (800034c <SSD1306_SetPixel+0x84>)
 800033c:	54d1      	strb	r1, [r2, r3]
 800033e:	e000      	b.n	8000342 <SSD1306_SetPixel+0x7a>
    if (x >= OLED_WIDTH || y >= OLED_HEIGHT) return;
 8000340:	bf00      	nop
    }
}
 8000342:	3714      	adds	r7, #20
 8000344:	46bd      	mov	sp, r7
 8000346:	bc80      	pop	{r7}
 8000348:	4770      	bx	lr
 800034a:	bf00      	nop
 800034c:	2000007c 	.word	0x2000007c

08000350 <SSD1306_DrawChar>:
        }
    }
}
*/

void SSD1306_DrawChar(uint8_t x, uint8_t y, char ch, uint8_t font_size) {
 8000350:	b590      	push	{r4, r7, lr}
 8000352:	b085      	sub	sp, #20
 8000354:	af00      	add	r7, sp, #0
 8000356:	4604      	mov	r4, r0
 8000358:	4608      	mov	r0, r1
 800035a:	4611      	mov	r1, r2
 800035c:	461a      	mov	r2, r3
 800035e:	4623      	mov	r3, r4
 8000360:	71fb      	strb	r3, [r7, #7]
 8000362:	4603      	mov	r3, r0
 8000364:	71bb      	strb	r3, [r7, #6]
 8000366:	460b      	mov	r3, r1
 8000368:	717b      	strb	r3, [r7, #5]
 800036a:	4613      	mov	r3, r2
 800036c:	713b      	strb	r3, [r7, #4]
    uint8_t font_index;
    if (ch >= 32 && ch <= 126) {
 800036e:	797b      	ldrb	r3, [r7, #5]
 8000370:	2b1f      	cmp	r3, #31
 8000372:	d906      	bls.n	8000382 <SSD1306_DrawChar+0x32>
 8000374:	797b      	ldrb	r3, [r7, #5]
 8000376:	2b7e      	cmp	r3, #126	@ 0x7e
 8000378:	d803      	bhi.n	8000382 <SSD1306_DrawChar+0x32>
        font_index = ch - 32; // ASCII 32~126
 800037a:	797b      	ldrb	r3, [r7, #5]
 800037c:	3b20      	subs	r3, #32
 800037e:	73fb      	strb	r3, [r7, #15]
 8000380:	e004      	b.n	800038c <SSD1306_DrawChar+0x3c>
    } else if (ch == 127) {
 8000382:	797b      	ldrb	r3, [r7, #5]
 8000384:	2b7f      	cmp	r3, #127	@ 0x7f
 8000386:	d131      	bne.n	80003ec <SSD1306_DrawChar+0x9c>
        font_index = 95; // °C (새로운 문자)
 8000388:	235f      	movs	r3, #95	@ 0x5f
 800038a:	73fb      	strb	r3, [r7, #15]
    } else {
        return; // 지원하지 않는 문자
    }
    for (uint8_t i = 0; i < 5; i++) { // 5열 순회
 800038c:	2300      	movs	r3, #0
 800038e:	73bb      	strb	r3, [r7, #14]
 8000390:	e028      	b.n	80003e4 <SSD1306_DrawChar+0x94>
        uint8_t column = font_5x7[font_index][i];
 8000392:	7bfa      	ldrb	r2, [r7, #15]
 8000394:	7bb9      	ldrb	r1, [r7, #14]
 8000396:	4817      	ldr	r0, [pc, #92]	@ (80003f4 <SSD1306_DrawChar+0xa4>)
 8000398:	4613      	mov	r3, r2
 800039a:	009b      	lsls	r3, r3, #2
 800039c:	4413      	add	r3, r2
 800039e:	4403      	add	r3, r0
 80003a0:	440b      	add	r3, r1
 80003a2:	781b      	ldrb	r3, [r3, #0]
 80003a4:	733b      	strb	r3, [r7, #12]
        for (uint8_t j = 0; j < 7; j++) { // 7행 순회
 80003a6:	2300      	movs	r3, #0
 80003a8:	737b      	strb	r3, [r7, #13]
 80003aa:	e015      	b.n	80003d8 <SSD1306_DrawChar+0x88>
            SSD1306_SetPixel(x + i, y + j, (column >> j) & 0x01);
 80003ac:	79fa      	ldrb	r2, [r7, #7]
 80003ae:	7bbb      	ldrb	r3, [r7, #14]
 80003b0:	4413      	add	r3, r2
 80003b2:	b2d8      	uxtb	r0, r3
 80003b4:	79ba      	ldrb	r2, [r7, #6]
 80003b6:	7b7b      	ldrb	r3, [r7, #13]
 80003b8:	4413      	add	r3, r2
 80003ba:	b2d9      	uxtb	r1, r3
 80003bc:	7b3a      	ldrb	r2, [r7, #12]
 80003be:	7b7b      	ldrb	r3, [r7, #13]
 80003c0:	fa42 f303 	asr.w	r3, r2, r3
 80003c4:	b2db      	uxtb	r3, r3
 80003c6:	f003 0301 	and.w	r3, r3, #1
 80003ca:	b2db      	uxtb	r3, r3
 80003cc:	461a      	mov	r2, r3
 80003ce:	f7ff ff7b 	bl	80002c8 <SSD1306_SetPixel>
        for (uint8_t j = 0; j < 7; j++) { // 7행 순회
 80003d2:	7b7b      	ldrb	r3, [r7, #13]
 80003d4:	3301      	adds	r3, #1
 80003d6:	737b      	strb	r3, [r7, #13]
 80003d8:	7b7b      	ldrb	r3, [r7, #13]
 80003da:	2b06      	cmp	r3, #6
 80003dc:	d9e6      	bls.n	80003ac <SSD1306_DrawChar+0x5c>
    for (uint8_t i = 0; i < 5; i++) { // 5열 순회
 80003de:	7bbb      	ldrb	r3, [r7, #14]
 80003e0:	3301      	adds	r3, #1
 80003e2:	73bb      	strb	r3, [r7, #14]
 80003e4:	7bbb      	ldrb	r3, [r7, #14]
 80003e6:	2b04      	cmp	r3, #4
 80003e8:	d9d3      	bls.n	8000392 <SSD1306_DrawChar+0x42>
 80003ea:	e000      	b.n	80003ee <SSD1306_DrawChar+0x9e>
        return; // 지원하지 않는 문자
 80003ec:	bf00      	nop
        }
    }
}
 80003ee:	3714      	adds	r7, #20
 80003f0:	46bd      	mov	sp, r7
 80003f2:	bd90      	pop	{r4, r7, pc}
 80003f4:	08005048 	.word	0x08005048

080003f8 <SSD1306_DrawString>:

void SSD1306_DrawString(uint8_t x, uint8_t y,const char *str, uint8_t font_size) {
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b082      	sub	sp, #8
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	603a      	str	r2, [r7, #0]
 8000400:	461a      	mov	r2, r3
 8000402:	4603      	mov	r3, r0
 8000404:	71fb      	strb	r3, [r7, #7]
 8000406:	460b      	mov	r3, r1
 8000408:	71bb      	strb	r3, [r7, #6]
 800040a:	4613      	mov	r3, r2
 800040c:	717b      	strb	r3, [r7, #5]
    while (*str) {
 800040e:	e00c      	b.n	800042a <SSD1306_DrawString+0x32>
        SSD1306_DrawChar(x, y, *str, font_size);
 8000410:	683b      	ldr	r3, [r7, #0]
 8000412:	781a      	ldrb	r2, [r3, #0]
 8000414:	797b      	ldrb	r3, [r7, #5]
 8000416:	79b9      	ldrb	r1, [r7, #6]
 8000418:	79f8      	ldrb	r0, [r7, #7]
 800041a:	f7ff ff99 	bl	8000350 <SSD1306_DrawChar>
        x += 6; // 5픽셀(문자) + 1픽셀(간격)
 800041e:	79fb      	ldrb	r3, [r7, #7]
 8000420:	3306      	adds	r3, #6
 8000422:	71fb      	strb	r3, [r7, #7]
        str++;
 8000424:	683b      	ldr	r3, [r7, #0]
 8000426:	3301      	adds	r3, #1
 8000428:	603b      	str	r3, [r7, #0]
    while (*str) {
 800042a:	683b      	ldr	r3, [r7, #0]
 800042c:	781b      	ldrb	r3, [r3, #0]
 800042e:	2b00      	cmp	r3, #0
 8000430:	d1ee      	bne.n	8000410 <SSD1306_DrawString+0x18>
    }
}
 8000432:	bf00      	nop
 8000434:	bf00      	nop
 8000436:	3708      	adds	r7, #8
 8000438:	46bd      	mov	sp, r7
 800043a:	bd80      	pop	{r7, pc}

0800043c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	b084      	sub	sp, #16
 8000440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000442:	1d3b      	adds	r3, r7, #4
 8000444:	2200      	movs	r2, #0
 8000446:	601a      	str	r2, [r3, #0]
 8000448:	605a      	str	r2, [r3, #4]
 800044a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800044c:	4b2e      	ldr	r3, [pc, #184]	@ (8000508 <MX_ADC1_Init+0xcc>)
 800044e:	4a2f      	ldr	r2, [pc, #188]	@ (800050c <MX_ADC1_Init+0xd0>)
 8000450:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000452:	4b2d      	ldr	r3, [pc, #180]	@ (8000508 <MX_ADC1_Init+0xcc>)
 8000454:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000458:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800045a:	4b2b      	ldr	r3, [pc, #172]	@ (8000508 <MX_ADC1_Init+0xcc>)
 800045c:	2201      	movs	r2, #1
 800045e:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000460:	4b29      	ldr	r3, [pc, #164]	@ (8000508 <MX_ADC1_Init+0xcc>)
 8000462:	2200      	movs	r2, #0
 8000464:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000466:	4b28      	ldr	r3, [pc, #160]	@ (8000508 <MX_ADC1_Init+0xcc>)
 8000468:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800046c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800046e:	4b26      	ldr	r3, [pc, #152]	@ (8000508 <MX_ADC1_Init+0xcc>)
 8000470:	2200      	movs	r2, #0
 8000472:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8000474:	4b24      	ldr	r3, [pc, #144]	@ (8000508 <MX_ADC1_Init+0xcc>)
 8000476:	2204      	movs	r2, #4
 8000478:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800047a:	4823      	ldr	r0, [pc, #140]	@ (8000508 <MX_ADC1_Init+0xcc>)
 800047c:	f001 f88a 	bl	8001594 <HAL_ADC_Init>
 8000480:	4603      	mov	r3, r0
 8000482:	2b00      	cmp	r3, #0
 8000484:	d001      	beq.n	800048a <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000486:	f000 fb6c 	bl	8000b62 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800048a:	2300      	movs	r3, #0
 800048c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800048e:	2301      	movs	r3, #1
 8000490:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 8000492:	2304      	movs	r3, #4
 8000494:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000496:	1d3b      	adds	r3, r7, #4
 8000498:	4619      	mov	r1, r3
 800049a:	481b      	ldr	r0, [pc, #108]	@ (8000508 <MX_ADC1_Init+0xcc>)
 800049c:	f001 fa4c 	bl	8001938 <HAL_ADC_ConfigChannel>
 80004a0:	4603      	mov	r3, r0
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d001      	beq.n	80004aa <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80004a6:	f000 fb5c 	bl	8000b62 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80004aa:	2301      	movs	r3, #1
 80004ac:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80004ae:	2302      	movs	r3, #2
 80004b0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004b2:	1d3b      	adds	r3, r7, #4
 80004b4:	4619      	mov	r1, r3
 80004b6:	4814      	ldr	r0, [pc, #80]	@ (8000508 <MX_ADC1_Init+0xcc>)
 80004b8:	f001 fa3e 	bl	8001938 <HAL_ADC_ConfigChannel>
 80004bc:	4603      	mov	r3, r0
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d001      	beq.n	80004c6 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80004c2:	f000 fb4e 	bl	8000b62 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80004c6:	2308      	movs	r3, #8
 80004c8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80004ca:	2303      	movs	r3, #3
 80004cc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004ce:	1d3b      	adds	r3, r7, #4
 80004d0:	4619      	mov	r1, r3
 80004d2:	480d      	ldr	r0, [pc, #52]	@ (8000508 <MX_ADC1_Init+0xcc>)
 80004d4:	f001 fa30 	bl	8001938 <HAL_ADC_ConfigChannel>
 80004d8:	4603      	mov	r3, r0
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d001      	beq.n	80004e2 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80004de:	f000 fb40 	bl	8000b62 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80004e2:	2309      	movs	r3, #9
 80004e4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80004e6:	2304      	movs	r3, #4
 80004e8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004ea:	1d3b      	adds	r3, r7, #4
 80004ec:	4619      	mov	r1, r3
 80004ee:	4806      	ldr	r0, [pc, #24]	@ (8000508 <MX_ADC1_Init+0xcc>)
 80004f0:	f001 fa22 	bl	8001938 <HAL_ADC_ConfigChannel>
 80004f4:	4603      	mov	r3, r0
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	d001      	beq.n	80004fe <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 80004fa:	f000 fb32 	bl	8000b62 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80004fe:	bf00      	nop
 8000500:	3710      	adds	r7, #16
 8000502:	46bd      	mov	sp, r7
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	2000047c 	.word	0x2000047c
 800050c:	40012400 	.word	0x40012400

08000510 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b08a      	sub	sp, #40	@ 0x28
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000518:	f107 0318 	add.w	r3, r7, #24
 800051c:	2200      	movs	r2, #0
 800051e:	601a      	str	r2, [r3, #0]
 8000520:	605a      	str	r2, [r3, #4]
 8000522:	609a      	str	r2, [r3, #8]
 8000524:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	4a33      	ldr	r2, [pc, #204]	@ (80005f8 <HAL_ADC_MspInit+0xe8>)
 800052c:	4293      	cmp	r3, r2
 800052e:	d15f      	bne.n	80005f0 <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000530:	4b32      	ldr	r3, [pc, #200]	@ (80005fc <HAL_ADC_MspInit+0xec>)
 8000532:	699b      	ldr	r3, [r3, #24]
 8000534:	4a31      	ldr	r2, [pc, #196]	@ (80005fc <HAL_ADC_MspInit+0xec>)
 8000536:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800053a:	6193      	str	r3, [r2, #24]
 800053c:	4b2f      	ldr	r3, [pc, #188]	@ (80005fc <HAL_ADC_MspInit+0xec>)
 800053e:	699b      	ldr	r3, [r3, #24]
 8000540:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000544:	617b      	str	r3, [r7, #20]
 8000546:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000548:	4b2c      	ldr	r3, [pc, #176]	@ (80005fc <HAL_ADC_MspInit+0xec>)
 800054a:	699b      	ldr	r3, [r3, #24]
 800054c:	4a2b      	ldr	r2, [pc, #172]	@ (80005fc <HAL_ADC_MspInit+0xec>)
 800054e:	f043 0304 	orr.w	r3, r3, #4
 8000552:	6193      	str	r3, [r2, #24]
 8000554:	4b29      	ldr	r3, [pc, #164]	@ (80005fc <HAL_ADC_MspInit+0xec>)
 8000556:	699b      	ldr	r3, [r3, #24]
 8000558:	f003 0304 	and.w	r3, r3, #4
 800055c:	613b      	str	r3, [r7, #16]
 800055e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000560:	4b26      	ldr	r3, [pc, #152]	@ (80005fc <HAL_ADC_MspInit+0xec>)
 8000562:	699b      	ldr	r3, [r3, #24]
 8000564:	4a25      	ldr	r2, [pc, #148]	@ (80005fc <HAL_ADC_MspInit+0xec>)
 8000566:	f043 0308 	orr.w	r3, r3, #8
 800056a:	6193      	str	r3, [r2, #24]
 800056c:	4b23      	ldr	r3, [pc, #140]	@ (80005fc <HAL_ADC_MspInit+0xec>)
 800056e:	699b      	ldr	r3, [r3, #24]
 8000570:	f003 0308 	and.w	r3, r3, #8
 8000574:	60fb      	str	r3, [r7, #12]
 8000576:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000578:	2303      	movs	r3, #3
 800057a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800057c:	2303      	movs	r3, #3
 800057e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000580:	f107 0318 	add.w	r3, r7, #24
 8000584:	4619      	mov	r1, r3
 8000586:	481e      	ldr	r0, [pc, #120]	@ (8000600 <HAL_ADC_MspInit+0xf0>)
 8000588:	f001 fecc 	bl	8002324 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800058c:	2303      	movs	r3, #3
 800058e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000590:	2303      	movs	r3, #3
 8000592:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000594:	f107 0318 	add.w	r3, r7, #24
 8000598:	4619      	mov	r1, r3
 800059a:	481a      	ldr	r0, [pc, #104]	@ (8000604 <HAL_ADC_MspInit+0xf4>)
 800059c:	f001 fec2 	bl	8002324 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80005a0:	4b19      	ldr	r3, [pc, #100]	@ (8000608 <HAL_ADC_MspInit+0xf8>)
 80005a2:	4a1a      	ldr	r2, [pc, #104]	@ (800060c <HAL_ADC_MspInit+0xfc>)
 80005a4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80005a6:	4b18      	ldr	r3, [pc, #96]	@ (8000608 <HAL_ADC_MspInit+0xf8>)
 80005a8:	2200      	movs	r2, #0
 80005aa:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80005ac:	4b16      	ldr	r3, [pc, #88]	@ (8000608 <HAL_ADC_MspInit+0xf8>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80005b2:	4b15      	ldr	r3, [pc, #84]	@ (8000608 <HAL_ADC_MspInit+0xf8>)
 80005b4:	2280      	movs	r2, #128	@ 0x80
 80005b6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80005b8:	4b13      	ldr	r3, [pc, #76]	@ (8000608 <HAL_ADC_MspInit+0xf8>)
 80005ba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80005be:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80005c0:	4b11      	ldr	r3, [pc, #68]	@ (8000608 <HAL_ADC_MspInit+0xf8>)
 80005c2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80005c6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80005c8:	4b0f      	ldr	r3, [pc, #60]	@ (8000608 <HAL_ADC_MspInit+0xf8>)
 80005ca:	2220      	movs	r2, #32
 80005cc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80005ce:	4b0e      	ldr	r3, [pc, #56]	@ (8000608 <HAL_ADC_MspInit+0xf8>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80005d4:	480c      	ldr	r0, [pc, #48]	@ (8000608 <HAL_ADC_MspInit+0xf8>)
 80005d6:	f001 fcb7 	bl	8001f48 <HAL_DMA_Init>
 80005da:	4603      	mov	r3, r0
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d001      	beq.n	80005e4 <HAL_ADC_MspInit+0xd4>
    {
      Error_Handler();
 80005e0:	f000 fabf 	bl	8000b62 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	4a08      	ldr	r2, [pc, #32]	@ (8000608 <HAL_ADC_MspInit+0xf8>)
 80005e8:	621a      	str	r2, [r3, #32]
 80005ea:	4a07      	ldr	r2, [pc, #28]	@ (8000608 <HAL_ADC_MspInit+0xf8>)
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80005f0:	bf00      	nop
 80005f2:	3728      	adds	r7, #40	@ 0x28
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	40012400 	.word	0x40012400
 80005fc:	40021000 	.word	0x40021000
 8000600:	40010800 	.word	0x40010800
 8000604:	40010c00 	.word	0x40010c00
 8000608:	200004ac 	.word	0x200004ac
 800060c:	40020008 	.word	0x40020008

08000610 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b082      	sub	sp, #8
 8000614:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000616:	4b0c      	ldr	r3, [pc, #48]	@ (8000648 <MX_DMA_Init+0x38>)
 8000618:	695b      	ldr	r3, [r3, #20]
 800061a:	4a0b      	ldr	r2, [pc, #44]	@ (8000648 <MX_DMA_Init+0x38>)
 800061c:	f043 0301 	orr.w	r3, r3, #1
 8000620:	6153      	str	r3, [r2, #20]
 8000622:	4b09      	ldr	r3, [pc, #36]	@ (8000648 <MX_DMA_Init+0x38>)
 8000624:	695b      	ldr	r3, [r3, #20]
 8000626:	f003 0301 	and.w	r3, r3, #1
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800062e:	2200      	movs	r2, #0
 8000630:	2100      	movs	r1, #0
 8000632:	200b      	movs	r0, #11
 8000634:	f001 fc51 	bl	8001eda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000638:	200b      	movs	r0, #11
 800063a:	f001 fc6a 	bl	8001f12 <HAL_NVIC_EnableIRQ>

}
 800063e:	bf00      	nop
 8000640:	3708      	adds	r7, #8
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	40021000 	.word	0x40021000

0800064c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b088      	sub	sp, #32
 8000650:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000652:	f107 0310 	add.w	r3, r7, #16
 8000656:	2200      	movs	r2, #0
 8000658:	601a      	str	r2, [r3, #0]
 800065a:	605a      	str	r2, [r3, #4]
 800065c:	609a      	str	r2, [r3, #8]
 800065e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000660:	4b2c      	ldr	r3, [pc, #176]	@ (8000714 <MX_GPIO_Init+0xc8>)
 8000662:	699b      	ldr	r3, [r3, #24]
 8000664:	4a2b      	ldr	r2, [pc, #172]	@ (8000714 <MX_GPIO_Init+0xc8>)
 8000666:	f043 0320 	orr.w	r3, r3, #32
 800066a:	6193      	str	r3, [r2, #24]
 800066c:	4b29      	ldr	r3, [pc, #164]	@ (8000714 <MX_GPIO_Init+0xc8>)
 800066e:	699b      	ldr	r3, [r3, #24]
 8000670:	f003 0320 	and.w	r3, r3, #32
 8000674:	60fb      	str	r3, [r7, #12]
 8000676:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000678:	4b26      	ldr	r3, [pc, #152]	@ (8000714 <MX_GPIO_Init+0xc8>)
 800067a:	699b      	ldr	r3, [r3, #24]
 800067c:	4a25      	ldr	r2, [pc, #148]	@ (8000714 <MX_GPIO_Init+0xc8>)
 800067e:	f043 0304 	orr.w	r3, r3, #4
 8000682:	6193      	str	r3, [r2, #24]
 8000684:	4b23      	ldr	r3, [pc, #140]	@ (8000714 <MX_GPIO_Init+0xc8>)
 8000686:	699b      	ldr	r3, [r3, #24]
 8000688:	f003 0304 	and.w	r3, r3, #4
 800068c:	60bb      	str	r3, [r7, #8]
 800068e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000690:	4b20      	ldr	r3, [pc, #128]	@ (8000714 <MX_GPIO_Init+0xc8>)
 8000692:	699b      	ldr	r3, [r3, #24]
 8000694:	4a1f      	ldr	r2, [pc, #124]	@ (8000714 <MX_GPIO_Init+0xc8>)
 8000696:	f043 0308 	orr.w	r3, r3, #8
 800069a:	6193      	str	r3, [r2, #24]
 800069c:	4b1d      	ldr	r3, [pc, #116]	@ (8000714 <MX_GPIO_Init+0xc8>)
 800069e:	699b      	ldr	r3, [r3, #24]
 80006a0:	f003 0308 	and.w	r3, r3, #8
 80006a4:	607b      	str	r3, [r7, #4]
 80006a6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_SET);
 80006a8:	2201      	movs	r2, #1
 80006aa:	2108      	movs	r1, #8
 80006ac:	481a      	ldr	r0, [pc, #104]	@ (8000718 <MX_GPIO_Init+0xcc>)
 80006ae:	f001 ffd4 	bl	800265a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CE_GPIO_Port, CE_Pin, GPIO_PIN_RESET);
 80006b2:	2200      	movs	r2, #0
 80006b4:	2110      	movs	r1, #16
 80006b6:	4818      	ldr	r0, [pc, #96]	@ (8000718 <MX_GPIO_Init+0xcc>)
 80006b8:	f001 ffcf 	bl	800265a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : IRQ_Pin */
  GPIO_InitStruct.Pin = IRQ_Pin;
 80006bc:	2304      	movs	r3, #4
 80006be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006c0:	4b16      	ldr	r3, [pc, #88]	@ (800071c <MX_GPIO_Init+0xd0>)
 80006c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006c4:	2301      	movs	r3, #1
 80006c6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(IRQ_GPIO_Port, &GPIO_InitStruct);
 80006c8:	f107 0310 	add.w	r3, r7, #16
 80006cc:	4619      	mov	r1, r3
 80006ce:	4812      	ldr	r0, [pc, #72]	@ (8000718 <MX_GPIO_Init+0xcc>)
 80006d0:	f001 fe28 	bl	8002324 <HAL_GPIO_Init>

  /*Configure GPIO pins : CSN_Pin CE_Pin */
  GPIO_InitStruct.Pin = CSN_Pin|CE_Pin;
 80006d4:	2318      	movs	r3, #24
 80006d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d8:	2301      	movs	r3, #1
 80006da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006dc:	2300      	movs	r3, #0
 80006de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006e0:	2303      	movs	r3, #3
 80006e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006e4:	f107 0310 	add.w	r3, r7, #16
 80006e8:	4619      	mov	r1, r3
 80006ea:	480b      	ldr	r0, [pc, #44]	@ (8000718 <MX_GPIO_Init+0xcc>)
 80006ec:	f001 fe1a 	bl	8002324 <HAL_GPIO_Init>

  /*Configure GPIO pins : bt1_Pin bt2_Pin bt3_Pin bt4_Pin */
  GPIO_InitStruct.Pin = bt1_Pin|bt2_Pin|bt3_Pin|bt4_Pin;
 80006f0:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80006f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006f6:	2300      	movs	r3, #0
 80006f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fa:	2300      	movs	r3, #0
 80006fc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006fe:	f107 0310 	add.w	r3, r7, #16
 8000702:	4619      	mov	r1, r3
 8000704:	4806      	ldr	r0, [pc, #24]	@ (8000720 <MX_GPIO_Init+0xd4>)
 8000706:	f001 fe0d 	bl	8002324 <HAL_GPIO_Init>

}
 800070a:	bf00      	nop
 800070c:	3720      	adds	r7, #32
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	40021000 	.word	0x40021000
 8000718:	40010800 	.word	0x40010800
 800071c:	10210000 	.word	0x10210000
 8000720:	40010c00 	.word	0x40010c00

08000724 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000728:	4b12      	ldr	r3, [pc, #72]	@ (8000774 <MX_I2C1_Init+0x50>)
 800072a:	4a13      	ldr	r2, [pc, #76]	@ (8000778 <MX_I2C1_Init+0x54>)
 800072c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800072e:	4b11      	ldr	r3, [pc, #68]	@ (8000774 <MX_I2C1_Init+0x50>)
 8000730:	4a12      	ldr	r2, [pc, #72]	@ (800077c <MX_I2C1_Init+0x58>)
 8000732:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000734:	4b0f      	ldr	r3, [pc, #60]	@ (8000774 <MX_I2C1_Init+0x50>)
 8000736:	2200      	movs	r2, #0
 8000738:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800073a:	4b0e      	ldr	r3, [pc, #56]	@ (8000774 <MX_I2C1_Init+0x50>)
 800073c:	2200      	movs	r2, #0
 800073e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000740:	4b0c      	ldr	r3, [pc, #48]	@ (8000774 <MX_I2C1_Init+0x50>)
 8000742:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000746:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000748:	4b0a      	ldr	r3, [pc, #40]	@ (8000774 <MX_I2C1_Init+0x50>)
 800074a:	2200      	movs	r2, #0
 800074c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800074e:	4b09      	ldr	r3, [pc, #36]	@ (8000774 <MX_I2C1_Init+0x50>)
 8000750:	2200      	movs	r2, #0
 8000752:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000754:	4b07      	ldr	r3, [pc, #28]	@ (8000774 <MX_I2C1_Init+0x50>)
 8000756:	2200      	movs	r2, #0
 8000758:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800075a:	4b06      	ldr	r3, [pc, #24]	@ (8000774 <MX_I2C1_Init+0x50>)
 800075c:	2200      	movs	r2, #0
 800075e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000760:	4804      	ldr	r0, [pc, #16]	@ (8000774 <MX_I2C1_Init+0x50>)
 8000762:	f001 ffc3 	bl	80026ec <HAL_I2C_Init>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d001      	beq.n	8000770 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800076c:	f000 f9f9 	bl	8000b62 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000770:	bf00      	nop
 8000772:	bd80      	pop	{r7, pc}
 8000774:	200004f0 	.word	0x200004f0
 8000778:	40005400 	.word	0x40005400
 800077c:	00061a80 	.word	0x00061a80

08000780 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b088      	sub	sp, #32
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000788:	f107 0310 	add.w	r3, r7, #16
 800078c:	2200      	movs	r2, #0
 800078e:	601a      	str	r2, [r3, #0]
 8000790:	605a      	str	r2, [r3, #4]
 8000792:	609a      	str	r2, [r3, #8]
 8000794:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	4a15      	ldr	r2, [pc, #84]	@ (80007f0 <HAL_I2C_MspInit+0x70>)
 800079c:	4293      	cmp	r3, r2
 800079e:	d123      	bne.n	80007e8 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007a0:	4b14      	ldr	r3, [pc, #80]	@ (80007f4 <HAL_I2C_MspInit+0x74>)
 80007a2:	699b      	ldr	r3, [r3, #24]
 80007a4:	4a13      	ldr	r2, [pc, #76]	@ (80007f4 <HAL_I2C_MspInit+0x74>)
 80007a6:	f043 0308 	orr.w	r3, r3, #8
 80007aa:	6193      	str	r3, [r2, #24]
 80007ac:	4b11      	ldr	r3, [pc, #68]	@ (80007f4 <HAL_I2C_MspInit+0x74>)
 80007ae:	699b      	ldr	r3, [r3, #24]
 80007b0:	f003 0308 	and.w	r3, r3, #8
 80007b4:	60fb      	str	r3, [r7, #12]
 80007b6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80007b8:	23c0      	movs	r3, #192	@ 0xc0
 80007ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007bc:	2312      	movs	r3, #18
 80007be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007c0:	2303      	movs	r3, #3
 80007c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007c4:	f107 0310 	add.w	r3, r7, #16
 80007c8:	4619      	mov	r1, r3
 80007ca:	480b      	ldr	r0, [pc, #44]	@ (80007f8 <HAL_I2C_MspInit+0x78>)
 80007cc:	f001 fdaa 	bl	8002324 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80007d0:	4b08      	ldr	r3, [pc, #32]	@ (80007f4 <HAL_I2C_MspInit+0x74>)
 80007d2:	69db      	ldr	r3, [r3, #28]
 80007d4:	4a07      	ldr	r2, [pc, #28]	@ (80007f4 <HAL_I2C_MspInit+0x74>)
 80007d6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80007da:	61d3      	str	r3, [r2, #28]
 80007dc:	4b05      	ldr	r3, [pc, #20]	@ (80007f4 <HAL_I2C_MspInit+0x74>)
 80007de:	69db      	ldr	r3, [r3, #28]
 80007e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80007e4:	60bb      	str	r3, [r7, #8]
 80007e6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80007e8:	bf00      	nop
 80007ea:	3720      	adds	r7, #32
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	40005400 	.word	0x40005400
 80007f4:	40021000 	.word	0x40021000
 80007f8:	40010c00 	.word	0x40010c00

080007fc <oledUpdate>:
	HAL_UART_Transmit(&huart3,(uint8_t *)ptr, len, HAL_MAX_DELAY);
	return len;
}

void oledUpdate(const char *x1, const char *y1, const char *x2, const char *y2)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b084      	sub	sp, #16
 8000800:	af00      	add	r7, sp, #0
 8000802:	60f8      	str	r0, [r7, #12]
 8000804:	60b9      	str	r1, [r7, #8]
 8000806:	607a      	str	r2, [r7, #4]
 8000808:	603b      	str	r3, [r7, #0]
	SSD1306_Clear();
 800080a:	f7ff fd29 	bl	8000260 <SSD1306_Clear>
	SSD1306_DrawString(4, 0, x1, 7);
 800080e:	2307      	movs	r3, #7
 8000810:	68fa      	ldr	r2, [r7, #12]
 8000812:	2100      	movs	r1, #0
 8000814:	2004      	movs	r0, #4
 8000816:	f7ff fdef 	bl	80003f8 <SSD1306_DrawString>
	SSD1306_DrawString(4, 12, y1, 7);
 800081a:	2307      	movs	r3, #7
 800081c:	68ba      	ldr	r2, [r7, #8]
 800081e:	210c      	movs	r1, #12
 8000820:	2004      	movs	r0, #4
 8000822:	f7ff fde9 	bl	80003f8 <SSD1306_DrawString>
	SSD1306_DrawString(4, 24, x2, 7);
 8000826:	2307      	movs	r3, #7
 8000828:	687a      	ldr	r2, [r7, #4]
 800082a:	2118      	movs	r1, #24
 800082c:	2004      	movs	r0, #4
 800082e:	f7ff fde3 	bl	80003f8 <SSD1306_DrawString>
	SSD1306_DrawString(4, 36, y2, 7);
 8000832:	2307      	movs	r3, #7
 8000834:	683a      	ldr	r2, [r7, #0]
 8000836:	2124      	movs	r1, #36	@ 0x24
 8000838:	2004      	movs	r0, #4
 800083a:	f7ff fddd 	bl	80003f8 <SSD1306_DrawString>
	SSD1306_UpdateScreen();
 800083e:	f7ff fd1b 	bl	8000278 <SSD1306_UpdateScreen>
}
 8000842:	bf00      	nop
 8000844:	3710      	adds	r7, #16
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
	...

0800084c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800084c:	b590      	push	{r4, r7, lr}
 800084e:	b093      	sub	sp, #76	@ 0x4c
 8000850:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000852:	f000 fe19 	bl	8001488 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000856:	f000 f90f 	bl	8000a78 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800085a:	f7ff fef7 	bl	800064c <MX_GPIO_Init>
	MX_DMA_Init();
 800085e:	f7ff fed7 	bl	8000610 <MX_DMA_Init>
	MX_ADC1_Init();
 8000862:	f7ff fdeb 	bl	800043c <MX_ADC1_Init>
	MX_USART3_UART_Init();
 8000866:	f000 fd73 	bl	8001350 <MX_USART3_UART_Init>
	MX_I2C1_Init();
 800086a:	f7ff ff5b 	bl	8000724 <MX_I2C1_Init>
	MX_SPI1_Init();
 800086e:	f000 fc43 	bl	80010f8 <MX_SPI1_Init>

	/* Initialize interrupts */
	MX_NVIC_Init();
 8000872:	f000 f95c 	bl	8000b2e <MX_NVIC_Init>
	/* USER CODE BEGIN 2 */
	SSD1306_Init(&hi2c1);
 8000876:	4876      	ldr	r0, [pc, #472]	@ (8000a50 <main+0x204>)
 8000878:	f7ff fc68 	bl	800014c <SSD1306_Init>
	HAL_ADC_Start_DMA(&hadc1, adcval, 4);
 800087c:	2204      	movs	r2, #4
 800087e:	4975      	ldr	r1, [pc, #468]	@ (8000a54 <main+0x208>)
 8000880:	4875      	ldr	r0, [pc, #468]	@ (8000a58 <main+0x20c>)
 8000882:	f000 ff5f 	bl	8001744 <HAL_ADC_Start_DMA>
	nrf24l01p_tx_init(2500, _1Mbps);
 8000886:	2100      	movs	r1, #0
 8000888:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 800088c:	f000 f9f4 	bl	8000c78 <nrf24l01p_tx_init>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	uint8_t count = 0;
 8000890:	2300      	movs	r3, #0
 8000892:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	tx_data[0] = 0xAB;
 8000896:	4b71      	ldr	r3, [pc, #452]	@ (8000a5c <main+0x210>)
 8000898:	22ab      	movs	r2, #171	@ 0xab
 800089a:	701a      	strb	r2, [r3, #0]
	tx_data[8] = 0xBA;
 800089c:	4b6f      	ldr	r3, [pc, #444]	@ (8000a5c <main+0x210>)
 800089e:	22ba      	movs	r2, #186	@ 0xba
 80008a0:	721a      	strb	r2, [r3, #8]
	uint8_t tx_text[50] ={0};
#endif

	while (1)
	{
		bt_state = !HAL_GPIO_ReadPin(bt1_GPIO_Port, bt1_Pin)<<0 | !HAL_GPIO_ReadPin(bt2_GPIO_Port, bt2_Pin)<<1 | !HAL_GPIO_ReadPin(bt3_GPIO_Port, bt3_Pin)<<2 | !HAL_GPIO_ReadPin(bt4_GPIO_Port, bt4_Pin)<<3;
 80008a2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80008a6:	486e      	ldr	r0, [pc, #440]	@ (8000a60 <main+0x214>)
 80008a8:	f001 fec0 	bl	800262c <HAL_GPIO_ReadPin>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	bf0c      	ite	eq
 80008b2:	2301      	moveq	r3, #1
 80008b4:	2300      	movne	r3, #0
 80008b6:	b2db      	uxtb	r3, r3
 80008b8:	b25c      	sxtb	r4, r3
 80008ba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008be:	4868      	ldr	r0, [pc, #416]	@ (8000a60 <main+0x214>)
 80008c0:	f001 feb4 	bl	800262c <HAL_GPIO_ReadPin>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d101      	bne.n	80008ce <main+0x82>
 80008ca:	2302      	movs	r3, #2
 80008cc:	e000      	b.n	80008d0 <main+0x84>
 80008ce:	2300      	movs	r3, #0
 80008d0:	4323      	orrs	r3, r4
 80008d2:	b25c      	sxtb	r4, r3
 80008d4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80008d8:	4861      	ldr	r0, [pc, #388]	@ (8000a60 <main+0x214>)
 80008da:	f001 fea7 	bl	800262c <HAL_GPIO_ReadPin>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d101      	bne.n	80008e8 <main+0x9c>
 80008e4:	2304      	movs	r3, #4
 80008e6:	e000      	b.n	80008ea <main+0x9e>
 80008e8:	2300      	movs	r3, #0
 80008ea:	4323      	orrs	r3, r4
 80008ec:	b25c      	sxtb	r4, r3
 80008ee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80008f2:	485b      	ldr	r0, [pc, #364]	@ (8000a60 <main+0x214>)
 80008f4:	f001 fe9a 	bl	800262c <HAL_GPIO_ReadPin>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d101      	bne.n	8000902 <main+0xb6>
 80008fe:	2308      	movs	r3, #8
 8000900:	e000      	b.n	8000904 <main+0xb8>
 8000902:	2300      	movs	r3, #0
 8000904:	4323      	orrs	r3, r4
 8000906:	b25b      	sxtb	r3, r3
 8000908:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

		if(count > 255)
		{
			count = 0;
		}
		tx_data[1] = count;
 800090c:	4a53      	ldr	r2, [pc, #332]	@ (8000a5c <main+0x210>)
 800090e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000912:	7053      	strb	r3, [r2, #1]
		tx_data[2] = (uint8_t)((adcval[0]*255)/4095);
 8000914:	4b4f      	ldr	r3, [pc, #316]	@ (8000a54 <main+0x208>)
 8000916:	881b      	ldrh	r3, [r3, #0]
 8000918:	b29b      	uxth	r3, r3
 800091a:	461a      	mov	r2, r3
 800091c:	4613      	mov	r3, r2
 800091e:	021b      	lsls	r3, r3, #8
 8000920:	1a9b      	subs	r3, r3, r2
 8000922:	4a50      	ldr	r2, [pc, #320]	@ (8000a64 <main+0x218>)
 8000924:	fb82 1203 	smull	r1, r2, r2, r3
 8000928:	441a      	add	r2, r3
 800092a:	12d2      	asrs	r2, r2, #11
 800092c:	17db      	asrs	r3, r3, #31
 800092e:	1ad3      	subs	r3, r2, r3
 8000930:	b2da      	uxtb	r2, r3
 8000932:	4b4a      	ldr	r3, [pc, #296]	@ (8000a5c <main+0x210>)
 8000934:	709a      	strb	r2, [r3, #2]
		tx_data[3] = (uint8_t)((adcval[1]*255)/4095);
 8000936:	4b47      	ldr	r3, [pc, #284]	@ (8000a54 <main+0x208>)
 8000938:	885b      	ldrh	r3, [r3, #2]
 800093a:	b29b      	uxth	r3, r3
 800093c:	461a      	mov	r2, r3
 800093e:	4613      	mov	r3, r2
 8000940:	021b      	lsls	r3, r3, #8
 8000942:	1a9b      	subs	r3, r3, r2
 8000944:	4a47      	ldr	r2, [pc, #284]	@ (8000a64 <main+0x218>)
 8000946:	fb82 1203 	smull	r1, r2, r2, r3
 800094a:	441a      	add	r2, r3
 800094c:	12d2      	asrs	r2, r2, #11
 800094e:	17db      	asrs	r3, r3, #31
 8000950:	1ad3      	subs	r3, r2, r3
 8000952:	b2da      	uxtb	r2, r3
 8000954:	4b41      	ldr	r3, [pc, #260]	@ (8000a5c <main+0x210>)
 8000956:	70da      	strb	r2, [r3, #3]
		tx_data[4] = 255 - (uint8_t)((adcval[2]*255)/4095);
 8000958:	4b3e      	ldr	r3, [pc, #248]	@ (8000a54 <main+0x208>)
 800095a:	889b      	ldrh	r3, [r3, #4]
 800095c:	b29b      	uxth	r3, r3
 800095e:	461a      	mov	r2, r3
 8000960:	4613      	mov	r3, r2
 8000962:	021b      	lsls	r3, r3, #8
 8000964:	1a9b      	subs	r3, r3, r2
 8000966:	4a3f      	ldr	r2, [pc, #252]	@ (8000a64 <main+0x218>)
 8000968:	fb82 1203 	smull	r1, r2, r2, r3
 800096c:	441a      	add	r2, r3
 800096e:	12d2      	asrs	r2, r2, #11
 8000970:	17db      	asrs	r3, r3, #31
 8000972:	1ad3      	subs	r3, r2, r3
 8000974:	b2db      	uxtb	r3, r3
 8000976:	43db      	mvns	r3, r3
 8000978:	b2da      	uxtb	r2, r3
 800097a:	4b38      	ldr	r3, [pc, #224]	@ (8000a5c <main+0x210>)
 800097c:	711a      	strb	r2, [r3, #4]
		tx_data[5] = 255 - (uint8_t)((adcval[3]*255)/4095);
 800097e:	4b35      	ldr	r3, [pc, #212]	@ (8000a54 <main+0x208>)
 8000980:	88db      	ldrh	r3, [r3, #6]
 8000982:	b29b      	uxth	r3, r3
 8000984:	461a      	mov	r2, r3
 8000986:	4613      	mov	r3, r2
 8000988:	021b      	lsls	r3, r3, #8
 800098a:	1a9b      	subs	r3, r3, r2
 800098c:	4a35      	ldr	r2, [pc, #212]	@ (8000a64 <main+0x218>)
 800098e:	fb82 1203 	smull	r1, r2, r2, r3
 8000992:	441a      	add	r2, r3
 8000994:	12d2      	asrs	r2, r2, #11
 8000996:	17db      	asrs	r3, r3, #31
 8000998:	1ad3      	subs	r3, r2, r3
 800099a:	b2db      	uxtb	r3, r3
 800099c:	43db      	mvns	r3, r3
 800099e:	b2da      	uxtb	r2, r3
 80009a0:	4b2e      	ldr	r3, [pc, #184]	@ (8000a5c <main+0x210>)
 80009a2:	715a      	strb	r2, [r3, #5]
		tx_data[6] = bt_state;
 80009a4:	4a2d      	ldr	r2, [pc, #180]	@ (8000a5c <main+0x210>)
 80009a6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80009aa:	7193      	strb	r3, [r2, #6]
		tx_data[7] = (tx_data[1] + tx_data[2] + tx_data[3]+tx_data[4]+tx_data[5]+tx_data[6]) &0xFF;
 80009ac:	4b2b      	ldr	r3, [pc, #172]	@ (8000a5c <main+0x210>)
 80009ae:	785a      	ldrb	r2, [r3, #1]
 80009b0:	4b2a      	ldr	r3, [pc, #168]	@ (8000a5c <main+0x210>)
 80009b2:	789b      	ldrb	r3, [r3, #2]
 80009b4:	4413      	add	r3, r2
 80009b6:	b2da      	uxtb	r2, r3
 80009b8:	4b28      	ldr	r3, [pc, #160]	@ (8000a5c <main+0x210>)
 80009ba:	78db      	ldrb	r3, [r3, #3]
 80009bc:	4413      	add	r3, r2
 80009be:	b2da      	uxtb	r2, r3
 80009c0:	4b26      	ldr	r3, [pc, #152]	@ (8000a5c <main+0x210>)
 80009c2:	791b      	ldrb	r3, [r3, #4]
 80009c4:	4413      	add	r3, r2
 80009c6:	b2da      	uxtb	r2, r3
 80009c8:	4b24      	ldr	r3, [pc, #144]	@ (8000a5c <main+0x210>)
 80009ca:	795b      	ldrb	r3, [r3, #5]
 80009cc:	4413      	add	r3, r2
 80009ce:	b2da      	uxtb	r2, r3
 80009d0:	4b22      	ldr	r3, [pc, #136]	@ (8000a5c <main+0x210>)
 80009d2:	799b      	ldrb	r3, [r3, #6]
 80009d4:	4413      	add	r3, r2
 80009d6:	b2da      	uxtb	r2, r3
 80009d8:	4b20      	ldr	r3, [pc, #128]	@ (8000a5c <main+0x210>)
 80009da:	71da      	strb	r2, [r3, #7]

		sprintf(x1, "x1 = %03d", tx_data[2]);
 80009dc:	4b1f      	ldr	r3, [pc, #124]	@ (8000a5c <main+0x210>)
 80009de:	789b      	ldrb	r3, [r3, #2]
 80009e0:	461a      	mov	r2, r3
 80009e2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80009e6:	4920      	ldr	r1, [pc, #128]	@ (8000a68 <main+0x21c>)
 80009e8:	4618      	mov	r0, r3
 80009ea:	f003 fe55 	bl	8004698 <siprintf>
		sprintf(y1, "y1 = %03d", tx_data[3]);
 80009ee:	4b1b      	ldr	r3, [pc, #108]	@ (8000a5c <main+0x210>)
 80009f0:	78db      	ldrb	r3, [r3, #3]
 80009f2:	461a      	mov	r2, r3
 80009f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009f8:	491c      	ldr	r1, [pc, #112]	@ (8000a6c <main+0x220>)
 80009fa:	4618      	mov	r0, r3
 80009fc:	f003 fe4c 	bl	8004698 <siprintf>
		sprintf(x2, "x2 = %03d", tx_data[4]);
 8000a00:	4b16      	ldr	r3, [pc, #88]	@ (8000a5c <main+0x210>)
 8000a02:	791b      	ldrb	r3, [r3, #4]
 8000a04:	461a      	mov	r2, r3
 8000a06:	f107 0314 	add.w	r3, r7, #20
 8000a0a:	4919      	ldr	r1, [pc, #100]	@ (8000a70 <main+0x224>)
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f003 fe43 	bl	8004698 <siprintf>
		sprintf(y2, "y2 = %03d, 0x%02X", tx_data[5], bt_state);
 8000a12:	4b12      	ldr	r3, [pc, #72]	@ (8000a5c <main+0x210>)
 8000a14:	795b      	ldrb	r3, [r3, #5]
 8000a16:	461a      	mov	r2, r3
 8000a18:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8000a1c:	4638      	mov	r0, r7
 8000a1e:	4915      	ldr	r1, [pc, #84]	@ (8000a74 <main+0x228>)
 8000a20:	f003 fe3a 	bl	8004698 <siprintf>

		oledUpdate(x1, y1, x2, y2);
 8000a24:	463b      	mov	r3, r7
 8000a26:	f107 0214 	add.w	r2, r7, #20
 8000a2a:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8000a2e:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8000a32:	f7ff fee3 	bl	80007fc <oledUpdate>

#ifdef UART_TEST
		sprintf(tx_text, "%02x, %02x, x1=%02x, y1=%02x, x2=%02x, y2=%02x, %02x, %02x, %02x \r\n", tx_data[0], tx_data[1], tx_data[2], tx_data[3], tx_data[4], tx_data[5], tx_data[6], tx_data[7], tx_data[8]);
		HAL_UART_Transmit(&huart3, tx_text, 50, HAL_MAX_DELAY);
#endif
		nrf24l01p_tx_transmit(tx_data);
 8000a36:	4809      	ldr	r0, [pc, #36]	@ (8000a5c <main+0x210>)
 8000a38:	f000 f949 	bl	8000cce <nrf24l01p_tx_transmit>
		HAL_Delay(20);
 8000a3c:	2014      	movs	r0, #20
 8000a3e:	f000 fd85 	bl	800154c <HAL_Delay>
		count++;
 8000a42:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000a46:	3301      	adds	r3, #1
 8000a48:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		bt_state = !HAL_GPIO_ReadPin(bt1_GPIO_Port, bt1_Pin)<<0 | !HAL_GPIO_ReadPin(bt2_GPIO_Port, bt2_Pin)<<1 | !HAL_GPIO_ReadPin(bt3_GPIO_Port, bt3_Pin)<<2 | !HAL_GPIO_ReadPin(bt4_GPIO_Port, bt4_Pin)<<3;
 8000a4c:	e729      	b.n	80008a2 <main+0x56>
 8000a4e:	bf00      	nop
 8000a50:	200004f0 	.word	0x200004f0
 8000a54:	20000544 	.word	0x20000544
 8000a58:	2000047c 	.word	0x2000047c
 8000a5c:	2000054c 	.word	0x2000054c
 8000a60:	40010c00 	.word	0x40010c00
 8000a64:	80080081 	.word	0x80080081
 8000a68:	08005010 	.word	0x08005010
 8000a6c:	0800501c 	.word	0x0800501c
 8000a70:	08005028 	.word	0x08005028
 8000a74:	08005034 	.word	0x08005034

08000a78 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b094      	sub	sp, #80	@ 0x50
 8000a7c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a7e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a82:	2228      	movs	r2, #40	@ 0x28
 8000a84:	2100      	movs	r1, #0
 8000a86:	4618      	mov	r0, r3
 8000a88:	f003 fe28 	bl	80046dc <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a8c:	f107 0314 	add.w	r3, r7, #20
 8000a90:	2200      	movs	r2, #0
 8000a92:	601a      	str	r2, [r3, #0]
 8000a94:	605a      	str	r2, [r3, #4]
 8000a96:	609a      	str	r2, [r3, #8]
 8000a98:	60da      	str	r2, [r3, #12]
 8000a9a:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a9c:	1d3b      	adds	r3, r7, #4
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	601a      	str	r2, [r3, #0]
 8000aa2:	605a      	str	r2, [r3, #4]
 8000aa4:	609a      	str	r2, [r3, #8]
 8000aa6:	60da      	str	r2, [r3, #12]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000aac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ab0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000aba:	2302      	movs	r3, #2
 8000abc:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000abe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ac2:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000ac4:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000ac8:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000aca:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f002 faa8 	bl	8003024 <HAL_RCC_OscConfig>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <SystemClock_Config+0x66>
	{
		Error_Handler();
 8000ada:	f000 f842 	bl	8000b62 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ade:	230f      	movs	r3, #15
 8000ae0:	617b      	str	r3, [r7, #20]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ae2:	2302      	movs	r3, #2
 8000ae4:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000aea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000aee:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000af0:	2300      	movs	r3, #0
 8000af2:	627b      	str	r3, [r7, #36]	@ 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000af4:	f107 0314 	add.w	r3, r7, #20
 8000af8:	2102      	movs	r1, #2
 8000afa:	4618      	mov	r0, r3
 8000afc:	f002 fd14 	bl	8003528 <HAL_RCC_ClockConfig>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d001      	beq.n	8000b0a <SystemClock_Config+0x92>
	{
		Error_Handler();
 8000b06:	f000 f82c 	bl	8000b62 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000b0a:	2302      	movs	r3, #2
 8000b0c:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000b0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000b12:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b14:	1d3b      	adds	r3, r7, #4
 8000b16:	4618      	mov	r0, r3
 8000b18:	f002 fe94 	bl	8003844 <HAL_RCCEx_PeriphCLKConfig>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d001      	beq.n	8000b26 <SystemClock_Config+0xae>
	{
		Error_Handler();
 8000b22:	f000 f81e 	bl	8000b62 <Error_Handler>
	}
}
 8000b26:	bf00      	nop
 8000b28:	3750      	adds	r7, #80	@ 0x50
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}

08000b2e <MX_NVIC_Init>:
/**
 * @brief NVIC Configuration.
 * @retval None
 */
static void MX_NVIC_Init(void)
{
 8000b2e:	b580      	push	{r7, lr}
 8000b30:	af00      	add	r7, sp, #0
	/* EXTI2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000b32:	2200      	movs	r2, #0
 8000b34:	2100      	movs	r1, #0
 8000b36:	2008      	movs	r0, #8
 8000b38:	f001 f9cf 	bl	8001eda <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000b3c:	2008      	movs	r0, #8
 8000b3e:	f001 f9e8 	bl	8001f12 <HAL_NVIC_EnableIRQ>
}
 8000b42:	bf00      	nop
 8000b44:	bd80      	pop	{r7, pc}

08000b46 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000b46:	b580      	push	{r7, lr}
 8000b48:	b082      	sub	sp, #8
 8000b4a:	af00      	add	r7, sp, #0
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == NRF24L01P_IRQ_PIN_NUMBER)
 8000b50:	88fb      	ldrh	r3, [r7, #6]
 8000b52:	2b04      	cmp	r3, #4
 8000b54:	d101      	bne.n	8000b5a <HAL_GPIO_EXTI_Callback+0x14>
	{
		nrf24l01p_tx_irq();
 8000b56:	f000 f8c5 	bl	8000ce4 <nrf24l01p_tx_irq>
	}

}
 8000b5a:	bf00      	nop
 8000b5c:	3708      	adds	r7, #8
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}

08000b62 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000b62:	b480      	push	{r7}
 8000b64:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b66:	b672      	cpsid	i
}
 8000b68:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000b6a:	bf00      	nop
 8000b6c:	e7fd      	b.n	8000b6a <Error_Handler+0x8>
	...

08000b70 <cs_high>:

#include "nrf24l01p.h"


static void cs_high()
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT, NRF24L01P_SPI_CS_PIN_NUMBER, GPIO_PIN_SET);
 8000b74:	2201      	movs	r2, #1
 8000b76:	2108      	movs	r1, #8
 8000b78:	4802      	ldr	r0, [pc, #8]	@ (8000b84 <cs_high+0x14>)
 8000b7a:	f001 fd6e 	bl	800265a <HAL_GPIO_WritePin>
}
 8000b7e:	bf00      	nop
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	40010800 	.word	0x40010800

08000b88 <cs_low>:

static void cs_low()
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT, NRF24L01P_SPI_CS_PIN_NUMBER, GPIO_PIN_RESET);
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	2108      	movs	r1, #8
 8000b90:	4802      	ldr	r0, [pc, #8]	@ (8000b9c <cs_low+0x14>)
 8000b92:	f001 fd62 	bl	800265a <HAL_GPIO_WritePin>
}
 8000b96:	bf00      	nop
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	40010800 	.word	0x40010800

08000ba0 <ce_high>:

static void ce_high()
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT, NRF24L01P_CE_PIN_NUMBER, GPIO_PIN_SET);
 8000ba4:	2201      	movs	r2, #1
 8000ba6:	2110      	movs	r1, #16
 8000ba8:	4802      	ldr	r0, [pc, #8]	@ (8000bb4 <ce_high+0x14>)
 8000baa:	f001 fd56 	bl	800265a <HAL_GPIO_WritePin>
}
 8000bae:	bf00      	nop
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	40010800 	.word	0x40010800

08000bb8 <ce_low>:

static void ce_low()
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT, NRF24L01P_CE_PIN_NUMBER, GPIO_PIN_RESET);
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	2110      	movs	r1, #16
 8000bc0:	4802      	ldr	r0, [pc, #8]	@ (8000bcc <ce_low+0x14>)
 8000bc2:	f001 fd4a 	bl	800265a <HAL_GPIO_WritePin>
}
 8000bc6:	bf00      	nop
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	40010800 	.word	0x40010800

08000bd0 <read_register>:

static uint8_t read_register(uint8_t reg)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b086      	sub	sp, #24
 8000bd4:	af02      	add	r7, sp, #8
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	71fb      	strb	r3, [r7, #7]
    uint8_t command = NRF24L01P_CMD_R_REGISTER | reg;
 8000bda:	79fb      	ldrb	r3, [r7, #7]
 8000bdc:	73fb      	strb	r3, [r7, #15]
    uint8_t status;
    uint8_t read_val;

    cs_low();
 8000bde:	f7ff ffd3 	bl	8000b88 <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8000be2:	f107 020e 	add.w	r2, r7, #14
 8000be6:	f107 010f 	add.w	r1, r7, #15
 8000bea:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000bee:	9300      	str	r3, [sp, #0]
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	4809      	ldr	r0, [pc, #36]	@ (8000c18 <read_register+0x48>)
 8000bf4:	f003 f9bd 	bl	8003f72 <HAL_SPI_TransmitReceive>
    HAL_SPI_Receive(NRF24L01P_SPI, &read_val, 1, 2000);
 8000bf8:	f107 010d 	add.w	r1, r7, #13
 8000bfc:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000c00:	2201      	movs	r2, #1
 8000c02:	4805      	ldr	r0, [pc, #20]	@ (8000c18 <read_register+0x48>)
 8000c04:	f003 f89c 	bl	8003d40 <HAL_SPI_Receive>
    cs_high();
 8000c08:	f7ff ffb2 	bl	8000b70 <cs_high>

    return read_val;
 8000c0c:	7b7b      	ldrb	r3, [r7, #13]
}
 8000c0e:	4618      	mov	r0, r3
 8000c10:	3710      	adds	r7, #16
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	20000558 	.word	0x20000558

08000c1c <write_register>:

static uint8_t write_register(uint8_t reg, uint8_t value)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b086      	sub	sp, #24
 8000c20:	af02      	add	r7, sp, #8
 8000c22:	4603      	mov	r3, r0
 8000c24:	460a      	mov	r2, r1
 8000c26:	71fb      	strb	r3, [r7, #7]
 8000c28:	4613      	mov	r3, r2
 8000c2a:	71bb      	strb	r3, [r7, #6]
    uint8_t command = NRF24L01P_CMD_W_REGISTER | reg;
 8000c2c:	79fb      	ldrb	r3, [r7, #7]
 8000c2e:	f043 0320 	orr.w	r3, r3, #32
 8000c32:	b2db      	uxtb	r3, r3
 8000c34:	73fb      	strb	r3, [r7, #15]
    uint8_t status;
    uint8_t write_val = value;
 8000c36:	79bb      	ldrb	r3, [r7, #6]
 8000c38:	737b      	strb	r3, [r7, #13]

    cs_low();
 8000c3a:	f7ff ffa5 	bl	8000b88 <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8000c3e:	f107 020e 	add.w	r2, r7, #14
 8000c42:	f107 010f 	add.w	r1, r7, #15
 8000c46:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000c4a:	9300      	str	r3, [sp, #0]
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	4809      	ldr	r0, [pc, #36]	@ (8000c74 <write_register+0x58>)
 8000c50:	f003 f98f 	bl	8003f72 <HAL_SPI_TransmitReceive>
    HAL_SPI_Transmit(NRF24L01P_SPI, &write_val, 1, 2000);
 8000c54:	f107 010d 	add.w	r1, r7, #13
 8000c58:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	4805      	ldr	r0, [pc, #20]	@ (8000c74 <write_register+0x58>)
 8000c60:	f002 ff2a 	bl	8003ab8 <HAL_SPI_Transmit>
    cs_high();
 8000c64:	f7ff ff84 	bl	8000b70 <cs_high>

    return write_val;
 8000c68:	7b7b      	ldrb	r3, [r7, #13]
}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	3710      	adds	r7, #16
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	20000558 	.word	0x20000558

08000c78 <nrf24l01p_tx_init>:
    
    ce_high();
}

void nrf24l01p_tx_init(channel MHz, air_data_rate bps)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	4603      	mov	r3, r0
 8000c80:	460a      	mov	r2, r1
 8000c82:	80fb      	strh	r3, [r7, #6]
 8000c84:	4613      	mov	r3, r2
 8000c86:	717b      	strb	r3, [r7, #5]
    nrf24l01p_reset();
 8000c88:	f000 f850 	bl	8000d2c <nrf24l01p_reset>

    nrf24l01p_ptx_mode();
 8000c8c:	f000 f8a2 	bl	8000dd4 <nrf24l01p_ptx_mode>
    nrf24l01p_power_up();
 8000c90:	f000 f94c 	bl	8000f2c <nrf24l01p_power_up>

    nrf24l01p_set_rf_channel(MHz);
 8000c94:	88fb      	ldrh	r3, [r7, #6]
 8000c96:	4618      	mov	r0, r3
 8000c98:	f000 f9d4 	bl	8001044 <nrf24l01p_set_rf_channel>
    nrf24l01p_set_rf_air_data_rate(bps);
 8000c9c:	797b      	ldrb	r3, [r7, #5]
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f000 fa01 	bl	80010a6 <nrf24l01p_set_rf_air_data_rate>
    nrf24l01p_set_rf_tx_output_power(_0dBm);
 8000ca4:	2003      	movs	r0, #3
 8000ca6:	f000 f9e0 	bl	800106a <nrf24l01p_set_rf_tx_output_power>

    nrf24l01p_set_crc_length(1);
 8000caa:	2001      	movs	r0, #1
 8000cac:	f000 f953 	bl	8000f56 <nrf24l01p_set_crc_length>
    nrf24l01p_set_address_widths(5);
 8000cb0:	2005      	movs	r0, #5
 8000cb2:	f000 f973 	bl	8000f9c <nrf24l01p_set_address_widths>

    nrf24l01p_auto_retransmit_count(3);
 8000cb6:	2003      	movs	r0, #3
 8000cb8:	f000 f980 	bl	8000fbc <nrf24l01p_auto_retransmit_count>
    nrf24l01p_auto_retransmit_delay(250);
 8000cbc:	20fa      	movs	r0, #250	@ 0xfa
 8000cbe:	f000 f999 	bl	8000ff4 <nrf24l01p_auto_retransmit_delay>

    ce_high();
 8000cc2:	f7ff ff6d 	bl	8000ba0 <ce_high>
}
 8000cc6:	bf00      	nop
 8000cc8:	3708      	adds	r7, #8
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}

08000cce <nrf24l01p_tx_transmit>:

    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
}

void nrf24l01p_tx_transmit(uint8_t* tx_payload)
{
 8000cce:	b580      	push	{r7, lr}
 8000cd0:	b082      	sub	sp, #8
 8000cd2:	af00      	add	r7, sp, #0
 8000cd4:	6078      	str	r0, [r7, #4]
    nrf24l01p_write_tx_fifo(tx_payload);
 8000cd6:	6878      	ldr	r0, [r7, #4]
 8000cd8:	f000 f892 	bl	8000e00 <nrf24l01p_write_tx_fifo>
}
 8000cdc:	bf00      	nop
 8000cde:	3708      	adds	r7, #8
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}

08000ce4 <nrf24l01p_tx_irq>:

void nrf24l01p_tx_irq()
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0
    uint8_t tx_ds = nrf24l01p_get_status();
 8000cea:	f000 f8dd 	bl	8000ea8 <nrf24l01p_get_status>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	71fb      	strb	r3, [r7, #7]
    tx_ds &= 0x20;
 8000cf2:	79fb      	ldrb	r3, [r7, #7]
 8000cf4:	f003 0320 	and.w	r3, r3, #32
 8000cf8:	71fb      	strb	r3, [r7, #7]

    if(tx_ds)
 8000cfa:	79fb      	ldrb	r3, [r7, #7]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d007      	beq.n	8000d10 <nrf24l01p_tx_irq+0x2c>
    {   
        // TX_DS
        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000d00:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d04:	4808      	ldr	r0, [pc, #32]	@ (8000d28 <nrf24l01p_tx_irq+0x44>)
 8000d06:	f001 fcc0 	bl	800268a <HAL_GPIO_TogglePin>
        nrf24l01p_clear_tx_ds();
 8000d0a:	f000 f8e7 	bl	8000edc <nrf24l01p_clear_tx_ds>
    {
        // MAX_RT
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, SET);
        nrf24l01p_clear_max_rt();
    }
}
 8000d0e:	e007      	b.n	8000d20 <nrf24l01p_tx_irq+0x3c>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, SET);
 8000d10:	2201      	movs	r2, #1
 8000d12:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d16:	4804      	ldr	r0, [pc, #16]	@ (8000d28 <nrf24l01p_tx_irq+0x44>)
 8000d18:	f001 fc9f 	bl	800265a <HAL_GPIO_WritePin>
        nrf24l01p_clear_max_rt();
 8000d1c:	f000 f8f2 	bl	8000f04 <nrf24l01p_clear_max_rt>
}
 8000d20:	bf00      	nop
 8000d22:	3708      	adds	r7, #8
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	40011000 	.word	0x40011000

08000d2c <nrf24l01p_reset>:

/* nRF24L01+ Sub Functions */
void nrf24l01p_reset()
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
    // Reset pins
    cs_high();
 8000d30:	f7ff ff1e 	bl	8000b70 <cs_high>
    ce_low();
 8000d34:	f7ff ff40 	bl	8000bb8 <ce_low>

    // Reset registers
    write_register(NRF24L01P_REG_CONFIG, 0x08);
 8000d38:	2108      	movs	r1, #8
 8000d3a:	2000      	movs	r0, #0
 8000d3c:	f7ff ff6e 	bl	8000c1c <write_register>
    write_register(NRF24L01P_REG_EN_AA, 0x3F);
 8000d40:	213f      	movs	r1, #63	@ 0x3f
 8000d42:	2001      	movs	r0, #1
 8000d44:	f7ff ff6a 	bl	8000c1c <write_register>
    write_register(NRF24L01P_REG_EN_RXADDR, 0x03);
 8000d48:	2103      	movs	r1, #3
 8000d4a:	2002      	movs	r0, #2
 8000d4c:	f7ff ff66 	bl	8000c1c <write_register>
    write_register(NRF24L01P_REG_SETUP_AW, 0x03);
 8000d50:	2103      	movs	r1, #3
 8000d52:	2003      	movs	r0, #3
 8000d54:	f7ff ff62 	bl	8000c1c <write_register>
    write_register(NRF24L01P_REG_SETUP_RETR, 0x03);
 8000d58:	2103      	movs	r1, #3
 8000d5a:	2004      	movs	r0, #4
 8000d5c:	f7ff ff5e 	bl	8000c1c <write_register>
    write_register(NRF24L01P_REG_RF_CH, 0x02);
 8000d60:	2102      	movs	r1, #2
 8000d62:	2005      	movs	r0, #5
 8000d64:	f7ff ff5a 	bl	8000c1c <write_register>
    write_register(NRF24L01P_REG_RF_SETUP, 0x07);
 8000d68:	2107      	movs	r1, #7
 8000d6a:	2006      	movs	r0, #6
 8000d6c:	f7ff ff56 	bl	8000c1c <write_register>
    write_register(NRF24L01P_REG_STATUS, 0x7E);
 8000d70:	217e      	movs	r1, #126	@ 0x7e
 8000d72:	2007      	movs	r0, #7
 8000d74:	f7ff ff52 	bl	8000c1c <write_register>
    write_register(NRF24L01P_REG_RX_PW_P0, 0x00);
 8000d78:	2100      	movs	r1, #0
 8000d7a:	2011      	movs	r0, #17
 8000d7c:	f7ff ff4e 	bl	8000c1c <write_register>
    write_register(NRF24L01P_REG_RX_PW_P0, 0x00);
 8000d80:	2100      	movs	r1, #0
 8000d82:	2011      	movs	r0, #17
 8000d84:	f7ff ff4a 	bl	8000c1c <write_register>
    write_register(NRF24L01P_REG_RX_PW_P1, 0x00);
 8000d88:	2100      	movs	r1, #0
 8000d8a:	2012      	movs	r0, #18
 8000d8c:	f7ff ff46 	bl	8000c1c <write_register>
    write_register(NRF24L01P_REG_RX_PW_P2, 0x00);
 8000d90:	2100      	movs	r1, #0
 8000d92:	2013      	movs	r0, #19
 8000d94:	f7ff ff42 	bl	8000c1c <write_register>
    write_register(NRF24L01P_REG_RX_PW_P3, 0x00);
 8000d98:	2100      	movs	r1, #0
 8000d9a:	2014      	movs	r0, #20
 8000d9c:	f7ff ff3e 	bl	8000c1c <write_register>
    write_register(NRF24L01P_REG_RX_PW_P4, 0x00);
 8000da0:	2100      	movs	r1, #0
 8000da2:	2015      	movs	r0, #21
 8000da4:	f7ff ff3a 	bl	8000c1c <write_register>
    write_register(NRF24L01P_REG_RX_PW_P5, 0x00);
 8000da8:	2100      	movs	r1, #0
 8000daa:	2016      	movs	r0, #22
 8000dac:	f7ff ff36 	bl	8000c1c <write_register>
    write_register(NRF24L01P_REG_FIFO_STATUS, 0x11);
 8000db0:	2111      	movs	r1, #17
 8000db2:	2017      	movs	r0, #23
 8000db4:	f7ff ff32 	bl	8000c1c <write_register>
    write_register(NRF24L01P_REG_DYNPD, 0x00);
 8000db8:	2100      	movs	r1, #0
 8000dba:	201c      	movs	r0, #28
 8000dbc:	f7ff ff2e 	bl	8000c1c <write_register>
    write_register(NRF24L01P_REG_FEATURE, 0x00);
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	201d      	movs	r0, #29
 8000dc4:	f7ff ff2a 	bl	8000c1c <write_register>

    // Reset FIFO
    nrf24l01p_flush_rx_fifo();
 8000dc8:	f000 f83e 	bl	8000e48 <nrf24l01p_flush_rx_fifo>
    nrf24l01p_flush_tx_fifo();
 8000dcc:	f000 f854 	bl	8000e78 <nrf24l01p_flush_tx_fifo>
}
 8000dd0:	bf00      	nop
 8000dd2:	bd80      	pop	{r7, pc}

08000dd4 <nrf24l01p_ptx_mode>:

    write_register(NRF24L01P_REG_CONFIG, new_config);
}

void nrf24l01p_ptx_mode()
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
    uint8_t new_config = read_register(NRF24L01P_REG_CONFIG);
 8000dda:	2000      	movs	r0, #0
 8000ddc:	f7ff fef8 	bl	8000bd0 <read_register>
 8000de0:	4603      	mov	r3, r0
 8000de2:	71fb      	strb	r3, [r7, #7]
    new_config &= 0xFE;
 8000de4:	79fb      	ldrb	r3, [r7, #7]
 8000de6:	f023 0301 	bic.w	r3, r3, #1
 8000dea:	71fb      	strb	r3, [r7, #7]

    write_register(NRF24L01P_REG_CONFIG, new_config);
 8000dec:	79fb      	ldrb	r3, [r7, #7]
 8000dee:	4619      	mov	r1, r3
 8000df0:	2000      	movs	r0, #0
 8000df2:	f7ff ff13 	bl	8000c1c <write_register>
}
 8000df6:	bf00      	nop
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
	...

08000e00 <nrf24l01p_write_tx_fifo>:

    return status;
}

uint8_t nrf24l01p_write_tx_fifo(uint8_t* tx_payload)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b086      	sub	sp, #24
 8000e04:	af02      	add	r7, sp, #8
 8000e06:	6078      	str	r0, [r7, #4]
    uint8_t command = NRF24L01P_CMD_W_TX_PAYLOAD;
 8000e08:	23a0      	movs	r3, #160	@ 0xa0
 8000e0a:	73fb      	strb	r3, [r7, #15]
    uint8_t status;

    cs_low();
 8000e0c:	f7ff febc 	bl	8000b88 <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8000e10:	f107 020e 	add.w	r2, r7, #14
 8000e14:	f107 010f 	add.w	r1, r7, #15
 8000e18:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000e1c:	9300      	str	r3, [sp, #0]
 8000e1e:	2301      	movs	r3, #1
 8000e20:	4808      	ldr	r0, [pc, #32]	@ (8000e44 <nrf24l01p_write_tx_fifo+0x44>)
 8000e22:	f003 f8a6 	bl	8003f72 <HAL_SPI_TransmitReceive>
    HAL_SPI_Transmit(NRF24L01P_SPI, tx_payload, NRF24L01P_PAYLOAD_LENGTH, 2000);
 8000e26:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000e2a:	2209      	movs	r2, #9
 8000e2c:	6879      	ldr	r1, [r7, #4]
 8000e2e:	4805      	ldr	r0, [pc, #20]	@ (8000e44 <nrf24l01p_write_tx_fifo+0x44>)
 8000e30:	f002 fe42 	bl	8003ab8 <HAL_SPI_Transmit>
    cs_high(); 
 8000e34:	f7ff fe9c 	bl	8000b70 <cs_high>

    return status;
 8000e38:	7bbb      	ldrb	r3, [r7, #14]
}
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	3710      	adds	r7, #16
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	20000558 	.word	0x20000558

08000e48 <nrf24l01p_flush_rx_fifo>:

void nrf24l01p_flush_rx_fifo()
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b084      	sub	sp, #16
 8000e4c:	af02      	add	r7, sp, #8
    uint8_t command = NRF24L01P_CMD_FLUSH_RX;
 8000e4e:	23e2      	movs	r3, #226	@ 0xe2
 8000e50:	71fb      	strb	r3, [r7, #7]
    uint8_t status;

    cs_low();
 8000e52:	f7ff fe99 	bl	8000b88 <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8000e56:	1dba      	adds	r2, r7, #6
 8000e58:	1df9      	adds	r1, r7, #7
 8000e5a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000e5e:	9300      	str	r3, [sp, #0]
 8000e60:	2301      	movs	r3, #1
 8000e62:	4804      	ldr	r0, [pc, #16]	@ (8000e74 <nrf24l01p_flush_rx_fifo+0x2c>)
 8000e64:	f003 f885 	bl	8003f72 <HAL_SPI_TransmitReceive>
    cs_high();
 8000e68:	f7ff fe82 	bl	8000b70 <cs_high>
}
 8000e6c:	bf00      	nop
 8000e6e:	3708      	adds	r7, #8
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	20000558 	.word	0x20000558

08000e78 <nrf24l01p_flush_tx_fifo>:

void nrf24l01p_flush_tx_fifo()
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b084      	sub	sp, #16
 8000e7c:	af02      	add	r7, sp, #8
    uint8_t command = NRF24L01P_CMD_FLUSH_TX;
 8000e7e:	23e1      	movs	r3, #225	@ 0xe1
 8000e80:	71fb      	strb	r3, [r7, #7]
    uint8_t status;

    cs_low();
 8000e82:	f7ff fe81 	bl	8000b88 <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8000e86:	1dba      	adds	r2, r7, #6
 8000e88:	1df9      	adds	r1, r7, #7
 8000e8a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000e8e:	9300      	str	r3, [sp, #0]
 8000e90:	2301      	movs	r3, #1
 8000e92:	4804      	ldr	r0, [pc, #16]	@ (8000ea4 <nrf24l01p_flush_tx_fifo+0x2c>)
 8000e94:	f003 f86d 	bl	8003f72 <HAL_SPI_TransmitReceive>
    cs_high();
 8000e98:	f7ff fe6a 	bl	8000b70 <cs_high>
}
 8000e9c:	bf00      	nop
 8000e9e:	3708      	adds	r7, #8
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	20000558 	.word	0x20000558

08000ea8 <nrf24l01p_get_status>:

uint8_t nrf24l01p_get_status()
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af02      	add	r7, sp, #8
    uint8_t command = NRF24L01P_CMD_NOP;
 8000eae:	23ff      	movs	r3, #255	@ 0xff
 8000eb0:	71fb      	strb	r3, [r7, #7]
    uint8_t status;

    cs_low();
 8000eb2:	f7ff fe69 	bl	8000b88 <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8000eb6:	1dba      	adds	r2, r7, #6
 8000eb8:	1df9      	adds	r1, r7, #7
 8000eba:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000ebe:	9300      	str	r3, [sp, #0]
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	4805      	ldr	r0, [pc, #20]	@ (8000ed8 <nrf24l01p_get_status+0x30>)
 8000ec4:	f003 f855 	bl	8003f72 <HAL_SPI_TransmitReceive>
    cs_high(); 
 8000ec8:	f7ff fe52 	bl	8000b70 <cs_high>

    return status;
 8000ecc:	79bb      	ldrb	r3, [r7, #6]
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	3708      	adds	r7, #8
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	20000558 	.word	0x20000558

08000edc <nrf24l01p_clear_tx_ds>:

    write_register(NRF24L01P_REG_STATUS, new_status);
}

void nrf24l01p_clear_tx_ds()
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
    uint8_t new_status = nrf24l01p_get_status();
 8000ee2:	f7ff ffe1 	bl	8000ea8 <nrf24l01p_get_status>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	71fb      	strb	r3, [r7, #7]
    new_status |= 0x20;
 8000eea:	79fb      	ldrb	r3, [r7, #7]
 8000eec:	f043 0320 	orr.w	r3, r3, #32
 8000ef0:	71fb      	strb	r3, [r7, #7]

    write_register(NRF24L01P_REG_STATUS, new_status);     
 8000ef2:	79fb      	ldrb	r3, [r7, #7]
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	2007      	movs	r0, #7
 8000ef8:	f7ff fe90 	bl	8000c1c <write_register>
}
 8000efc:	bf00      	nop
 8000efe:	3708      	adds	r7, #8
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}

08000f04 <nrf24l01p_clear_max_rt>:

void nrf24l01p_clear_max_rt()
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
    uint8_t new_status = nrf24l01p_get_status();
 8000f0a:	f7ff ffcd 	bl	8000ea8 <nrf24l01p_get_status>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	71fb      	strb	r3, [r7, #7]
    new_status |= 0x10;
 8000f12:	79fb      	ldrb	r3, [r7, #7]
 8000f14:	f043 0310 	orr.w	r3, r3, #16
 8000f18:	71fb      	strb	r3, [r7, #7]

    write_register(NRF24L01P_REG_STATUS, new_status); 
 8000f1a:	79fb      	ldrb	r3, [r7, #7]
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	2007      	movs	r0, #7
 8000f20:	f7ff fe7c 	bl	8000c1c <write_register>
}
 8000f24:	bf00      	nop
 8000f26:	3708      	adds	r7, #8
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}

08000f2c <nrf24l01p_power_up>:

void nrf24l01p_power_up()
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
    uint8_t new_config = read_register(NRF24L01P_REG_CONFIG);
 8000f32:	2000      	movs	r0, #0
 8000f34:	f7ff fe4c 	bl	8000bd0 <read_register>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	71fb      	strb	r3, [r7, #7]
    new_config |= 1 << 1;
 8000f3c:	79fb      	ldrb	r3, [r7, #7]
 8000f3e:	f043 0302 	orr.w	r3, r3, #2
 8000f42:	71fb      	strb	r3, [r7, #7]

    write_register(NRF24L01P_REG_CONFIG, new_config);
 8000f44:	79fb      	ldrb	r3, [r7, #7]
 8000f46:	4619      	mov	r1, r3
 8000f48:	2000      	movs	r0, #0
 8000f4a:	f7ff fe67 	bl	8000c1c <write_register>
}
 8000f4e:	bf00      	nop
 8000f50:	3708      	adds	r7, #8
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}

08000f56 <nrf24l01p_set_crc_length>:

    write_register(NRF24L01P_REG_CONFIG, new_config);
}

void nrf24l01p_set_crc_length(length bytes)
{
 8000f56:	b580      	push	{r7, lr}
 8000f58:	b084      	sub	sp, #16
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	71fb      	strb	r3, [r7, #7]
    uint8_t new_config = read_register(NRF24L01P_REG_CONFIG);
 8000f60:	2000      	movs	r0, #0
 8000f62:	f7ff fe35 	bl	8000bd0 <read_register>
 8000f66:	4603      	mov	r3, r0
 8000f68:	73fb      	strb	r3, [r7, #15]
    
    switch(bytes)
 8000f6a:	79fb      	ldrb	r3, [r7, #7]
 8000f6c:	2b01      	cmp	r3, #1
 8000f6e:	d002      	beq.n	8000f76 <nrf24l01p_set_crc_length+0x20>
 8000f70:	2b02      	cmp	r3, #2
 8000f72:	d005      	beq.n	8000f80 <nrf24l01p_set_crc_length+0x2a>
 8000f74:	e009      	b.n	8000f8a <nrf24l01p_set_crc_length+0x34>
    {
        // CRCO bit in CONFIG resiger set 0
        case 1:
            new_config &= 0xFB;
 8000f76:	7bfb      	ldrb	r3, [r7, #15]
 8000f78:	f023 0304 	bic.w	r3, r3, #4
 8000f7c:	73fb      	strb	r3, [r7, #15]
            break;
 8000f7e:	e004      	b.n	8000f8a <nrf24l01p_set_crc_length+0x34>
        // CRCO bit in CONFIG resiger set 1
        case 2:
            new_config |= 1 << 2;
 8000f80:	7bfb      	ldrb	r3, [r7, #15]
 8000f82:	f043 0304 	orr.w	r3, r3, #4
 8000f86:	73fb      	strb	r3, [r7, #15]
            break;
 8000f88:	bf00      	nop
    }

    write_register(NRF24L01P_REG_CONFIG, new_config);
 8000f8a:	7bfb      	ldrb	r3, [r7, #15]
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	2000      	movs	r0, #0
 8000f90:	f7ff fe44 	bl	8000c1c <write_register>
}
 8000f94:	bf00      	nop
 8000f96:	3710      	adds	r7, #16
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}

08000f9c <nrf24l01p_set_address_widths>:

void nrf24l01p_set_address_widths(widths bytes)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	71fb      	strb	r3, [r7, #7]
    write_register(NRF24L01P_REG_SETUP_AW, bytes - 2);
 8000fa6:	79fb      	ldrb	r3, [r7, #7]
 8000fa8:	3b02      	subs	r3, #2
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	4619      	mov	r1, r3
 8000fae:	2003      	movs	r0, #3
 8000fb0:	f7ff fe34 	bl	8000c1c <write_register>
}
 8000fb4:	bf00      	nop
 8000fb6:	3708      	adds	r7, #8
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}

08000fbc <nrf24l01p_auto_retransmit_count>:

void nrf24l01p_auto_retransmit_count(count cnt)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b084      	sub	sp, #16
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	71fb      	strb	r3, [r7, #7]
    uint8_t new_setup_retr = read_register(NRF24L01P_REG_SETUP_RETR);
 8000fc6:	2004      	movs	r0, #4
 8000fc8:	f7ff fe02 	bl	8000bd0 <read_register>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	73fb      	strb	r3, [r7, #15]
    
    // Reset ARC register 0
    new_setup_retr |= 0xF0;
 8000fd0:	7bfb      	ldrb	r3, [r7, #15]
 8000fd2:	f063 030f 	orn	r3, r3, #15
 8000fd6:	73fb      	strb	r3, [r7, #15]
    new_setup_retr |= cnt;
 8000fd8:	7bfa      	ldrb	r2, [r7, #15]
 8000fda:	79fb      	ldrb	r3, [r7, #7]
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	73fb      	strb	r3, [r7, #15]
    write_register(NRF24L01P_REG_SETUP_RETR, new_setup_retr);
 8000fe0:	7bfb      	ldrb	r3, [r7, #15]
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	2004      	movs	r0, #4
 8000fe6:	f7ff fe19 	bl	8000c1c <write_register>
}
 8000fea:	bf00      	nop
 8000fec:	3710      	adds	r7, #16
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
	...

08000ff4 <nrf24l01p_auto_retransmit_delay>:

void nrf24l01p_auto_retransmit_delay(delay us)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	80fb      	strh	r3, [r7, #6]
    uint8_t new_setup_retr = read_register(NRF24L01P_REG_SETUP_RETR);
 8000ffe:	2004      	movs	r0, #4
 8001000:	f7ff fde6 	bl	8000bd0 <read_register>
 8001004:	4603      	mov	r3, r0
 8001006:	73fb      	strb	r3, [r7, #15]

    // Reset ARD register 0
    new_setup_retr |= 0x0F;
 8001008:	7bfb      	ldrb	r3, [r7, #15]
 800100a:	f043 030f 	orr.w	r3, r3, #15
 800100e:	73fb      	strb	r3, [r7, #15]
    new_setup_retr |= ((us / 250) - 1) << 4;
 8001010:	88fb      	ldrh	r3, [r7, #6]
 8001012:	4a0b      	ldr	r2, [pc, #44]	@ (8001040 <nrf24l01p_auto_retransmit_delay+0x4c>)
 8001014:	fba2 2303 	umull	r2, r3, r2, r3
 8001018:	091b      	lsrs	r3, r3, #4
 800101a:	b29b      	uxth	r3, r3
 800101c:	3b01      	subs	r3, #1
 800101e:	b25b      	sxtb	r3, r3
 8001020:	011b      	lsls	r3, r3, #4
 8001022:	b25a      	sxtb	r2, r3
 8001024:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001028:	4313      	orrs	r3, r2
 800102a:	b25b      	sxtb	r3, r3
 800102c:	73fb      	strb	r3, [r7, #15]
    write_register(NRF24L01P_REG_SETUP_RETR, new_setup_retr);
 800102e:	7bfb      	ldrb	r3, [r7, #15]
 8001030:	4619      	mov	r1, r3
 8001032:	2004      	movs	r0, #4
 8001034:	f7ff fdf2 	bl	8000c1c <write_register>
}
 8001038:	bf00      	nop
 800103a:	3710      	adds	r7, #16
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	10624dd3 	.word	0x10624dd3

08001044 <nrf24l01p_set_rf_channel>:

void nrf24l01p_set_rf_channel(channel MHz)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b084      	sub	sp, #16
 8001048:	af00      	add	r7, sp, #0
 800104a:	4603      	mov	r3, r0
 800104c:	80fb      	strh	r3, [r7, #6]
	uint16_t new_rf_ch = MHz - 2400;
 800104e:	88fb      	ldrh	r3, [r7, #6]
 8001050:	f5a3 6316 	sub.w	r3, r3, #2400	@ 0x960
 8001054:	81fb      	strh	r3, [r7, #14]
    write_register(NRF24L01P_REG_RF_CH, new_rf_ch);
 8001056:	89fb      	ldrh	r3, [r7, #14]
 8001058:	b2db      	uxtb	r3, r3
 800105a:	4619      	mov	r1, r3
 800105c:	2005      	movs	r0, #5
 800105e:	f7ff fddd 	bl	8000c1c <write_register>
}
 8001062:	bf00      	nop
 8001064:	3710      	adds	r7, #16
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}

0800106a <nrf24l01p_set_rf_tx_output_power>:

void nrf24l01p_set_rf_tx_output_power(output_power dBm)
{
 800106a:	b580      	push	{r7, lr}
 800106c:	b084      	sub	sp, #16
 800106e:	af00      	add	r7, sp, #0
 8001070:	4603      	mov	r3, r0
 8001072:	71fb      	strb	r3, [r7, #7]
    uint8_t new_rf_setup = read_register(NRF24L01P_REG_RF_SETUP) & 0xF9;
 8001074:	2006      	movs	r0, #6
 8001076:	f7ff fdab 	bl	8000bd0 <read_register>
 800107a:	4603      	mov	r3, r0
 800107c:	f023 0306 	bic.w	r3, r3, #6
 8001080:	73fb      	strb	r3, [r7, #15]
    new_rf_setup |= (dBm << 1);
 8001082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001086:	005b      	lsls	r3, r3, #1
 8001088:	b25a      	sxtb	r2, r3
 800108a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800108e:	4313      	orrs	r3, r2
 8001090:	b25b      	sxtb	r3, r3
 8001092:	73fb      	strb	r3, [r7, #15]

    write_register(NRF24L01P_REG_RF_SETUP, new_rf_setup);
 8001094:	7bfb      	ldrb	r3, [r7, #15]
 8001096:	4619      	mov	r1, r3
 8001098:	2006      	movs	r0, #6
 800109a:	f7ff fdbf 	bl	8000c1c <write_register>
}
 800109e:	bf00      	nop
 80010a0:	3710      	adds	r7, #16
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}

080010a6 <nrf24l01p_set_rf_air_data_rate>:

void nrf24l01p_set_rf_air_data_rate(air_data_rate bps)
{
 80010a6:	b580      	push	{r7, lr}
 80010a8:	b084      	sub	sp, #16
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	4603      	mov	r3, r0
 80010ae:	71fb      	strb	r3, [r7, #7]
    // Set value to 0
    uint8_t new_rf_setup = read_register(NRF24L01P_REG_RF_SETUP) & 0xD7;
 80010b0:	2006      	movs	r0, #6
 80010b2:	f7ff fd8d 	bl	8000bd0 <read_register>
 80010b6:	4603      	mov	r3, r0
 80010b8:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 80010bc:	73fb      	strb	r3, [r7, #15]
    
    switch(bps)
 80010be:	79fb      	ldrb	r3, [r7, #7]
 80010c0:	2b02      	cmp	r3, #2
 80010c2:	d00a      	beq.n	80010da <nrf24l01p_set_rf_air_data_rate+0x34>
 80010c4:	2b02      	cmp	r3, #2
 80010c6:	dc0e      	bgt.n	80010e6 <nrf24l01p_set_rf_air_data_rate+0x40>
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d00b      	beq.n	80010e4 <nrf24l01p_set_rf_air_data_rate+0x3e>
 80010cc:	2b01      	cmp	r3, #1
 80010ce:	d10a      	bne.n	80010e6 <nrf24l01p_set_rf_air_data_rate+0x40>
    {
        case _1Mbps: 
            break;
        case _2Mbps: 
            new_rf_setup |= 1 << 3;
 80010d0:	7bfb      	ldrb	r3, [r7, #15]
 80010d2:	f043 0308 	orr.w	r3, r3, #8
 80010d6:	73fb      	strb	r3, [r7, #15]
            break;
 80010d8:	e005      	b.n	80010e6 <nrf24l01p_set_rf_air_data_rate+0x40>
        case _250kbps:
            new_rf_setup |= 1 << 5;
 80010da:	7bfb      	ldrb	r3, [r7, #15]
 80010dc:	f043 0320 	orr.w	r3, r3, #32
 80010e0:	73fb      	strb	r3, [r7, #15]
            break;
 80010e2:	e000      	b.n	80010e6 <nrf24l01p_set_rf_air_data_rate+0x40>
            break;
 80010e4:	bf00      	nop
    }
    write_register(NRF24L01P_REG_RF_SETUP, new_rf_setup);
 80010e6:	7bfb      	ldrb	r3, [r7, #15]
 80010e8:	4619      	mov	r1, r3
 80010ea:	2006      	movs	r0, #6
 80010ec:	f7ff fd96 	bl	8000c1c <write_register>
}
 80010f0:	bf00      	nop
 80010f2:	3710      	adds	r7, #16
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}

080010f8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80010fc:	4b17      	ldr	r3, [pc, #92]	@ (800115c <MX_SPI1_Init+0x64>)
 80010fe:	4a18      	ldr	r2, [pc, #96]	@ (8001160 <MX_SPI1_Init+0x68>)
 8001100:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001102:	4b16      	ldr	r3, [pc, #88]	@ (800115c <MX_SPI1_Init+0x64>)
 8001104:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001108:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800110a:	4b14      	ldr	r3, [pc, #80]	@ (800115c <MX_SPI1_Init+0x64>)
 800110c:	2200      	movs	r2, #0
 800110e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001110:	4b12      	ldr	r3, [pc, #72]	@ (800115c <MX_SPI1_Init+0x64>)
 8001112:	2200      	movs	r2, #0
 8001114:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001116:	4b11      	ldr	r3, [pc, #68]	@ (800115c <MX_SPI1_Init+0x64>)
 8001118:	2200      	movs	r2, #0
 800111a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800111c:	4b0f      	ldr	r3, [pc, #60]	@ (800115c <MX_SPI1_Init+0x64>)
 800111e:	2200      	movs	r2, #0
 8001120:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001122:	4b0e      	ldr	r3, [pc, #56]	@ (800115c <MX_SPI1_Init+0x64>)
 8001124:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001128:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800112a:	4b0c      	ldr	r3, [pc, #48]	@ (800115c <MX_SPI1_Init+0x64>)
 800112c:	2218      	movs	r2, #24
 800112e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001130:	4b0a      	ldr	r3, [pc, #40]	@ (800115c <MX_SPI1_Init+0x64>)
 8001132:	2200      	movs	r2, #0
 8001134:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001136:	4b09      	ldr	r3, [pc, #36]	@ (800115c <MX_SPI1_Init+0x64>)
 8001138:	2200      	movs	r2, #0
 800113a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800113c:	4b07      	ldr	r3, [pc, #28]	@ (800115c <MX_SPI1_Init+0x64>)
 800113e:	2200      	movs	r2, #0
 8001140:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001142:	4b06      	ldr	r3, [pc, #24]	@ (800115c <MX_SPI1_Init+0x64>)
 8001144:	220a      	movs	r2, #10
 8001146:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001148:	4804      	ldr	r0, [pc, #16]	@ (800115c <MX_SPI1_Init+0x64>)
 800114a:	f002 fc31 	bl	80039b0 <HAL_SPI_Init>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001154:	f7ff fd05 	bl	8000b62 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001158:	bf00      	nop
 800115a:	bd80      	pop	{r7, pc}
 800115c:	20000558 	.word	0x20000558
 8001160:	40013000 	.word	0x40013000

08001164 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b088      	sub	sp, #32
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800116c:	f107 0310 	add.w	r3, r7, #16
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
 8001174:	605a      	str	r2, [r3, #4]
 8001176:	609a      	str	r2, [r3, #8]
 8001178:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	4a1b      	ldr	r2, [pc, #108]	@ (80011ec <HAL_SPI_MspInit+0x88>)
 8001180:	4293      	cmp	r3, r2
 8001182:	d12f      	bne.n	80011e4 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001184:	4b1a      	ldr	r3, [pc, #104]	@ (80011f0 <HAL_SPI_MspInit+0x8c>)
 8001186:	699b      	ldr	r3, [r3, #24]
 8001188:	4a19      	ldr	r2, [pc, #100]	@ (80011f0 <HAL_SPI_MspInit+0x8c>)
 800118a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800118e:	6193      	str	r3, [r2, #24]
 8001190:	4b17      	ldr	r3, [pc, #92]	@ (80011f0 <HAL_SPI_MspInit+0x8c>)
 8001192:	699b      	ldr	r3, [r3, #24]
 8001194:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001198:	60fb      	str	r3, [r7, #12]
 800119a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800119c:	4b14      	ldr	r3, [pc, #80]	@ (80011f0 <HAL_SPI_MspInit+0x8c>)
 800119e:	699b      	ldr	r3, [r3, #24]
 80011a0:	4a13      	ldr	r2, [pc, #76]	@ (80011f0 <HAL_SPI_MspInit+0x8c>)
 80011a2:	f043 0304 	orr.w	r3, r3, #4
 80011a6:	6193      	str	r3, [r2, #24]
 80011a8:	4b11      	ldr	r3, [pc, #68]	@ (80011f0 <HAL_SPI_MspInit+0x8c>)
 80011aa:	699b      	ldr	r3, [r3, #24]
 80011ac:	f003 0304 	and.w	r3, r3, #4
 80011b0:	60bb      	str	r3, [r7, #8]
 80011b2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80011b4:	23a0      	movs	r3, #160	@ 0xa0
 80011b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b8:	2302      	movs	r3, #2
 80011ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011bc:	2303      	movs	r3, #3
 80011be:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011c0:	f107 0310 	add.w	r3, r7, #16
 80011c4:	4619      	mov	r1, r3
 80011c6:	480b      	ldr	r0, [pc, #44]	@ (80011f4 <HAL_SPI_MspInit+0x90>)
 80011c8:	f001 f8ac 	bl	8002324 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80011cc:	2340      	movs	r3, #64	@ 0x40
 80011ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011d0:	2300      	movs	r3, #0
 80011d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d4:	2300      	movs	r3, #0
 80011d6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d8:	f107 0310 	add.w	r3, r7, #16
 80011dc:	4619      	mov	r1, r3
 80011de:	4805      	ldr	r0, [pc, #20]	@ (80011f4 <HAL_SPI_MspInit+0x90>)
 80011e0:	f001 f8a0 	bl	8002324 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80011e4:	bf00      	nop
 80011e6:	3720      	adds	r7, #32
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	40013000 	.word	0x40013000
 80011f0:	40021000 	.word	0x40021000
 80011f4:	40010800 	.word	0x40010800

080011f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b085      	sub	sp, #20
 80011fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80011fe:	4b15      	ldr	r3, [pc, #84]	@ (8001254 <HAL_MspInit+0x5c>)
 8001200:	699b      	ldr	r3, [r3, #24]
 8001202:	4a14      	ldr	r2, [pc, #80]	@ (8001254 <HAL_MspInit+0x5c>)
 8001204:	f043 0301 	orr.w	r3, r3, #1
 8001208:	6193      	str	r3, [r2, #24]
 800120a:	4b12      	ldr	r3, [pc, #72]	@ (8001254 <HAL_MspInit+0x5c>)
 800120c:	699b      	ldr	r3, [r3, #24]
 800120e:	f003 0301 	and.w	r3, r3, #1
 8001212:	60bb      	str	r3, [r7, #8]
 8001214:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001216:	4b0f      	ldr	r3, [pc, #60]	@ (8001254 <HAL_MspInit+0x5c>)
 8001218:	69db      	ldr	r3, [r3, #28]
 800121a:	4a0e      	ldr	r2, [pc, #56]	@ (8001254 <HAL_MspInit+0x5c>)
 800121c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001220:	61d3      	str	r3, [r2, #28]
 8001222:	4b0c      	ldr	r3, [pc, #48]	@ (8001254 <HAL_MspInit+0x5c>)
 8001224:	69db      	ldr	r3, [r3, #28]
 8001226:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800122a:	607b      	str	r3, [r7, #4]
 800122c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800122e:	4b0a      	ldr	r3, [pc, #40]	@ (8001258 <HAL_MspInit+0x60>)
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	60fb      	str	r3, [r7, #12]
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800123a:	60fb      	str	r3, [r7, #12]
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001242:	60fb      	str	r3, [r7, #12]
 8001244:	4a04      	ldr	r2, [pc, #16]	@ (8001258 <HAL_MspInit+0x60>)
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800124a:	bf00      	nop
 800124c:	3714      	adds	r7, #20
 800124e:	46bd      	mov	sp, r7
 8001250:	bc80      	pop	{r7}
 8001252:	4770      	bx	lr
 8001254:	40021000 	.word	0x40021000
 8001258:	40010000 	.word	0x40010000

0800125c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001260:	bf00      	nop
 8001262:	e7fd      	b.n	8001260 <NMI_Handler+0x4>

08001264 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001268:	bf00      	nop
 800126a:	e7fd      	b.n	8001268 <HardFault_Handler+0x4>

0800126c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001270:	bf00      	nop
 8001272:	e7fd      	b.n	8001270 <MemManage_Handler+0x4>

08001274 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001278:	bf00      	nop
 800127a:	e7fd      	b.n	8001278 <BusFault_Handler+0x4>

0800127c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001280:	bf00      	nop
 8001282:	e7fd      	b.n	8001280 <UsageFault_Handler+0x4>

08001284 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001288:	bf00      	nop
 800128a:	46bd      	mov	sp, r7
 800128c:	bc80      	pop	{r7}
 800128e:	4770      	bx	lr

08001290 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001294:	bf00      	nop
 8001296:	46bd      	mov	sp, r7
 8001298:	bc80      	pop	{r7}
 800129a:	4770      	bx	lr

0800129c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012a0:	bf00      	nop
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bc80      	pop	{r7}
 80012a6:	4770      	bx	lr

080012a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012ac:	f000 f932 	bl	8001514 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012b0:	bf00      	nop
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IRQ_Pin);
 80012b8:	2004      	movs	r0, #4
 80012ba:	f001 f9ff 	bl	80026bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80012be:	bf00      	nop
 80012c0:	bd80      	pop	{r7, pc}
	...

080012c4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80012c8:	4802      	ldr	r0, [pc, #8]	@ (80012d4 <DMA1_Channel1_IRQHandler+0x10>)
 80012ca:	f000 fef7 	bl	80020bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80012ce:	bf00      	nop
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	200004ac 	.word	0x200004ac

080012d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b086      	sub	sp, #24
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012e0:	4a14      	ldr	r2, [pc, #80]	@ (8001334 <_sbrk+0x5c>)
 80012e2:	4b15      	ldr	r3, [pc, #84]	@ (8001338 <_sbrk+0x60>)
 80012e4:	1ad3      	subs	r3, r2, r3
 80012e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012ec:	4b13      	ldr	r3, [pc, #76]	@ (800133c <_sbrk+0x64>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d102      	bne.n	80012fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012f4:	4b11      	ldr	r3, [pc, #68]	@ (800133c <_sbrk+0x64>)
 80012f6:	4a12      	ldr	r2, [pc, #72]	@ (8001340 <_sbrk+0x68>)
 80012f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012fa:	4b10      	ldr	r3, [pc, #64]	@ (800133c <_sbrk+0x64>)
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	4413      	add	r3, r2
 8001302:	693a      	ldr	r2, [r7, #16]
 8001304:	429a      	cmp	r2, r3
 8001306:	d207      	bcs.n	8001318 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001308:	f003 f9f0 	bl	80046ec <__errno>
 800130c:	4603      	mov	r3, r0
 800130e:	220c      	movs	r2, #12
 8001310:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001312:	f04f 33ff 	mov.w	r3, #4294967295
 8001316:	e009      	b.n	800132c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001318:	4b08      	ldr	r3, [pc, #32]	@ (800133c <_sbrk+0x64>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800131e:	4b07      	ldr	r3, [pc, #28]	@ (800133c <_sbrk+0x64>)
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4413      	add	r3, r2
 8001326:	4a05      	ldr	r2, [pc, #20]	@ (800133c <_sbrk+0x64>)
 8001328:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800132a:	68fb      	ldr	r3, [r7, #12]
}
 800132c:	4618      	mov	r0, r3
 800132e:	3718      	adds	r7, #24
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	20005000 	.word	0x20005000
 8001338:	00000400 	.word	0x00000400
 800133c:	200005b0 	.word	0x200005b0
 8001340:	20000748 	.word	0x20000748

08001344 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001348:	bf00      	nop
 800134a:	46bd      	mov	sp, r7
 800134c:	bc80      	pop	{r7}
 800134e:	4770      	bx	lr

08001350 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001354:	4b11      	ldr	r3, [pc, #68]	@ (800139c <MX_USART3_UART_Init+0x4c>)
 8001356:	4a12      	ldr	r2, [pc, #72]	@ (80013a0 <MX_USART3_UART_Init+0x50>)
 8001358:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800135a:	4b10      	ldr	r3, [pc, #64]	@ (800139c <MX_USART3_UART_Init+0x4c>)
 800135c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001360:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001362:	4b0e      	ldr	r3, [pc, #56]	@ (800139c <MX_USART3_UART_Init+0x4c>)
 8001364:	2200      	movs	r2, #0
 8001366:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001368:	4b0c      	ldr	r3, [pc, #48]	@ (800139c <MX_USART3_UART_Init+0x4c>)
 800136a:	2200      	movs	r2, #0
 800136c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800136e:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <MX_USART3_UART_Init+0x4c>)
 8001370:	2200      	movs	r2, #0
 8001372:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001374:	4b09      	ldr	r3, [pc, #36]	@ (800139c <MX_USART3_UART_Init+0x4c>)
 8001376:	220c      	movs	r2, #12
 8001378:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800137a:	4b08      	ldr	r3, [pc, #32]	@ (800139c <MX_USART3_UART_Init+0x4c>)
 800137c:	2200      	movs	r2, #0
 800137e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001380:	4b06      	ldr	r3, [pc, #24]	@ (800139c <MX_USART3_UART_Init+0x4c>)
 8001382:	2200      	movs	r2, #0
 8001384:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001386:	4805      	ldr	r0, [pc, #20]	@ (800139c <MX_USART3_UART_Init+0x4c>)
 8001388:	f003 f8a7 	bl	80044da <HAL_UART_Init>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001392:	f7ff fbe6 	bl	8000b62 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	200005b4 	.word	0x200005b4
 80013a0:	40004800 	.word	0x40004800

080013a4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b088      	sub	sp, #32
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ac:	f107 0310 	add.w	r3, r7, #16
 80013b0:	2200      	movs	r2, #0
 80013b2:	601a      	str	r2, [r3, #0]
 80013b4:	605a      	str	r2, [r3, #4]
 80013b6:	609a      	str	r2, [r3, #8]
 80013b8:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART3)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4a1c      	ldr	r2, [pc, #112]	@ (8001430 <HAL_UART_MspInit+0x8c>)
 80013c0:	4293      	cmp	r3, r2
 80013c2:	d131      	bne.n	8001428 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80013c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001434 <HAL_UART_MspInit+0x90>)
 80013c6:	69db      	ldr	r3, [r3, #28]
 80013c8:	4a1a      	ldr	r2, [pc, #104]	@ (8001434 <HAL_UART_MspInit+0x90>)
 80013ca:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80013ce:	61d3      	str	r3, [r2, #28]
 80013d0:	4b18      	ldr	r3, [pc, #96]	@ (8001434 <HAL_UART_MspInit+0x90>)
 80013d2:	69db      	ldr	r3, [r3, #28]
 80013d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80013d8:	60fb      	str	r3, [r7, #12]
 80013da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013dc:	4b15      	ldr	r3, [pc, #84]	@ (8001434 <HAL_UART_MspInit+0x90>)
 80013de:	699b      	ldr	r3, [r3, #24]
 80013e0:	4a14      	ldr	r2, [pc, #80]	@ (8001434 <HAL_UART_MspInit+0x90>)
 80013e2:	f043 0308 	orr.w	r3, r3, #8
 80013e6:	6193      	str	r3, [r2, #24]
 80013e8:	4b12      	ldr	r3, [pc, #72]	@ (8001434 <HAL_UART_MspInit+0x90>)
 80013ea:	699b      	ldr	r3, [r3, #24]
 80013ec:	f003 0308 	and.w	r3, r3, #8
 80013f0:	60bb      	str	r3, [r7, #8]
 80013f2:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80013f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013f8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013fa:	2302      	movs	r3, #2
 80013fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013fe:	2303      	movs	r3, #3
 8001400:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001402:	f107 0310 	add.w	r3, r7, #16
 8001406:	4619      	mov	r1, r3
 8001408:	480b      	ldr	r0, [pc, #44]	@ (8001438 <HAL_UART_MspInit+0x94>)
 800140a:	f000 ff8b 	bl	8002324 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800140e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001412:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001414:	2300      	movs	r3, #0
 8001416:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001418:	2300      	movs	r3, #0
 800141a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800141c:	f107 0310 	add.w	r3, r7, #16
 8001420:	4619      	mov	r1, r3
 8001422:	4805      	ldr	r0, [pc, #20]	@ (8001438 <HAL_UART_MspInit+0x94>)
 8001424:	f000 ff7e 	bl	8002324 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001428:	bf00      	nop
 800142a:	3720      	adds	r7, #32
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	40004800 	.word	0x40004800
 8001434:	40021000 	.word	0x40021000
 8001438:	40010c00 	.word	0x40010c00

0800143c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800143c:	f7ff ff82 	bl	8001344 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001440:	480b      	ldr	r0, [pc, #44]	@ (8001470 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001442:	490c      	ldr	r1, [pc, #48]	@ (8001474 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001444:	4a0c      	ldr	r2, [pc, #48]	@ (8001478 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001446:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001448:	e002      	b.n	8001450 <LoopCopyDataInit>

0800144a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800144a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800144c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800144e:	3304      	adds	r3, #4

08001450 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001450:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001452:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001454:	d3f9      	bcc.n	800144a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001456:	4a09      	ldr	r2, [pc, #36]	@ (800147c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001458:	4c09      	ldr	r4, [pc, #36]	@ (8001480 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800145a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800145c:	e001      	b.n	8001462 <LoopFillZerobss>

0800145e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800145e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001460:	3204      	adds	r2, #4

08001462 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001462:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001464:	d3fb      	bcc.n	800145e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001466:	f003 f947 	bl	80046f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800146a:	f7ff f9ef 	bl	800084c <main>
  bx lr
 800146e:	4770      	bx	lr
  ldr r0, =_sdata
 8001470:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001474:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001478:	080052ac 	.word	0x080052ac
  ldr r2, =_sbss
 800147c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001480:	20000748 	.word	0x20000748

08001484 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001484:	e7fe      	b.n	8001484 <ADC1_2_IRQHandler>
	...

08001488 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800148c:	4b08      	ldr	r3, [pc, #32]	@ (80014b0 <HAL_Init+0x28>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4a07      	ldr	r2, [pc, #28]	@ (80014b0 <HAL_Init+0x28>)
 8001492:	f043 0310 	orr.w	r3, r3, #16
 8001496:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001498:	2003      	movs	r0, #3
 800149a:	f000 fd13 	bl	8001ec4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800149e:	200f      	movs	r0, #15
 80014a0:	f000 f808 	bl	80014b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014a4:	f7ff fea8 	bl	80011f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014a8:	2300      	movs	r3, #0
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	40022000 	.word	0x40022000

080014b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014bc:	4b12      	ldr	r3, [pc, #72]	@ (8001508 <HAL_InitTick+0x54>)
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	4b12      	ldr	r3, [pc, #72]	@ (800150c <HAL_InitTick+0x58>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	4619      	mov	r1, r3
 80014c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80014ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80014d2:	4618      	mov	r0, r3
 80014d4:	f000 fd2b 	bl	8001f2e <HAL_SYSTICK_Config>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
 80014e0:	e00e      	b.n	8001500 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2b0f      	cmp	r3, #15
 80014e6:	d80a      	bhi.n	80014fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014e8:	2200      	movs	r2, #0
 80014ea:	6879      	ldr	r1, [r7, #4]
 80014ec:	f04f 30ff 	mov.w	r0, #4294967295
 80014f0:	f000 fcf3 	bl	8001eda <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014f4:	4a06      	ldr	r2, [pc, #24]	@ (8001510 <HAL_InitTick+0x5c>)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014fa:	2300      	movs	r3, #0
 80014fc:	e000      	b.n	8001500 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
}
 8001500:	4618      	mov	r0, r3
 8001502:	3708      	adds	r7, #8
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	20000000 	.word	0x20000000
 800150c:	20000008 	.word	0x20000008
 8001510:	20000004 	.word	0x20000004

08001514 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001518:	4b05      	ldr	r3, [pc, #20]	@ (8001530 <HAL_IncTick+0x1c>)
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	461a      	mov	r2, r3
 800151e:	4b05      	ldr	r3, [pc, #20]	@ (8001534 <HAL_IncTick+0x20>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4413      	add	r3, r2
 8001524:	4a03      	ldr	r2, [pc, #12]	@ (8001534 <HAL_IncTick+0x20>)
 8001526:	6013      	str	r3, [r2, #0]
}
 8001528:	bf00      	nop
 800152a:	46bd      	mov	sp, r7
 800152c:	bc80      	pop	{r7}
 800152e:	4770      	bx	lr
 8001530:	20000008 	.word	0x20000008
 8001534:	200005fc 	.word	0x200005fc

08001538 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  return uwTick;
 800153c:	4b02      	ldr	r3, [pc, #8]	@ (8001548 <HAL_GetTick+0x10>)
 800153e:	681b      	ldr	r3, [r3, #0]
}
 8001540:	4618      	mov	r0, r3
 8001542:	46bd      	mov	sp, r7
 8001544:	bc80      	pop	{r7}
 8001546:	4770      	bx	lr
 8001548:	200005fc 	.word	0x200005fc

0800154c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b084      	sub	sp, #16
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001554:	f7ff fff0 	bl	8001538 <HAL_GetTick>
 8001558:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001564:	d005      	beq.n	8001572 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001566:	4b0a      	ldr	r3, [pc, #40]	@ (8001590 <HAL_Delay+0x44>)
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	461a      	mov	r2, r3
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	4413      	add	r3, r2
 8001570:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001572:	bf00      	nop
 8001574:	f7ff ffe0 	bl	8001538 <HAL_GetTick>
 8001578:	4602      	mov	r2, r0
 800157a:	68bb      	ldr	r3, [r7, #8]
 800157c:	1ad3      	subs	r3, r2, r3
 800157e:	68fa      	ldr	r2, [r7, #12]
 8001580:	429a      	cmp	r2, r3
 8001582:	d8f7      	bhi.n	8001574 <HAL_Delay+0x28>
  {
  }
}
 8001584:	bf00      	nop
 8001586:	bf00      	nop
 8001588:	3710      	adds	r7, #16
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	20000008 	.word	0x20000008

08001594 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b086      	sub	sp, #24
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800159c:	2300      	movs	r3, #0
 800159e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80015a0:	2300      	movs	r3, #0
 80015a2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80015a4:	2300      	movs	r3, #0
 80015a6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80015a8:	2300      	movs	r3, #0
 80015aa:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d101      	bne.n	80015b6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80015b2:	2301      	movs	r3, #1
 80015b4:	e0be      	b.n	8001734 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	689b      	ldr	r3, [r3, #8]
 80015ba:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d109      	bne.n	80015d8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2200      	movs	r2, #0
 80015c8:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2200      	movs	r2, #0
 80015ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	f7fe ff9c 	bl	8000510 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80015d8:	6878      	ldr	r0, [r7, #4]
 80015da:	f000 faff 	bl	8001bdc <ADC_ConversionStop_Disable>
 80015de:	4603      	mov	r3, r0
 80015e0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015e6:	f003 0310 	and.w	r3, r3, #16
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	f040 8099 	bne.w	8001722 <HAL_ADC_Init+0x18e>
 80015f0:	7dfb      	ldrb	r3, [r7, #23]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	f040 8095 	bne.w	8001722 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015fc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001600:	f023 0302 	bic.w	r3, r3, #2
 8001604:	f043 0202 	orr.w	r2, r3, #2
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001614:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	7b1b      	ldrb	r3, [r3, #12]
 800161a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800161c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800161e:	68ba      	ldr	r2, [r7, #8]
 8001620:	4313      	orrs	r3, r2
 8001622:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	689b      	ldr	r3, [r3, #8]
 8001628:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800162c:	d003      	beq.n	8001636 <HAL_ADC_Init+0xa2>
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	689b      	ldr	r3, [r3, #8]
 8001632:	2b01      	cmp	r3, #1
 8001634:	d102      	bne.n	800163c <HAL_ADC_Init+0xa8>
 8001636:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800163a:	e000      	b.n	800163e <HAL_ADC_Init+0xaa>
 800163c:	2300      	movs	r3, #0
 800163e:	693a      	ldr	r2, [r7, #16]
 8001640:	4313      	orrs	r3, r2
 8001642:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	7d1b      	ldrb	r3, [r3, #20]
 8001648:	2b01      	cmp	r3, #1
 800164a:	d119      	bne.n	8001680 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	7b1b      	ldrb	r3, [r3, #12]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d109      	bne.n	8001668 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	699b      	ldr	r3, [r3, #24]
 8001658:	3b01      	subs	r3, #1
 800165a:	035a      	lsls	r2, r3, #13
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	4313      	orrs	r3, r2
 8001660:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001664:	613b      	str	r3, [r7, #16]
 8001666:	e00b      	b.n	8001680 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800166c:	f043 0220 	orr.w	r2, r3, #32
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001678:	f043 0201 	orr.w	r2, r3, #1
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	693a      	ldr	r2, [r7, #16]
 8001690:	430a      	orrs	r2, r1
 8001692:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	689a      	ldr	r2, [r3, #8]
 800169a:	4b28      	ldr	r3, [pc, #160]	@ (800173c <HAL_ADC_Init+0x1a8>)
 800169c:	4013      	ands	r3, r2
 800169e:	687a      	ldr	r2, [r7, #4]
 80016a0:	6812      	ldr	r2, [r2, #0]
 80016a2:	68b9      	ldr	r1, [r7, #8]
 80016a4:	430b      	orrs	r3, r1
 80016a6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80016b0:	d003      	beq.n	80016ba <HAL_ADC_Init+0x126>
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d104      	bne.n	80016c4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	691b      	ldr	r3, [r3, #16]
 80016be:	3b01      	subs	r3, #1
 80016c0:	051b      	lsls	r3, r3, #20
 80016c2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016ca:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	68fa      	ldr	r2, [r7, #12]
 80016d4:	430a      	orrs	r2, r1
 80016d6:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	689a      	ldr	r2, [r3, #8]
 80016de:	4b18      	ldr	r3, [pc, #96]	@ (8001740 <HAL_ADC_Init+0x1ac>)
 80016e0:	4013      	ands	r3, r2
 80016e2:	68ba      	ldr	r2, [r7, #8]
 80016e4:	429a      	cmp	r2, r3
 80016e6:	d10b      	bne.n	8001700 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2200      	movs	r2, #0
 80016ec:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016f2:	f023 0303 	bic.w	r3, r3, #3
 80016f6:	f043 0201 	orr.w	r2, r3, #1
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80016fe:	e018      	b.n	8001732 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001704:	f023 0312 	bic.w	r3, r3, #18
 8001708:	f043 0210 	orr.w	r2, r3, #16
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001714:	f043 0201 	orr.w	r2, r3, #1
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800171c:	2301      	movs	r3, #1
 800171e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001720:	e007      	b.n	8001732 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001726:	f043 0210 	orr.w	r2, r3, #16
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001732:	7dfb      	ldrb	r3, [r7, #23]
}
 8001734:	4618      	mov	r0, r3
 8001736:	3718      	adds	r7, #24
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	ffe1f7fd 	.word	0xffe1f7fd
 8001740:	ff1f0efe 	.word	0xff1f0efe

08001744 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b086      	sub	sp, #24
 8001748:	af00      	add	r7, sp, #0
 800174a:	60f8      	str	r0, [r7, #12]
 800174c:	60b9      	str	r1, [r7, #8]
 800174e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001750:	2300      	movs	r3, #0
 8001752:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a64      	ldr	r2, [pc, #400]	@ (80018ec <HAL_ADC_Start_DMA+0x1a8>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d004      	beq.n	8001768 <HAL_ADC_Start_DMA+0x24>
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4a63      	ldr	r2, [pc, #396]	@ (80018f0 <HAL_ADC_Start_DMA+0x1ac>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d106      	bne.n	8001776 <HAL_ADC_Start_DMA+0x32>
 8001768:	4b60      	ldr	r3, [pc, #384]	@ (80018ec <HAL_ADC_Start_DMA+0x1a8>)
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001770:	2b00      	cmp	r3, #0
 8001772:	f040 80b3 	bne.w	80018dc <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800177c:	2b01      	cmp	r3, #1
 800177e:	d101      	bne.n	8001784 <HAL_ADC_Start_DMA+0x40>
 8001780:	2302      	movs	r3, #2
 8001782:	e0ae      	b.n	80018e2 <HAL_ADC_Start_DMA+0x19e>
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	2201      	movs	r2, #1
 8001788:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800178c:	68f8      	ldr	r0, [r7, #12]
 800178e:	f000 f9cb 	bl	8001b28 <ADC_Enable>
 8001792:	4603      	mov	r3, r0
 8001794:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001796:	7dfb      	ldrb	r3, [r7, #23]
 8001798:	2b00      	cmp	r3, #0
 800179a:	f040 809a 	bne.w	80018d2 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017a2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80017a6:	f023 0301 	bic.w	r3, r3, #1
 80017aa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4a4e      	ldr	r2, [pc, #312]	@ (80018f0 <HAL_ADC_Start_DMA+0x1ac>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d105      	bne.n	80017c8 <HAL_ADC_Start_DMA+0x84>
 80017bc:	4b4b      	ldr	r3, [pc, #300]	@ (80018ec <HAL_ADC_Start_DMA+0x1a8>)
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d115      	bne.n	80017f4 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017cc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d026      	beq.n	8001830 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017e6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80017ea:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80017f2:	e01d      	b.n	8001830 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017f8:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a39      	ldr	r2, [pc, #228]	@ (80018ec <HAL_ADC_Start_DMA+0x1a8>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d004      	beq.n	8001814 <HAL_ADC_Start_DMA+0xd0>
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a38      	ldr	r2, [pc, #224]	@ (80018f0 <HAL_ADC_Start_DMA+0x1ac>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d10d      	bne.n	8001830 <HAL_ADC_Start_DMA+0xec>
 8001814:	4b35      	ldr	r3, [pc, #212]	@ (80018ec <HAL_ADC_Start_DMA+0x1a8>)
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800181c:	2b00      	cmp	r3, #0
 800181e:	d007      	beq.n	8001830 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001824:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001828:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001834:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001838:	2b00      	cmp	r3, #0
 800183a:	d006      	beq.n	800184a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001840:	f023 0206 	bic.w	r2, r3, #6
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001848:	e002      	b.n	8001850 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	2200      	movs	r2, #0
 800184e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	2200      	movs	r2, #0
 8001854:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	6a1b      	ldr	r3, [r3, #32]
 800185c:	4a25      	ldr	r2, [pc, #148]	@ (80018f4 <HAL_ADC_Start_DMA+0x1b0>)
 800185e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	6a1b      	ldr	r3, [r3, #32]
 8001864:	4a24      	ldr	r2, [pc, #144]	@ (80018f8 <HAL_ADC_Start_DMA+0x1b4>)
 8001866:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	6a1b      	ldr	r3, [r3, #32]
 800186c:	4a23      	ldr	r2, [pc, #140]	@ (80018fc <HAL_ADC_Start_DMA+0x1b8>)
 800186e:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f06f 0202 	mvn.w	r2, #2
 8001878:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	689a      	ldr	r2, [r3, #8]
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001888:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	6a18      	ldr	r0, [r3, #32]
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	334c      	adds	r3, #76	@ 0x4c
 8001894:	4619      	mov	r1, r3
 8001896:	68ba      	ldr	r2, [r7, #8]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	f000 fbaf 	bl	8001ffc <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80018a8:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80018ac:	d108      	bne.n	80018c0 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	689a      	ldr	r2, [r3, #8]
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80018bc:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80018be:	e00f      	b.n	80018e0 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	689a      	ldr	r2, [r3, #8]
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80018ce:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80018d0:	e006      	b.n	80018e0 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	2200      	movs	r2, #0
 80018d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 80018da:	e001      	b.n	80018e0 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80018dc:	2301      	movs	r3, #1
 80018de:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80018e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3718      	adds	r7, #24
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	40012400 	.word	0x40012400
 80018f0:	40012800 	.word	0x40012800
 80018f4:	08001c5f 	.word	0x08001c5f
 80018f8:	08001cdb 	.word	0x08001cdb
 80018fc:	08001cf7 	.word	0x08001cf7

08001900 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001908:	bf00      	nop
 800190a:	370c      	adds	r7, #12
 800190c:	46bd      	mov	sp, r7
 800190e:	bc80      	pop	{r7}
 8001910:	4770      	bx	lr

08001912 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001912:	b480      	push	{r7}
 8001914:	b083      	sub	sp, #12
 8001916:	af00      	add	r7, sp, #0
 8001918:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800191a:	bf00      	nop
 800191c:	370c      	adds	r7, #12
 800191e:	46bd      	mov	sp, r7
 8001920:	bc80      	pop	{r7}
 8001922:	4770      	bx	lr

08001924 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800192c:	bf00      	nop
 800192e:	370c      	adds	r7, #12
 8001930:	46bd      	mov	sp, r7
 8001932:	bc80      	pop	{r7}
 8001934:	4770      	bx	lr
	...

08001938 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001938:	b480      	push	{r7}
 800193a:	b085      	sub	sp, #20
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
 8001940:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001942:	2300      	movs	r3, #0
 8001944:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001946:	2300      	movs	r3, #0
 8001948:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001950:	2b01      	cmp	r3, #1
 8001952:	d101      	bne.n	8001958 <HAL_ADC_ConfigChannel+0x20>
 8001954:	2302      	movs	r3, #2
 8001956:	e0dc      	b.n	8001b12 <HAL_ADC_ConfigChannel+0x1da>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2201      	movs	r2, #1
 800195c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	2b06      	cmp	r3, #6
 8001966:	d81c      	bhi.n	80019a2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	685a      	ldr	r2, [r3, #4]
 8001972:	4613      	mov	r3, r2
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	4413      	add	r3, r2
 8001978:	3b05      	subs	r3, #5
 800197a:	221f      	movs	r2, #31
 800197c:	fa02 f303 	lsl.w	r3, r2, r3
 8001980:	43db      	mvns	r3, r3
 8001982:	4019      	ands	r1, r3
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	6818      	ldr	r0, [r3, #0]
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	685a      	ldr	r2, [r3, #4]
 800198c:	4613      	mov	r3, r2
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	4413      	add	r3, r2
 8001992:	3b05      	subs	r3, #5
 8001994:	fa00 f203 	lsl.w	r2, r0, r3
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	430a      	orrs	r2, r1
 800199e:	635a      	str	r2, [r3, #52]	@ 0x34
 80019a0:	e03c      	b.n	8001a1c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	2b0c      	cmp	r3, #12
 80019a8:	d81c      	bhi.n	80019e4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	685a      	ldr	r2, [r3, #4]
 80019b4:	4613      	mov	r3, r2
 80019b6:	009b      	lsls	r3, r3, #2
 80019b8:	4413      	add	r3, r2
 80019ba:	3b23      	subs	r3, #35	@ 0x23
 80019bc:	221f      	movs	r2, #31
 80019be:	fa02 f303 	lsl.w	r3, r2, r3
 80019c2:	43db      	mvns	r3, r3
 80019c4:	4019      	ands	r1, r3
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	6818      	ldr	r0, [r3, #0]
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	685a      	ldr	r2, [r3, #4]
 80019ce:	4613      	mov	r3, r2
 80019d0:	009b      	lsls	r3, r3, #2
 80019d2:	4413      	add	r3, r2
 80019d4:	3b23      	subs	r3, #35	@ 0x23
 80019d6:	fa00 f203 	lsl.w	r2, r0, r3
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	430a      	orrs	r2, r1
 80019e0:	631a      	str	r2, [r3, #48]	@ 0x30
 80019e2:	e01b      	b.n	8001a1c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	685a      	ldr	r2, [r3, #4]
 80019ee:	4613      	mov	r3, r2
 80019f0:	009b      	lsls	r3, r3, #2
 80019f2:	4413      	add	r3, r2
 80019f4:	3b41      	subs	r3, #65	@ 0x41
 80019f6:	221f      	movs	r2, #31
 80019f8:	fa02 f303 	lsl.w	r3, r2, r3
 80019fc:	43db      	mvns	r3, r3
 80019fe:	4019      	ands	r1, r3
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	6818      	ldr	r0, [r3, #0]
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	685a      	ldr	r2, [r3, #4]
 8001a08:	4613      	mov	r3, r2
 8001a0a:	009b      	lsls	r3, r3, #2
 8001a0c:	4413      	add	r3, r2
 8001a0e:	3b41      	subs	r3, #65	@ 0x41
 8001a10:	fa00 f203 	lsl.w	r2, r0, r3
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	430a      	orrs	r2, r1
 8001a1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2b09      	cmp	r3, #9
 8001a22:	d91c      	bls.n	8001a5e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	68d9      	ldr	r1, [r3, #12]
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	4613      	mov	r3, r2
 8001a30:	005b      	lsls	r3, r3, #1
 8001a32:	4413      	add	r3, r2
 8001a34:	3b1e      	subs	r3, #30
 8001a36:	2207      	movs	r2, #7
 8001a38:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3c:	43db      	mvns	r3, r3
 8001a3e:	4019      	ands	r1, r3
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	6898      	ldr	r0, [r3, #8]
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	4613      	mov	r3, r2
 8001a4a:	005b      	lsls	r3, r3, #1
 8001a4c:	4413      	add	r3, r2
 8001a4e:	3b1e      	subs	r3, #30
 8001a50:	fa00 f203 	lsl.w	r2, r0, r3
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	430a      	orrs	r2, r1
 8001a5a:	60da      	str	r2, [r3, #12]
 8001a5c:	e019      	b.n	8001a92 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	6919      	ldr	r1, [r3, #16]
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	4613      	mov	r3, r2
 8001a6a:	005b      	lsls	r3, r3, #1
 8001a6c:	4413      	add	r3, r2
 8001a6e:	2207      	movs	r2, #7
 8001a70:	fa02 f303 	lsl.w	r3, r2, r3
 8001a74:	43db      	mvns	r3, r3
 8001a76:	4019      	ands	r1, r3
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	6898      	ldr	r0, [r3, #8]
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	4613      	mov	r3, r2
 8001a82:	005b      	lsls	r3, r3, #1
 8001a84:	4413      	add	r3, r2
 8001a86:	fa00 f203 	lsl.w	r2, r0, r3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	430a      	orrs	r2, r1
 8001a90:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	2b10      	cmp	r3, #16
 8001a98:	d003      	beq.n	8001aa2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001a9e:	2b11      	cmp	r3, #17
 8001aa0:	d132      	bne.n	8001b08 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4a1d      	ldr	r2, [pc, #116]	@ (8001b1c <HAL_ADC_ConfigChannel+0x1e4>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d125      	bne.n	8001af8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d126      	bne.n	8001b08 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	689a      	ldr	r2, [r3, #8]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001ac8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	2b10      	cmp	r3, #16
 8001ad0:	d11a      	bne.n	8001b08 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001ad2:	4b13      	ldr	r3, [pc, #76]	@ (8001b20 <HAL_ADC_ConfigChannel+0x1e8>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4a13      	ldr	r2, [pc, #76]	@ (8001b24 <HAL_ADC_ConfigChannel+0x1ec>)
 8001ad8:	fba2 2303 	umull	r2, r3, r2, r3
 8001adc:	0c9a      	lsrs	r2, r3, #18
 8001ade:	4613      	mov	r3, r2
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	4413      	add	r3, r2
 8001ae4:	005b      	lsls	r3, r3, #1
 8001ae6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001ae8:	e002      	b.n	8001af0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001aea:	68bb      	ldr	r3, [r7, #8]
 8001aec:	3b01      	subs	r3, #1
 8001aee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d1f9      	bne.n	8001aea <HAL_ADC_ConfigChannel+0x1b2>
 8001af6:	e007      	b.n	8001b08 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001afc:	f043 0220 	orr.w	r2, r3, #32
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001b04:	2301      	movs	r3, #1
 8001b06:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001b10:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3714      	adds	r7, #20
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bc80      	pop	{r7}
 8001b1a:	4770      	bx	lr
 8001b1c:	40012400 	.word	0x40012400
 8001b20:	20000000 	.word	0x20000000
 8001b24:	431bde83 	.word	0x431bde83

08001b28 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001b30:	2300      	movs	r3, #0
 8001b32:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001b34:	2300      	movs	r3, #0
 8001b36:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	f003 0301 	and.w	r3, r3, #1
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d040      	beq.n	8001bc8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	689a      	ldr	r2, [r3, #8]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f042 0201 	orr.w	r2, r2, #1
 8001b54:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001b56:	4b1f      	ldr	r3, [pc, #124]	@ (8001bd4 <ADC_Enable+0xac>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4a1f      	ldr	r2, [pc, #124]	@ (8001bd8 <ADC_Enable+0xb0>)
 8001b5c:	fba2 2303 	umull	r2, r3, r2, r3
 8001b60:	0c9b      	lsrs	r3, r3, #18
 8001b62:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001b64:	e002      	b.n	8001b6c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001b66:	68bb      	ldr	r3, [r7, #8]
 8001b68:	3b01      	subs	r3, #1
 8001b6a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d1f9      	bne.n	8001b66 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001b72:	f7ff fce1 	bl	8001538 <HAL_GetTick>
 8001b76:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001b78:	e01f      	b.n	8001bba <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001b7a:	f7ff fcdd 	bl	8001538 <HAL_GetTick>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	1ad3      	subs	r3, r2, r3
 8001b84:	2b02      	cmp	r3, #2
 8001b86:	d918      	bls.n	8001bba <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	f003 0301 	and.w	r3, r3, #1
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d011      	beq.n	8001bba <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b9a:	f043 0210 	orr.w	r2, r3, #16
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ba6:	f043 0201 	orr.w	r2, r3, #1
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e007      	b.n	8001bca <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	689b      	ldr	r3, [r3, #8]
 8001bc0:	f003 0301 	and.w	r3, r3, #1
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d1d8      	bne.n	8001b7a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001bc8:	2300      	movs	r3, #0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3710      	adds	r7, #16
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	20000000 	.word	0x20000000
 8001bd8:	431bde83 	.word	0x431bde83

08001bdc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b084      	sub	sp, #16
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001be4:	2300      	movs	r3, #0
 8001be6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	f003 0301 	and.w	r3, r3, #1
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	d12e      	bne.n	8001c54 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	689a      	ldr	r2, [r3, #8]
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f022 0201 	bic.w	r2, r2, #1
 8001c04:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001c06:	f7ff fc97 	bl	8001538 <HAL_GetTick>
 8001c0a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001c0c:	e01b      	b.n	8001c46 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001c0e:	f7ff fc93 	bl	8001538 <HAL_GetTick>
 8001c12:	4602      	mov	r2, r0
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	2b02      	cmp	r3, #2
 8001c1a:	d914      	bls.n	8001c46 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	f003 0301 	and.w	r3, r3, #1
 8001c26:	2b01      	cmp	r3, #1
 8001c28:	d10d      	bne.n	8001c46 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c2e:	f043 0210 	orr.w	r2, r3, #16
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c3a:	f043 0201 	orr.w	r2, r3, #1
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	e007      	b.n	8001c56 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	f003 0301 	and.w	r3, r3, #1
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d0dc      	beq.n	8001c0e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001c54:	2300      	movs	r3, #0
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3710      	adds	r7, #16
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}

08001c5e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b084      	sub	sp, #16
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c6a:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c70:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d127      	bne.n	8001cc8 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c7c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	689b      	ldr	r3, [r3, #8]
 8001c8a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001c8e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001c92:	d115      	bne.n	8001cc0 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d111      	bne.n	8001cc0 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ca0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d105      	bne.n	8001cc0 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cb8:	f043 0201 	orr.w	r2, r3, #1
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001cc0:	68f8      	ldr	r0, [r7, #12]
 8001cc2:	f7ff fe1d 	bl	8001900 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001cc6:	e004      	b.n	8001cd2 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	6a1b      	ldr	r3, [r3, #32]
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cce:	6878      	ldr	r0, [r7, #4]
 8001cd0:	4798      	blx	r3
}
 8001cd2:	bf00      	nop
 8001cd4:	3710      	adds	r7, #16
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}

08001cda <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001cda:	b580      	push	{r7, lr}
 8001cdc:	b084      	sub	sp, #16
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ce6:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001ce8:	68f8      	ldr	r0, [r7, #12]
 8001cea:	f7ff fe12 	bl	8001912 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001cee:	bf00      	nop
 8001cf0:	3710      	adds	r7, #16
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}

08001cf6 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001cf6:	b580      	push	{r7, lr}
 8001cf8:	b084      	sub	sp, #16
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d02:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d08:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d14:	f043 0204 	orr.w	r2, r3, #4
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001d1c:	68f8      	ldr	r0, [r7, #12]
 8001d1e:	f7ff fe01 	bl	8001924 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001d22:	bf00      	nop
 8001d24:	3710      	adds	r7, #16
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
	...

08001d2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b085      	sub	sp, #20
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	f003 0307 	and.w	r3, r3, #7
 8001d3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d3c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d70 <__NVIC_SetPriorityGrouping+0x44>)
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d42:	68ba      	ldr	r2, [r7, #8]
 8001d44:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d48:	4013      	ands	r3, r2
 8001d4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d54:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d5e:	4a04      	ldr	r2, [pc, #16]	@ (8001d70 <__NVIC_SetPriorityGrouping+0x44>)
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	60d3      	str	r3, [r2, #12]
}
 8001d64:	bf00      	nop
 8001d66:	3714      	adds	r7, #20
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bc80      	pop	{r7}
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	e000ed00 	.word	0xe000ed00

08001d74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d78:	4b04      	ldr	r3, [pc, #16]	@ (8001d8c <__NVIC_GetPriorityGrouping+0x18>)
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	0a1b      	lsrs	r3, r3, #8
 8001d7e:	f003 0307 	and.w	r3, r3, #7
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bc80      	pop	{r7}
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	e000ed00 	.word	0xe000ed00

08001d90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	4603      	mov	r3, r0
 8001d98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	db0b      	blt.n	8001dba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001da2:	79fb      	ldrb	r3, [r7, #7]
 8001da4:	f003 021f 	and.w	r2, r3, #31
 8001da8:	4906      	ldr	r1, [pc, #24]	@ (8001dc4 <__NVIC_EnableIRQ+0x34>)
 8001daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dae:	095b      	lsrs	r3, r3, #5
 8001db0:	2001      	movs	r0, #1
 8001db2:	fa00 f202 	lsl.w	r2, r0, r2
 8001db6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001dba:	bf00      	nop
 8001dbc:	370c      	adds	r7, #12
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bc80      	pop	{r7}
 8001dc2:	4770      	bx	lr
 8001dc4:	e000e100 	.word	0xe000e100

08001dc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	4603      	mov	r3, r0
 8001dd0:	6039      	str	r1, [r7, #0]
 8001dd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	db0a      	blt.n	8001df2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	b2da      	uxtb	r2, r3
 8001de0:	490c      	ldr	r1, [pc, #48]	@ (8001e14 <__NVIC_SetPriority+0x4c>)
 8001de2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de6:	0112      	lsls	r2, r2, #4
 8001de8:	b2d2      	uxtb	r2, r2
 8001dea:	440b      	add	r3, r1
 8001dec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001df0:	e00a      	b.n	8001e08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	b2da      	uxtb	r2, r3
 8001df6:	4908      	ldr	r1, [pc, #32]	@ (8001e18 <__NVIC_SetPriority+0x50>)
 8001df8:	79fb      	ldrb	r3, [r7, #7]
 8001dfa:	f003 030f 	and.w	r3, r3, #15
 8001dfe:	3b04      	subs	r3, #4
 8001e00:	0112      	lsls	r2, r2, #4
 8001e02:	b2d2      	uxtb	r2, r2
 8001e04:	440b      	add	r3, r1
 8001e06:	761a      	strb	r2, [r3, #24]
}
 8001e08:	bf00      	nop
 8001e0a:	370c      	adds	r7, #12
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bc80      	pop	{r7}
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	e000e100 	.word	0xe000e100
 8001e18:	e000ed00 	.word	0xe000ed00

08001e1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b089      	sub	sp, #36	@ 0x24
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	60f8      	str	r0, [r7, #12]
 8001e24:	60b9      	str	r1, [r7, #8]
 8001e26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	f003 0307 	and.w	r3, r3, #7
 8001e2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e30:	69fb      	ldr	r3, [r7, #28]
 8001e32:	f1c3 0307 	rsb	r3, r3, #7
 8001e36:	2b04      	cmp	r3, #4
 8001e38:	bf28      	it	cs
 8001e3a:	2304      	movcs	r3, #4
 8001e3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e3e:	69fb      	ldr	r3, [r7, #28]
 8001e40:	3304      	adds	r3, #4
 8001e42:	2b06      	cmp	r3, #6
 8001e44:	d902      	bls.n	8001e4c <NVIC_EncodePriority+0x30>
 8001e46:	69fb      	ldr	r3, [r7, #28]
 8001e48:	3b03      	subs	r3, #3
 8001e4a:	e000      	b.n	8001e4e <NVIC_EncodePriority+0x32>
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e50:	f04f 32ff 	mov.w	r2, #4294967295
 8001e54:	69bb      	ldr	r3, [r7, #24]
 8001e56:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5a:	43da      	mvns	r2, r3
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	401a      	ands	r2, r3
 8001e60:	697b      	ldr	r3, [r7, #20]
 8001e62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e64:	f04f 31ff 	mov.w	r1, #4294967295
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e6e:	43d9      	mvns	r1, r3
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e74:	4313      	orrs	r3, r2
         );
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3724      	adds	r7, #36	@ 0x24
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bc80      	pop	{r7}
 8001e7e:	4770      	bx	lr

08001e80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	3b01      	subs	r3, #1
 8001e8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e90:	d301      	bcc.n	8001e96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e92:	2301      	movs	r3, #1
 8001e94:	e00f      	b.n	8001eb6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e96:	4a0a      	ldr	r2, [pc, #40]	@ (8001ec0 <SysTick_Config+0x40>)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	3b01      	subs	r3, #1
 8001e9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e9e:	210f      	movs	r1, #15
 8001ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ea4:	f7ff ff90 	bl	8001dc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ea8:	4b05      	ldr	r3, [pc, #20]	@ (8001ec0 <SysTick_Config+0x40>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eae:	4b04      	ldr	r3, [pc, #16]	@ (8001ec0 <SysTick_Config+0x40>)
 8001eb0:	2207      	movs	r2, #7
 8001eb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001eb4:	2300      	movs	r3, #0
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	e000e010 	.word	0xe000e010

08001ec4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ecc:	6878      	ldr	r0, [r7, #4]
 8001ece:	f7ff ff2d 	bl	8001d2c <__NVIC_SetPriorityGrouping>
}
 8001ed2:	bf00      	nop
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}

08001eda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001eda:	b580      	push	{r7, lr}
 8001edc:	b086      	sub	sp, #24
 8001ede:	af00      	add	r7, sp, #0
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	60b9      	str	r1, [r7, #8]
 8001ee4:	607a      	str	r2, [r7, #4]
 8001ee6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001eec:	f7ff ff42 	bl	8001d74 <__NVIC_GetPriorityGrouping>
 8001ef0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ef2:	687a      	ldr	r2, [r7, #4]
 8001ef4:	68b9      	ldr	r1, [r7, #8]
 8001ef6:	6978      	ldr	r0, [r7, #20]
 8001ef8:	f7ff ff90 	bl	8001e1c <NVIC_EncodePriority>
 8001efc:	4602      	mov	r2, r0
 8001efe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f02:	4611      	mov	r1, r2
 8001f04:	4618      	mov	r0, r3
 8001f06:	f7ff ff5f 	bl	8001dc8 <__NVIC_SetPriority>
}
 8001f0a:	bf00      	nop
 8001f0c:	3718      	adds	r7, #24
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}

08001f12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f12:	b580      	push	{r7, lr}
 8001f14:	b082      	sub	sp, #8
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	4603      	mov	r3, r0
 8001f1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7ff ff35 	bl	8001d90 <__NVIC_EnableIRQ>
}
 8001f26:	bf00      	nop
 8001f28:	3708      	adds	r7, #8
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}

08001f2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f2e:	b580      	push	{r7, lr}
 8001f30:	b082      	sub	sp, #8
 8001f32:	af00      	add	r7, sp, #0
 8001f34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f36:	6878      	ldr	r0, [r7, #4]
 8001f38:	f7ff ffa2 	bl	8001e80 <SysTick_Config>
 8001f3c:	4603      	mov	r3, r0
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3708      	adds	r7, #8
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
	...

08001f48 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b085      	sub	sp, #20
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001f50:	2300      	movs	r3, #0
 8001f52:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d101      	bne.n	8001f5e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e043      	b.n	8001fe6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	461a      	mov	r2, r3
 8001f64:	4b22      	ldr	r3, [pc, #136]	@ (8001ff0 <HAL_DMA_Init+0xa8>)
 8001f66:	4413      	add	r3, r2
 8001f68:	4a22      	ldr	r2, [pc, #136]	@ (8001ff4 <HAL_DMA_Init+0xac>)
 8001f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f6e:	091b      	lsrs	r3, r3, #4
 8001f70:	009a      	lsls	r2, r3, #2
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	4a1f      	ldr	r2, [pc, #124]	@ (8001ff8 <HAL_DMA_Init+0xb0>)
 8001f7a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2202      	movs	r2, #2
 8001f80:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001f92:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001f96:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001fa0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	68db      	ldr	r3, [r3, #12]
 8001fa6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	695b      	ldr	r3, [r3, #20]
 8001fb2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fb8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	69db      	ldr	r3, [r3, #28]
 8001fbe:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001fc0:	68fa      	ldr	r2, [r7, #12]
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	68fa      	ldr	r2, [r7, #12]
 8001fcc:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2200      	movs	r2, #0
 8001fe0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001fe4:	2300      	movs	r3, #0
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3714      	adds	r7, #20
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bc80      	pop	{r7}
 8001fee:	4770      	bx	lr
 8001ff0:	bffdfff8 	.word	0xbffdfff8
 8001ff4:	cccccccd 	.word	0xcccccccd
 8001ff8:	40020000 	.word	0x40020000

08001ffc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b086      	sub	sp, #24
 8002000:	af00      	add	r7, sp, #0
 8002002:	60f8      	str	r0, [r7, #12]
 8002004:	60b9      	str	r1, [r7, #8]
 8002006:	607a      	str	r2, [r7, #4]
 8002008:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800200a:	2300      	movs	r3, #0
 800200c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002014:	2b01      	cmp	r3, #1
 8002016:	d101      	bne.n	800201c <HAL_DMA_Start_IT+0x20>
 8002018:	2302      	movs	r3, #2
 800201a:	e04b      	b.n	80020b4 <HAL_DMA_Start_IT+0xb8>
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	2201      	movs	r2, #1
 8002020:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800202a:	b2db      	uxtb	r3, r3
 800202c:	2b01      	cmp	r3, #1
 800202e:	d13a      	bne.n	80020a6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	2202      	movs	r2, #2
 8002034:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	2200      	movs	r2, #0
 800203c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f022 0201 	bic.w	r2, r2, #1
 800204c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	687a      	ldr	r2, [r7, #4]
 8002052:	68b9      	ldr	r1, [r7, #8]
 8002054:	68f8      	ldr	r0, [r7, #12]
 8002056:	f000 f937 	bl	80022c8 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800205e:	2b00      	cmp	r3, #0
 8002060:	d008      	beq.n	8002074 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f042 020e 	orr.w	r2, r2, #14
 8002070:	601a      	str	r2, [r3, #0]
 8002072:	e00f      	b.n	8002094 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f022 0204 	bic.w	r2, r2, #4
 8002082:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f042 020a 	orr.w	r2, r2, #10
 8002092:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f042 0201 	orr.w	r2, r2, #1
 80020a2:	601a      	str	r2, [r3, #0]
 80020a4:	e005      	b.n	80020b2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	2200      	movs	r2, #0
 80020aa:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80020ae:	2302      	movs	r3, #2
 80020b0:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80020b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3718      	adds	r7, #24
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}

080020bc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b084      	sub	sp, #16
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d8:	2204      	movs	r2, #4
 80020da:	409a      	lsls	r2, r3
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	4013      	ands	r3, r2
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d04f      	beq.n	8002184 <HAL_DMA_IRQHandler+0xc8>
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	f003 0304 	and.w	r3, r3, #4
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d04a      	beq.n	8002184 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f003 0320 	and.w	r3, r3, #32
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d107      	bne.n	800210c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f022 0204 	bic.w	r2, r2, #4
 800210a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a66      	ldr	r2, [pc, #408]	@ (80022ac <HAL_DMA_IRQHandler+0x1f0>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d029      	beq.n	800216a <HAL_DMA_IRQHandler+0xae>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a65      	ldr	r2, [pc, #404]	@ (80022b0 <HAL_DMA_IRQHandler+0x1f4>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d022      	beq.n	8002166 <HAL_DMA_IRQHandler+0xaa>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a63      	ldr	r2, [pc, #396]	@ (80022b4 <HAL_DMA_IRQHandler+0x1f8>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d01a      	beq.n	8002160 <HAL_DMA_IRQHandler+0xa4>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a62      	ldr	r2, [pc, #392]	@ (80022b8 <HAL_DMA_IRQHandler+0x1fc>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d012      	beq.n	800215a <HAL_DMA_IRQHandler+0x9e>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a60      	ldr	r2, [pc, #384]	@ (80022bc <HAL_DMA_IRQHandler+0x200>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d00a      	beq.n	8002154 <HAL_DMA_IRQHandler+0x98>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a5f      	ldr	r2, [pc, #380]	@ (80022c0 <HAL_DMA_IRQHandler+0x204>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d102      	bne.n	800214e <HAL_DMA_IRQHandler+0x92>
 8002148:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800214c:	e00e      	b.n	800216c <HAL_DMA_IRQHandler+0xb0>
 800214e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002152:	e00b      	b.n	800216c <HAL_DMA_IRQHandler+0xb0>
 8002154:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002158:	e008      	b.n	800216c <HAL_DMA_IRQHandler+0xb0>
 800215a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800215e:	e005      	b.n	800216c <HAL_DMA_IRQHandler+0xb0>
 8002160:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002164:	e002      	b.n	800216c <HAL_DMA_IRQHandler+0xb0>
 8002166:	2340      	movs	r3, #64	@ 0x40
 8002168:	e000      	b.n	800216c <HAL_DMA_IRQHandler+0xb0>
 800216a:	2304      	movs	r3, #4
 800216c:	4a55      	ldr	r2, [pc, #340]	@ (80022c4 <HAL_DMA_IRQHandler+0x208>)
 800216e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002174:	2b00      	cmp	r3, #0
 8002176:	f000 8094 	beq.w	80022a2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002182:	e08e      	b.n	80022a2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002188:	2202      	movs	r2, #2
 800218a:	409a      	lsls	r2, r3
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	4013      	ands	r3, r2
 8002190:	2b00      	cmp	r3, #0
 8002192:	d056      	beq.n	8002242 <HAL_DMA_IRQHandler+0x186>
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	f003 0302 	and.w	r3, r3, #2
 800219a:	2b00      	cmp	r3, #0
 800219c:	d051      	beq.n	8002242 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 0320 	and.w	r3, r3, #32
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d10b      	bne.n	80021c4 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f022 020a 	bic.w	r2, r2, #10
 80021ba:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2201      	movs	r2, #1
 80021c0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a38      	ldr	r2, [pc, #224]	@ (80022ac <HAL_DMA_IRQHandler+0x1f0>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d029      	beq.n	8002222 <HAL_DMA_IRQHandler+0x166>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a37      	ldr	r2, [pc, #220]	@ (80022b0 <HAL_DMA_IRQHandler+0x1f4>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d022      	beq.n	800221e <HAL_DMA_IRQHandler+0x162>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a35      	ldr	r2, [pc, #212]	@ (80022b4 <HAL_DMA_IRQHandler+0x1f8>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d01a      	beq.n	8002218 <HAL_DMA_IRQHandler+0x15c>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a34      	ldr	r2, [pc, #208]	@ (80022b8 <HAL_DMA_IRQHandler+0x1fc>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d012      	beq.n	8002212 <HAL_DMA_IRQHandler+0x156>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a32      	ldr	r2, [pc, #200]	@ (80022bc <HAL_DMA_IRQHandler+0x200>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d00a      	beq.n	800220c <HAL_DMA_IRQHandler+0x150>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a31      	ldr	r2, [pc, #196]	@ (80022c0 <HAL_DMA_IRQHandler+0x204>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d102      	bne.n	8002206 <HAL_DMA_IRQHandler+0x14a>
 8002200:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002204:	e00e      	b.n	8002224 <HAL_DMA_IRQHandler+0x168>
 8002206:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800220a:	e00b      	b.n	8002224 <HAL_DMA_IRQHandler+0x168>
 800220c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002210:	e008      	b.n	8002224 <HAL_DMA_IRQHandler+0x168>
 8002212:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002216:	e005      	b.n	8002224 <HAL_DMA_IRQHandler+0x168>
 8002218:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800221c:	e002      	b.n	8002224 <HAL_DMA_IRQHandler+0x168>
 800221e:	2320      	movs	r3, #32
 8002220:	e000      	b.n	8002224 <HAL_DMA_IRQHandler+0x168>
 8002222:	2302      	movs	r3, #2
 8002224:	4a27      	ldr	r2, [pc, #156]	@ (80022c4 <HAL_DMA_IRQHandler+0x208>)
 8002226:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2200      	movs	r2, #0
 800222c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002234:	2b00      	cmp	r3, #0
 8002236:	d034      	beq.n	80022a2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800223c:	6878      	ldr	r0, [r7, #4]
 800223e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002240:	e02f      	b.n	80022a2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002246:	2208      	movs	r2, #8
 8002248:	409a      	lsls	r2, r3
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	4013      	ands	r3, r2
 800224e:	2b00      	cmp	r3, #0
 8002250:	d028      	beq.n	80022a4 <HAL_DMA_IRQHandler+0x1e8>
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	f003 0308 	and.w	r3, r3, #8
 8002258:	2b00      	cmp	r3, #0
 800225a:	d023      	beq.n	80022a4 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f022 020e 	bic.w	r2, r2, #14
 800226a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002274:	2101      	movs	r1, #1
 8002276:	fa01 f202 	lsl.w	r2, r1, r2
 800227a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2201      	movs	r2, #1
 8002280:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2201      	movs	r2, #1
 8002286:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2200      	movs	r2, #0
 800228e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002296:	2b00      	cmp	r3, #0
 8002298:	d004      	beq.n	80022a4 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229e:	6878      	ldr	r0, [r7, #4]
 80022a0:	4798      	blx	r3
    }
  }
  return;
 80022a2:	bf00      	nop
 80022a4:	bf00      	nop
}
 80022a6:	3710      	adds	r7, #16
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	40020008 	.word	0x40020008
 80022b0:	4002001c 	.word	0x4002001c
 80022b4:	40020030 	.word	0x40020030
 80022b8:	40020044 	.word	0x40020044
 80022bc:	40020058 	.word	0x40020058
 80022c0:	4002006c 	.word	0x4002006c
 80022c4:	40020000 	.word	0x40020000

080022c8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b085      	sub	sp, #20
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	60f8      	str	r0, [r7, #12]
 80022d0:	60b9      	str	r1, [r7, #8]
 80022d2:	607a      	str	r2, [r7, #4]
 80022d4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022de:	2101      	movs	r1, #1
 80022e0:	fa01 f202 	lsl.w	r2, r1, r2
 80022e4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	683a      	ldr	r2, [r7, #0]
 80022ec:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	2b10      	cmp	r3, #16
 80022f4:	d108      	bne.n	8002308 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	687a      	ldr	r2, [r7, #4]
 80022fc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	68ba      	ldr	r2, [r7, #8]
 8002304:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002306:	e007      	b.n	8002318 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	68ba      	ldr	r2, [r7, #8]
 800230e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	687a      	ldr	r2, [r7, #4]
 8002316:	60da      	str	r2, [r3, #12]
}
 8002318:	bf00      	nop
 800231a:	3714      	adds	r7, #20
 800231c:	46bd      	mov	sp, r7
 800231e:	bc80      	pop	{r7}
 8002320:	4770      	bx	lr
	...

08002324 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002324:	b480      	push	{r7}
 8002326:	b08b      	sub	sp, #44	@ 0x2c
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
 800232c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800232e:	2300      	movs	r3, #0
 8002330:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002332:	2300      	movs	r3, #0
 8002334:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002336:	e169      	b.n	800260c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002338:	2201      	movs	r2, #1
 800233a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800233c:	fa02 f303 	lsl.w	r3, r2, r3
 8002340:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	69fa      	ldr	r2, [r7, #28]
 8002348:	4013      	ands	r3, r2
 800234a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	69fb      	ldr	r3, [r7, #28]
 8002350:	429a      	cmp	r2, r3
 8002352:	f040 8158 	bne.w	8002606 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	4a9a      	ldr	r2, [pc, #616]	@ (80025c4 <HAL_GPIO_Init+0x2a0>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d05e      	beq.n	800241e <HAL_GPIO_Init+0xfa>
 8002360:	4a98      	ldr	r2, [pc, #608]	@ (80025c4 <HAL_GPIO_Init+0x2a0>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d875      	bhi.n	8002452 <HAL_GPIO_Init+0x12e>
 8002366:	4a98      	ldr	r2, [pc, #608]	@ (80025c8 <HAL_GPIO_Init+0x2a4>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d058      	beq.n	800241e <HAL_GPIO_Init+0xfa>
 800236c:	4a96      	ldr	r2, [pc, #600]	@ (80025c8 <HAL_GPIO_Init+0x2a4>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d86f      	bhi.n	8002452 <HAL_GPIO_Init+0x12e>
 8002372:	4a96      	ldr	r2, [pc, #600]	@ (80025cc <HAL_GPIO_Init+0x2a8>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d052      	beq.n	800241e <HAL_GPIO_Init+0xfa>
 8002378:	4a94      	ldr	r2, [pc, #592]	@ (80025cc <HAL_GPIO_Init+0x2a8>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d869      	bhi.n	8002452 <HAL_GPIO_Init+0x12e>
 800237e:	4a94      	ldr	r2, [pc, #592]	@ (80025d0 <HAL_GPIO_Init+0x2ac>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d04c      	beq.n	800241e <HAL_GPIO_Init+0xfa>
 8002384:	4a92      	ldr	r2, [pc, #584]	@ (80025d0 <HAL_GPIO_Init+0x2ac>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d863      	bhi.n	8002452 <HAL_GPIO_Init+0x12e>
 800238a:	4a92      	ldr	r2, [pc, #584]	@ (80025d4 <HAL_GPIO_Init+0x2b0>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d046      	beq.n	800241e <HAL_GPIO_Init+0xfa>
 8002390:	4a90      	ldr	r2, [pc, #576]	@ (80025d4 <HAL_GPIO_Init+0x2b0>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d85d      	bhi.n	8002452 <HAL_GPIO_Init+0x12e>
 8002396:	2b12      	cmp	r3, #18
 8002398:	d82a      	bhi.n	80023f0 <HAL_GPIO_Init+0xcc>
 800239a:	2b12      	cmp	r3, #18
 800239c:	d859      	bhi.n	8002452 <HAL_GPIO_Init+0x12e>
 800239e:	a201      	add	r2, pc, #4	@ (adr r2, 80023a4 <HAL_GPIO_Init+0x80>)
 80023a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023a4:	0800241f 	.word	0x0800241f
 80023a8:	080023f9 	.word	0x080023f9
 80023ac:	0800240b 	.word	0x0800240b
 80023b0:	0800244d 	.word	0x0800244d
 80023b4:	08002453 	.word	0x08002453
 80023b8:	08002453 	.word	0x08002453
 80023bc:	08002453 	.word	0x08002453
 80023c0:	08002453 	.word	0x08002453
 80023c4:	08002453 	.word	0x08002453
 80023c8:	08002453 	.word	0x08002453
 80023cc:	08002453 	.word	0x08002453
 80023d0:	08002453 	.word	0x08002453
 80023d4:	08002453 	.word	0x08002453
 80023d8:	08002453 	.word	0x08002453
 80023dc:	08002453 	.word	0x08002453
 80023e0:	08002453 	.word	0x08002453
 80023e4:	08002453 	.word	0x08002453
 80023e8:	08002401 	.word	0x08002401
 80023ec:	08002415 	.word	0x08002415
 80023f0:	4a79      	ldr	r2, [pc, #484]	@ (80025d8 <HAL_GPIO_Init+0x2b4>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d013      	beq.n	800241e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80023f6:	e02c      	b.n	8002452 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	68db      	ldr	r3, [r3, #12]
 80023fc:	623b      	str	r3, [r7, #32]
          break;
 80023fe:	e029      	b.n	8002454 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	68db      	ldr	r3, [r3, #12]
 8002404:	3304      	adds	r3, #4
 8002406:	623b      	str	r3, [r7, #32]
          break;
 8002408:	e024      	b.n	8002454 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	68db      	ldr	r3, [r3, #12]
 800240e:	3308      	adds	r3, #8
 8002410:	623b      	str	r3, [r7, #32]
          break;
 8002412:	e01f      	b.n	8002454 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	68db      	ldr	r3, [r3, #12]
 8002418:	330c      	adds	r3, #12
 800241a:	623b      	str	r3, [r7, #32]
          break;
 800241c:	e01a      	b.n	8002454 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d102      	bne.n	800242c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002426:	2304      	movs	r3, #4
 8002428:	623b      	str	r3, [r7, #32]
          break;
 800242a:	e013      	b.n	8002454 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	2b01      	cmp	r3, #1
 8002432:	d105      	bne.n	8002440 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002434:	2308      	movs	r3, #8
 8002436:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	69fa      	ldr	r2, [r7, #28]
 800243c:	611a      	str	r2, [r3, #16]
          break;
 800243e:	e009      	b.n	8002454 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002440:	2308      	movs	r3, #8
 8002442:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	69fa      	ldr	r2, [r7, #28]
 8002448:	615a      	str	r2, [r3, #20]
          break;
 800244a:	e003      	b.n	8002454 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800244c:	2300      	movs	r3, #0
 800244e:	623b      	str	r3, [r7, #32]
          break;
 8002450:	e000      	b.n	8002454 <HAL_GPIO_Init+0x130>
          break;
 8002452:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002454:	69bb      	ldr	r3, [r7, #24]
 8002456:	2bff      	cmp	r3, #255	@ 0xff
 8002458:	d801      	bhi.n	800245e <HAL_GPIO_Init+0x13a>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	e001      	b.n	8002462 <HAL_GPIO_Init+0x13e>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	3304      	adds	r3, #4
 8002462:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002464:	69bb      	ldr	r3, [r7, #24]
 8002466:	2bff      	cmp	r3, #255	@ 0xff
 8002468:	d802      	bhi.n	8002470 <HAL_GPIO_Init+0x14c>
 800246a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800246c:	009b      	lsls	r3, r3, #2
 800246e:	e002      	b.n	8002476 <HAL_GPIO_Init+0x152>
 8002470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002472:	3b08      	subs	r3, #8
 8002474:	009b      	lsls	r3, r3, #2
 8002476:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	210f      	movs	r1, #15
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	fa01 f303 	lsl.w	r3, r1, r3
 8002484:	43db      	mvns	r3, r3
 8002486:	401a      	ands	r2, r3
 8002488:	6a39      	ldr	r1, [r7, #32]
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	fa01 f303 	lsl.w	r3, r1, r3
 8002490:	431a      	orrs	r2, r3
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	f000 80b1 	beq.w	8002606 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80024a4:	4b4d      	ldr	r3, [pc, #308]	@ (80025dc <HAL_GPIO_Init+0x2b8>)
 80024a6:	699b      	ldr	r3, [r3, #24]
 80024a8:	4a4c      	ldr	r2, [pc, #304]	@ (80025dc <HAL_GPIO_Init+0x2b8>)
 80024aa:	f043 0301 	orr.w	r3, r3, #1
 80024ae:	6193      	str	r3, [r2, #24]
 80024b0:	4b4a      	ldr	r3, [pc, #296]	@ (80025dc <HAL_GPIO_Init+0x2b8>)
 80024b2:	699b      	ldr	r3, [r3, #24]
 80024b4:	f003 0301 	and.w	r3, r3, #1
 80024b8:	60bb      	str	r3, [r7, #8]
 80024ba:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80024bc:	4a48      	ldr	r2, [pc, #288]	@ (80025e0 <HAL_GPIO_Init+0x2bc>)
 80024be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024c0:	089b      	lsrs	r3, r3, #2
 80024c2:	3302      	adds	r3, #2
 80024c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024c8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80024ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024cc:	f003 0303 	and.w	r3, r3, #3
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	220f      	movs	r2, #15
 80024d4:	fa02 f303 	lsl.w	r3, r2, r3
 80024d8:	43db      	mvns	r3, r3
 80024da:	68fa      	ldr	r2, [r7, #12]
 80024dc:	4013      	ands	r3, r2
 80024de:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	4a40      	ldr	r2, [pc, #256]	@ (80025e4 <HAL_GPIO_Init+0x2c0>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d013      	beq.n	8002510 <HAL_GPIO_Init+0x1ec>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	4a3f      	ldr	r2, [pc, #252]	@ (80025e8 <HAL_GPIO_Init+0x2c4>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d00d      	beq.n	800250c <HAL_GPIO_Init+0x1e8>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	4a3e      	ldr	r2, [pc, #248]	@ (80025ec <HAL_GPIO_Init+0x2c8>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d007      	beq.n	8002508 <HAL_GPIO_Init+0x1e4>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	4a3d      	ldr	r2, [pc, #244]	@ (80025f0 <HAL_GPIO_Init+0x2cc>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d101      	bne.n	8002504 <HAL_GPIO_Init+0x1e0>
 8002500:	2303      	movs	r3, #3
 8002502:	e006      	b.n	8002512 <HAL_GPIO_Init+0x1ee>
 8002504:	2304      	movs	r3, #4
 8002506:	e004      	b.n	8002512 <HAL_GPIO_Init+0x1ee>
 8002508:	2302      	movs	r3, #2
 800250a:	e002      	b.n	8002512 <HAL_GPIO_Init+0x1ee>
 800250c:	2301      	movs	r3, #1
 800250e:	e000      	b.n	8002512 <HAL_GPIO_Init+0x1ee>
 8002510:	2300      	movs	r3, #0
 8002512:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002514:	f002 0203 	and.w	r2, r2, #3
 8002518:	0092      	lsls	r2, r2, #2
 800251a:	4093      	lsls	r3, r2
 800251c:	68fa      	ldr	r2, [r7, #12]
 800251e:	4313      	orrs	r3, r2
 8002520:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002522:	492f      	ldr	r1, [pc, #188]	@ (80025e0 <HAL_GPIO_Init+0x2bc>)
 8002524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002526:	089b      	lsrs	r3, r3, #2
 8002528:	3302      	adds	r3, #2
 800252a:	68fa      	ldr	r2, [r7, #12]
 800252c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002538:	2b00      	cmp	r3, #0
 800253a:	d006      	beq.n	800254a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800253c:	4b2d      	ldr	r3, [pc, #180]	@ (80025f4 <HAL_GPIO_Init+0x2d0>)
 800253e:	689a      	ldr	r2, [r3, #8]
 8002540:	492c      	ldr	r1, [pc, #176]	@ (80025f4 <HAL_GPIO_Init+0x2d0>)
 8002542:	69bb      	ldr	r3, [r7, #24]
 8002544:	4313      	orrs	r3, r2
 8002546:	608b      	str	r3, [r1, #8]
 8002548:	e006      	b.n	8002558 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800254a:	4b2a      	ldr	r3, [pc, #168]	@ (80025f4 <HAL_GPIO_Init+0x2d0>)
 800254c:	689a      	ldr	r2, [r3, #8]
 800254e:	69bb      	ldr	r3, [r7, #24]
 8002550:	43db      	mvns	r3, r3
 8002552:	4928      	ldr	r1, [pc, #160]	@ (80025f4 <HAL_GPIO_Init+0x2d0>)
 8002554:	4013      	ands	r3, r2
 8002556:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002560:	2b00      	cmp	r3, #0
 8002562:	d006      	beq.n	8002572 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002564:	4b23      	ldr	r3, [pc, #140]	@ (80025f4 <HAL_GPIO_Init+0x2d0>)
 8002566:	68da      	ldr	r2, [r3, #12]
 8002568:	4922      	ldr	r1, [pc, #136]	@ (80025f4 <HAL_GPIO_Init+0x2d0>)
 800256a:	69bb      	ldr	r3, [r7, #24]
 800256c:	4313      	orrs	r3, r2
 800256e:	60cb      	str	r3, [r1, #12]
 8002570:	e006      	b.n	8002580 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002572:	4b20      	ldr	r3, [pc, #128]	@ (80025f4 <HAL_GPIO_Init+0x2d0>)
 8002574:	68da      	ldr	r2, [r3, #12]
 8002576:	69bb      	ldr	r3, [r7, #24]
 8002578:	43db      	mvns	r3, r3
 800257a:	491e      	ldr	r1, [pc, #120]	@ (80025f4 <HAL_GPIO_Init+0x2d0>)
 800257c:	4013      	ands	r3, r2
 800257e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002588:	2b00      	cmp	r3, #0
 800258a:	d006      	beq.n	800259a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800258c:	4b19      	ldr	r3, [pc, #100]	@ (80025f4 <HAL_GPIO_Init+0x2d0>)
 800258e:	685a      	ldr	r2, [r3, #4]
 8002590:	4918      	ldr	r1, [pc, #96]	@ (80025f4 <HAL_GPIO_Init+0x2d0>)
 8002592:	69bb      	ldr	r3, [r7, #24]
 8002594:	4313      	orrs	r3, r2
 8002596:	604b      	str	r3, [r1, #4]
 8002598:	e006      	b.n	80025a8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800259a:	4b16      	ldr	r3, [pc, #88]	@ (80025f4 <HAL_GPIO_Init+0x2d0>)
 800259c:	685a      	ldr	r2, [r3, #4]
 800259e:	69bb      	ldr	r3, [r7, #24]
 80025a0:	43db      	mvns	r3, r3
 80025a2:	4914      	ldr	r1, [pc, #80]	@ (80025f4 <HAL_GPIO_Init+0x2d0>)
 80025a4:	4013      	ands	r3, r2
 80025a6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d021      	beq.n	80025f8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80025b4:	4b0f      	ldr	r3, [pc, #60]	@ (80025f4 <HAL_GPIO_Init+0x2d0>)
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	490e      	ldr	r1, [pc, #56]	@ (80025f4 <HAL_GPIO_Init+0x2d0>)
 80025ba:	69bb      	ldr	r3, [r7, #24]
 80025bc:	4313      	orrs	r3, r2
 80025be:	600b      	str	r3, [r1, #0]
 80025c0:	e021      	b.n	8002606 <HAL_GPIO_Init+0x2e2>
 80025c2:	bf00      	nop
 80025c4:	10320000 	.word	0x10320000
 80025c8:	10310000 	.word	0x10310000
 80025cc:	10220000 	.word	0x10220000
 80025d0:	10210000 	.word	0x10210000
 80025d4:	10120000 	.word	0x10120000
 80025d8:	10110000 	.word	0x10110000
 80025dc:	40021000 	.word	0x40021000
 80025e0:	40010000 	.word	0x40010000
 80025e4:	40010800 	.word	0x40010800
 80025e8:	40010c00 	.word	0x40010c00
 80025ec:	40011000 	.word	0x40011000
 80025f0:	40011400 	.word	0x40011400
 80025f4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80025f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002628 <HAL_GPIO_Init+0x304>)
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	69bb      	ldr	r3, [r7, #24]
 80025fe:	43db      	mvns	r3, r3
 8002600:	4909      	ldr	r1, [pc, #36]	@ (8002628 <HAL_GPIO_Init+0x304>)
 8002602:	4013      	ands	r3, r2
 8002604:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002608:	3301      	adds	r3, #1
 800260a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002612:	fa22 f303 	lsr.w	r3, r2, r3
 8002616:	2b00      	cmp	r3, #0
 8002618:	f47f ae8e 	bne.w	8002338 <HAL_GPIO_Init+0x14>
  }
}
 800261c:	bf00      	nop
 800261e:	bf00      	nop
 8002620:	372c      	adds	r7, #44	@ 0x2c
 8002622:	46bd      	mov	sp, r7
 8002624:	bc80      	pop	{r7}
 8002626:	4770      	bx	lr
 8002628:	40010400 	.word	0x40010400

0800262c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800262c:	b480      	push	{r7}
 800262e:	b085      	sub	sp, #20
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
 8002634:	460b      	mov	r3, r1
 8002636:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	689a      	ldr	r2, [r3, #8]
 800263c:	887b      	ldrh	r3, [r7, #2]
 800263e:	4013      	ands	r3, r2
 8002640:	2b00      	cmp	r3, #0
 8002642:	d002      	beq.n	800264a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002644:	2301      	movs	r3, #1
 8002646:	73fb      	strb	r3, [r7, #15]
 8002648:	e001      	b.n	800264e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800264a:	2300      	movs	r3, #0
 800264c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800264e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002650:	4618      	mov	r0, r3
 8002652:	3714      	adds	r7, #20
 8002654:	46bd      	mov	sp, r7
 8002656:	bc80      	pop	{r7}
 8002658:	4770      	bx	lr

0800265a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800265a:	b480      	push	{r7}
 800265c:	b083      	sub	sp, #12
 800265e:	af00      	add	r7, sp, #0
 8002660:	6078      	str	r0, [r7, #4]
 8002662:	460b      	mov	r3, r1
 8002664:	807b      	strh	r3, [r7, #2]
 8002666:	4613      	mov	r3, r2
 8002668:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800266a:	787b      	ldrb	r3, [r7, #1]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d003      	beq.n	8002678 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002670:	887a      	ldrh	r2, [r7, #2]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002676:	e003      	b.n	8002680 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002678:	887b      	ldrh	r3, [r7, #2]
 800267a:	041a      	lsls	r2, r3, #16
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	611a      	str	r2, [r3, #16]
}
 8002680:	bf00      	nop
 8002682:	370c      	adds	r7, #12
 8002684:	46bd      	mov	sp, r7
 8002686:	bc80      	pop	{r7}
 8002688:	4770      	bx	lr

0800268a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800268a:	b480      	push	{r7}
 800268c:	b085      	sub	sp, #20
 800268e:	af00      	add	r7, sp, #0
 8002690:	6078      	str	r0, [r7, #4]
 8002692:	460b      	mov	r3, r1
 8002694:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	68db      	ldr	r3, [r3, #12]
 800269a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800269c:	887a      	ldrh	r2, [r7, #2]
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	4013      	ands	r3, r2
 80026a2:	041a      	lsls	r2, r3, #16
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	43d9      	mvns	r1, r3
 80026a8:	887b      	ldrh	r3, [r7, #2]
 80026aa:	400b      	ands	r3, r1
 80026ac:	431a      	orrs	r2, r3
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	611a      	str	r2, [r3, #16]
}
 80026b2:	bf00      	nop
 80026b4:	3714      	adds	r7, #20
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bc80      	pop	{r7}
 80026ba:	4770      	bx	lr

080026bc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b082      	sub	sp, #8
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	4603      	mov	r3, r0
 80026c4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80026c6:	4b08      	ldr	r3, [pc, #32]	@ (80026e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026c8:	695a      	ldr	r2, [r3, #20]
 80026ca:	88fb      	ldrh	r3, [r7, #6]
 80026cc:	4013      	ands	r3, r2
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d006      	beq.n	80026e0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80026d2:	4a05      	ldr	r2, [pc, #20]	@ (80026e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026d4:	88fb      	ldrh	r3, [r7, #6]
 80026d6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80026d8:	88fb      	ldrh	r3, [r7, #6]
 80026da:	4618      	mov	r0, r3
 80026dc:	f7fe fa33 	bl	8000b46 <HAL_GPIO_EXTI_Callback>
  }
}
 80026e0:	bf00      	nop
 80026e2:	3708      	adds	r7, #8
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	40010400 	.word	0x40010400

080026ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d101      	bne.n	80026fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e12b      	b.n	8002956 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002704:	b2db      	uxtb	r3, r3
 8002706:	2b00      	cmp	r3, #0
 8002708:	d106      	bne.n	8002718 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2200      	movs	r2, #0
 800270e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f7fe f834 	bl	8000780 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2224      	movs	r2, #36	@ 0x24
 800271c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f022 0201 	bic.w	r2, r2, #1
 800272e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800273e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	681a      	ldr	r2, [r3, #0]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800274e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002750:	f001 f832 	bl	80037b8 <HAL_RCC_GetPCLK1Freq>
 8002754:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	4a81      	ldr	r2, [pc, #516]	@ (8002960 <HAL_I2C_Init+0x274>)
 800275c:	4293      	cmp	r3, r2
 800275e:	d807      	bhi.n	8002770 <HAL_I2C_Init+0x84>
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	4a80      	ldr	r2, [pc, #512]	@ (8002964 <HAL_I2C_Init+0x278>)
 8002764:	4293      	cmp	r3, r2
 8002766:	bf94      	ite	ls
 8002768:	2301      	movls	r3, #1
 800276a:	2300      	movhi	r3, #0
 800276c:	b2db      	uxtb	r3, r3
 800276e:	e006      	b.n	800277e <HAL_I2C_Init+0x92>
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	4a7d      	ldr	r2, [pc, #500]	@ (8002968 <HAL_I2C_Init+0x27c>)
 8002774:	4293      	cmp	r3, r2
 8002776:	bf94      	ite	ls
 8002778:	2301      	movls	r3, #1
 800277a:	2300      	movhi	r3, #0
 800277c:	b2db      	uxtb	r3, r3
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e0e7      	b.n	8002956 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	4a78      	ldr	r2, [pc, #480]	@ (800296c <HAL_I2C_Init+0x280>)
 800278a:	fba2 2303 	umull	r2, r3, r2, r3
 800278e:	0c9b      	lsrs	r3, r3, #18
 8002790:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	68ba      	ldr	r2, [r7, #8]
 80027a2:	430a      	orrs	r2, r1
 80027a4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	6a1b      	ldr	r3, [r3, #32]
 80027ac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	4a6a      	ldr	r2, [pc, #424]	@ (8002960 <HAL_I2C_Init+0x274>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d802      	bhi.n	80027c0 <HAL_I2C_Init+0xd4>
 80027ba:	68bb      	ldr	r3, [r7, #8]
 80027bc:	3301      	adds	r3, #1
 80027be:	e009      	b.n	80027d4 <HAL_I2C_Init+0xe8>
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80027c6:	fb02 f303 	mul.w	r3, r2, r3
 80027ca:	4a69      	ldr	r2, [pc, #420]	@ (8002970 <HAL_I2C_Init+0x284>)
 80027cc:	fba2 2303 	umull	r2, r3, r2, r3
 80027d0:	099b      	lsrs	r3, r3, #6
 80027d2:	3301      	adds	r3, #1
 80027d4:	687a      	ldr	r2, [r7, #4]
 80027d6:	6812      	ldr	r2, [r2, #0]
 80027d8:	430b      	orrs	r3, r1
 80027da:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	69db      	ldr	r3, [r3, #28]
 80027e2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80027e6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	495c      	ldr	r1, [pc, #368]	@ (8002960 <HAL_I2C_Init+0x274>)
 80027f0:	428b      	cmp	r3, r1
 80027f2:	d819      	bhi.n	8002828 <HAL_I2C_Init+0x13c>
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	1e59      	subs	r1, r3, #1
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	005b      	lsls	r3, r3, #1
 80027fe:	fbb1 f3f3 	udiv	r3, r1, r3
 8002802:	1c59      	adds	r1, r3, #1
 8002804:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002808:	400b      	ands	r3, r1
 800280a:	2b00      	cmp	r3, #0
 800280c:	d00a      	beq.n	8002824 <HAL_I2C_Init+0x138>
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	1e59      	subs	r1, r3, #1
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	005b      	lsls	r3, r3, #1
 8002818:	fbb1 f3f3 	udiv	r3, r1, r3
 800281c:	3301      	adds	r3, #1
 800281e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002822:	e051      	b.n	80028c8 <HAL_I2C_Init+0x1dc>
 8002824:	2304      	movs	r3, #4
 8002826:	e04f      	b.n	80028c8 <HAL_I2C_Init+0x1dc>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d111      	bne.n	8002854 <HAL_I2C_Init+0x168>
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	1e58      	subs	r0, r3, #1
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6859      	ldr	r1, [r3, #4]
 8002838:	460b      	mov	r3, r1
 800283a:	005b      	lsls	r3, r3, #1
 800283c:	440b      	add	r3, r1
 800283e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002842:	3301      	adds	r3, #1
 8002844:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002848:	2b00      	cmp	r3, #0
 800284a:	bf0c      	ite	eq
 800284c:	2301      	moveq	r3, #1
 800284e:	2300      	movne	r3, #0
 8002850:	b2db      	uxtb	r3, r3
 8002852:	e012      	b.n	800287a <HAL_I2C_Init+0x18e>
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	1e58      	subs	r0, r3, #1
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6859      	ldr	r1, [r3, #4]
 800285c:	460b      	mov	r3, r1
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	440b      	add	r3, r1
 8002862:	0099      	lsls	r1, r3, #2
 8002864:	440b      	add	r3, r1
 8002866:	fbb0 f3f3 	udiv	r3, r0, r3
 800286a:	3301      	adds	r3, #1
 800286c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002870:	2b00      	cmp	r3, #0
 8002872:	bf0c      	ite	eq
 8002874:	2301      	moveq	r3, #1
 8002876:	2300      	movne	r3, #0
 8002878:	b2db      	uxtb	r3, r3
 800287a:	2b00      	cmp	r3, #0
 800287c:	d001      	beq.n	8002882 <HAL_I2C_Init+0x196>
 800287e:	2301      	movs	r3, #1
 8002880:	e022      	b.n	80028c8 <HAL_I2C_Init+0x1dc>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d10e      	bne.n	80028a8 <HAL_I2C_Init+0x1bc>
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	1e58      	subs	r0, r3, #1
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6859      	ldr	r1, [r3, #4]
 8002892:	460b      	mov	r3, r1
 8002894:	005b      	lsls	r3, r3, #1
 8002896:	440b      	add	r3, r1
 8002898:	fbb0 f3f3 	udiv	r3, r0, r3
 800289c:	3301      	adds	r3, #1
 800289e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80028a6:	e00f      	b.n	80028c8 <HAL_I2C_Init+0x1dc>
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	1e58      	subs	r0, r3, #1
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6859      	ldr	r1, [r3, #4]
 80028b0:	460b      	mov	r3, r1
 80028b2:	009b      	lsls	r3, r3, #2
 80028b4:	440b      	add	r3, r1
 80028b6:	0099      	lsls	r1, r3, #2
 80028b8:	440b      	add	r3, r1
 80028ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80028be:	3301      	adds	r3, #1
 80028c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028c4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80028c8:	6879      	ldr	r1, [r7, #4]
 80028ca:	6809      	ldr	r1, [r1, #0]
 80028cc:	4313      	orrs	r3, r2
 80028ce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	69da      	ldr	r2, [r3, #28]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6a1b      	ldr	r3, [r3, #32]
 80028e2:	431a      	orrs	r2, r3
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	430a      	orrs	r2, r1
 80028ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80028f6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80028fa:	687a      	ldr	r2, [r7, #4]
 80028fc:	6911      	ldr	r1, [r2, #16]
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	68d2      	ldr	r2, [r2, #12]
 8002902:	4311      	orrs	r1, r2
 8002904:	687a      	ldr	r2, [r7, #4]
 8002906:	6812      	ldr	r2, [r2, #0]
 8002908:	430b      	orrs	r3, r1
 800290a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	68db      	ldr	r3, [r3, #12]
 8002912:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	695a      	ldr	r2, [r3, #20]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	699b      	ldr	r3, [r3, #24]
 800291e:	431a      	orrs	r2, r3
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	430a      	orrs	r2, r1
 8002926:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f042 0201 	orr.w	r2, r2, #1
 8002936:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2200      	movs	r2, #0
 800293c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2220      	movs	r2, #32
 8002942:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2200      	movs	r2, #0
 8002950:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002954:	2300      	movs	r3, #0
}
 8002956:	4618      	mov	r0, r3
 8002958:	3710      	adds	r7, #16
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	000186a0 	.word	0x000186a0
 8002964:	001e847f 	.word	0x001e847f
 8002968:	003d08ff 	.word	0x003d08ff
 800296c:	431bde83 	.word	0x431bde83
 8002970:	10624dd3 	.word	0x10624dd3

08002974 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b088      	sub	sp, #32
 8002978:	af02      	add	r7, sp, #8
 800297a:	60f8      	str	r0, [r7, #12]
 800297c:	607a      	str	r2, [r7, #4]
 800297e:	461a      	mov	r2, r3
 8002980:	460b      	mov	r3, r1
 8002982:	817b      	strh	r3, [r7, #10]
 8002984:	4613      	mov	r3, r2
 8002986:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002988:	f7fe fdd6 	bl	8001538 <HAL_GetTick>
 800298c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002994:	b2db      	uxtb	r3, r3
 8002996:	2b20      	cmp	r3, #32
 8002998:	f040 80e0 	bne.w	8002b5c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	9300      	str	r3, [sp, #0]
 80029a0:	2319      	movs	r3, #25
 80029a2:	2201      	movs	r2, #1
 80029a4:	4970      	ldr	r1, [pc, #448]	@ (8002b68 <HAL_I2C_Master_Transmit+0x1f4>)
 80029a6:	68f8      	ldr	r0, [r7, #12]
 80029a8:	f000 f964 	bl	8002c74 <I2C_WaitOnFlagUntilTimeout>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d001      	beq.n	80029b6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80029b2:	2302      	movs	r3, #2
 80029b4:	e0d3      	b.n	8002b5e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d101      	bne.n	80029c4 <HAL_I2C_Master_Transmit+0x50>
 80029c0:	2302      	movs	r3, #2
 80029c2:	e0cc      	b.n	8002b5e <HAL_I2C_Master_Transmit+0x1ea>
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	2201      	movs	r2, #1
 80029c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 0301 	and.w	r3, r3, #1
 80029d6:	2b01      	cmp	r3, #1
 80029d8:	d007      	beq.n	80029ea <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	681a      	ldr	r2, [r3, #0]
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f042 0201 	orr.w	r2, r2, #1
 80029e8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80029f8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	2221      	movs	r2, #33	@ 0x21
 80029fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	2210      	movs	r2, #16
 8002a06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	687a      	ldr	r2, [r7, #4]
 8002a14:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	893a      	ldrh	r2, [r7, #8]
 8002a1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a20:	b29a      	uxth	r2, r3
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	4a50      	ldr	r2, [pc, #320]	@ (8002b6c <HAL_I2C_Master_Transmit+0x1f8>)
 8002a2a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002a2c:	8979      	ldrh	r1, [r7, #10]
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	6a3a      	ldr	r2, [r7, #32]
 8002a32:	68f8      	ldr	r0, [r7, #12]
 8002a34:	f000 f89c 	bl	8002b70 <I2C_MasterRequestWrite>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d001      	beq.n	8002a42 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e08d      	b.n	8002b5e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a42:	2300      	movs	r3, #0
 8002a44:	613b      	str	r3, [r7, #16]
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	695b      	ldr	r3, [r3, #20]
 8002a4c:	613b      	str	r3, [r7, #16]
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	699b      	ldr	r3, [r3, #24]
 8002a54:	613b      	str	r3, [r7, #16]
 8002a56:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002a58:	e066      	b.n	8002b28 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a5a:	697a      	ldr	r2, [r7, #20]
 8002a5c:	6a39      	ldr	r1, [r7, #32]
 8002a5e:	68f8      	ldr	r0, [r7, #12]
 8002a60:	f000 fa22 	bl	8002ea8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002a64:	4603      	mov	r3, r0
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d00d      	beq.n	8002a86 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a6e:	2b04      	cmp	r3, #4
 8002a70:	d107      	bne.n	8002a82 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a80:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e06b      	b.n	8002b5e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a8a:	781a      	ldrb	r2, [r3, #0]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a96:	1c5a      	adds	r2, r3, #1
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002aa0:	b29b      	uxth	r3, r3
 8002aa2:	3b01      	subs	r3, #1
 8002aa4:	b29a      	uxth	r2, r3
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002aae:	3b01      	subs	r3, #1
 8002ab0:	b29a      	uxth	r2, r3
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	695b      	ldr	r3, [r3, #20]
 8002abc:	f003 0304 	and.w	r3, r3, #4
 8002ac0:	2b04      	cmp	r3, #4
 8002ac2:	d11b      	bne.n	8002afc <HAL_I2C_Master_Transmit+0x188>
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d017      	beq.n	8002afc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ad0:	781a      	ldrb	r2, [r3, #0]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002adc:	1c5a      	adds	r2, r3, #1
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ae6:	b29b      	uxth	r3, r3
 8002ae8:	3b01      	subs	r3, #1
 8002aea:	b29a      	uxth	r2, r3
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002af4:	3b01      	subs	r3, #1
 8002af6:	b29a      	uxth	r2, r3
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002afc:	697a      	ldr	r2, [r7, #20]
 8002afe:	6a39      	ldr	r1, [r7, #32]
 8002b00:	68f8      	ldr	r0, [r7, #12]
 8002b02:	f000 fa19 	bl	8002f38 <I2C_WaitOnBTFFlagUntilTimeout>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d00d      	beq.n	8002b28 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b10:	2b04      	cmp	r3, #4
 8002b12:	d107      	bne.n	8002b24 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b22:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	e01a      	b.n	8002b5e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d194      	bne.n	8002a5a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b3e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	2220      	movs	r2, #32
 8002b44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2200      	movs	r2, #0
 8002b54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	e000      	b.n	8002b5e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002b5c:	2302      	movs	r3, #2
  }
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3718      	adds	r7, #24
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	00100002 	.word	0x00100002
 8002b6c:	ffff0000 	.word	0xffff0000

08002b70 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b088      	sub	sp, #32
 8002b74:	af02      	add	r7, sp, #8
 8002b76:	60f8      	str	r0, [r7, #12]
 8002b78:	607a      	str	r2, [r7, #4]
 8002b7a:	603b      	str	r3, [r7, #0]
 8002b7c:	460b      	mov	r3, r1
 8002b7e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b84:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	2b08      	cmp	r3, #8
 8002b8a:	d006      	beq.n	8002b9a <I2C_MasterRequestWrite+0x2a>
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d003      	beq.n	8002b9a <I2C_MasterRequestWrite+0x2a>
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002b98:	d108      	bne.n	8002bac <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ba8:	601a      	str	r2, [r3, #0]
 8002baa:	e00b      	b.n	8002bc4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bb0:	2b12      	cmp	r3, #18
 8002bb2:	d107      	bne.n	8002bc4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002bc2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	9300      	str	r3, [sp, #0]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002bd0:	68f8      	ldr	r0, [r7, #12]
 8002bd2:	f000 f84f 	bl	8002c74 <I2C_WaitOnFlagUntilTimeout>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d00d      	beq.n	8002bf8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002be6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002bea:	d103      	bne.n	8002bf4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002bf2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002bf4:	2303      	movs	r3, #3
 8002bf6:	e035      	b.n	8002c64 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	691b      	ldr	r3, [r3, #16]
 8002bfc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002c00:	d108      	bne.n	8002c14 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002c02:	897b      	ldrh	r3, [r7, #10]
 8002c04:	b2db      	uxtb	r3, r3
 8002c06:	461a      	mov	r2, r3
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002c10:	611a      	str	r2, [r3, #16]
 8002c12:	e01b      	b.n	8002c4c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002c14:	897b      	ldrh	r3, [r7, #10]
 8002c16:	11db      	asrs	r3, r3, #7
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	f003 0306 	and.w	r3, r3, #6
 8002c1e:	b2db      	uxtb	r3, r3
 8002c20:	f063 030f 	orn	r3, r3, #15
 8002c24:	b2da      	uxtb	r2, r3
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	490e      	ldr	r1, [pc, #56]	@ (8002c6c <I2C_MasterRequestWrite+0xfc>)
 8002c32:	68f8      	ldr	r0, [r7, #12]
 8002c34:	f000 f898 	bl	8002d68 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d001      	beq.n	8002c42 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e010      	b.n	8002c64 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002c42:	897b      	ldrh	r3, [r7, #10]
 8002c44:	b2da      	uxtb	r2, r3
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	687a      	ldr	r2, [r7, #4]
 8002c50:	4907      	ldr	r1, [pc, #28]	@ (8002c70 <I2C_MasterRequestWrite+0x100>)
 8002c52:	68f8      	ldr	r0, [r7, #12]
 8002c54:	f000 f888 	bl	8002d68 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d001      	beq.n	8002c62 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e000      	b.n	8002c64 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002c62:	2300      	movs	r3, #0
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3718      	adds	r7, #24
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	00010008 	.word	0x00010008
 8002c70:	00010002 	.word	0x00010002

08002c74 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b084      	sub	sp, #16
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	60f8      	str	r0, [r7, #12]
 8002c7c:	60b9      	str	r1, [r7, #8]
 8002c7e:	603b      	str	r3, [r7, #0]
 8002c80:	4613      	mov	r3, r2
 8002c82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c84:	e048      	b.n	8002d18 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c8c:	d044      	beq.n	8002d18 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c8e:	f7fe fc53 	bl	8001538 <HAL_GetTick>
 8002c92:	4602      	mov	r2, r0
 8002c94:	69bb      	ldr	r3, [r7, #24]
 8002c96:	1ad3      	subs	r3, r2, r3
 8002c98:	683a      	ldr	r2, [r7, #0]
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d302      	bcc.n	8002ca4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d139      	bne.n	8002d18 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	0c1b      	lsrs	r3, r3, #16
 8002ca8:	b2db      	uxtb	r3, r3
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d10d      	bne.n	8002cca <I2C_WaitOnFlagUntilTimeout+0x56>
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	695b      	ldr	r3, [r3, #20]
 8002cb4:	43da      	mvns	r2, r3
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	4013      	ands	r3, r2
 8002cba:	b29b      	uxth	r3, r3
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	bf0c      	ite	eq
 8002cc0:	2301      	moveq	r3, #1
 8002cc2:	2300      	movne	r3, #0
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	e00c      	b.n	8002ce4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	699b      	ldr	r3, [r3, #24]
 8002cd0:	43da      	mvns	r2, r3
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	b29b      	uxth	r3, r3
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	bf0c      	ite	eq
 8002cdc:	2301      	moveq	r3, #1
 8002cde:	2300      	movne	r3, #0
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	461a      	mov	r2, r3
 8002ce4:	79fb      	ldrb	r3, [r7, #7]
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	d116      	bne.n	8002d18 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2200      	movs	r2, #0
 8002cee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2220      	movs	r2, #32
 8002cf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d04:	f043 0220 	orr.w	r2, r3, #32
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	e023      	b.n	8002d60 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	0c1b      	lsrs	r3, r3, #16
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d10d      	bne.n	8002d3e <I2C_WaitOnFlagUntilTimeout+0xca>
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	695b      	ldr	r3, [r3, #20]
 8002d28:	43da      	mvns	r2, r3
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	b29b      	uxth	r3, r3
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	bf0c      	ite	eq
 8002d34:	2301      	moveq	r3, #1
 8002d36:	2300      	movne	r3, #0
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	e00c      	b.n	8002d58 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	699b      	ldr	r3, [r3, #24]
 8002d44:	43da      	mvns	r2, r3
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	4013      	ands	r3, r2
 8002d4a:	b29b      	uxth	r3, r3
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	bf0c      	ite	eq
 8002d50:	2301      	moveq	r3, #1
 8002d52:	2300      	movne	r3, #0
 8002d54:	b2db      	uxtb	r3, r3
 8002d56:	461a      	mov	r2, r3
 8002d58:	79fb      	ldrb	r3, [r7, #7]
 8002d5a:	429a      	cmp	r2, r3
 8002d5c:	d093      	beq.n	8002c86 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d5e:	2300      	movs	r3, #0
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	3710      	adds	r7, #16
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b084      	sub	sp, #16
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	60f8      	str	r0, [r7, #12]
 8002d70:	60b9      	str	r1, [r7, #8]
 8002d72:	607a      	str	r2, [r7, #4]
 8002d74:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d76:	e071      	b.n	8002e5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	695b      	ldr	r3, [r3, #20]
 8002d7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d86:	d123      	bne.n	8002dd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	681a      	ldr	r2, [r3, #0]
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d96:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002da0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2200      	movs	r2, #0
 8002da6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2220      	movs	r2, #32
 8002dac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	2200      	movs	r2, #0
 8002db4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dbc:	f043 0204 	orr.w	r2, r3, #4
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	e067      	b.n	8002ea0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dd6:	d041      	beq.n	8002e5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dd8:	f7fe fbae 	bl	8001538 <HAL_GetTick>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	687a      	ldr	r2, [r7, #4]
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d302      	bcc.n	8002dee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d136      	bne.n	8002e5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	0c1b      	lsrs	r3, r3, #16
 8002df2:	b2db      	uxtb	r3, r3
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d10c      	bne.n	8002e12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	695b      	ldr	r3, [r3, #20]
 8002dfe:	43da      	mvns	r2, r3
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	4013      	ands	r3, r2
 8002e04:	b29b      	uxth	r3, r3
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	bf14      	ite	ne
 8002e0a:	2301      	movne	r3, #1
 8002e0c:	2300      	moveq	r3, #0
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	e00b      	b.n	8002e2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	699b      	ldr	r3, [r3, #24]
 8002e18:	43da      	mvns	r2, r3
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	b29b      	uxth	r3, r3
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	bf14      	ite	ne
 8002e24:	2301      	movne	r3, #1
 8002e26:	2300      	moveq	r3, #0
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d016      	beq.n	8002e5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	2200      	movs	r2, #0
 8002e32:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2220      	movs	r2, #32
 8002e38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e48:	f043 0220 	orr.w	r2, r3, #32
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	2200      	movs	r2, #0
 8002e54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e021      	b.n	8002ea0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	0c1b      	lsrs	r3, r3, #16
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d10c      	bne.n	8002e80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	695b      	ldr	r3, [r3, #20]
 8002e6c:	43da      	mvns	r2, r3
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	4013      	ands	r3, r2
 8002e72:	b29b      	uxth	r3, r3
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	bf14      	ite	ne
 8002e78:	2301      	movne	r3, #1
 8002e7a:	2300      	moveq	r3, #0
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	e00b      	b.n	8002e98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	699b      	ldr	r3, [r3, #24]
 8002e86:	43da      	mvns	r2, r3
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	b29b      	uxth	r3, r3
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	bf14      	ite	ne
 8002e92:	2301      	movne	r3, #1
 8002e94:	2300      	moveq	r3, #0
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	f47f af6d 	bne.w	8002d78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002e9e:	2300      	movs	r3, #0
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	3710      	adds	r7, #16
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}

08002ea8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b084      	sub	sp, #16
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	60f8      	str	r0, [r7, #12]
 8002eb0:	60b9      	str	r1, [r7, #8]
 8002eb2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002eb4:	e034      	b.n	8002f20 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002eb6:	68f8      	ldr	r0, [r7, #12]
 8002eb8:	f000 f886 	bl	8002fc8 <I2C_IsAcknowledgeFailed>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d001      	beq.n	8002ec6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e034      	b.n	8002f30 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ecc:	d028      	beq.n	8002f20 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ece:	f7fe fb33 	bl	8001538 <HAL_GetTick>
 8002ed2:	4602      	mov	r2, r0
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	1ad3      	subs	r3, r2, r3
 8002ed8:	68ba      	ldr	r2, [r7, #8]
 8002eda:	429a      	cmp	r2, r3
 8002edc:	d302      	bcc.n	8002ee4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d11d      	bne.n	8002f20 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	695b      	ldr	r3, [r3, #20]
 8002eea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002eee:	2b80      	cmp	r3, #128	@ 0x80
 8002ef0:	d016      	beq.n	8002f20 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	2220      	movs	r2, #32
 8002efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2200      	movs	r2, #0
 8002f04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f0c:	f043 0220 	orr.w	r2, r3, #32
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2200      	movs	r2, #0
 8002f18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e007      	b.n	8002f30 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	695b      	ldr	r3, [r3, #20]
 8002f26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f2a:	2b80      	cmp	r3, #128	@ 0x80
 8002f2c:	d1c3      	bne.n	8002eb6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002f2e:	2300      	movs	r3, #0
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	3710      	adds	r7, #16
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}

08002f38 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b084      	sub	sp, #16
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	60f8      	str	r0, [r7, #12]
 8002f40:	60b9      	str	r1, [r7, #8]
 8002f42:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002f44:	e034      	b.n	8002fb0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002f46:	68f8      	ldr	r0, [r7, #12]
 8002f48:	f000 f83e 	bl	8002fc8 <I2C_IsAcknowledgeFailed>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d001      	beq.n	8002f56 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e034      	b.n	8002fc0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f56:	68bb      	ldr	r3, [r7, #8]
 8002f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f5c:	d028      	beq.n	8002fb0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f5e:	f7fe faeb 	bl	8001538 <HAL_GetTick>
 8002f62:	4602      	mov	r2, r0
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	1ad3      	subs	r3, r2, r3
 8002f68:	68ba      	ldr	r2, [r7, #8]
 8002f6a:	429a      	cmp	r2, r3
 8002f6c:	d302      	bcc.n	8002f74 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d11d      	bne.n	8002fb0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	695b      	ldr	r3, [r3, #20]
 8002f7a:	f003 0304 	and.w	r3, r3, #4
 8002f7e:	2b04      	cmp	r3, #4
 8002f80:	d016      	beq.n	8002fb0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2200      	movs	r2, #0
 8002f86:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2220      	movs	r2, #32
 8002f8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2200      	movs	r2, #0
 8002f94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f9c:	f043 0220 	orr.w	r2, r3, #32
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	e007      	b.n	8002fc0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	695b      	ldr	r3, [r3, #20]
 8002fb6:	f003 0304 	and.w	r3, r3, #4
 8002fba:	2b04      	cmp	r3, #4
 8002fbc:	d1c3      	bne.n	8002f46 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002fbe:	2300      	movs	r3, #0
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	3710      	adds	r7, #16
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}

08002fc8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b083      	sub	sp, #12
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	695b      	ldr	r3, [r3, #20]
 8002fd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fde:	d11b      	bne.n	8003018 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002fe8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2200      	movs	r2, #0
 8002fee:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2220      	movs	r2, #32
 8002ff4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003004:	f043 0204 	orr.w	r2, r3, #4
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2200      	movs	r2, #0
 8003010:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	e000      	b.n	800301a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003018:	2300      	movs	r3, #0
}
 800301a:	4618      	mov	r0, r3
 800301c:	370c      	adds	r7, #12
 800301e:	46bd      	mov	sp, r7
 8003020:	bc80      	pop	{r7}
 8003022:	4770      	bx	lr

08003024 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b086      	sub	sp, #24
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d101      	bne.n	8003036 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	e272      	b.n	800351c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0301 	and.w	r3, r3, #1
 800303e:	2b00      	cmp	r3, #0
 8003040:	f000 8087 	beq.w	8003152 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003044:	4b92      	ldr	r3, [pc, #584]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	f003 030c 	and.w	r3, r3, #12
 800304c:	2b04      	cmp	r3, #4
 800304e:	d00c      	beq.n	800306a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003050:	4b8f      	ldr	r3, [pc, #572]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f003 030c 	and.w	r3, r3, #12
 8003058:	2b08      	cmp	r3, #8
 800305a:	d112      	bne.n	8003082 <HAL_RCC_OscConfig+0x5e>
 800305c:	4b8c      	ldr	r3, [pc, #560]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003064:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003068:	d10b      	bne.n	8003082 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800306a:	4b89      	ldr	r3, [pc, #548]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003072:	2b00      	cmp	r3, #0
 8003074:	d06c      	beq.n	8003150 <HAL_RCC_OscConfig+0x12c>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d168      	bne.n	8003150 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e24c      	b.n	800351c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800308a:	d106      	bne.n	800309a <HAL_RCC_OscConfig+0x76>
 800308c:	4b80      	ldr	r3, [pc, #512]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a7f      	ldr	r2, [pc, #508]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 8003092:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003096:	6013      	str	r3, [r2, #0]
 8003098:	e02e      	b.n	80030f8 <HAL_RCC_OscConfig+0xd4>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d10c      	bne.n	80030bc <HAL_RCC_OscConfig+0x98>
 80030a2:	4b7b      	ldr	r3, [pc, #492]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a7a      	ldr	r2, [pc, #488]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 80030a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030ac:	6013      	str	r3, [r2, #0]
 80030ae:	4b78      	ldr	r3, [pc, #480]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a77      	ldr	r2, [pc, #476]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 80030b4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80030b8:	6013      	str	r3, [r2, #0]
 80030ba:	e01d      	b.n	80030f8 <HAL_RCC_OscConfig+0xd4>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80030c4:	d10c      	bne.n	80030e0 <HAL_RCC_OscConfig+0xbc>
 80030c6:	4b72      	ldr	r3, [pc, #456]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a71      	ldr	r2, [pc, #452]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 80030cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80030d0:	6013      	str	r3, [r2, #0]
 80030d2:	4b6f      	ldr	r3, [pc, #444]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a6e      	ldr	r2, [pc, #440]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 80030d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030dc:	6013      	str	r3, [r2, #0]
 80030de:	e00b      	b.n	80030f8 <HAL_RCC_OscConfig+0xd4>
 80030e0:	4b6b      	ldr	r3, [pc, #428]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a6a      	ldr	r2, [pc, #424]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 80030e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030ea:	6013      	str	r3, [r2, #0]
 80030ec:	4b68      	ldr	r3, [pc, #416]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a67      	ldr	r2, [pc, #412]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 80030f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80030f6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d013      	beq.n	8003128 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003100:	f7fe fa1a 	bl	8001538 <HAL_GetTick>
 8003104:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003106:	e008      	b.n	800311a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003108:	f7fe fa16 	bl	8001538 <HAL_GetTick>
 800310c:	4602      	mov	r2, r0
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	1ad3      	subs	r3, r2, r3
 8003112:	2b64      	cmp	r3, #100	@ 0x64
 8003114:	d901      	bls.n	800311a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003116:	2303      	movs	r3, #3
 8003118:	e200      	b.n	800351c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800311a:	4b5d      	ldr	r3, [pc, #372]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003122:	2b00      	cmp	r3, #0
 8003124:	d0f0      	beq.n	8003108 <HAL_RCC_OscConfig+0xe4>
 8003126:	e014      	b.n	8003152 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003128:	f7fe fa06 	bl	8001538 <HAL_GetTick>
 800312c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800312e:	e008      	b.n	8003142 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003130:	f7fe fa02 	bl	8001538 <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	2b64      	cmp	r3, #100	@ 0x64
 800313c:	d901      	bls.n	8003142 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e1ec      	b.n	800351c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003142:	4b53      	ldr	r3, [pc, #332]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800314a:	2b00      	cmp	r3, #0
 800314c:	d1f0      	bne.n	8003130 <HAL_RCC_OscConfig+0x10c>
 800314e:	e000      	b.n	8003152 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003150:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 0302 	and.w	r3, r3, #2
 800315a:	2b00      	cmp	r3, #0
 800315c:	d063      	beq.n	8003226 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800315e:	4b4c      	ldr	r3, [pc, #304]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	f003 030c 	and.w	r3, r3, #12
 8003166:	2b00      	cmp	r3, #0
 8003168:	d00b      	beq.n	8003182 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800316a:	4b49      	ldr	r3, [pc, #292]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	f003 030c 	and.w	r3, r3, #12
 8003172:	2b08      	cmp	r3, #8
 8003174:	d11c      	bne.n	80031b0 <HAL_RCC_OscConfig+0x18c>
 8003176:	4b46      	ldr	r3, [pc, #280]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800317e:	2b00      	cmp	r3, #0
 8003180:	d116      	bne.n	80031b0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003182:	4b43      	ldr	r3, [pc, #268]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 0302 	and.w	r3, r3, #2
 800318a:	2b00      	cmp	r3, #0
 800318c:	d005      	beq.n	800319a <HAL_RCC_OscConfig+0x176>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	691b      	ldr	r3, [r3, #16]
 8003192:	2b01      	cmp	r3, #1
 8003194:	d001      	beq.n	800319a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e1c0      	b.n	800351c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800319a:	4b3d      	ldr	r3, [pc, #244]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	695b      	ldr	r3, [r3, #20]
 80031a6:	00db      	lsls	r3, r3, #3
 80031a8:	4939      	ldr	r1, [pc, #228]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 80031aa:	4313      	orrs	r3, r2
 80031ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031ae:	e03a      	b.n	8003226 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	691b      	ldr	r3, [r3, #16]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d020      	beq.n	80031fa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031b8:	4b36      	ldr	r3, [pc, #216]	@ (8003294 <HAL_RCC_OscConfig+0x270>)
 80031ba:	2201      	movs	r2, #1
 80031bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031be:	f7fe f9bb 	bl	8001538 <HAL_GetTick>
 80031c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031c4:	e008      	b.n	80031d8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031c6:	f7fe f9b7 	bl	8001538 <HAL_GetTick>
 80031ca:	4602      	mov	r2, r0
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	2b02      	cmp	r3, #2
 80031d2:	d901      	bls.n	80031d8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80031d4:	2303      	movs	r3, #3
 80031d6:	e1a1      	b.n	800351c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031d8:	4b2d      	ldr	r3, [pc, #180]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f003 0302 	and.w	r3, r3, #2
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d0f0      	beq.n	80031c6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031e4:	4b2a      	ldr	r3, [pc, #168]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	695b      	ldr	r3, [r3, #20]
 80031f0:	00db      	lsls	r3, r3, #3
 80031f2:	4927      	ldr	r1, [pc, #156]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 80031f4:	4313      	orrs	r3, r2
 80031f6:	600b      	str	r3, [r1, #0]
 80031f8:	e015      	b.n	8003226 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031fa:	4b26      	ldr	r3, [pc, #152]	@ (8003294 <HAL_RCC_OscConfig+0x270>)
 80031fc:	2200      	movs	r2, #0
 80031fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003200:	f7fe f99a 	bl	8001538 <HAL_GetTick>
 8003204:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003206:	e008      	b.n	800321a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003208:	f7fe f996 	bl	8001538 <HAL_GetTick>
 800320c:	4602      	mov	r2, r0
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	2b02      	cmp	r3, #2
 8003214:	d901      	bls.n	800321a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e180      	b.n	800351c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800321a:	4b1d      	ldr	r3, [pc, #116]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0302 	and.w	r3, r3, #2
 8003222:	2b00      	cmp	r3, #0
 8003224:	d1f0      	bne.n	8003208 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 0308 	and.w	r3, r3, #8
 800322e:	2b00      	cmp	r3, #0
 8003230:	d03a      	beq.n	80032a8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	699b      	ldr	r3, [r3, #24]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d019      	beq.n	800326e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800323a:	4b17      	ldr	r3, [pc, #92]	@ (8003298 <HAL_RCC_OscConfig+0x274>)
 800323c:	2201      	movs	r2, #1
 800323e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003240:	f7fe f97a 	bl	8001538 <HAL_GetTick>
 8003244:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003246:	e008      	b.n	800325a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003248:	f7fe f976 	bl	8001538 <HAL_GetTick>
 800324c:	4602      	mov	r2, r0
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	2b02      	cmp	r3, #2
 8003254:	d901      	bls.n	800325a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e160      	b.n	800351c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800325a:	4b0d      	ldr	r3, [pc, #52]	@ (8003290 <HAL_RCC_OscConfig+0x26c>)
 800325c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800325e:	f003 0302 	and.w	r3, r3, #2
 8003262:	2b00      	cmp	r3, #0
 8003264:	d0f0      	beq.n	8003248 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003266:	2001      	movs	r0, #1
 8003268:	f000 face 	bl	8003808 <RCC_Delay>
 800326c:	e01c      	b.n	80032a8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800326e:	4b0a      	ldr	r3, [pc, #40]	@ (8003298 <HAL_RCC_OscConfig+0x274>)
 8003270:	2200      	movs	r2, #0
 8003272:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003274:	f7fe f960 	bl	8001538 <HAL_GetTick>
 8003278:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800327a:	e00f      	b.n	800329c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800327c:	f7fe f95c 	bl	8001538 <HAL_GetTick>
 8003280:	4602      	mov	r2, r0
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	1ad3      	subs	r3, r2, r3
 8003286:	2b02      	cmp	r3, #2
 8003288:	d908      	bls.n	800329c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800328a:	2303      	movs	r3, #3
 800328c:	e146      	b.n	800351c <HAL_RCC_OscConfig+0x4f8>
 800328e:	bf00      	nop
 8003290:	40021000 	.word	0x40021000
 8003294:	42420000 	.word	0x42420000
 8003298:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800329c:	4b92      	ldr	r3, [pc, #584]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 800329e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032a0:	f003 0302 	and.w	r3, r3, #2
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d1e9      	bne.n	800327c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f003 0304 	and.w	r3, r3, #4
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	f000 80a6 	beq.w	8003402 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032b6:	2300      	movs	r3, #0
 80032b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032ba:	4b8b      	ldr	r3, [pc, #556]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 80032bc:	69db      	ldr	r3, [r3, #28]
 80032be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d10d      	bne.n	80032e2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032c6:	4b88      	ldr	r3, [pc, #544]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 80032c8:	69db      	ldr	r3, [r3, #28]
 80032ca:	4a87      	ldr	r2, [pc, #540]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 80032cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032d0:	61d3      	str	r3, [r2, #28]
 80032d2:	4b85      	ldr	r3, [pc, #532]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 80032d4:	69db      	ldr	r3, [r3, #28]
 80032d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032da:	60bb      	str	r3, [r7, #8]
 80032dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032de:	2301      	movs	r3, #1
 80032e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032e2:	4b82      	ldr	r3, [pc, #520]	@ (80034ec <HAL_RCC_OscConfig+0x4c8>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d118      	bne.n	8003320 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032ee:	4b7f      	ldr	r3, [pc, #508]	@ (80034ec <HAL_RCC_OscConfig+0x4c8>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a7e      	ldr	r2, [pc, #504]	@ (80034ec <HAL_RCC_OscConfig+0x4c8>)
 80032f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032fa:	f7fe f91d 	bl	8001538 <HAL_GetTick>
 80032fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003300:	e008      	b.n	8003314 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003302:	f7fe f919 	bl	8001538 <HAL_GetTick>
 8003306:	4602      	mov	r2, r0
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	1ad3      	subs	r3, r2, r3
 800330c:	2b64      	cmp	r3, #100	@ 0x64
 800330e:	d901      	bls.n	8003314 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003310:	2303      	movs	r3, #3
 8003312:	e103      	b.n	800351c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003314:	4b75      	ldr	r3, [pc, #468]	@ (80034ec <HAL_RCC_OscConfig+0x4c8>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800331c:	2b00      	cmp	r3, #0
 800331e:	d0f0      	beq.n	8003302 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	68db      	ldr	r3, [r3, #12]
 8003324:	2b01      	cmp	r3, #1
 8003326:	d106      	bne.n	8003336 <HAL_RCC_OscConfig+0x312>
 8003328:	4b6f      	ldr	r3, [pc, #444]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 800332a:	6a1b      	ldr	r3, [r3, #32]
 800332c:	4a6e      	ldr	r2, [pc, #440]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 800332e:	f043 0301 	orr.w	r3, r3, #1
 8003332:	6213      	str	r3, [r2, #32]
 8003334:	e02d      	b.n	8003392 <HAL_RCC_OscConfig+0x36e>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	68db      	ldr	r3, [r3, #12]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d10c      	bne.n	8003358 <HAL_RCC_OscConfig+0x334>
 800333e:	4b6a      	ldr	r3, [pc, #424]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 8003340:	6a1b      	ldr	r3, [r3, #32]
 8003342:	4a69      	ldr	r2, [pc, #420]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 8003344:	f023 0301 	bic.w	r3, r3, #1
 8003348:	6213      	str	r3, [r2, #32]
 800334a:	4b67      	ldr	r3, [pc, #412]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 800334c:	6a1b      	ldr	r3, [r3, #32]
 800334e:	4a66      	ldr	r2, [pc, #408]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 8003350:	f023 0304 	bic.w	r3, r3, #4
 8003354:	6213      	str	r3, [r2, #32]
 8003356:	e01c      	b.n	8003392 <HAL_RCC_OscConfig+0x36e>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	68db      	ldr	r3, [r3, #12]
 800335c:	2b05      	cmp	r3, #5
 800335e:	d10c      	bne.n	800337a <HAL_RCC_OscConfig+0x356>
 8003360:	4b61      	ldr	r3, [pc, #388]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 8003362:	6a1b      	ldr	r3, [r3, #32]
 8003364:	4a60      	ldr	r2, [pc, #384]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 8003366:	f043 0304 	orr.w	r3, r3, #4
 800336a:	6213      	str	r3, [r2, #32]
 800336c:	4b5e      	ldr	r3, [pc, #376]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 800336e:	6a1b      	ldr	r3, [r3, #32]
 8003370:	4a5d      	ldr	r2, [pc, #372]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 8003372:	f043 0301 	orr.w	r3, r3, #1
 8003376:	6213      	str	r3, [r2, #32]
 8003378:	e00b      	b.n	8003392 <HAL_RCC_OscConfig+0x36e>
 800337a:	4b5b      	ldr	r3, [pc, #364]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 800337c:	6a1b      	ldr	r3, [r3, #32]
 800337e:	4a5a      	ldr	r2, [pc, #360]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 8003380:	f023 0301 	bic.w	r3, r3, #1
 8003384:	6213      	str	r3, [r2, #32]
 8003386:	4b58      	ldr	r3, [pc, #352]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 8003388:	6a1b      	ldr	r3, [r3, #32]
 800338a:	4a57      	ldr	r2, [pc, #348]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 800338c:	f023 0304 	bic.w	r3, r3, #4
 8003390:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	68db      	ldr	r3, [r3, #12]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d015      	beq.n	80033c6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800339a:	f7fe f8cd 	bl	8001538 <HAL_GetTick>
 800339e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033a0:	e00a      	b.n	80033b8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033a2:	f7fe f8c9 	bl	8001538 <HAL_GetTick>
 80033a6:	4602      	mov	r2, r0
 80033a8:	693b      	ldr	r3, [r7, #16]
 80033aa:	1ad3      	subs	r3, r2, r3
 80033ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d901      	bls.n	80033b8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80033b4:	2303      	movs	r3, #3
 80033b6:	e0b1      	b.n	800351c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033b8:	4b4b      	ldr	r3, [pc, #300]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 80033ba:	6a1b      	ldr	r3, [r3, #32]
 80033bc:	f003 0302 	and.w	r3, r3, #2
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d0ee      	beq.n	80033a2 <HAL_RCC_OscConfig+0x37e>
 80033c4:	e014      	b.n	80033f0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033c6:	f7fe f8b7 	bl	8001538 <HAL_GetTick>
 80033ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033cc:	e00a      	b.n	80033e4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033ce:	f7fe f8b3 	bl	8001538 <HAL_GetTick>
 80033d2:	4602      	mov	r2, r0
 80033d4:	693b      	ldr	r3, [r7, #16]
 80033d6:	1ad3      	subs	r3, r2, r3
 80033d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033dc:	4293      	cmp	r3, r2
 80033de:	d901      	bls.n	80033e4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80033e0:	2303      	movs	r3, #3
 80033e2:	e09b      	b.n	800351c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033e4:	4b40      	ldr	r3, [pc, #256]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 80033e6:	6a1b      	ldr	r3, [r3, #32]
 80033e8:	f003 0302 	and.w	r3, r3, #2
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d1ee      	bne.n	80033ce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80033f0:	7dfb      	ldrb	r3, [r7, #23]
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d105      	bne.n	8003402 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033f6:	4b3c      	ldr	r3, [pc, #240]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 80033f8:	69db      	ldr	r3, [r3, #28]
 80033fa:	4a3b      	ldr	r2, [pc, #236]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 80033fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003400:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	69db      	ldr	r3, [r3, #28]
 8003406:	2b00      	cmp	r3, #0
 8003408:	f000 8087 	beq.w	800351a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800340c:	4b36      	ldr	r3, [pc, #216]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	f003 030c 	and.w	r3, r3, #12
 8003414:	2b08      	cmp	r3, #8
 8003416:	d061      	beq.n	80034dc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	69db      	ldr	r3, [r3, #28]
 800341c:	2b02      	cmp	r3, #2
 800341e:	d146      	bne.n	80034ae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003420:	4b33      	ldr	r3, [pc, #204]	@ (80034f0 <HAL_RCC_OscConfig+0x4cc>)
 8003422:	2200      	movs	r2, #0
 8003424:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003426:	f7fe f887 	bl	8001538 <HAL_GetTick>
 800342a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800342c:	e008      	b.n	8003440 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800342e:	f7fe f883 	bl	8001538 <HAL_GetTick>
 8003432:	4602      	mov	r2, r0
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	1ad3      	subs	r3, r2, r3
 8003438:	2b02      	cmp	r3, #2
 800343a:	d901      	bls.n	8003440 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800343c:	2303      	movs	r3, #3
 800343e:	e06d      	b.n	800351c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003440:	4b29      	ldr	r3, [pc, #164]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003448:	2b00      	cmp	r3, #0
 800344a:	d1f0      	bne.n	800342e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6a1b      	ldr	r3, [r3, #32]
 8003450:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003454:	d108      	bne.n	8003468 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003456:	4b24      	ldr	r3, [pc, #144]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	4921      	ldr	r1, [pc, #132]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 8003464:	4313      	orrs	r3, r2
 8003466:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003468:	4b1f      	ldr	r3, [pc, #124]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6a19      	ldr	r1, [r3, #32]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003478:	430b      	orrs	r3, r1
 800347a:	491b      	ldr	r1, [pc, #108]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 800347c:	4313      	orrs	r3, r2
 800347e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003480:	4b1b      	ldr	r3, [pc, #108]	@ (80034f0 <HAL_RCC_OscConfig+0x4cc>)
 8003482:	2201      	movs	r2, #1
 8003484:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003486:	f7fe f857 	bl	8001538 <HAL_GetTick>
 800348a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800348c:	e008      	b.n	80034a0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800348e:	f7fe f853 	bl	8001538 <HAL_GetTick>
 8003492:	4602      	mov	r2, r0
 8003494:	693b      	ldr	r3, [r7, #16]
 8003496:	1ad3      	subs	r3, r2, r3
 8003498:	2b02      	cmp	r3, #2
 800349a:	d901      	bls.n	80034a0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800349c:	2303      	movs	r3, #3
 800349e:	e03d      	b.n	800351c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034a0:	4b11      	ldr	r3, [pc, #68]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d0f0      	beq.n	800348e <HAL_RCC_OscConfig+0x46a>
 80034ac:	e035      	b.n	800351a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034ae:	4b10      	ldr	r3, [pc, #64]	@ (80034f0 <HAL_RCC_OscConfig+0x4cc>)
 80034b0:	2200      	movs	r2, #0
 80034b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034b4:	f7fe f840 	bl	8001538 <HAL_GetTick>
 80034b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034ba:	e008      	b.n	80034ce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034bc:	f7fe f83c 	bl	8001538 <HAL_GetTick>
 80034c0:	4602      	mov	r2, r0
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	1ad3      	subs	r3, r2, r3
 80034c6:	2b02      	cmp	r3, #2
 80034c8:	d901      	bls.n	80034ce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80034ca:	2303      	movs	r3, #3
 80034cc:	e026      	b.n	800351c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034ce:	4b06      	ldr	r3, [pc, #24]	@ (80034e8 <HAL_RCC_OscConfig+0x4c4>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d1f0      	bne.n	80034bc <HAL_RCC_OscConfig+0x498>
 80034da:	e01e      	b.n	800351a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	69db      	ldr	r3, [r3, #28]
 80034e0:	2b01      	cmp	r3, #1
 80034e2:	d107      	bne.n	80034f4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e019      	b.n	800351c <HAL_RCC_OscConfig+0x4f8>
 80034e8:	40021000 	.word	0x40021000
 80034ec:	40007000 	.word	0x40007000
 80034f0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80034f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003524 <HAL_RCC_OscConfig+0x500>)
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6a1b      	ldr	r3, [r3, #32]
 8003504:	429a      	cmp	r2, r3
 8003506:	d106      	bne.n	8003516 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003512:	429a      	cmp	r2, r3
 8003514:	d001      	beq.n	800351a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	e000      	b.n	800351c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800351a:	2300      	movs	r3, #0
}
 800351c:	4618      	mov	r0, r3
 800351e:	3718      	adds	r7, #24
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}
 8003524:	40021000 	.word	0x40021000

08003528 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b084      	sub	sp, #16
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
 8003530:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d101      	bne.n	800353c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	e0d0      	b.n	80036de <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800353c:	4b6a      	ldr	r3, [pc, #424]	@ (80036e8 <HAL_RCC_ClockConfig+0x1c0>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 0307 	and.w	r3, r3, #7
 8003544:	683a      	ldr	r2, [r7, #0]
 8003546:	429a      	cmp	r2, r3
 8003548:	d910      	bls.n	800356c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800354a:	4b67      	ldr	r3, [pc, #412]	@ (80036e8 <HAL_RCC_ClockConfig+0x1c0>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f023 0207 	bic.w	r2, r3, #7
 8003552:	4965      	ldr	r1, [pc, #404]	@ (80036e8 <HAL_RCC_ClockConfig+0x1c0>)
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	4313      	orrs	r3, r2
 8003558:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800355a:	4b63      	ldr	r3, [pc, #396]	@ (80036e8 <HAL_RCC_ClockConfig+0x1c0>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 0307 	and.w	r3, r3, #7
 8003562:	683a      	ldr	r2, [r7, #0]
 8003564:	429a      	cmp	r2, r3
 8003566:	d001      	beq.n	800356c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	e0b8      	b.n	80036de <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 0302 	and.w	r3, r3, #2
 8003574:	2b00      	cmp	r3, #0
 8003576:	d020      	beq.n	80035ba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 0304 	and.w	r3, r3, #4
 8003580:	2b00      	cmp	r3, #0
 8003582:	d005      	beq.n	8003590 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003584:	4b59      	ldr	r3, [pc, #356]	@ (80036ec <HAL_RCC_ClockConfig+0x1c4>)
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	4a58      	ldr	r2, [pc, #352]	@ (80036ec <HAL_RCC_ClockConfig+0x1c4>)
 800358a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800358e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 0308 	and.w	r3, r3, #8
 8003598:	2b00      	cmp	r3, #0
 800359a:	d005      	beq.n	80035a8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800359c:	4b53      	ldr	r3, [pc, #332]	@ (80036ec <HAL_RCC_ClockConfig+0x1c4>)
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	4a52      	ldr	r2, [pc, #328]	@ (80036ec <HAL_RCC_ClockConfig+0x1c4>)
 80035a2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80035a6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035a8:	4b50      	ldr	r3, [pc, #320]	@ (80036ec <HAL_RCC_ClockConfig+0x1c4>)
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	494d      	ldr	r1, [pc, #308]	@ (80036ec <HAL_RCC_ClockConfig+0x1c4>)
 80035b6:	4313      	orrs	r3, r2
 80035b8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0301 	and.w	r3, r3, #1
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d040      	beq.n	8003648 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	2b01      	cmp	r3, #1
 80035cc:	d107      	bne.n	80035de <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035ce:	4b47      	ldr	r3, [pc, #284]	@ (80036ec <HAL_RCC_ClockConfig+0x1c4>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d115      	bne.n	8003606 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e07f      	b.n	80036de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	2b02      	cmp	r3, #2
 80035e4:	d107      	bne.n	80035f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035e6:	4b41      	ldr	r3, [pc, #260]	@ (80036ec <HAL_RCC_ClockConfig+0x1c4>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d109      	bne.n	8003606 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e073      	b.n	80036de <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035f6:	4b3d      	ldr	r3, [pc, #244]	@ (80036ec <HAL_RCC_ClockConfig+0x1c4>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 0302 	and.w	r3, r3, #2
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d101      	bne.n	8003606 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e06b      	b.n	80036de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003606:	4b39      	ldr	r3, [pc, #228]	@ (80036ec <HAL_RCC_ClockConfig+0x1c4>)
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	f023 0203 	bic.w	r2, r3, #3
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	4936      	ldr	r1, [pc, #216]	@ (80036ec <HAL_RCC_ClockConfig+0x1c4>)
 8003614:	4313      	orrs	r3, r2
 8003616:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003618:	f7fd ff8e 	bl	8001538 <HAL_GetTick>
 800361c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800361e:	e00a      	b.n	8003636 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003620:	f7fd ff8a 	bl	8001538 <HAL_GetTick>
 8003624:	4602      	mov	r2, r0
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	1ad3      	subs	r3, r2, r3
 800362a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800362e:	4293      	cmp	r3, r2
 8003630:	d901      	bls.n	8003636 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003632:	2303      	movs	r3, #3
 8003634:	e053      	b.n	80036de <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003636:	4b2d      	ldr	r3, [pc, #180]	@ (80036ec <HAL_RCC_ClockConfig+0x1c4>)
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	f003 020c 	and.w	r2, r3, #12
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	429a      	cmp	r2, r3
 8003646:	d1eb      	bne.n	8003620 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003648:	4b27      	ldr	r3, [pc, #156]	@ (80036e8 <HAL_RCC_ClockConfig+0x1c0>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 0307 	and.w	r3, r3, #7
 8003650:	683a      	ldr	r2, [r7, #0]
 8003652:	429a      	cmp	r2, r3
 8003654:	d210      	bcs.n	8003678 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003656:	4b24      	ldr	r3, [pc, #144]	@ (80036e8 <HAL_RCC_ClockConfig+0x1c0>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f023 0207 	bic.w	r2, r3, #7
 800365e:	4922      	ldr	r1, [pc, #136]	@ (80036e8 <HAL_RCC_ClockConfig+0x1c0>)
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	4313      	orrs	r3, r2
 8003664:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003666:	4b20      	ldr	r3, [pc, #128]	@ (80036e8 <HAL_RCC_ClockConfig+0x1c0>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 0307 	and.w	r3, r3, #7
 800366e:	683a      	ldr	r2, [r7, #0]
 8003670:	429a      	cmp	r2, r3
 8003672:	d001      	beq.n	8003678 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e032      	b.n	80036de <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f003 0304 	and.w	r3, r3, #4
 8003680:	2b00      	cmp	r3, #0
 8003682:	d008      	beq.n	8003696 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003684:	4b19      	ldr	r3, [pc, #100]	@ (80036ec <HAL_RCC_ClockConfig+0x1c4>)
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	68db      	ldr	r3, [r3, #12]
 8003690:	4916      	ldr	r1, [pc, #88]	@ (80036ec <HAL_RCC_ClockConfig+0x1c4>)
 8003692:	4313      	orrs	r3, r2
 8003694:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 0308 	and.w	r3, r3, #8
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d009      	beq.n	80036b6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80036a2:	4b12      	ldr	r3, [pc, #72]	@ (80036ec <HAL_RCC_ClockConfig+0x1c4>)
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	691b      	ldr	r3, [r3, #16]
 80036ae:	00db      	lsls	r3, r3, #3
 80036b0:	490e      	ldr	r1, [pc, #56]	@ (80036ec <HAL_RCC_ClockConfig+0x1c4>)
 80036b2:	4313      	orrs	r3, r2
 80036b4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80036b6:	f000 f821 	bl	80036fc <HAL_RCC_GetSysClockFreq>
 80036ba:	4602      	mov	r2, r0
 80036bc:	4b0b      	ldr	r3, [pc, #44]	@ (80036ec <HAL_RCC_ClockConfig+0x1c4>)
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	091b      	lsrs	r3, r3, #4
 80036c2:	f003 030f 	and.w	r3, r3, #15
 80036c6:	490a      	ldr	r1, [pc, #40]	@ (80036f0 <HAL_RCC_ClockConfig+0x1c8>)
 80036c8:	5ccb      	ldrb	r3, [r1, r3]
 80036ca:	fa22 f303 	lsr.w	r3, r2, r3
 80036ce:	4a09      	ldr	r2, [pc, #36]	@ (80036f4 <HAL_RCC_ClockConfig+0x1cc>)
 80036d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80036d2:	4b09      	ldr	r3, [pc, #36]	@ (80036f8 <HAL_RCC_ClockConfig+0x1d0>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4618      	mov	r0, r3
 80036d8:	f7fd feec 	bl	80014b4 <HAL_InitTick>

  return HAL_OK;
 80036dc:	2300      	movs	r3, #0
}
 80036de:	4618      	mov	r0, r3
 80036e0:	3710      	adds	r7, #16
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}
 80036e6:	bf00      	nop
 80036e8:	40022000 	.word	0x40022000
 80036ec:	40021000 	.word	0x40021000
 80036f0:	08005244 	.word	0x08005244
 80036f4:	20000000 	.word	0x20000000
 80036f8:	20000004 	.word	0x20000004

080036fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b087      	sub	sp, #28
 8003700:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003702:	2300      	movs	r3, #0
 8003704:	60fb      	str	r3, [r7, #12]
 8003706:	2300      	movs	r3, #0
 8003708:	60bb      	str	r3, [r7, #8]
 800370a:	2300      	movs	r3, #0
 800370c:	617b      	str	r3, [r7, #20]
 800370e:	2300      	movs	r3, #0
 8003710:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003712:	2300      	movs	r3, #0
 8003714:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003716:	4b1e      	ldr	r3, [pc, #120]	@ (8003790 <HAL_RCC_GetSysClockFreq+0x94>)
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	f003 030c 	and.w	r3, r3, #12
 8003722:	2b04      	cmp	r3, #4
 8003724:	d002      	beq.n	800372c <HAL_RCC_GetSysClockFreq+0x30>
 8003726:	2b08      	cmp	r3, #8
 8003728:	d003      	beq.n	8003732 <HAL_RCC_GetSysClockFreq+0x36>
 800372a:	e027      	b.n	800377c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800372c:	4b19      	ldr	r3, [pc, #100]	@ (8003794 <HAL_RCC_GetSysClockFreq+0x98>)
 800372e:	613b      	str	r3, [r7, #16]
      break;
 8003730:	e027      	b.n	8003782 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	0c9b      	lsrs	r3, r3, #18
 8003736:	f003 030f 	and.w	r3, r3, #15
 800373a:	4a17      	ldr	r2, [pc, #92]	@ (8003798 <HAL_RCC_GetSysClockFreq+0x9c>)
 800373c:	5cd3      	ldrb	r3, [r2, r3]
 800373e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003746:	2b00      	cmp	r3, #0
 8003748:	d010      	beq.n	800376c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800374a:	4b11      	ldr	r3, [pc, #68]	@ (8003790 <HAL_RCC_GetSysClockFreq+0x94>)
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	0c5b      	lsrs	r3, r3, #17
 8003750:	f003 0301 	and.w	r3, r3, #1
 8003754:	4a11      	ldr	r2, [pc, #68]	@ (800379c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003756:	5cd3      	ldrb	r3, [r2, r3]
 8003758:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a0d      	ldr	r2, [pc, #52]	@ (8003794 <HAL_RCC_GetSysClockFreq+0x98>)
 800375e:	fb03 f202 	mul.w	r2, r3, r2
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	fbb2 f3f3 	udiv	r3, r2, r3
 8003768:	617b      	str	r3, [r7, #20]
 800376a:	e004      	b.n	8003776 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	4a0c      	ldr	r2, [pc, #48]	@ (80037a0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003770:	fb02 f303 	mul.w	r3, r2, r3
 8003774:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	613b      	str	r3, [r7, #16]
      break;
 800377a:	e002      	b.n	8003782 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800377c:	4b05      	ldr	r3, [pc, #20]	@ (8003794 <HAL_RCC_GetSysClockFreq+0x98>)
 800377e:	613b      	str	r3, [r7, #16]
      break;
 8003780:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003782:	693b      	ldr	r3, [r7, #16]
}
 8003784:	4618      	mov	r0, r3
 8003786:	371c      	adds	r7, #28
 8003788:	46bd      	mov	sp, r7
 800378a:	bc80      	pop	{r7}
 800378c:	4770      	bx	lr
 800378e:	bf00      	nop
 8003790:	40021000 	.word	0x40021000
 8003794:	007a1200 	.word	0x007a1200
 8003798:	0800525c 	.word	0x0800525c
 800379c:	0800526c 	.word	0x0800526c
 80037a0:	003d0900 	.word	0x003d0900

080037a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037a4:	b480      	push	{r7}
 80037a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037a8:	4b02      	ldr	r3, [pc, #8]	@ (80037b4 <HAL_RCC_GetHCLKFreq+0x10>)
 80037aa:	681b      	ldr	r3, [r3, #0]
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bc80      	pop	{r7}
 80037b2:	4770      	bx	lr
 80037b4:	20000000 	.word	0x20000000

080037b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80037bc:	f7ff fff2 	bl	80037a4 <HAL_RCC_GetHCLKFreq>
 80037c0:	4602      	mov	r2, r0
 80037c2:	4b05      	ldr	r3, [pc, #20]	@ (80037d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	0a1b      	lsrs	r3, r3, #8
 80037c8:	f003 0307 	and.w	r3, r3, #7
 80037cc:	4903      	ldr	r1, [pc, #12]	@ (80037dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80037ce:	5ccb      	ldrb	r3, [r1, r3]
 80037d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	bd80      	pop	{r7, pc}
 80037d8:	40021000 	.word	0x40021000
 80037dc:	08005254 	.word	0x08005254

080037e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80037e4:	f7ff ffde 	bl	80037a4 <HAL_RCC_GetHCLKFreq>
 80037e8:	4602      	mov	r2, r0
 80037ea:	4b05      	ldr	r3, [pc, #20]	@ (8003800 <HAL_RCC_GetPCLK2Freq+0x20>)
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	0adb      	lsrs	r3, r3, #11
 80037f0:	f003 0307 	and.w	r3, r3, #7
 80037f4:	4903      	ldr	r1, [pc, #12]	@ (8003804 <HAL_RCC_GetPCLK2Freq+0x24>)
 80037f6:	5ccb      	ldrb	r3, [r1, r3]
 80037f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	bd80      	pop	{r7, pc}
 8003800:	40021000 	.word	0x40021000
 8003804:	08005254 	.word	0x08005254

08003808 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003808:	b480      	push	{r7}
 800380a:	b085      	sub	sp, #20
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003810:	4b0a      	ldr	r3, [pc, #40]	@ (800383c <RCC_Delay+0x34>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a0a      	ldr	r2, [pc, #40]	@ (8003840 <RCC_Delay+0x38>)
 8003816:	fba2 2303 	umull	r2, r3, r2, r3
 800381a:	0a5b      	lsrs	r3, r3, #9
 800381c:	687a      	ldr	r2, [r7, #4]
 800381e:	fb02 f303 	mul.w	r3, r2, r3
 8003822:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003824:	bf00      	nop
  }
  while (Delay --);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	1e5a      	subs	r2, r3, #1
 800382a:	60fa      	str	r2, [r7, #12]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d1f9      	bne.n	8003824 <RCC_Delay+0x1c>
}
 8003830:	bf00      	nop
 8003832:	bf00      	nop
 8003834:	3714      	adds	r7, #20
 8003836:	46bd      	mov	sp, r7
 8003838:	bc80      	pop	{r7}
 800383a:	4770      	bx	lr
 800383c:	20000000 	.word	0x20000000
 8003840:	10624dd3 	.word	0x10624dd3

08003844 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b086      	sub	sp, #24
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800384c:	2300      	movs	r3, #0
 800384e:	613b      	str	r3, [r7, #16]
 8003850:	2300      	movs	r3, #0
 8003852:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f003 0301 	and.w	r3, r3, #1
 800385c:	2b00      	cmp	r3, #0
 800385e:	d07d      	beq.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003860:	2300      	movs	r3, #0
 8003862:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003864:	4b4f      	ldr	r3, [pc, #316]	@ (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003866:	69db      	ldr	r3, [r3, #28]
 8003868:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800386c:	2b00      	cmp	r3, #0
 800386e:	d10d      	bne.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003870:	4b4c      	ldr	r3, [pc, #304]	@ (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003872:	69db      	ldr	r3, [r3, #28]
 8003874:	4a4b      	ldr	r2, [pc, #300]	@ (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003876:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800387a:	61d3      	str	r3, [r2, #28]
 800387c:	4b49      	ldr	r3, [pc, #292]	@ (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800387e:	69db      	ldr	r3, [r3, #28]
 8003880:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003884:	60bb      	str	r3, [r7, #8]
 8003886:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003888:	2301      	movs	r3, #1
 800388a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800388c:	4b46      	ldr	r3, [pc, #280]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003894:	2b00      	cmp	r3, #0
 8003896:	d118      	bne.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003898:	4b43      	ldr	r3, [pc, #268]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a42      	ldr	r2, [pc, #264]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800389e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038a2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038a4:	f7fd fe48 	bl	8001538 <HAL_GetTick>
 80038a8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038aa:	e008      	b.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038ac:	f7fd fe44 	bl	8001538 <HAL_GetTick>
 80038b0:	4602      	mov	r2, r0
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	1ad3      	subs	r3, r2, r3
 80038b6:	2b64      	cmp	r3, #100	@ 0x64
 80038b8:	d901      	bls.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80038ba:	2303      	movs	r3, #3
 80038bc:	e06d      	b.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038be:	4b3a      	ldr	r3, [pc, #232]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d0f0      	beq.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80038ca:	4b36      	ldr	r3, [pc, #216]	@ (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038cc:	6a1b      	ldr	r3, [r3, #32]
 80038ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038d2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d02e      	beq.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038e2:	68fa      	ldr	r2, [r7, #12]
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d027      	beq.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80038e8:	4b2e      	ldr	r3, [pc, #184]	@ (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038ea:	6a1b      	ldr	r3, [r3, #32]
 80038ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038f0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80038f2:	4b2e      	ldr	r3, [pc, #184]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80038f4:	2201      	movs	r2, #1
 80038f6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80038f8:	4b2c      	ldr	r3, [pc, #176]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80038fa:	2200      	movs	r2, #0
 80038fc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80038fe:	4a29      	ldr	r2, [pc, #164]	@ (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	f003 0301 	and.w	r3, r3, #1
 800390a:	2b00      	cmp	r3, #0
 800390c:	d014      	beq.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800390e:	f7fd fe13 	bl	8001538 <HAL_GetTick>
 8003912:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003914:	e00a      	b.n	800392c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003916:	f7fd fe0f 	bl	8001538 <HAL_GetTick>
 800391a:	4602      	mov	r2, r0
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	1ad3      	subs	r3, r2, r3
 8003920:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003924:	4293      	cmp	r3, r2
 8003926:	d901      	bls.n	800392c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003928:	2303      	movs	r3, #3
 800392a:	e036      	b.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800392c:	4b1d      	ldr	r3, [pc, #116]	@ (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800392e:	6a1b      	ldr	r3, [r3, #32]
 8003930:	f003 0302 	and.w	r3, r3, #2
 8003934:	2b00      	cmp	r3, #0
 8003936:	d0ee      	beq.n	8003916 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003938:	4b1a      	ldr	r3, [pc, #104]	@ (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800393a:	6a1b      	ldr	r3, [r3, #32]
 800393c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	4917      	ldr	r1, [pc, #92]	@ (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003946:	4313      	orrs	r3, r2
 8003948:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800394a:	7dfb      	ldrb	r3, [r7, #23]
 800394c:	2b01      	cmp	r3, #1
 800394e:	d105      	bne.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003950:	4b14      	ldr	r3, [pc, #80]	@ (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003952:	69db      	ldr	r3, [r3, #28]
 8003954:	4a13      	ldr	r2, [pc, #76]	@ (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003956:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800395a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 0302 	and.w	r3, r3, #2
 8003964:	2b00      	cmp	r3, #0
 8003966:	d008      	beq.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003968:	4b0e      	ldr	r3, [pc, #56]	@ (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	490b      	ldr	r1, [pc, #44]	@ (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003976:	4313      	orrs	r3, r2
 8003978:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f003 0310 	and.w	r3, r3, #16
 8003982:	2b00      	cmp	r3, #0
 8003984:	d008      	beq.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003986:	4b07      	ldr	r3, [pc, #28]	@ (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	68db      	ldr	r3, [r3, #12]
 8003992:	4904      	ldr	r1, [pc, #16]	@ (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003994:	4313      	orrs	r3, r2
 8003996:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003998:	2300      	movs	r3, #0
}
 800399a:	4618      	mov	r0, r3
 800399c:	3718      	adds	r7, #24
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	40021000 	.word	0x40021000
 80039a8:	40007000 	.word	0x40007000
 80039ac:	42420440 	.word	0x42420440

080039b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b082      	sub	sp, #8
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d101      	bne.n	80039c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e076      	b.n	8003ab0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d108      	bne.n	80039dc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80039d2:	d009      	beq.n	80039e8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	61da      	str	r2, [r3, #28]
 80039da:	e005      	b.n	80039e8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2200      	movs	r2, #0
 80039e0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2200      	movs	r2, #0
 80039ec:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d106      	bne.n	8003a08 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f7fd fbae 	bl	8001164 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2202      	movs	r2, #2
 8003a0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a1e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003a30:	431a      	orrs	r2, r3
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a3a:	431a      	orrs	r2, r3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	691b      	ldr	r3, [r3, #16]
 8003a40:	f003 0302 	and.w	r3, r3, #2
 8003a44:	431a      	orrs	r2, r3
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	695b      	ldr	r3, [r3, #20]
 8003a4a:	f003 0301 	and.w	r3, r3, #1
 8003a4e:	431a      	orrs	r2, r3
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	699b      	ldr	r3, [r3, #24]
 8003a54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a58:	431a      	orrs	r2, r3
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	69db      	ldr	r3, [r3, #28]
 8003a5e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003a62:	431a      	orrs	r2, r3
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6a1b      	ldr	r3, [r3, #32]
 8003a68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a6c:	ea42 0103 	orr.w	r1, r2, r3
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a74:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	430a      	orrs	r2, r1
 8003a7e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	699b      	ldr	r3, [r3, #24]
 8003a84:	0c1a      	lsrs	r2, r3, #16
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f002 0204 	and.w	r2, r2, #4
 8003a8e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	69da      	ldr	r2, [r3, #28]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a9e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003aae:	2300      	movs	r3, #0
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	3708      	adds	r7, #8
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bd80      	pop	{r7, pc}

08003ab8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b088      	sub	sp, #32
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	60f8      	str	r0, [r7, #12]
 8003ac0:	60b9      	str	r1, [r7, #8]
 8003ac2:	603b      	str	r3, [r7, #0]
 8003ac4:	4613      	mov	r3, r2
 8003ac6:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003ac8:	f7fd fd36 	bl	8001538 <HAL_GetTick>
 8003acc:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003ace:	88fb      	ldrh	r3, [r7, #6]
 8003ad0:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d001      	beq.n	8003ae2 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003ade:	2302      	movs	r3, #2
 8003ae0:	e12a      	b.n	8003d38 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d002      	beq.n	8003aee <HAL_SPI_Transmit+0x36>
 8003ae8:	88fb      	ldrh	r3, [r7, #6]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d101      	bne.n	8003af2 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e122      	b.n	8003d38 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003af8:	2b01      	cmp	r3, #1
 8003afa:	d101      	bne.n	8003b00 <HAL_SPI_Transmit+0x48>
 8003afc:	2302      	movs	r3, #2
 8003afe:	e11b      	b.n	8003d38 <HAL_SPI_Transmit+0x280>
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2201      	movs	r2, #1
 8003b04:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2203      	movs	r2, #3
 8003b0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2200      	movs	r2, #0
 8003b14:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	68ba      	ldr	r2, [r7, #8]
 8003b1a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	88fa      	ldrh	r2, [r7, #6]
 8003b20:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	88fa      	ldrh	r2, [r7, #6]
 8003b26:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2200      	movs	r2, #0
 8003b32:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2200      	movs	r2, #0
 8003b38:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2200      	movs	r2, #0
 8003b44:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b4e:	d10f      	bne.n	8003b70 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b5e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003b6e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b7a:	2b40      	cmp	r3, #64	@ 0x40
 8003b7c:	d007      	beq.n	8003b8e <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b8c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	68db      	ldr	r3, [r3, #12]
 8003b92:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b96:	d152      	bne.n	8003c3e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d002      	beq.n	8003ba6 <HAL_SPI_Transmit+0xee>
 8003ba0:	8b7b      	ldrh	r3, [r7, #26]
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d145      	bne.n	8003c32 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003baa:	881a      	ldrh	r2, [r3, #0]
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bb6:	1c9a      	adds	r2, r3, #2
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bc0:	b29b      	uxth	r3, r3
 8003bc2:	3b01      	subs	r3, #1
 8003bc4:	b29a      	uxth	r2, r3
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003bca:	e032      	b.n	8003c32 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	f003 0302 	and.w	r3, r3, #2
 8003bd6:	2b02      	cmp	r3, #2
 8003bd8:	d112      	bne.n	8003c00 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bde:	881a      	ldrh	r2, [r3, #0]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bea:	1c9a      	adds	r2, r3, #2
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bf4:	b29b      	uxth	r3, r3
 8003bf6:	3b01      	subs	r3, #1
 8003bf8:	b29a      	uxth	r2, r3
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003bfe:	e018      	b.n	8003c32 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c00:	f7fd fc9a 	bl	8001538 <HAL_GetTick>
 8003c04:	4602      	mov	r2, r0
 8003c06:	69fb      	ldr	r3, [r7, #28]
 8003c08:	1ad3      	subs	r3, r2, r3
 8003c0a:	683a      	ldr	r2, [r7, #0]
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	d803      	bhi.n	8003c18 <HAL_SPI_Transmit+0x160>
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c16:	d102      	bne.n	8003c1e <HAL_SPI_Transmit+0x166>
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d109      	bne.n	8003c32 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	2201      	movs	r2, #1
 8003c22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003c2e:	2303      	movs	r3, #3
 8003c30:	e082      	b.n	8003d38 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c36:	b29b      	uxth	r3, r3
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d1c7      	bne.n	8003bcc <HAL_SPI_Transmit+0x114>
 8003c3c:	e053      	b.n	8003ce6 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d002      	beq.n	8003c4c <HAL_SPI_Transmit+0x194>
 8003c46:	8b7b      	ldrh	r3, [r7, #26]
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d147      	bne.n	8003cdc <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	330c      	adds	r3, #12
 8003c56:	7812      	ldrb	r2, [r2, #0]
 8003c58:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c5e:	1c5a      	adds	r2, r3, #1
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c68:	b29b      	uxth	r3, r3
 8003c6a:	3b01      	subs	r3, #1
 8003c6c:	b29a      	uxth	r2, r3
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003c72:	e033      	b.n	8003cdc <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	689b      	ldr	r3, [r3, #8]
 8003c7a:	f003 0302 	and.w	r3, r3, #2
 8003c7e:	2b02      	cmp	r3, #2
 8003c80:	d113      	bne.n	8003caa <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	330c      	adds	r3, #12
 8003c8c:	7812      	ldrb	r2, [r2, #0]
 8003c8e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c94:	1c5a      	adds	r2, r3, #1
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c9e:	b29b      	uxth	r3, r3
 8003ca0:	3b01      	subs	r3, #1
 8003ca2:	b29a      	uxth	r2, r3
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003ca8:	e018      	b.n	8003cdc <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003caa:	f7fd fc45 	bl	8001538 <HAL_GetTick>
 8003cae:	4602      	mov	r2, r0
 8003cb0:	69fb      	ldr	r3, [r7, #28]
 8003cb2:	1ad3      	subs	r3, r2, r3
 8003cb4:	683a      	ldr	r2, [r7, #0]
 8003cb6:	429a      	cmp	r2, r3
 8003cb8:	d803      	bhi.n	8003cc2 <HAL_SPI_Transmit+0x20a>
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cc0:	d102      	bne.n	8003cc8 <HAL_SPI_Transmit+0x210>
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d109      	bne.n	8003cdc <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	2201      	movs	r2, #1
 8003ccc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003cd8:	2303      	movs	r3, #3
 8003cda:	e02d      	b.n	8003d38 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ce0:	b29b      	uxth	r3, r3
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d1c6      	bne.n	8003c74 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003ce6:	69fa      	ldr	r2, [r7, #28]
 8003ce8:	6839      	ldr	r1, [r7, #0]
 8003cea:	68f8      	ldr	r0, [r7, #12]
 8003cec:	f000 fbc4 	bl	8004478 <SPI_EndRxTxTransaction>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d002      	beq.n	8003cfc <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2220      	movs	r2, #32
 8003cfa:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d10a      	bne.n	8003d1a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003d04:	2300      	movs	r3, #0
 8003d06:	617b      	str	r3, [r7, #20]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	68db      	ldr	r3, [r3, #12]
 8003d0e:	617b      	str	r3, [r7, #20]
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	617b      	str	r3, [r7, #20]
 8003d18:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2201      	movs	r2, #1
 8003d1e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2200      	movs	r2, #0
 8003d26:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d001      	beq.n	8003d36 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	e000      	b.n	8003d38 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003d36:	2300      	movs	r3, #0
  }
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	3720      	adds	r7, #32
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}

08003d40 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b088      	sub	sp, #32
 8003d44:	af02      	add	r7, sp, #8
 8003d46:	60f8      	str	r0, [r7, #12]
 8003d48:	60b9      	str	r1, [r7, #8]
 8003d4a:	603b      	str	r3, [r7, #0]
 8003d4c:	4613      	mov	r3, r2
 8003d4e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	d001      	beq.n	8003d60 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8003d5c:	2302      	movs	r3, #2
 8003d5e:	e104      	b.n	8003f6a <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d68:	d112      	bne.n	8003d90 <HAL_SPI_Receive+0x50>
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d10e      	bne.n	8003d90 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2204      	movs	r2, #4
 8003d76:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003d7a:	88fa      	ldrh	r2, [r7, #6]
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	9300      	str	r3, [sp, #0]
 8003d80:	4613      	mov	r3, r2
 8003d82:	68ba      	ldr	r2, [r7, #8]
 8003d84:	68b9      	ldr	r1, [r7, #8]
 8003d86:	68f8      	ldr	r0, [r7, #12]
 8003d88:	f000 f8f3 	bl	8003f72 <HAL_SPI_TransmitReceive>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	e0ec      	b.n	8003f6a <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003d90:	f7fd fbd2 	bl	8001538 <HAL_GetTick>
 8003d94:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d002      	beq.n	8003da2 <HAL_SPI_Receive+0x62>
 8003d9c:	88fb      	ldrh	r3, [r7, #6]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d101      	bne.n	8003da6 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e0e1      	b.n	8003f6a <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003dac:	2b01      	cmp	r3, #1
 8003dae:	d101      	bne.n	8003db4 <HAL_SPI_Receive+0x74>
 8003db0:	2302      	movs	r3, #2
 8003db2:	e0da      	b.n	8003f6a <HAL_SPI_Receive+0x22a>
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2201      	movs	r2, #1
 8003db8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2204      	movs	r2, #4
 8003dc0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	68ba      	ldr	r2, [r7, #8]
 8003dce:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	88fa      	ldrh	r2, [r7, #6]
 8003dd4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	88fa      	ldrh	r2, [r7, #6]
 8003dda:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2200      	movs	r2, #0
 8003de0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2200      	movs	r2, #0
 8003de6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2200      	movs	r2, #0
 8003dec:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2200      	movs	r2, #0
 8003df2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2200      	movs	r2, #0
 8003df8:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e02:	d10f      	bne.n	8003e24 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e12:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003e22:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e2e:	2b40      	cmp	r3, #64	@ 0x40
 8003e30:	d007      	beq.n	8003e42 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003e40:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	68db      	ldr	r3, [r3, #12]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d170      	bne.n	8003f2c <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003e4a:	e035      	b.n	8003eb8 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	f003 0301 	and.w	r3, r3, #1
 8003e56:	2b01      	cmp	r3, #1
 8003e58:	d115      	bne.n	8003e86 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f103 020c 	add.w	r2, r3, #12
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e66:	7812      	ldrb	r2, [r2, #0]
 8003e68:	b2d2      	uxtb	r2, r2
 8003e6a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e70:	1c5a      	adds	r2, r3, #1
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e7a:	b29b      	uxth	r3, r3
 8003e7c:	3b01      	subs	r3, #1
 8003e7e:	b29a      	uxth	r2, r3
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003e84:	e018      	b.n	8003eb8 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e86:	f7fd fb57 	bl	8001538 <HAL_GetTick>
 8003e8a:	4602      	mov	r2, r0
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	1ad3      	subs	r3, r2, r3
 8003e90:	683a      	ldr	r2, [r7, #0]
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d803      	bhi.n	8003e9e <HAL_SPI_Receive+0x15e>
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e9c:	d102      	bne.n	8003ea4 <HAL_SPI_Receive+0x164>
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d109      	bne.n	8003eb8 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003eb4:	2303      	movs	r3, #3
 8003eb6:	e058      	b.n	8003f6a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ebc:	b29b      	uxth	r3, r3
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d1c4      	bne.n	8003e4c <HAL_SPI_Receive+0x10c>
 8003ec2:	e038      	b.n	8003f36 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	f003 0301 	and.w	r3, r3, #1
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d113      	bne.n	8003efa <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	68da      	ldr	r2, [r3, #12]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003edc:	b292      	uxth	r2, r2
 8003ede:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ee4:	1c9a      	adds	r2, r3, #2
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003eee:	b29b      	uxth	r3, r3
 8003ef0:	3b01      	subs	r3, #1
 8003ef2:	b29a      	uxth	r2, r3
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003ef8:	e018      	b.n	8003f2c <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003efa:	f7fd fb1d 	bl	8001538 <HAL_GetTick>
 8003efe:	4602      	mov	r2, r0
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	683a      	ldr	r2, [r7, #0]
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d803      	bhi.n	8003f12 <HAL_SPI_Receive+0x1d2>
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f10:	d102      	bne.n	8003f18 <HAL_SPI_Receive+0x1d8>
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d109      	bne.n	8003f2c <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2200      	movs	r2, #0
 8003f24:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003f28:	2303      	movs	r3, #3
 8003f2a:	e01e      	b.n	8003f6a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f30:	b29b      	uxth	r3, r3
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d1c6      	bne.n	8003ec4 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f36:	697a      	ldr	r2, [r7, #20]
 8003f38:	6839      	ldr	r1, [r7, #0]
 8003f3a:	68f8      	ldr	r0, [r7, #12]
 8003f3c:	f000 fa4a 	bl	80043d4 <SPI_EndRxTransaction>
 8003f40:	4603      	mov	r3, r0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d002      	beq.n	8003f4c <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2220      	movs	r2, #32
 8003f4a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2200      	movs	r2, #0
 8003f58:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d001      	beq.n	8003f68 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e000      	b.n	8003f6a <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8003f68:	2300      	movs	r3, #0
  }
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3718      	adds	r7, #24
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}

08003f72 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003f72:	b580      	push	{r7, lr}
 8003f74:	b08a      	sub	sp, #40	@ 0x28
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	60f8      	str	r0, [r7, #12]
 8003f7a:	60b9      	str	r1, [r7, #8]
 8003f7c:	607a      	str	r2, [r7, #4]
 8003f7e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003f80:	2301      	movs	r3, #1
 8003f82:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f84:	f7fd fad8 	bl	8001538 <HAL_GetTick>
 8003f88:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003f90:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	685b      	ldr	r3, [r3, #4]
 8003f96:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003f98:	887b      	ldrh	r3, [r7, #2]
 8003f9a:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003f9c:	7ffb      	ldrb	r3, [r7, #31]
 8003f9e:	2b01      	cmp	r3, #1
 8003fa0:	d00c      	beq.n	8003fbc <HAL_SPI_TransmitReceive+0x4a>
 8003fa2:	69bb      	ldr	r3, [r7, #24]
 8003fa4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003fa8:	d106      	bne.n	8003fb8 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d102      	bne.n	8003fb8 <HAL_SPI_TransmitReceive+0x46>
 8003fb2:	7ffb      	ldrb	r3, [r7, #31]
 8003fb4:	2b04      	cmp	r3, #4
 8003fb6:	d001      	beq.n	8003fbc <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003fb8:	2302      	movs	r3, #2
 8003fba:	e17f      	b.n	80042bc <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d005      	beq.n	8003fce <HAL_SPI_TransmitReceive+0x5c>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d002      	beq.n	8003fce <HAL_SPI_TransmitReceive+0x5c>
 8003fc8:	887b      	ldrh	r3, [r7, #2]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d101      	bne.n	8003fd2 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e174      	b.n	80042bc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	d101      	bne.n	8003fe0 <HAL_SPI_TransmitReceive+0x6e>
 8003fdc:	2302      	movs	r3, #2
 8003fde:	e16d      	b.n	80042bc <HAL_SPI_TransmitReceive+0x34a>
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003fee:	b2db      	uxtb	r3, r3
 8003ff0:	2b04      	cmp	r3, #4
 8003ff2:	d003      	beq.n	8003ffc <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2205      	movs	r2, #5
 8003ff8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2200      	movs	r2, #0
 8004000:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	687a      	ldr	r2, [r7, #4]
 8004006:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	887a      	ldrh	r2, [r7, #2]
 800400c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	887a      	ldrh	r2, [r7, #2]
 8004012:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	68ba      	ldr	r2, [r7, #8]
 8004018:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	887a      	ldrh	r2, [r7, #2]
 800401e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	887a      	ldrh	r2, [r7, #2]
 8004024:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2200      	movs	r2, #0
 800402a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2200      	movs	r2, #0
 8004030:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800403c:	2b40      	cmp	r3, #64	@ 0x40
 800403e:	d007      	beq.n	8004050 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800404e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	68db      	ldr	r3, [r3, #12]
 8004054:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004058:	d17e      	bne.n	8004158 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d002      	beq.n	8004068 <HAL_SPI_TransmitReceive+0xf6>
 8004062:	8afb      	ldrh	r3, [r7, #22]
 8004064:	2b01      	cmp	r3, #1
 8004066:	d16c      	bne.n	8004142 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800406c:	881a      	ldrh	r2, [r3, #0]
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004078:	1c9a      	adds	r2, r3, #2
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004082:	b29b      	uxth	r3, r3
 8004084:	3b01      	subs	r3, #1
 8004086:	b29a      	uxth	r2, r3
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800408c:	e059      	b.n	8004142 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	689b      	ldr	r3, [r3, #8]
 8004094:	f003 0302 	and.w	r3, r3, #2
 8004098:	2b02      	cmp	r3, #2
 800409a:	d11b      	bne.n	80040d4 <HAL_SPI_TransmitReceive+0x162>
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80040a0:	b29b      	uxth	r3, r3
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d016      	beq.n	80040d4 <HAL_SPI_TransmitReceive+0x162>
 80040a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d113      	bne.n	80040d4 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040b0:	881a      	ldrh	r2, [r3, #0]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040bc:	1c9a      	adds	r2, r3, #2
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80040c6:	b29b      	uxth	r3, r3
 80040c8:	3b01      	subs	r3, #1
 80040ca:	b29a      	uxth	r2, r3
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80040d0:	2300      	movs	r3, #0
 80040d2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	689b      	ldr	r3, [r3, #8]
 80040da:	f003 0301 	and.w	r3, r3, #1
 80040de:	2b01      	cmp	r3, #1
 80040e0:	d119      	bne.n	8004116 <HAL_SPI_TransmitReceive+0x1a4>
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040e6:	b29b      	uxth	r3, r3
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d014      	beq.n	8004116 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	68da      	ldr	r2, [r3, #12]
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040f6:	b292      	uxth	r2, r2
 80040f8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040fe:	1c9a      	adds	r2, r3, #2
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004108:	b29b      	uxth	r3, r3
 800410a:	3b01      	subs	r3, #1
 800410c:	b29a      	uxth	r2, r3
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004112:	2301      	movs	r3, #1
 8004114:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004116:	f7fd fa0f 	bl	8001538 <HAL_GetTick>
 800411a:	4602      	mov	r2, r0
 800411c:	6a3b      	ldr	r3, [r7, #32]
 800411e:	1ad3      	subs	r3, r2, r3
 8004120:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004122:	429a      	cmp	r2, r3
 8004124:	d80d      	bhi.n	8004142 <HAL_SPI_TransmitReceive+0x1d0>
 8004126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800412c:	d009      	beq.n	8004142 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2201      	movs	r2, #1
 8004132:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800413e:	2303      	movs	r3, #3
 8004140:	e0bc      	b.n	80042bc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004146:	b29b      	uxth	r3, r3
 8004148:	2b00      	cmp	r3, #0
 800414a:	d1a0      	bne.n	800408e <HAL_SPI_TransmitReceive+0x11c>
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004150:	b29b      	uxth	r3, r3
 8004152:	2b00      	cmp	r3, #0
 8004154:	d19b      	bne.n	800408e <HAL_SPI_TransmitReceive+0x11c>
 8004156:	e082      	b.n	800425e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d002      	beq.n	8004166 <HAL_SPI_TransmitReceive+0x1f4>
 8004160:	8afb      	ldrh	r3, [r7, #22]
 8004162:	2b01      	cmp	r3, #1
 8004164:	d171      	bne.n	800424a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	330c      	adds	r3, #12
 8004170:	7812      	ldrb	r2, [r2, #0]
 8004172:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004178:	1c5a      	adds	r2, r3, #1
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004182:	b29b      	uxth	r3, r3
 8004184:	3b01      	subs	r3, #1
 8004186:	b29a      	uxth	r2, r3
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800418c:	e05d      	b.n	800424a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	f003 0302 	and.w	r3, r3, #2
 8004198:	2b02      	cmp	r3, #2
 800419a:	d11c      	bne.n	80041d6 <HAL_SPI_TransmitReceive+0x264>
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80041a0:	b29b      	uxth	r3, r3
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d017      	beq.n	80041d6 <HAL_SPI_TransmitReceive+0x264>
 80041a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d114      	bne.n	80041d6 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	330c      	adds	r3, #12
 80041b6:	7812      	ldrb	r2, [r2, #0]
 80041b8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041be:	1c5a      	adds	r2, r3, #1
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80041c8:	b29b      	uxth	r3, r3
 80041ca:	3b01      	subs	r3, #1
 80041cc:	b29a      	uxth	r2, r3
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80041d2:	2300      	movs	r3, #0
 80041d4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	f003 0301 	and.w	r3, r3, #1
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d119      	bne.n	8004218 <HAL_SPI_TransmitReceive+0x2a6>
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041e8:	b29b      	uxth	r3, r3
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d014      	beq.n	8004218 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	68da      	ldr	r2, [r3, #12]
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041f8:	b2d2      	uxtb	r2, r2
 80041fa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004200:	1c5a      	adds	r2, r3, #1
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800420a:	b29b      	uxth	r3, r3
 800420c:	3b01      	subs	r3, #1
 800420e:	b29a      	uxth	r2, r3
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004214:	2301      	movs	r3, #1
 8004216:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004218:	f7fd f98e 	bl	8001538 <HAL_GetTick>
 800421c:	4602      	mov	r2, r0
 800421e:	6a3b      	ldr	r3, [r7, #32]
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004224:	429a      	cmp	r2, r3
 8004226:	d803      	bhi.n	8004230 <HAL_SPI_TransmitReceive+0x2be>
 8004228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800422a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800422e:	d102      	bne.n	8004236 <HAL_SPI_TransmitReceive+0x2c4>
 8004230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004232:	2b00      	cmp	r3, #0
 8004234:	d109      	bne.n	800424a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2201      	movs	r2, #1
 800423a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2200      	movs	r2, #0
 8004242:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004246:	2303      	movs	r3, #3
 8004248:	e038      	b.n	80042bc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800424e:	b29b      	uxth	r3, r3
 8004250:	2b00      	cmp	r3, #0
 8004252:	d19c      	bne.n	800418e <HAL_SPI_TransmitReceive+0x21c>
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004258:	b29b      	uxth	r3, r3
 800425a:	2b00      	cmp	r3, #0
 800425c:	d197      	bne.n	800418e <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800425e:	6a3a      	ldr	r2, [r7, #32]
 8004260:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004262:	68f8      	ldr	r0, [r7, #12]
 8004264:	f000 f908 	bl	8004478 <SPI_EndRxTxTransaction>
 8004268:	4603      	mov	r3, r0
 800426a:	2b00      	cmp	r3, #0
 800426c:	d008      	beq.n	8004280 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2220      	movs	r2, #32
 8004272:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2200      	movs	r2, #0
 8004278:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	e01d      	b.n	80042bc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	689b      	ldr	r3, [r3, #8]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d10a      	bne.n	800429e <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004288:	2300      	movs	r3, #0
 800428a:	613b      	str	r3, [r7, #16]
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	68db      	ldr	r3, [r3, #12]
 8004292:	613b      	str	r3, [r7, #16]
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	689b      	ldr	r3, [r3, #8]
 800429a:	613b      	str	r3, [r7, #16]
 800429c:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	2201      	movs	r2, #1
 80042a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	2200      	movs	r2, #0
 80042aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d001      	beq.n	80042ba <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e000      	b.n	80042bc <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80042ba:	2300      	movs	r3, #0
  }
}
 80042bc:	4618      	mov	r0, r3
 80042be:	3728      	adds	r7, #40	@ 0x28
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}

080042c4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b088      	sub	sp, #32
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	60f8      	str	r0, [r7, #12]
 80042cc:	60b9      	str	r1, [r7, #8]
 80042ce:	603b      	str	r3, [r7, #0]
 80042d0:	4613      	mov	r3, r2
 80042d2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80042d4:	f7fd f930 	bl	8001538 <HAL_GetTick>
 80042d8:	4602      	mov	r2, r0
 80042da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042dc:	1a9b      	subs	r3, r3, r2
 80042de:	683a      	ldr	r2, [r7, #0]
 80042e0:	4413      	add	r3, r2
 80042e2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80042e4:	f7fd f928 	bl	8001538 <HAL_GetTick>
 80042e8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80042ea:	4b39      	ldr	r3, [pc, #228]	@ (80043d0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	015b      	lsls	r3, r3, #5
 80042f0:	0d1b      	lsrs	r3, r3, #20
 80042f2:	69fa      	ldr	r2, [r7, #28]
 80042f4:	fb02 f303 	mul.w	r3, r2, r3
 80042f8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80042fa:	e054      	b.n	80043a6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004302:	d050      	beq.n	80043a6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004304:	f7fd f918 	bl	8001538 <HAL_GetTick>
 8004308:	4602      	mov	r2, r0
 800430a:	69bb      	ldr	r3, [r7, #24]
 800430c:	1ad3      	subs	r3, r2, r3
 800430e:	69fa      	ldr	r2, [r7, #28]
 8004310:	429a      	cmp	r2, r3
 8004312:	d902      	bls.n	800431a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004314:	69fb      	ldr	r3, [r7, #28]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d13d      	bne.n	8004396 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	685a      	ldr	r2, [r3, #4]
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004328:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004332:	d111      	bne.n	8004358 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	689b      	ldr	r3, [r3, #8]
 8004338:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800433c:	d004      	beq.n	8004348 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004346:	d107      	bne.n	8004358 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	681a      	ldr	r2, [r3, #0]
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004356:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800435c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004360:	d10f      	bne.n	8004382 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004370:	601a      	str	r2, [r3, #0]
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	681a      	ldr	r2, [r3, #0]
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004380:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2201      	movs	r2, #1
 8004386:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2200      	movs	r2, #0
 800438e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004392:	2303      	movs	r3, #3
 8004394:	e017      	b.n	80043c6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d101      	bne.n	80043a0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800439c:	2300      	movs	r3, #0
 800439e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	3b01      	subs	r3, #1
 80043a4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	689a      	ldr	r2, [r3, #8]
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	4013      	ands	r3, r2
 80043b0:	68ba      	ldr	r2, [r7, #8]
 80043b2:	429a      	cmp	r2, r3
 80043b4:	bf0c      	ite	eq
 80043b6:	2301      	moveq	r3, #1
 80043b8:	2300      	movne	r3, #0
 80043ba:	b2db      	uxtb	r3, r3
 80043bc:	461a      	mov	r2, r3
 80043be:	79fb      	ldrb	r3, [r7, #7]
 80043c0:	429a      	cmp	r2, r3
 80043c2:	d19b      	bne.n	80042fc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80043c4:	2300      	movs	r3, #0
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	3720      	adds	r7, #32
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}
 80043ce:	bf00      	nop
 80043d0:	20000000 	.word	0x20000000

080043d4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b086      	sub	sp, #24
 80043d8:	af02      	add	r7, sp, #8
 80043da:	60f8      	str	r0, [r7, #12]
 80043dc:	60b9      	str	r1, [r7, #8]
 80043de:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80043e8:	d111      	bne.n	800440e <SPI_EndRxTransaction+0x3a>
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043f2:	d004      	beq.n	80043fe <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043fc:	d107      	bne.n	800440e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800440c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004416:	d117      	bne.n	8004448 <SPI_EndRxTransaction+0x74>
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004420:	d112      	bne.n	8004448 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	9300      	str	r3, [sp, #0]
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	2200      	movs	r2, #0
 800442a:	2101      	movs	r1, #1
 800442c:	68f8      	ldr	r0, [r7, #12]
 800442e:	f7ff ff49 	bl	80042c4 <SPI_WaitFlagStateUntilTimeout>
 8004432:	4603      	mov	r3, r0
 8004434:	2b00      	cmp	r3, #0
 8004436:	d01a      	beq.n	800446e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800443c:	f043 0220 	orr.w	r2, r3, #32
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004444:	2303      	movs	r3, #3
 8004446:	e013      	b.n	8004470 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	9300      	str	r3, [sp, #0]
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	2200      	movs	r2, #0
 8004450:	2180      	movs	r1, #128	@ 0x80
 8004452:	68f8      	ldr	r0, [r7, #12]
 8004454:	f7ff ff36 	bl	80042c4 <SPI_WaitFlagStateUntilTimeout>
 8004458:	4603      	mov	r3, r0
 800445a:	2b00      	cmp	r3, #0
 800445c:	d007      	beq.n	800446e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004462:	f043 0220 	orr.w	r2, r3, #32
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800446a:	2303      	movs	r3, #3
 800446c:	e000      	b.n	8004470 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800446e:	2300      	movs	r3, #0
}
 8004470:	4618      	mov	r0, r3
 8004472:	3710      	adds	r7, #16
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}

08004478 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b086      	sub	sp, #24
 800447c:	af02      	add	r7, sp, #8
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	60b9      	str	r1, [r7, #8]
 8004482:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	9300      	str	r3, [sp, #0]
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	2201      	movs	r2, #1
 800448c:	2102      	movs	r1, #2
 800448e:	68f8      	ldr	r0, [r7, #12]
 8004490:	f7ff ff18 	bl	80042c4 <SPI_WaitFlagStateUntilTimeout>
 8004494:	4603      	mov	r3, r0
 8004496:	2b00      	cmp	r3, #0
 8004498:	d007      	beq.n	80044aa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800449e:	f043 0220 	orr.w	r2, r3, #32
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80044a6:	2303      	movs	r3, #3
 80044a8:	e013      	b.n	80044d2 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	9300      	str	r3, [sp, #0]
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	2200      	movs	r2, #0
 80044b2:	2180      	movs	r1, #128	@ 0x80
 80044b4:	68f8      	ldr	r0, [r7, #12]
 80044b6:	f7ff ff05 	bl	80042c4 <SPI_WaitFlagStateUntilTimeout>
 80044ba:	4603      	mov	r3, r0
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d007      	beq.n	80044d0 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044c4:	f043 0220 	orr.w	r2, r3, #32
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80044cc:	2303      	movs	r3, #3
 80044ce:	e000      	b.n	80044d2 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80044d0:	2300      	movs	r3, #0
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	3710      	adds	r7, #16
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}

080044da <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044da:	b580      	push	{r7, lr}
 80044dc:	b082      	sub	sp, #8
 80044de:	af00      	add	r7, sp, #0
 80044e0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d101      	bne.n	80044ec <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044e8:	2301      	movs	r3, #1
 80044ea:	e042      	b.n	8004572 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d106      	bne.n	8004506 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2200      	movs	r2, #0
 80044fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004500:	6878      	ldr	r0, [r7, #4]
 8004502:	f7fc ff4f 	bl	80013a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2224      	movs	r2, #36	@ 0x24
 800450a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	68da      	ldr	r2, [r3, #12]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800451c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f000 f82c 	bl	800457c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	691a      	ldr	r2, [r3, #16]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004532:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	695a      	ldr	r2, [r3, #20]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004542:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	68da      	ldr	r2, [r3, #12]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004552:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2200      	movs	r2, #0
 8004558:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2220      	movs	r2, #32
 800455e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2220      	movs	r2, #32
 8004566:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2200      	movs	r2, #0
 800456e:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004570:	2300      	movs	r3, #0
}
 8004572:	4618      	mov	r0, r3
 8004574:	3708      	adds	r7, #8
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}
	...

0800457c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b084      	sub	sp, #16
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	691b      	ldr	r3, [r3, #16]
 800458a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	68da      	ldr	r2, [r3, #12]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	430a      	orrs	r2, r1
 8004598:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	689a      	ldr	r2, [r3, #8]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	691b      	ldr	r3, [r3, #16]
 80045a2:	431a      	orrs	r2, r3
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	695b      	ldr	r3, [r3, #20]
 80045a8:	4313      	orrs	r3, r2
 80045aa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	68db      	ldr	r3, [r3, #12]
 80045b2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80045b6:	f023 030c 	bic.w	r3, r3, #12
 80045ba:	687a      	ldr	r2, [r7, #4]
 80045bc:	6812      	ldr	r2, [r2, #0]
 80045be:	68b9      	ldr	r1, [r7, #8]
 80045c0:	430b      	orrs	r3, r1
 80045c2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	695b      	ldr	r3, [r3, #20]
 80045ca:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	699a      	ldr	r2, [r3, #24]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	430a      	orrs	r2, r1
 80045d8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a2c      	ldr	r2, [pc, #176]	@ (8004690 <UART_SetConfig+0x114>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d103      	bne.n	80045ec <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80045e4:	f7ff f8fc 	bl	80037e0 <HAL_RCC_GetPCLK2Freq>
 80045e8:	60f8      	str	r0, [r7, #12]
 80045ea:	e002      	b.n	80045f2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80045ec:	f7ff f8e4 	bl	80037b8 <HAL_RCC_GetPCLK1Freq>
 80045f0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80045f2:	68fa      	ldr	r2, [r7, #12]
 80045f4:	4613      	mov	r3, r2
 80045f6:	009b      	lsls	r3, r3, #2
 80045f8:	4413      	add	r3, r2
 80045fa:	009a      	lsls	r2, r3, #2
 80045fc:	441a      	add	r2, r3
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	009b      	lsls	r3, r3, #2
 8004604:	fbb2 f3f3 	udiv	r3, r2, r3
 8004608:	4a22      	ldr	r2, [pc, #136]	@ (8004694 <UART_SetConfig+0x118>)
 800460a:	fba2 2303 	umull	r2, r3, r2, r3
 800460e:	095b      	lsrs	r3, r3, #5
 8004610:	0119      	lsls	r1, r3, #4
 8004612:	68fa      	ldr	r2, [r7, #12]
 8004614:	4613      	mov	r3, r2
 8004616:	009b      	lsls	r3, r3, #2
 8004618:	4413      	add	r3, r2
 800461a:	009a      	lsls	r2, r3, #2
 800461c:	441a      	add	r2, r3
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	009b      	lsls	r3, r3, #2
 8004624:	fbb2 f2f3 	udiv	r2, r2, r3
 8004628:	4b1a      	ldr	r3, [pc, #104]	@ (8004694 <UART_SetConfig+0x118>)
 800462a:	fba3 0302 	umull	r0, r3, r3, r2
 800462e:	095b      	lsrs	r3, r3, #5
 8004630:	2064      	movs	r0, #100	@ 0x64
 8004632:	fb00 f303 	mul.w	r3, r0, r3
 8004636:	1ad3      	subs	r3, r2, r3
 8004638:	011b      	lsls	r3, r3, #4
 800463a:	3332      	adds	r3, #50	@ 0x32
 800463c:	4a15      	ldr	r2, [pc, #84]	@ (8004694 <UART_SetConfig+0x118>)
 800463e:	fba2 2303 	umull	r2, r3, r2, r3
 8004642:	095b      	lsrs	r3, r3, #5
 8004644:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004648:	4419      	add	r1, r3
 800464a:	68fa      	ldr	r2, [r7, #12]
 800464c:	4613      	mov	r3, r2
 800464e:	009b      	lsls	r3, r3, #2
 8004650:	4413      	add	r3, r2
 8004652:	009a      	lsls	r2, r3, #2
 8004654:	441a      	add	r2, r3
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	009b      	lsls	r3, r3, #2
 800465c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004660:	4b0c      	ldr	r3, [pc, #48]	@ (8004694 <UART_SetConfig+0x118>)
 8004662:	fba3 0302 	umull	r0, r3, r3, r2
 8004666:	095b      	lsrs	r3, r3, #5
 8004668:	2064      	movs	r0, #100	@ 0x64
 800466a:	fb00 f303 	mul.w	r3, r0, r3
 800466e:	1ad3      	subs	r3, r2, r3
 8004670:	011b      	lsls	r3, r3, #4
 8004672:	3332      	adds	r3, #50	@ 0x32
 8004674:	4a07      	ldr	r2, [pc, #28]	@ (8004694 <UART_SetConfig+0x118>)
 8004676:	fba2 2303 	umull	r2, r3, r2, r3
 800467a:	095b      	lsrs	r3, r3, #5
 800467c:	f003 020f 	and.w	r2, r3, #15
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	440a      	add	r2, r1
 8004686:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004688:	bf00      	nop
 800468a:	3710      	adds	r7, #16
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}
 8004690:	40013800 	.word	0x40013800
 8004694:	51eb851f 	.word	0x51eb851f

08004698 <siprintf>:
 8004698:	b40e      	push	{r1, r2, r3}
 800469a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800469e:	b510      	push	{r4, lr}
 80046a0:	2400      	movs	r4, #0
 80046a2:	b09d      	sub	sp, #116	@ 0x74
 80046a4:	ab1f      	add	r3, sp, #124	@ 0x7c
 80046a6:	9002      	str	r0, [sp, #8]
 80046a8:	9006      	str	r0, [sp, #24]
 80046aa:	9107      	str	r1, [sp, #28]
 80046ac:	9104      	str	r1, [sp, #16]
 80046ae:	4809      	ldr	r0, [pc, #36]	@ (80046d4 <siprintf+0x3c>)
 80046b0:	4909      	ldr	r1, [pc, #36]	@ (80046d8 <siprintf+0x40>)
 80046b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80046b6:	9105      	str	r1, [sp, #20]
 80046b8:	6800      	ldr	r0, [r0, #0]
 80046ba:	a902      	add	r1, sp, #8
 80046bc:	9301      	str	r3, [sp, #4]
 80046be:	941b      	str	r4, [sp, #108]	@ 0x6c
 80046c0:	f000 f9a0 	bl	8004a04 <_svfiprintf_r>
 80046c4:	9b02      	ldr	r3, [sp, #8]
 80046c6:	701c      	strb	r4, [r3, #0]
 80046c8:	b01d      	add	sp, #116	@ 0x74
 80046ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80046ce:	b003      	add	sp, #12
 80046d0:	4770      	bx	lr
 80046d2:	bf00      	nop
 80046d4:	2000000c 	.word	0x2000000c
 80046d8:	ffff0208 	.word	0xffff0208

080046dc <memset>:
 80046dc:	4603      	mov	r3, r0
 80046de:	4402      	add	r2, r0
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d100      	bne.n	80046e6 <memset+0xa>
 80046e4:	4770      	bx	lr
 80046e6:	f803 1b01 	strb.w	r1, [r3], #1
 80046ea:	e7f9      	b.n	80046e0 <memset+0x4>

080046ec <__errno>:
 80046ec:	4b01      	ldr	r3, [pc, #4]	@ (80046f4 <__errno+0x8>)
 80046ee:	6818      	ldr	r0, [r3, #0]
 80046f0:	4770      	bx	lr
 80046f2:	bf00      	nop
 80046f4:	2000000c 	.word	0x2000000c

080046f8 <__libc_init_array>:
 80046f8:	b570      	push	{r4, r5, r6, lr}
 80046fa:	2600      	movs	r6, #0
 80046fc:	4d0c      	ldr	r5, [pc, #48]	@ (8004730 <__libc_init_array+0x38>)
 80046fe:	4c0d      	ldr	r4, [pc, #52]	@ (8004734 <__libc_init_array+0x3c>)
 8004700:	1b64      	subs	r4, r4, r5
 8004702:	10a4      	asrs	r4, r4, #2
 8004704:	42a6      	cmp	r6, r4
 8004706:	d109      	bne.n	800471c <__libc_init_array+0x24>
 8004708:	f000 fc76 	bl	8004ff8 <_init>
 800470c:	2600      	movs	r6, #0
 800470e:	4d0a      	ldr	r5, [pc, #40]	@ (8004738 <__libc_init_array+0x40>)
 8004710:	4c0a      	ldr	r4, [pc, #40]	@ (800473c <__libc_init_array+0x44>)
 8004712:	1b64      	subs	r4, r4, r5
 8004714:	10a4      	asrs	r4, r4, #2
 8004716:	42a6      	cmp	r6, r4
 8004718:	d105      	bne.n	8004726 <__libc_init_array+0x2e>
 800471a:	bd70      	pop	{r4, r5, r6, pc}
 800471c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004720:	4798      	blx	r3
 8004722:	3601      	adds	r6, #1
 8004724:	e7ee      	b.n	8004704 <__libc_init_array+0xc>
 8004726:	f855 3b04 	ldr.w	r3, [r5], #4
 800472a:	4798      	blx	r3
 800472c:	3601      	adds	r6, #1
 800472e:	e7f2      	b.n	8004716 <__libc_init_array+0x1e>
 8004730:	080052a4 	.word	0x080052a4
 8004734:	080052a4 	.word	0x080052a4
 8004738:	080052a4 	.word	0x080052a4
 800473c:	080052a8 	.word	0x080052a8

08004740 <__retarget_lock_acquire_recursive>:
 8004740:	4770      	bx	lr

08004742 <__retarget_lock_release_recursive>:
 8004742:	4770      	bx	lr

08004744 <memcpy>:
 8004744:	440a      	add	r2, r1
 8004746:	4291      	cmp	r1, r2
 8004748:	f100 33ff 	add.w	r3, r0, #4294967295
 800474c:	d100      	bne.n	8004750 <memcpy+0xc>
 800474e:	4770      	bx	lr
 8004750:	b510      	push	{r4, lr}
 8004752:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004756:	4291      	cmp	r1, r2
 8004758:	f803 4f01 	strb.w	r4, [r3, #1]!
 800475c:	d1f9      	bne.n	8004752 <memcpy+0xe>
 800475e:	bd10      	pop	{r4, pc}

08004760 <_free_r>:
 8004760:	b538      	push	{r3, r4, r5, lr}
 8004762:	4605      	mov	r5, r0
 8004764:	2900      	cmp	r1, #0
 8004766:	d040      	beq.n	80047ea <_free_r+0x8a>
 8004768:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800476c:	1f0c      	subs	r4, r1, #4
 800476e:	2b00      	cmp	r3, #0
 8004770:	bfb8      	it	lt
 8004772:	18e4      	addlt	r4, r4, r3
 8004774:	f000 f8de 	bl	8004934 <__malloc_lock>
 8004778:	4a1c      	ldr	r2, [pc, #112]	@ (80047ec <_free_r+0x8c>)
 800477a:	6813      	ldr	r3, [r2, #0]
 800477c:	b933      	cbnz	r3, 800478c <_free_r+0x2c>
 800477e:	6063      	str	r3, [r4, #4]
 8004780:	6014      	str	r4, [r2, #0]
 8004782:	4628      	mov	r0, r5
 8004784:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004788:	f000 b8da 	b.w	8004940 <__malloc_unlock>
 800478c:	42a3      	cmp	r3, r4
 800478e:	d908      	bls.n	80047a2 <_free_r+0x42>
 8004790:	6820      	ldr	r0, [r4, #0]
 8004792:	1821      	adds	r1, r4, r0
 8004794:	428b      	cmp	r3, r1
 8004796:	bf01      	itttt	eq
 8004798:	6819      	ldreq	r1, [r3, #0]
 800479a:	685b      	ldreq	r3, [r3, #4]
 800479c:	1809      	addeq	r1, r1, r0
 800479e:	6021      	streq	r1, [r4, #0]
 80047a0:	e7ed      	b.n	800477e <_free_r+0x1e>
 80047a2:	461a      	mov	r2, r3
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	b10b      	cbz	r3, 80047ac <_free_r+0x4c>
 80047a8:	42a3      	cmp	r3, r4
 80047aa:	d9fa      	bls.n	80047a2 <_free_r+0x42>
 80047ac:	6811      	ldr	r1, [r2, #0]
 80047ae:	1850      	adds	r0, r2, r1
 80047b0:	42a0      	cmp	r0, r4
 80047b2:	d10b      	bne.n	80047cc <_free_r+0x6c>
 80047b4:	6820      	ldr	r0, [r4, #0]
 80047b6:	4401      	add	r1, r0
 80047b8:	1850      	adds	r0, r2, r1
 80047ba:	4283      	cmp	r3, r0
 80047bc:	6011      	str	r1, [r2, #0]
 80047be:	d1e0      	bne.n	8004782 <_free_r+0x22>
 80047c0:	6818      	ldr	r0, [r3, #0]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	4408      	add	r0, r1
 80047c6:	6010      	str	r0, [r2, #0]
 80047c8:	6053      	str	r3, [r2, #4]
 80047ca:	e7da      	b.n	8004782 <_free_r+0x22>
 80047cc:	d902      	bls.n	80047d4 <_free_r+0x74>
 80047ce:	230c      	movs	r3, #12
 80047d0:	602b      	str	r3, [r5, #0]
 80047d2:	e7d6      	b.n	8004782 <_free_r+0x22>
 80047d4:	6820      	ldr	r0, [r4, #0]
 80047d6:	1821      	adds	r1, r4, r0
 80047d8:	428b      	cmp	r3, r1
 80047da:	bf01      	itttt	eq
 80047dc:	6819      	ldreq	r1, [r3, #0]
 80047de:	685b      	ldreq	r3, [r3, #4]
 80047e0:	1809      	addeq	r1, r1, r0
 80047e2:	6021      	streq	r1, [r4, #0]
 80047e4:	6063      	str	r3, [r4, #4]
 80047e6:	6054      	str	r4, [r2, #4]
 80047e8:	e7cb      	b.n	8004782 <_free_r+0x22>
 80047ea:	bd38      	pop	{r3, r4, r5, pc}
 80047ec:	20000744 	.word	0x20000744

080047f0 <sbrk_aligned>:
 80047f0:	b570      	push	{r4, r5, r6, lr}
 80047f2:	4e0f      	ldr	r6, [pc, #60]	@ (8004830 <sbrk_aligned+0x40>)
 80047f4:	460c      	mov	r4, r1
 80047f6:	6831      	ldr	r1, [r6, #0]
 80047f8:	4605      	mov	r5, r0
 80047fa:	b911      	cbnz	r1, 8004802 <sbrk_aligned+0x12>
 80047fc:	f000 fba8 	bl	8004f50 <_sbrk_r>
 8004800:	6030      	str	r0, [r6, #0]
 8004802:	4621      	mov	r1, r4
 8004804:	4628      	mov	r0, r5
 8004806:	f000 fba3 	bl	8004f50 <_sbrk_r>
 800480a:	1c43      	adds	r3, r0, #1
 800480c:	d103      	bne.n	8004816 <sbrk_aligned+0x26>
 800480e:	f04f 34ff 	mov.w	r4, #4294967295
 8004812:	4620      	mov	r0, r4
 8004814:	bd70      	pop	{r4, r5, r6, pc}
 8004816:	1cc4      	adds	r4, r0, #3
 8004818:	f024 0403 	bic.w	r4, r4, #3
 800481c:	42a0      	cmp	r0, r4
 800481e:	d0f8      	beq.n	8004812 <sbrk_aligned+0x22>
 8004820:	1a21      	subs	r1, r4, r0
 8004822:	4628      	mov	r0, r5
 8004824:	f000 fb94 	bl	8004f50 <_sbrk_r>
 8004828:	3001      	adds	r0, #1
 800482a:	d1f2      	bne.n	8004812 <sbrk_aligned+0x22>
 800482c:	e7ef      	b.n	800480e <sbrk_aligned+0x1e>
 800482e:	bf00      	nop
 8004830:	20000740 	.word	0x20000740

08004834 <_malloc_r>:
 8004834:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004838:	1ccd      	adds	r5, r1, #3
 800483a:	f025 0503 	bic.w	r5, r5, #3
 800483e:	3508      	adds	r5, #8
 8004840:	2d0c      	cmp	r5, #12
 8004842:	bf38      	it	cc
 8004844:	250c      	movcc	r5, #12
 8004846:	2d00      	cmp	r5, #0
 8004848:	4606      	mov	r6, r0
 800484a:	db01      	blt.n	8004850 <_malloc_r+0x1c>
 800484c:	42a9      	cmp	r1, r5
 800484e:	d904      	bls.n	800485a <_malloc_r+0x26>
 8004850:	230c      	movs	r3, #12
 8004852:	6033      	str	r3, [r6, #0]
 8004854:	2000      	movs	r0, #0
 8004856:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800485a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004930 <_malloc_r+0xfc>
 800485e:	f000 f869 	bl	8004934 <__malloc_lock>
 8004862:	f8d8 3000 	ldr.w	r3, [r8]
 8004866:	461c      	mov	r4, r3
 8004868:	bb44      	cbnz	r4, 80048bc <_malloc_r+0x88>
 800486a:	4629      	mov	r1, r5
 800486c:	4630      	mov	r0, r6
 800486e:	f7ff ffbf 	bl	80047f0 <sbrk_aligned>
 8004872:	1c43      	adds	r3, r0, #1
 8004874:	4604      	mov	r4, r0
 8004876:	d158      	bne.n	800492a <_malloc_r+0xf6>
 8004878:	f8d8 4000 	ldr.w	r4, [r8]
 800487c:	4627      	mov	r7, r4
 800487e:	2f00      	cmp	r7, #0
 8004880:	d143      	bne.n	800490a <_malloc_r+0xd6>
 8004882:	2c00      	cmp	r4, #0
 8004884:	d04b      	beq.n	800491e <_malloc_r+0xea>
 8004886:	6823      	ldr	r3, [r4, #0]
 8004888:	4639      	mov	r1, r7
 800488a:	4630      	mov	r0, r6
 800488c:	eb04 0903 	add.w	r9, r4, r3
 8004890:	f000 fb5e 	bl	8004f50 <_sbrk_r>
 8004894:	4581      	cmp	r9, r0
 8004896:	d142      	bne.n	800491e <_malloc_r+0xea>
 8004898:	6821      	ldr	r1, [r4, #0]
 800489a:	4630      	mov	r0, r6
 800489c:	1a6d      	subs	r5, r5, r1
 800489e:	4629      	mov	r1, r5
 80048a0:	f7ff ffa6 	bl	80047f0 <sbrk_aligned>
 80048a4:	3001      	adds	r0, #1
 80048a6:	d03a      	beq.n	800491e <_malloc_r+0xea>
 80048a8:	6823      	ldr	r3, [r4, #0]
 80048aa:	442b      	add	r3, r5
 80048ac:	6023      	str	r3, [r4, #0]
 80048ae:	f8d8 3000 	ldr.w	r3, [r8]
 80048b2:	685a      	ldr	r2, [r3, #4]
 80048b4:	bb62      	cbnz	r2, 8004910 <_malloc_r+0xdc>
 80048b6:	f8c8 7000 	str.w	r7, [r8]
 80048ba:	e00f      	b.n	80048dc <_malloc_r+0xa8>
 80048bc:	6822      	ldr	r2, [r4, #0]
 80048be:	1b52      	subs	r2, r2, r5
 80048c0:	d420      	bmi.n	8004904 <_malloc_r+0xd0>
 80048c2:	2a0b      	cmp	r2, #11
 80048c4:	d917      	bls.n	80048f6 <_malloc_r+0xc2>
 80048c6:	1961      	adds	r1, r4, r5
 80048c8:	42a3      	cmp	r3, r4
 80048ca:	6025      	str	r5, [r4, #0]
 80048cc:	bf18      	it	ne
 80048ce:	6059      	strne	r1, [r3, #4]
 80048d0:	6863      	ldr	r3, [r4, #4]
 80048d2:	bf08      	it	eq
 80048d4:	f8c8 1000 	streq.w	r1, [r8]
 80048d8:	5162      	str	r2, [r4, r5]
 80048da:	604b      	str	r3, [r1, #4]
 80048dc:	4630      	mov	r0, r6
 80048de:	f000 f82f 	bl	8004940 <__malloc_unlock>
 80048e2:	f104 000b 	add.w	r0, r4, #11
 80048e6:	1d23      	adds	r3, r4, #4
 80048e8:	f020 0007 	bic.w	r0, r0, #7
 80048ec:	1ac2      	subs	r2, r0, r3
 80048ee:	bf1c      	itt	ne
 80048f0:	1a1b      	subne	r3, r3, r0
 80048f2:	50a3      	strne	r3, [r4, r2]
 80048f4:	e7af      	b.n	8004856 <_malloc_r+0x22>
 80048f6:	6862      	ldr	r2, [r4, #4]
 80048f8:	42a3      	cmp	r3, r4
 80048fa:	bf0c      	ite	eq
 80048fc:	f8c8 2000 	streq.w	r2, [r8]
 8004900:	605a      	strne	r2, [r3, #4]
 8004902:	e7eb      	b.n	80048dc <_malloc_r+0xa8>
 8004904:	4623      	mov	r3, r4
 8004906:	6864      	ldr	r4, [r4, #4]
 8004908:	e7ae      	b.n	8004868 <_malloc_r+0x34>
 800490a:	463c      	mov	r4, r7
 800490c:	687f      	ldr	r7, [r7, #4]
 800490e:	e7b6      	b.n	800487e <_malloc_r+0x4a>
 8004910:	461a      	mov	r2, r3
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	42a3      	cmp	r3, r4
 8004916:	d1fb      	bne.n	8004910 <_malloc_r+0xdc>
 8004918:	2300      	movs	r3, #0
 800491a:	6053      	str	r3, [r2, #4]
 800491c:	e7de      	b.n	80048dc <_malloc_r+0xa8>
 800491e:	230c      	movs	r3, #12
 8004920:	4630      	mov	r0, r6
 8004922:	6033      	str	r3, [r6, #0]
 8004924:	f000 f80c 	bl	8004940 <__malloc_unlock>
 8004928:	e794      	b.n	8004854 <_malloc_r+0x20>
 800492a:	6005      	str	r5, [r0, #0]
 800492c:	e7d6      	b.n	80048dc <_malloc_r+0xa8>
 800492e:	bf00      	nop
 8004930:	20000744 	.word	0x20000744

08004934 <__malloc_lock>:
 8004934:	4801      	ldr	r0, [pc, #4]	@ (800493c <__malloc_lock+0x8>)
 8004936:	f7ff bf03 	b.w	8004740 <__retarget_lock_acquire_recursive>
 800493a:	bf00      	nop
 800493c:	2000073c 	.word	0x2000073c

08004940 <__malloc_unlock>:
 8004940:	4801      	ldr	r0, [pc, #4]	@ (8004948 <__malloc_unlock+0x8>)
 8004942:	f7ff befe 	b.w	8004742 <__retarget_lock_release_recursive>
 8004946:	bf00      	nop
 8004948:	2000073c 	.word	0x2000073c

0800494c <__ssputs_r>:
 800494c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004950:	461f      	mov	r7, r3
 8004952:	688e      	ldr	r6, [r1, #8]
 8004954:	4682      	mov	sl, r0
 8004956:	42be      	cmp	r6, r7
 8004958:	460c      	mov	r4, r1
 800495a:	4690      	mov	r8, r2
 800495c:	680b      	ldr	r3, [r1, #0]
 800495e:	d82d      	bhi.n	80049bc <__ssputs_r+0x70>
 8004960:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004964:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004968:	d026      	beq.n	80049b8 <__ssputs_r+0x6c>
 800496a:	6965      	ldr	r5, [r4, #20]
 800496c:	6909      	ldr	r1, [r1, #16]
 800496e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004972:	eba3 0901 	sub.w	r9, r3, r1
 8004976:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800497a:	1c7b      	adds	r3, r7, #1
 800497c:	444b      	add	r3, r9
 800497e:	106d      	asrs	r5, r5, #1
 8004980:	429d      	cmp	r5, r3
 8004982:	bf38      	it	cc
 8004984:	461d      	movcc	r5, r3
 8004986:	0553      	lsls	r3, r2, #21
 8004988:	d527      	bpl.n	80049da <__ssputs_r+0x8e>
 800498a:	4629      	mov	r1, r5
 800498c:	f7ff ff52 	bl	8004834 <_malloc_r>
 8004990:	4606      	mov	r6, r0
 8004992:	b360      	cbz	r0, 80049ee <__ssputs_r+0xa2>
 8004994:	464a      	mov	r2, r9
 8004996:	6921      	ldr	r1, [r4, #16]
 8004998:	f7ff fed4 	bl	8004744 <memcpy>
 800499c:	89a3      	ldrh	r3, [r4, #12]
 800499e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80049a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049a6:	81a3      	strh	r3, [r4, #12]
 80049a8:	6126      	str	r6, [r4, #16]
 80049aa:	444e      	add	r6, r9
 80049ac:	6026      	str	r6, [r4, #0]
 80049ae:	463e      	mov	r6, r7
 80049b0:	6165      	str	r5, [r4, #20]
 80049b2:	eba5 0509 	sub.w	r5, r5, r9
 80049b6:	60a5      	str	r5, [r4, #8]
 80049b8:	42be      	cmp	r6, r7
 80049ba:	d900      	bls.n	80049be <__ssputs_r+0x72>
 80049bc:	463e      	mov	r6, r7
 80049be:	4632      	mov	r2, r6
 80049c0:	4641      	mov	r1, r8
 80049c2:	6820      	ldr	r0, [r4, #0]
 80049c4:	f000 faaa 	bl	8004f1c <memmove>
 80049c8:	2000      	movs	r0, #0
 80049ca:	68a3      	ldr	r3, [r4, #8]
 80049cc:	1b9b      	subs	r3, r3, r6
 80049ce:	60a3      	str	r3, [r4, #8]
 80049d0:	6823      	ldr	r3, [r4, #0]
 80049d2:	4433      	add	r3, r6
 80049d4:	6023      	str	r3, [r4, #0]
 80049d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049da:	462a      	mov	r2, r5
 80049dc:	f000 fad6 	bl	8004f8c <_realloc_r>
 80049e0:	4606      	mov	r6, r0
 80049e2:	2800      	cmp	r0, #0
 80049e4:	d1e0      	bne.n	80049a8 <__ssputs_r+0x5c>
 80049e6:	4650      	mov	r0, sl
 80049e8:	6921      	ldr	r1, [r4, #16]
 80049ea:	f7ff feb9 	bl	8004760 <_free_r>
 80049ee:	230c      	movs	r3, #12
 80049f0:	f8ca 3000 	str.w	r3, [sl]
 80049f4:	89a3      	ldrh	r3, [r4, #12]
 80049f6:	f04f 30ff 	mov.w	r0, #4294967295
 80049fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80049fe:	81a3      	strh	r3, [r4, #12]
 8004a00:	e7e9      	b.n	80049d6 <__ssputs_r+0x8a>
	...

08004a04 <_svfiprintf_r>:
 8004a04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a08:	4698      	mov	r8, r3
 8004a0a:	898b      	ldrh	r3, [r1, #12]
 8004a0c:	4607      	mov	r7, r0
 8004a0e:	061b      	lsls	r3, r3, #24
 8004a10:	460d      	mov	r5, r1
 8004a12:	4614      	mov	r4, r2
 8004a14:	b09d      	sub	sp, #116	@ 0x74
 8004a16:	d510      	bpl.n	8004a3a <_svfiprintf_r+0x36>
 8004a18:	690b      	ldr	r3, [r1, #16]
 8004a1a:	b973      	cbnz	r3, 8004a3a <_svfiprintf_r+0x36>
 8004a1c:	2140      	movs	r1, #64	@ 0x40
 8004a1e:	f7ff ff09 	bl	8004834 <_malloc_r>
 8004a22:	6028      	str	r0, [r5, #0]
 8004a24:	6128      	str	r0, [r5, #16]
 8004a26:	b930      	cbnz	r0, 8004a36 <_svfiprintf_r+0x32>
 8004a28:	230c      	movs	r3, #12
 8004a2a:	603b      	str	r3, [r7, #0]
 8004a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8004a30:	b01d      	add	sp, #116	@ 0x74
 8004a32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a36:	2340      	movs	r3, #64	@ 0x40
 8004a38:	616b      	str	r3, [r5, #20]
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004a3e:	2320      	movs	r3, #32
 8004a40:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004a44:	2330      	movs	r3, #48	@ 0x30
 8004a46:	f04f 0901 	mov.w	r9, #1
 8004a4a:	f8cd 800c 	str.w	r8, [sp, #12]
 8004a4e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8004be8 <_svfiprintf_r+0x1e4>
 8004a52:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004a56:	4623      	mov	r3, r4
 8004a58:	469a      	mov	sl, r3
 8004a5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004a5e:	b10a      	cbz	r2, 8004a64 <_svfiprintf_r+0x60>
 8004a60:	2a25      	cmp	r2, #37	@ 0x25
 8004a62:	d1f9      	bne.n	8004a58 <_svfiprintf_r+0x54>
 8004a64:	ebba 0b04 	subs.w	fp, sl, r4
 8004a68:	d00b      	beq.n	8004a82 <_svfiprintf_r+0x7e>
 8004a6a:	465b      	mov	r3, fp
 8004a6c:	4622      	mov	r2, r4
 8004a6e:	4629      	mov	r1, r5
 8004a70:	4638      	mov	r0, r7
 8004a72:	f7ff ff6b 	bl	800494c <__ssputs_r>
 8004a76:	3001      	adds	r0, #1
 8004a78:	f000 80a7 	beq.w	8004bca <_svfiprintf_r+0x1c6>
 8004a7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004a7e:	445a      	add	r2, fp
 8004a80:	9209      	str	r2, [sp, #36]	@ 0x24
 8004a82:	f89a 3000 	ldrb.w	r3, [sl]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	f000 809f 	beq.w	8004bca <_svfiprintf_r+0x1c6>
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	f04f 32ff 	mov.w	r2, #4294967295
 8004a92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004a96:	f10a 0a01 	add.w	sl, sl, #1
 8004a9a:	9304      	str	r3, [sp, #16]
 8004a9c:	9307      	str	r3, [sp, #28]
 8004a9e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004aa2:	931a      	str	r3, [sp, #104]	@ 0x68
 8004aa4:	4654      	mov	r4, sl
 8004aa6:	2205      	movs	r2, #5
 8004aa8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004aac:	484e      	ldr	r0, [pc, #312]	@ (8004be8 <_svfiprintf_r+0x1e4>)
 8004aae:	f000 fa5f 	bl	8004f70 <memchr>
 8004ab2:	9a04      	ldr	r2, [sp, #16]
 8004ab4:	b9d8      	cbnz	r0, 8004aee <_svfiprintf_r+0xea>
 8004ab6:	06d0      	lsls	r0, r2, #27
 8004ab8:	bf44      	itt	mi
 8004aba:	2320      	movmi	r3, #32
 8004abc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004ac0:	0711      	lsls	r1, r2, #28
 8004ac2:	bf44      	itt	mi
 8004ac4:	232b      	movmi	r3, #43	@ 0x2b
 8004ac6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004aca:	f89a 3000 	ldrb.w	r3, [sl]
 8004ace:	2b2a      	cmp	r3, #42	@ 0x2a
 8004ad0:	d015      	beq.n	8004afe <_svfiprintf_r+0xfa>
 8004ad2:	4654      	mov	r4, sl
 8004ad4:	2000      	movs	r0, #0
 8004ad6:	f04f 0c0a 	mov.w	ip, #10
 8004ada:	9a07      	ldr	r2, [sp, #28]
 8004adc:	4621      	mov	r1, r4
 8004ade:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004ae2:	3b30      	subs	r3, #48	@ 0x30
 8004ae4:	2b09      	cmp	r3, #9
 8004ae6:	d94b      	bls.n	8004b80 <_svfiprintf_r+0x17c>
 8004ae8:	b1b0      	cbz	r0, 8004b18 <_svfiprintf_r+0x114>
 8004aea:	9207      	str	r2, [sp, #28]
 8004aec:	e014      	b.n	8004b18 <_svfiprintf_r+0x114>
 8004aee:	eba0 0308 	sub.w	r3, r0, r8
 8004af2:	fa09 f303 	lsl.w	r3, r9, r3
 8004af6:	4313      	orrs	r3, r2
 8004af8:	46a2      	mov	sl, r4
 8004afa:	9304      	str	r3, [sp, #16]
 8004afc:	e7d2      	b.n	8004aa4 <_svfiprintf_r+0xa0>
 8004afe:	9b03      	ldr	r3, [sp, #12]
 8004b00:	1d19      	adds	r1, r3, #4
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	9103      	str	r1, [sp, #12]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	bfbb      	ittet	lt
 8004b0a:	425b      	neglt	r3, r3
 8004b0c:	f042 0202 	orrlt.w	r2, r2, #2
 8004b10:	9307      	strge	r3, [sp, #28]
 8004b12:	9307      	strlt	r3, [sp, #28]
 8004b14:	bfb8      	it	lt
 8004b16:	9204      	strlt	r2, [sp, #16]
 8004b18:	7823      	ldrb	r3, [r4, #0]
 8004b1a:	2b2e      	cmp	r3, #46	@ 0x2e
 8004b1c:	d10a      	bne.n	8004b34 <_svfiprintf_r+0x130>
 8004b1e:	7863      	ldrb	r3, [r4, #1]
 8004b20:	2b2a      	cmp	r3, #42	@ 0x2a
 8004b22:	d132      	bne.n	8004b8a <_svfiprintf_r+0x186>
 8004b24:	9b03      	ldr	r3, [sp, #12]
 8004b26:	3402      	adds	r4, #2
 8004b28:	1d1a      	adds	r2, r3, #4
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	9203      	str	r2, [sp, #12]
 8004b2e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004b32:	9305      	str	r3, [sp, #20]
 8004b34:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8004bec <_svfiprintf_r+0x1e8>
 8004b38:	2203      	movs	r2, #3
 8004b3a:	4650      	mov	r0, sl
 8004b3c:	7821      	ldrb	r1, [r4, #0]
 8004b3e:	f000 fa17 	bl	8004f70 <memchr>
 8004b42:	b138      	cbz	r0, 8004b54 <_svfiprintf_r+0x150>
 8004b44:	2240      	movs	r2, #64	@ 0x40
 8004b46:	9b04      	ldr	r3, [sp, #16]
 8004b48:	eba0 000a 	sub.w	r0, r0, sl
 8004b4c:	4082      	lsls	r2, r0
 8004b4e:	4313      	orrs	r3, r2
 8004b50:	3401      	adds	r4, #1
 8004b52:	9304      	str	r3, [sp, #16]
 8004b54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b58:	2206      	movs	r2, #6
 8004b5a:	4825      	ldr	r0, [pc, #148]	@ (8004bf0 <_svfiprintf_r+0x1ec>)
 8004b5c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004b60:	f000 fa06 	bl	8004f70 <memchr>
 8004b64:	2800      	cmp	r0, #0
 8004b66:	d036      	beq.n	8004bd6 <_svfiprintf_r+0x1d2>
 8004b68:	4b22      	ldr	r3, [pc, #136]	@ (8004bf4 <_svfiprintf_r+0x1f0>)
 8004b6a:	bb1b      	cbnz	r3, 8004bb4 <_svfiprintf_r+0x1b0>
 8004b6c:	9b03      	ldr	r3, [sp, #12]
 8004b6e:	3307      	adds	r3, #7
 8004b70:	f023 0307 	bic.w	r3, r3, #7
 8004b74:	3308      	adds	r3, #8
 8004b76:	9303      	str	r3, [sp, #12]
 8004b78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b7a:	4433      	add	r3, r6
 8004b7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004b7e:	e76a      	b.n	8004a56 <_svfiprintf_r+0x52>
 8004b80:	460c      	mov	r4, r1
 8004b82:	2001      	movs	r0, #1
 8004b84:	fb0c 3202 	mla	r2, ip, r2, r3
 8004b88:	e7a8      	b.n	8004adc <_svfiprintf_r+0xd8>
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	f04f 0c0a 	mov.w	ip, #10
 8004b90:	4619      	mov	r1, r3
 8004b92:	3401      	adds	r4, #1
 8004b94:	9305      	str	r3, [sp, #20]
 8004b96:	4620      	mov	r0, r4
 8004b98:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004b9c:	3a30      	subs	r2, #48	@ 0x30
 8004b9e:	2a09      	cmp	r2, #9
 8004ba0:	d903      	bls.n	8004baa <_svfiprintf_r+0x1a6>
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d0c6      	beq.n	8004b34 <_svfiprintf_r+0x130>
 8004ba6:	9105      	str	r1, [sp, #20]
 8004ba8:	e7c4      	b.n	8004b34 <_svfiprintf_r+0x130>
 8004baa:	4604      	mov	r4, r0
 8004bac:	2301      	movs	r3, #1
 8004bae:	fb0c 2101 	mla	r1, ip, r1, r2
 8004bb2:	e7f0      	b.n	8004b96 <_svfiprintf_r+0x192>
 8004bb4:	ab03      	add	r3, sp, #12
 8004bb6:	9300      	str	r3, [sp, #0]
 8004bb8:	462a      	mov	r2, r5
 8004bba:	4638      	mov	r0, r7
 8004bbc:	4b0e      	ldr	r3, [pc, #56]	@ (8004bf8 <_svfiprintf_r+0x1f4>)
 8004bbe:	a904      	add	r1, sp, #16
 8004bc0:	f3af 8000 	nop.w
 8004bc4:	1c42      	adds	r2, r0, #1
 8004bc6:	4606      	mov	r6, r0
 8004bc8:	d1d6      	bne.n	8004b78 <_svfiprintf_r+0x174>
 8004bca:	89ab      	ldrh	r3, [r5, #12]
 8004bcc:	065b      	lsls	r3, r3, #25
 8004bce:	f53f af2d 	bmi.w	8004a2c <_svfiprintf_r+0x28>
 8004bd2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004bd4:	e72c      	b.n	8004a30 <_svfiprintf_r+0x2c>
 8004bd6:	ab03      	add	r3, sp, #12
 8004bd8:	9300      	str	r3, [sp, #0]
 8004bda:	462a      	mov	r2, r5
 8004bdc:	4638      	mov	r0, r7
 8004bde:	4b06      	ldr	r3, [pc, #24]	@ (8004bf8 <_svfiprintf_r+0x1f4>)
 8004be0:	a904      	add	r1, sp, #16
 8004be2:	f000 f87d 	bl	8004ce0 <_printf_i>
 8004be6:	e7ed      	b.n	8004bc4 <_svfiprintf_r+0x1c0>
 8004be8:	0800526e 	.word	0x0800526e
 8004bec:	08005274 	.word	0x08005274
 8004bf0:	08005278 	.word	0x08005278
 8004bf4:	00000000 	.word	0x00000000
 8004bf8:	0800494d 	.word	0x0800494d

08004bfc <_printf_common>:
 8004bfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c00:	4616      	mov	r6, r2
 8004c02:	4698      	mov	r8, r3
 8004c04:	688a      	ldr	r2, [r1, #8]
 8004c06:	690b      	ldr	r3, [r1, #16]
 8004c08:	4607      	mov	r7, r0
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	bfb8      	it	lt
 8004c0e:	4613      	movlt	r3, r2
 8004c10:	6033      	str	r3, [r6, #0]
 8004c12:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004c16:	460c      	mov	r4, r1
 8004c18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004c1c:	b10a      	cbz	r2, 8004c22 <_printf_common+0x26>
 8004c1e:	3301      	adds	r3, #1
 8004c20:	6033      	str	r3, [r6, #0]
 8004c22:	6823      	ldr	r3, [r4, #0]
 8004c24:	0699      	lsls	r1, r3, #26
 8004c26:	bf42      	ittt	mi
 8004c28:	6833      	ldrmi	r3, [r6, #0]
 8004c2a:	3302      	addmi	r3, #2
 8004c2c:	6033      	strmi	r3, [r6, #0]
 8004c2e:	6825      	ldr	r5, [r4, #0]
 8004c30:	f015 0506 	ands.w	r5, r5, #6
 8004c34:	d106      	bne.n	8004c44 <_printf_common+0x48>
 8004c36:	f104 0a19 	add.w	sl, r4, #25
 8004c3a:	68e3      	ldr	r3, [r4, #12]
 8004c3c:	6832      	ldr	r2, [r6, #0]
 8004c3e:	1a9b      	subs	r3, r3, r2
 8004c40:	42ab      	cmp	r3, r5
 8004c42:	dc2b      	bgt.n	8004c9c <_printf_common+0xa0>
 8004c44:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004c48:	6822      	ldr	r2, [r4, #0]
 8004c4a:	3b00      	subs	r3, #0
 8004c4c:	bf18      	it	ne
 8004c4e:	2301      	movne	r3, #1
 8004c50:	0692      	lsls	r2, r2, #26
 8004c52:	d430      	bmi.n	8004cb6 <_printf_common+0xba>
 8004c54:	4641      	mov	r1, r8
 8004c56:	4638      	mov	r0, r7
 8004c58:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004c5c:	47c8      	blx	r9
 8004c5e:	3001      	adds	r0, #1
 8004c60:	d023      	beq.n	8004caa <_printf_common+0xae>
 8004c62:	6823      	ldr	r3, [r4, #0]
 8004c64:	6922      	ldr	r2, [r4, #16]
 8004c66:	f003 0306 	and.w	r3, r3, #6
 8004c6a:	2b04      	cmp	r3, #4
 8004c6c:	bf14      	ite	ne
 8004c6e:	2500      	movne	r5, #0
 8004c70:	6833      	ldreq	r3, [r6, #0]
 8004c72:	f04f 0600 	mov.w	r6, #0
 8004c76:	bf08      	it	eq
 8004c78:	68e5      	ldreq	r5, [r4, #12]
 8004c7a:	f104 041a 	add.w	r4, r4, #26
 8004c7e:	bf08      	it	eq
 8004c80:	1aed      	subeq	r5, r5, r3
 8004c82:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004c86:	bf08      	it	eq
 8004c88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	bfc4      	itt	gt
 8004c90:	1a9b      	subgt	r3, r3, r2
 8004c92:	18ed      	addgt	r5, r5, r3
 8004c94:	42b5      	cmp	r5, r6
 8004c96:	d11a      	bne.n	8004cce <_printf_common+0xd2>
 8004c98:	2000      	movs	r0, #0
 8004c9a:	e008      	b.n	8004cae <_printf_common+0xb2>
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	4652      	mov	r2, sl
 8004ca0:	4641      	mov	r1, r8
 8004ca2:	4638      	mov	r0, r7
 8004ca4:	47c8      	blx	r9
 8004ca6:	3001      	adds	r0, #1
 8004ca8:	d103      	bne.n	8004cb2 <_printf_common+0xb6>
 8004caa:	f04f 30ff 	mov.w	r0, #4294967295
 8004cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cb2:	3501      	adds	r5, #1
 8004cb4:	e7c1      	b.n	8004c3a <_printf_common+0x3e>
 8004cb6:	2030      	movs	r0, #48	@ 0x30
 8004cb8:	18e1      	adds	r1, r4, r3
 8004cba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004cbe:	1c5a      	adds	r2, r3, #1
 8004cc0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004cc4:	4422      	add	r2, r4
 8004cc6:	3302      	adds	r3, #2
 8004cc8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004ccc:	e7c2      	b.n	8004c54 <_printf_common+0x58>
 8004cce:	2301      	movs	r3, #1
 8004cd0:	4622      	mov	r2, r4
 8004cd2:	4641      	mov	r1, r8
 8004cd4:	4638      	mov	r0, r7
 8004cd6:	47c8      	blx	r9
 8004cd8:	3001      	adds	r0, #1
 8004cda:	d0e6      	beq.n	8004caa <_printf_common+0xae>
 8004cdc:	3601      	adds	r6, #1
 8004cde:	e7d9      	b.n	8004c94 <_printf_common+0x98>

08004ce0 <_printf_i>:
 8004ce0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ce4:	7e0f      	ldrb	r7, [r1, #24]
 8004ce6:	4691      	mov	r9, r2
 8004ce8:	2f78      	cmp	r7, #120	@ 0x78
 8004cea:	4680      	mov	r8, r0
 8004cec:	460c      	mov	r4, r1
 8004cee:	469a      	mov	sl, r3
 8004cf0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004cf2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004cf6:	d807      	bhi.n	8004d08 <_printf_i+0x28>
 8004cf8:	2f62      	cmp	r7, #98	@ 0x62
 8004cfa:	d80a      	bhi.n	8004d12 <_printf_i+0x32>
 8004cfc:	2f00      	cmp	r7, #0
 8004cfe:	f000 80d1 	beq.w	8004ea4 <_printf_i+0x1c4>
 8004d02:	2f58      	cmp	r7, #88	@ 0x58
 8004d04:	f000 80b8 	beq.w	8004e78 <_printf_i+0x198>
 8004d08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004d0c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004d10:	e03a      	b.n	8004d88 <_printf_i+0xa8>
 8004d12:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004d16:	2b15      	cmp	r3, #21
 8004d18:	d8f6      	bhi.n	8004d08 <_printf_i+0x28>
 8004d1a:	a101      	add	r1, pc, #4	@ (adr r1, 8004d20 <_printf_i+0x40>)
 8004d1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004d20:	08004d79 	.word	0x08004d79
 8004d24:	08004d8d 	.word	0x08004d8d
 8004d28:	08004d09 	.word	0x08004d09
 8004d2c:	08004d09 	.word	0x08004d09
 8004d30:	08004d09 	.word	0x08004d09
 8004d34:	08004d09 	.word	0x08004d09
 8004d38:	08004d8d 	.word	0x08004d8d
 8004d3c:	08004d09 	.word	0x08004d09
 8004d40:	08004d09 	.word	0x08004d09
 8004d44:	08004d09 	.word	0x08004d09
 8004d48:	08004d09 	.word	0x08004d09
 8004d4c:	08004e8b 	.word	0x08004e8b
 8004d50:	08004db7 	.word	0x08004db7
 8004d54:	08004e45 	.word	0x08004e45
 8004d58:	08004d09 	.word	0x08004d09
 8004d5c:	08004d09 	.word	0x08004d09
 8004d60:	08004ead 	.word	0x08004ead
 8004d64:	08004d09 	.word	0x08004d09
 8004d68:	08004db7 	.word	0x08004db7
 8004d6c:	08004d09 	.word	0x08004d09
 8004d70:	08004d09 	.word	0x08004d09
 8004d74:	08004e4d 	.word	0x08004e4d
 8004d78:	6833      	ldr	r3, [r6, #0]
 8004d7a:	1d1a      	adds	r2, r3, #4
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	6032      	str	r2, [r6, #0]
 8004d80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004d84:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004d88:	2301      	movs	r3, #1
 8004d8a:	e09c      	b.n	8004ec6 <_printf_i+0x1e6>
 8004d8c:	6833      	ldr	r3, [r6, #0]
 8004d8e:	6820      	ldr	r0, [r4, #0]
 8004d90:	1d19      	adds	r1, r3, #4
 8004d92:	6031      	str	r1, [r6, #0]
 8004d94:	0606      	lsls	r6, r0, #24
 8004d96:	d501      	bpl.n	8004d9c <_printf_i+0xbc>
 8004d98:	681d      	ldr	r5, [r3, #0]
 8004d9a:	e003      	b.n	8004da4 <_printf_i+0xc4>
 8004d9c:	0645      	lsls	r5, r0, #25
 8004d9e:	d5fb      	bpl.n	8004d98 <_printf_i+0xb8>
 8004da0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004da4:	2d00      	cmp	r5, #0
 8004da6:	da03      	bge.n	8004db0 <_printf_i+0xd0>
 8004da8:	232d      	movs	r3, #45	@ 0x2d
 8004daa:	426d      	negs	r5, r5
 8004dac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004db0:	230a      	movs	r3, #10
 8004db2:	4858      	ldr	r0, [pc, #352]	@ (8004f14 <_printf_i+0x234>)
 8004db4:	e011      	b.n	8004dda <_printf_i+0xfa>
 8004db6:	6821      	ldr	r1, [r4, #0]
 8004db8:	6833      	ldr	r3, [r6, #0]
 8004dba:	0608      	lsls	r0, r1, #24
 8004dbc:	f853 5b04 	ldr.w	r5, [r3], #4
 8004dc0:	d402      	bmi.n	8004dc8 <_printf_i+0xe8>
 8004dc2:	0649      	lsls	r1, r1, #25
 8004dc4:	bf48      	it	mi
 8004dc6:	b2ad      	uxthmi	r5, r5
 8004dc8:	2f6f      	cmp	r7, #111	@ 0x6f
 8004dca:	6033      	str	r3, [r6, #0]
 8004dcc:	bf14      	ite	ne
 8004dce:	230a      	movne	r3, #10
 8004dd0:	2308      	moveq	r3, #8
 8004dd2:	4850      	ldr	r0, [pc, #320]	@ (8004f14 <_printf_i+0x234>)
 8004dd4:	2100      	movs	r1, #0
 8004dd6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004dda:	6866      	ldr	r6, [r4, #4]
 8004ddc:	2e00      	cmp	r6, #0
 8004dde:	60a6      	str	r6, [r4, #8]
 8004de0:	db05      	blt.n	8004dee <_printf_i+0x10e>
 8004de2:	6821      	ldr	r1, [r4, #0]
 8004de4:	432e      	orrs	r6, r5
 8004de6:	f021 0104 	bic.w	r1, r1, #4
 8004dea:	6021      	str	r1, [r4, #0]
 8004dec:	d04b      	beq.n	8004e86 <_printf_i+0x1a6>
 8004dee:	4616      	mov	r6, r2
 8004df0:	fbb5 f1f3 	udiv	r1, r5, r3
 8004df4:	fb03 5711 	mls	r7, r3, r1, r5
 8004df8:	5dc7      	ldrb	r7, [r0, r7]
 8004dfa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004dfe:	462f      	mov	r7, r5
 8004e00:	42bb      	cmp	r3, r7
 8004e02:	460d      	mov	r5, r1
 8004e04:	d9f4      	bls.n	8004df0 <_printf_i+0x110>
 8004e06:	2b08      	cmp	r3, #8
 8004e08:	d10b      	bne.n	8004e22 <_printf_i+0x142>
 8004e0a:	6823      	ldr	r3, [r4, #0]
 8004e0c:	07df      	lsls	r7, r3, #31
 8004e0e:	d508      	bpl.n	8004e22 <_printf_i+0x142>
 8004e10:	6923      	ldr	r3, [r4, #16]
 8004e12:	6861      	ldr	r1, [r4, #4]
 8004e14:	4299      	cmp	r1, r3
 8004e16:	bfde      	ittt	le
 8004e18:	2330      	movle	r3, #48	@ 0x30
 8004e1a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004e1e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004e22:	1b92      	subs	r2, r2, r6
 8004e24:	6122      	str	r2, [r4, #16]
 8004e26:	464b      	mov	r3, r9
 8004e28:	4621      	mov	r1, r4
 8004e2a:	4640      	mov	r0, r8
 8004e2c:	f8cd a000 	str.w	sl, [sp]
 8004e30:	aa03      	add	r2, sp, #12
 8004e32:	f7ff fee3 	bl	8004bfc <_printf_common>
 8004e36:	3001      	adds	r0, #1
 8004e38:	d14a      	bne.n	8004ed0 <_printf_i+0x1f0>
 8004e3a:	f04f 30ff 	mov.w	r0, #4294967295
 8004e3e:	b004      	add	sp, #16
 8004e40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e44:	6823      	ldr	r3, [r4, #0]
 8004e46:	f043 0320 	orr.w	r3, r3, #32
 8004e4a:	6023      	str	r3, [r4, #0]
 8004e4c:	2778      	movs	r7, #120	@ 0x78
 8004e4e:	4832      	ldr	r0, [pc, #200]	@ (8004f18 <_printf_i+0x238>)
 8004e50:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004e54:	6823      	ldr	r3, [r4, #0]
 8004e56:	6831      	ldr	r1, [r6, #0]
 8004e58:	061f      	lsls	r7, r3, #24
 8004e5a:	f851 5b04 	ldr.w	r5, [r1], #4
 8004e5e:	d402      	bmi.n	8004e66 <_printf_i+0x186>
 8004e60:	065f      	lsls	r7, r3, #25
 8004e62:	bf48      	it	mi
 8004e64:	b2ad      	uxthmi	r5, r5
 8004e66:	6031      	str	r1, [r6, #0]
 8004e68:	07d9      	lsls	r1, r3, #31
 8004e6a:	bf44      	itt	mi
 8004e6c:	f043 0320 	orrmi.w	r3, r3, #32
 8004e70:	6023      	strmi	r3, [r4, #0]
 8004e72:	b11d      	cbz	r5, 8004e7c <_printf_i+0x19c>
 8004e74:	2310      	movs	r3, #16
 8004e76:	e7ad      	b.n	8004dd4 <_printf_i+0xf4>
 8004e78:	4826      	ldr	r0, [pc, #152]	@ (8004f14 <_printf_i+0x234>)
 8004e7a:	e7e9      	b.n	8004e50 <_printf_i+0x170>
 8004e7c:	6823      	ldr	r3, [r4, #0]
 8004e7e:	f023 0320 	bic.w	r3, r3, #32
 8004e82:	6023      	str	r3, [r4, #0]
 8004e84:	e7f6      	b.n	8004e74 <_printf_i+0x194>
 8004e86:	4616      	mov	r6, r2
 8004e88:	e7bd      	b.n	8004e06 <_printf_i+0x126>
 8004e8a:	6833      	ldr	r3, [r6, #0]
 8004e8c:	6825      	ldr	r5, [r4, #0]
 8004e8e:	1d18      	adds	r0, r3, #4
 8004e90:	6961      	ldr	r1, [r4, #20]
 8004e92:	6030      	str	r0, [r6, #0]
 8004e94:	062e      	lsls	r6, r5, #24
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	d501      	bpl.n	8004e9e <_printf_i+0x1be>
 8004e9a:	6019      	str	r1, [r3, #0]
 8004e9c:	e002      	b.n	8004ea4 <_printf_i+0x1c4>
 8004e9e:	0668      	lsls	r0, r5, #25
 8004ea0:	d5fb      	bpl.n	8004e9a <_printf_i+0x1ba>
 8004ea2:	8019      	strh	r1, [r3, #0]
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	4616      	mov	r6, r2
 8004ea8:	6123      	str	r3, [r4, #16]
 8004eaa:	e7bc      	b.n	8004e26 <_printf_i+0x146>
 8004eac:	6833      	ldr	r3, [r6, #0]
 8004eae:	2100      	movs	r1, #0
 8004eb0:	1d1a      	adds	r2, r3, #4
 8004eb2:	6032      	str	r2, [r6, #0]
 8004eb4:	681e      	ldr	r6, [r3, #0]
 8004eb6:	6862      	ldr	r2, [r4, #4]
 8004eb8:	4630      	mov	r0, r6
 8004eba:	f000 f859 	bl	8004f70 <memchr>
 8004ebe:	b108      	cbz	r0, 8004ec4 <_printf_i+0x1e4>
 8004ec0:	1b80      	subs	r0, r0, r6
 8004ec2:	6060      	str	r0, [r4, #4]
 8004ec4:	6863      	ldr	r3, [r4, #4]
 8004ec6:	6123      	str	r3, [r4, #16]
 8004ec8:	2300      	movs	r3, #0
 8004eca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ece:	e7aa      	b.n	8004e26 <_printf_i+0x146>
 8004ed0:	4632      	mov	r2, r6
 8004ed2:	4649      	mov	r1, r9
 8004ed4:	4640      	mov	r0, r8
 8004ed6:	6923      	ldr	r3, [r4, #16]
 8004ed8:	47d0      	blx	sl
 8004eda:	3001      	adds	r0, #1
 8004edc:	d0ad      	beq.n	8004e3a <_printf_i+0x15a>
 8004ede:	6823      	ldr	r3, [r4, #0]
 8004ee0:	079b      	lsls	r3, r3, #30
 8004ee2:	d413      	bmi.n	8004f0c <_printf_i+0x22c>
 8004ee4:	68e0      	ldr	r0, [r4, #12]
 8004ee6:	9b03      	ldr	r3, [sp, #12]
 8004ee8:	4298      	cmp	r0, r3
 8004eea:	bfb8      	it	lt
 8004eec:	4618      	movlt	r0, r3
 8004eee:	e7a6      	b.n	8004e3e <_printf_i+0x15e>
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	4632      	mov	r2, r6
 8004ef4:	4649      	mov	r1, r9
 8004ef6:	4640      	mov	r0, r8
 8004ef8:	47d0      	blx	sl
 8004efa:	3001      	adds	r0, #1
 8004efc:	d09d      	beq.n	8004e3a <_printf_i+0x15a>
 8004efe:	3501      	adds	r5, #1
 8004f00:	68e3      	ldr	r3, [r4, #12]
 8004f02:	9903      	ldr	r1, [sp, #12]
 8004f04:	1a5b      	subs	r3, r3, r1
 8004f06:	42ab      	cmp	r3, r5
 8004f08:	dcf2      	bgt.n	8004ef0 <_printf_i+0x210>
 8004f0a:	e7eb      	b.n	8004ee4 <_printf_i+0x204>
 8004f0c:	2500      	movs	r5, #0
 8004f0e:	f104 0619 	add.w	r6, r4, #25
 8004f12:	e7f5      	b.n	8004f00 <_printf_i+0x220>
 8004f14:	0800527f 	.word	0x0800527f
 8004f18:	08005290 	.word	0x08005290

08004f1c <memmove>:
 8004f1c:	4288      	cmp	r0, r1
 8004f1e:	b510      	push	{r4, lr}
 8004f20:	eb01 0402 	add.w	r4, r1, r2
 8004f24:	d902      	bls.n	8004f2c <memmove+0x10>
 8004f26:	4284      	cmp	r4, r0
 8004f28:	4623      	mov	r3, r4
 8004f2a:	d807      	bhi.n	8004f3c <memmove+0x20>
 8004f2c:	1e43      	subs	r3, r0, #1
 8004f2e:	42a1      	cmp	r1, r4
 8004f30:	d008      	beq.n	8004f44 <memmove+0x28>
 8004f32:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004f36:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004f3a:	e7f8      	b.n	8004f2e <memmove+0x12>
 8004f3c:	4601      	mov	r1, r0
 8004f3e:	4402      	add	r2, r0
 8004f40:	428a      	cmp	r2, r1
 8004f42:	d100      	bne.n	8004f46 <memmove+0x2a>
 8004f44:	bd10      	pop	{r4, pc}
 8004f46:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004f4a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004f4e:	e7f7      	b.n	8004f40 <memmove+0x24>

08004f50 <_sbrk_r>:
 8004f50:	b538      	push	{r3, r4, r5, lr}
 8004f52:	2300      	movs	r3, #0
 8004f54:	4d05      	ldr	r5, [pc, #20]	@ (8004f6c <_sbrk_r+0x1c>)
 8004f56:	4604      	mov	r4, r0
 8004f58:	4608      	mov	r0, r1
 8004f5a:	602b      	str	r3, [r5, #0]
 8004f5c:	f7fc f9bc 	bl	80012d8 <_sbrk>
 8004f60:	1c43      	adds	r3, r0, #1
 8004f62:	d102      	bne.n	8004f6a <_sbrk_r+0x1a>
 8004f64:	682b      	ldr	r3, [r5, #0]
 8004f66:	b103      	cbz	r3, 8004f6a <_sbrk_r+0x1a>
 8004f68:	6023      	str	r3, [r4, #0]
 8004f6a:	bd38      	pop	{r3, r4, r5, pc}
 8004f6c:	20000738 	.word	0x20000738

08004f70 <memchr>:
 8004f70:	4603      	mov	r3, r0
 8004f72:	b510      	push	{r4, lr}
 8004f74:	b2c9      	uxtb	r1, r1
 8004f76:	4402      	add	r2, r0
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	d101      	bne.n	8004f82 <memchr+0x12>
 8004f7e:	2000      	movs	r0, #0
 8004f80:	e003      	b.n	8004f8a <memchr+0x1a>
 8004f82:	7804      	ldrb	r4, [r0, #0]
 8004f84:	3301      	adds	r3, #1
 8004f86:	428c      	cmp	r4, r1
 8004f88:	d1f6      	bne.n	8004f78 <memchr+0x8>
 8004f8a:	bd10      	pop	{r4, pc}

08004f8c <_realloc_r>:
 8004f8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f90:	4607      	mov	r7, r0
 8004f92:	4614      	mov	r4, r2
 8004f94:	460d      	mov	r5, r1
 8004f96:	b921      	cbnz	r1, 8004fa2 <_realloc_r+0x16>
 8004f98:	4611      	mov	r1, r2
 8004f9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004f9e:	f7ff bc49 	b.w	8004834 <_malloc_r>
 8004fa2:	b92a      	cbnz	r2, 8004fb0 <_realloc_r+0x24>
 8004fa4:	f7ff fbdc 	bl	8004760 <_free_r>
 8004fa8:	4625      	mov	r5, r4
 8004faa:	4628      	mov	r0, r5
 8004fac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004fb0:	f000 f81a 	bl	8004fe8 <_malloc_usable_size_r>
 8004fb4:	4284      	cmp	r4, r0
 8004fb6:	4606      	mov	r6, r0
 8004fb8:	d802      	bhi.n	8004fc0 <_realloc_r+0x34>
 8004fba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004fbe:	d8f4      	bhi.n	8004faa <_realloc_r+0x1e>
 8004fc0:	4621      	mov	r1, r4
 8004fc2:	4638      	mov	r0, r7
 8004fc4:	f7ff fc36 	bl	8004834 <_malloc_r>
 8004fc8:	4680      	mov	r8, r0
 8004fca:	b908      	cbnz	r0, 8004fd0 <_realloc_r+0x44>
 8004fcc:	4645      	mov	r5, r8
 8004fce:	e7ec      	b.n	8004faa <_realloc_r+0x1e>
 8004fd0:	42b4      	cmp	r4, r6
 8004fd2:	4622      	mov	r2, r4
 8004fd4:	4629      	mov	r1, r5
 8004fd6:	bf28      	it	cs
 8004fd8:	4632      	movcs	r2, r6
 8004fda:	f7ff fbb3 	bl	8004744 <memcpy>
 8004fde:	4629      	mov	r1, r5
 8004fe0:	4638      	mov	r0, r7
 8004fe2:	f7ff fbbd 	bl	8004760 <_free_r>
 8004fe6:	e7f1      	b.n	8004fcc <_realloc_r+0x40>

08004fe8 <_malloc_usable_size_r>:
 8004fe8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004fec:	1f18      	subs	r0, r3, #4
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	bfbc      	itt	lt
 8004ff2:	580b      	ldrlt	r3, [r1, r0]
 8004ff4:	18c0      	addlt	r0, r0, r3
 8004ff6:	4770      	bx	lr

08004ff8 <_init>:
 8004ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ffa:	bf00      	nop
 8004ffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ffe:	bc08      	pop	{r3}
 8005000:	469e      	mov	lr, r3
 8005002:	4770      	bx	lr

08005004 <_fini>:
 8005004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005006:	bf00      	nop
 8005008:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800500a:	bc08      	pop	{r3}
 800500c:	469e      	mov	lr, r3
 800500e:	4770      	bx	lr
