

================================================================
== Vitis HLS Report for 'compute_patch_embed_Pipeline_ln184_for_block_dim'
================================================================
* Date:           Wed Jul 31 16:58:51 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.270 us|  0.270 us|   27|   27|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- _ln184_for_block_dim  |       25|       25|         3|          1|          1|    24|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%dim_block = alloca i32 1"   --->   Operation 6 'alloca' 'dim_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln184_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln184"   --->   Operation 7 'read' 'sext_ln184_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln184_1_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln184_1"   --->   Operation 8 'read' 'sext_ln184_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln184_cast = sext i59 %sext_ln184_read"   --->   Operation 9 'sext' 'sext_ln184_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln184_1_cast = sext i59 %sext_ln184_1_read"   --->   Operation 10 'sext' 'sext_ln184_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout2, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_8, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %weights, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_11, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %dim_block"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc18"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%dim_block_3 = load i5 %dim_block" [Deit_cpp/src/conv.cpp:184]   --->   Operation 15 'load' 'dim_block_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.75ns)   --->   "%icmp_ln184 = icmp_eq  i5 %dim_block_3, i5 24" [Deit_cpp/src/conv.cpp:184]   --->   Operation 16 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.78ns)   --->   "%add_ln184 = add i5 %dim_block_3, i5 1" [Deit_cpp/src/conv.cpp:184]   --->   Operation 17 'add' 'add_ln184' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %icmp_ln184, void %for.inc18.split, void %for.end21.exitStub" [Deit_cpp/src/conv.cpp:184]   --->   Operation 18 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln184 = store i5 %add_ln184, i5 %dim_block" [Deit_cpp/src/conv.cpp:184]   --->   Operation 19 'store' 'store_ln184' <Predicate = (!icmp_ln184)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%inout2_addr = getelementptr i256 %inout2, i64 %sext_ln184_1_cast" [Deit_cpp/src/conv.cpp:184]   --->   Operation 20 'getelementptr' 'inout2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i256 %weights, i64 %sext_ln184_cast" [Deit_cpp/src/conv.cpp:184]   --->   Operation 21 'getelementptr' 'weights_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (7.30ns)   --->   "%weights_addr_read = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %weights_addr" [Deit_cpp/src/conv.cpp:188]   --->   Operation 23 'read' 'weights_addr_read' <Predicate = (!icmp_ln184)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln184)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln186 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [Deit_cpp/src/conv.cpp:186]   --->   Operation 24 'specpipeline' 'specpipeline_ln186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln184 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [Deit_cpp/src/conv.cpp:184]   --->   Operation 25 'specloopname' 'specloopname_ln184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (7.30ns)   --->   "%write_ln188 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %inout2_addr, i256 %weights_addr_read, i32 4294967295" [Deit_cpp/src/conv.cpp:188]   --->   Operation 26 'write' 'write_ln188' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln184 = br void %for.inc18" [Deit_cpp/src/conv.cpp:184]   --->   Operation 27 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	'alloca' operation ('dim_block') [5]  (0 ns)
	'load' operation ('dim_block', Deit_cpp/src/conv.cpp:184) on local variable 'dim_block' [15]  (0 ns)
	'add' operation ('add_ln184', Deit_cpp/src/conv.cpp:184) [20]  (0.789 ns)
	'store' operation ('store_ln184', Deit_cpp/src/conv.cpp:184) of variable 'add_ln184', Deit_cpp/src/conv.cpp:184 on local variable 'dim_block' [27]  (0.427 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('weights_addr', Deit_cpp/src/conv.cpp:184) [17]  (0 ns)
	bus read operation ('weights_addr_read', Deit_cpp/src/conv.cpp:188) on port 'weights' (Deit_cpp/src/conv.cpp:188) [25]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln188', Deit_cpp/src/conv.cpp:188) on port 'inout2' (Deit_cpp/src/conv.cpp:188) [26]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
