* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec 10 2020 17:31:43

* File Generated:     Jun 1 2022 09:54:36

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : this_vga_signals.mult1_un40_sum_ac0_3_1
T_19_17_wire_logic_cluster/lc_6/out
T_19_15_sp4_v_t_41
T_20_19_sp4_h_l_10
T_21_19_lc_trk_g3_2
T_21_19_wire_logic_cluster/lc_6/in_3

T_19_17_wire_logic_cluster/lc_6/out
T_19_17_sp4_h_l_1
T_22_17_sp4_v_t_43
T_21_21_lc_trk_g1_6
T_21_21_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.mult1_un40_sum_ac0_3_1_x1
T_19_17_wire_logic_cluster/lc_3/out
T_19_17_lc_trk_g0_3
T_19_17_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.mult1_un40_sum_ac0_3_0_a0_1
T_19_17_wire_logic_cluster/lc_4/out
T_19_17_lc_trk_g0_4
T_19_17_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.mult1_un54_sum_axbxc3_1
T_21_19_wire_logic_cluster/lc_1/out
T_20_19_lc_trk_g2_1
T_20_19_wire_logic_cluster/lc_6/in_3

T_21_19_wire_logic_cluster/lc_1/out
T_20_19_lc_trk_g2_1
T_20_19_input_2_1
T_20_19_wire_logic_cluster/lc_1/in_2

T_21_19_wire_logic_cluster/lc_1/out
T_21_19_lc_trk_g3_1
T_21_19_wire_logic_cluster/lc_4/in_0

T_21_19_wire_logic_cluster/lc_1/out
T_21_16_sp4_v_t_42
T_21_17_lc_trk_g3_2
T_21_17_wire_logic_cluster/lc_6/in_3

T_21_19_wire_logic_cluster/lc_1/out
T_22_20_lc_trk_g2_1
T_22_20_wire_logic_cluster/lc_2/in_3

T_21_19_wire_logic_cluster/lc_1/out
T_17_19_sp12_h_l_1
T_18_19_lc_trk_g0_5
T_18_19_wire_logic_cluster/lc_1/in_0

T_21_19_wire_logic_cluster/lc_1/out
T_17_19_sp12_h_l_1
T_18_19_lc_trk_g0_5
T_18_19_wire_logic_cluster/lc_2/in_3

T_21_19_wire_logic_cluster/lc_1/out
T_21_19_lc_trk_g3_1
T_21_19_wire_logic_cluster/lc_3/in_3

T_21_19_wire_logic_cluster/lc_1/out
T_20_19_lc_trk_g2_1
T_20_19_wire_logic_cluster/lc_0/in_3

T_21_19_wire_logic_cluster/lc_1/out
T_21_16_sp4_v_t_42
T_21_17_lc_trk_g3_2
T_21_17_wire_logic_cluster/lc_0/in_3

T_21_19_wire_logic_cluster/lc_1/out
T_21_20_lc_trk_g0_1
T_21_20_wire_logic_cluster/lc_6/in_1

T_21_19_wire_logic_cluster/lc_1/out
T_20_20_lc_trk_g0_1
T_20_20_wire_logic_cluster/lc_3/in_0

T_21_19_wire_logic_cluster/lc_1/out
T_21_17_sp4_v_t_47
T_20_21_lc_trk_g2_2
T_20_21_wire_logic_cluster/lc_0/in_0

T_21_19_wire_logic_cluster/lc_1/out
T_20_20_lc_trk_g0_1
T_20_20_wire_logic_cluster/lc_0/in_1

T_21_19_wire_logic_cluster/lc_1/out
T_20_20_lc_trk_g0_1
T_20_20_wire_logic_cluster/lc_6/in_1

End 

Net : this_vga_signals.M_vcounter_q_fastZ0Z_6
T_19_17_wire_logic_cluster/lc_7/out
T_19_17_lc_trk_g0_7
T_19_17_wire_logic_cluster/lc_4/in_3

T_19_17_wire_logic_cluster/lc_7/out
T_20_17_lc_trk_g0_7
T_20_17_input_2_5
T_20_17_wire_logic_cluster/lc_5/in_2

T_19_17_wire_logic_cluster/lc_7/out
T_18_17_sp4_h_l_6
T_17_17_lc_trk_g1_6
T_17_17_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.mult1_un40_sum_ac0_3_3
T_21_19_wire_logic_cluster/lc_6/out
T_21_18_lc_trk_g1_6
T_21_18_wire_logic_cluster/lc_6/in_3

T_21_19_wire_logic_cluster/lc_6/out
T_20_18_lc_trk_g2_6
T_20_18_wire_logic_cluster/lc_3/in_3

T_21_19_wire_logic_cluster/lc_6/out
T_22_19_lc_trk_g0_6
T_22_19_wire_logic_cluster/lc_2/in_0

T_21_19_wire_logic_cluster/lc_6/out
T_20_18_lc_trk_g2_6
T_20_18_wire_logic_cluster/lc_5/in_3

T_21_19_wire_logic_cluster/lc_6/out
T_21_19_lc_trk_g3_6
T_21_19_wire_logic_cluster/lc_0/in_3

T_21_19_wire_logic_cluster/lc_6/out
T_22_19_lc_trk_g0_6
T_22_19_wire_logic_cluster/lc_3/in_3

T_21_19_wire_logic_cluster/lc_6/out
T_21_18_lc_trk_g1_6
T_21_18_wire_logic_cluster/lc_1/in_0

T_21_19_wire_logic_cluster/lc_6/out
T_22_19_lc_trk_g0_6
T_22_19_wire_logic_cluster/lc_6/in_0

End 

Net : this_vga_signals.mult1_un47_sum_axbxc3_x1_cascade_
T_21_18_wire_logic_cluster/lc_6/ltout
T_21_18_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.mult1_un47_sum_axbxc3_ns
T_21_18_wire_logic_cluster/lc_7/out
T_21_19_lc_trk_g1_7
T_21_19_wire_logic_cluster/lc_1/in_3

T_21_18_wire_logic_cluster/lc_7/out
T_20_18_lc_trk_g3_7
T_20_18_wire_logic_cluster/lc_1/in_3

T_21_18_wire_logic_cluster/lc_7/out
T_20_19_lc_trk_g1_7
T_20_19_wire_logic_cluster/lc_3/in_3

T_21_18_wire_logic_cluster/lc_7/out
T_20_18_lc_trk_g2_7
T_20_18_wire_logic_cluster/lc_6/in_3

T_21_18_wire_logic_cluster/lc_7/out
T_22_19_lc_trk_g2_7
T_22_19_wire_logic_cluster/lc_4/in_3

T_21_18_wire_logic_cluster/lc_7/out
T_20_19_lc_trk_g1_7
T_20_19_wire_logic_cluster/lc_5/in_3

T_21_18_wire_logic_cluster/lc_7/out
T_21_19_lc_trk_g1_7
T_21_19_wire_logic_cluster/lc_2/in_0

T_21_18_wire_logic_cluster/lc_7/out
T_21_15_sp4_v_t_38
T_18_19_sp4_h_l_8
T_19_19_lc_trk_g3_0
T_19_19_wire_logic_cluster/lc_2/in_3

T_21_18_wire_logic_cluster/lc_7/out
T_21_19_lc_trk_g1_7
T_21_19_input_2_4
T_21_19_wire_logic_cluster/lc_4/in_2

T_21_18_wire_logic_cluster/lc_7/out
T_20_19_lc_trk_g1_7
T_20_19_input_2_0
T_20_19_wire_logic_cluster/lc_0/in_2

T_21_18_wire_logic_cluster/lc_7/out
T_20_18_lc_trk_g2_7
T_20_18_wire_logic_cluster/lc_7/in_0

T_21_18_wire_logic_cluster/lc_7/out
T_20_19_lc_trk_g1_7
T_20_19_wire_logic_cluster/lc_4/in_0

End 

Net : M_this_vga_signals_address_7
T_16_20_wire_logic_cluster/lc_6/out
T_16_17_sp4_v_t_36
T_13_21_sp4_h_l_6
T_9_21_sp4_h_l_2
T_8_21_lc_trk_g0_2
T_8_21_input0_0
T_8_21_wire_bram/ram/RADDR_7

End 

Net : this_vga_signals.mult1_un82_sum_c3_0_cascade_
T_16_20_wire_logic_cluster/lc_5/ltout
T_16_20_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.g0_33_N_5L8
T_18_20_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g2_5
T_17_20_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.mult1_un61_sum_ac0_3_d
T_20_19_wire_logic_cluster/lc_6/out
T_20_17_sp4_v_t_41
T_17_21_sp4_h_l_9
T_17_21_lc_trk_g1_4
T_17_21_wire_logic_cluster/lc_6/in_3

T_20_19_wire_logic_cluster/lc_6/out
T_19_20_lc_trk_g0_6
T_19_20_wire_logic_cluster/lc_1/in_3

T_20_19_wire_logic_cluster/lc_6/out
T_20_20_lc_trk_g0_6
T_20_20_wire_logic_cluster/lc_1/in_3

T_20_19_wire_logic_cluster/lc_6/out
T_18_19_sp4_h_l_9
T_17_19_lc_trk_g0_1
T_17_19_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.g0_33_N_4L6
T_17_21_wire_logic_cluster/lc_6/out
T_18_20_lc_trk_g2_6
T_18_20_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.r_N_2_i_0
T_17_20_wire_logic_cluster/lc_0/out
T_16_20_lc_trk_g2_0
T_16_20_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.M_vcounter_q_fastZ0Z_7
T_20_17_wire_logic_cluster/lc_6/out
T_19_17_lc_trk_g3_6
T_19_17_wire_logic_cluster/lc_4/in_1

T_20_17_wire_logic_cluster/lc_6/out
T_20_17_lc_trk_g2_6
T_20_17_wire_logic_cluster/lc_5/in_1

T_20_17_wire_logic_cluster/lc_6/out
T_20_17_lc_trk_g2_6
T_20_17_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.N_2840_0_0
T_19_19_wire_logic_cluster/lc_3/out
T_19_19_lc_trk_g0_3
T_19_19_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.mult1_un68_sum_c3_0_0
T_19_19_wire_logic_cluster/lc_6/out
T_20_20_lc_trk_g3_6
T_20_20_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.mult1_un61_sum_axb1_0
T_20_19_wire_logic_cluster/lc_1/out
T_19_19_lc_trk_g3_1
T_19_19_wire_logic_cluster/lc_3/in_3

T_20_19_wire_logic_cluster/lc_1/out
T_19_19_lc_trk_g3_1
T_19_19_wire_logic_cluster/lc_5/in_3

T_20_19_wire_logic_cluster/lc_1/out
T_19_19_lc_trk_g3_1
T_19_19_input_2_0
T_19_19_wire_logic_cluster/lc_0/in_2

T_20_19_wire_logic_cluster/lc_1/out
T_20_20_lc_trk_g1_1
T_20_20_wire_logic_cluster/lc_4/in_0

End 

Net : this_vga_signals.mult1_un54_sum_axbxc3
T_21_19_wire_logic_cluster/lc_2/out
T_20_19_lc_trk_g2_2
T_20_19_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.mult1_un54_sum_c2_0
T_20_18_wire_logic_cluster/lc_1/out
T_21_19_lc_trk_g2_1
T_21_19_wire_logic_cluster/lc_2/in_3

T_20_18_wire_logic_cluster/lc_1/out
T_21_19_lc_trk_g2_1
T_21_19_wire_logic_cluster/lc_4/in_3

T_20_18_wire_logic_cluster/lc_1/out
T_19_19_lc_trk_g1_1
T_19_19_input_2_2
T_19_19_wire_logic_cluster/lc_2/in_2

T_20_18_wire_logic_cluster/lc_1/out
T_21_17_lc_trk_g2_1
T_21_17_wire_logic_cluster/lc_6/in_1

T_20_18_wire_logic_cluster/lc_1/out
T_20_19_lc_trk_g0_1
T_20_19_wire_logic_cluster/lc_0/in_1

T_20_18_wire_logic_cluster/lc_1/out
T_20_18_lc_trk_g3_1
T_20_18_wire_logic_cluster/lc_7/in_3

T_20_18_wire_logic_cluster/lc_1/out
T_21_17_lc_trk_g2_1
T_21_17_wire_logic_cluster/lc_0/in_1

T_20_18_wire_logic_cluster/lc_1/out
T_20_19_lc_trk_g0_1
T_20_19_wire_logic_cluster/lc_4/in_1

T_20_18_wire_logic_cluster/lc_1/out
T_20_16_sp4_v_t_47
T_20_20_lc_trk_g1_2
T_20_20_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.mult1_un61_sum_c3_0
T_20_19_wire_logic_cluster/lc_7/out
T_19_19_lc_trk_g2_7
T_19_19_wire_logic_cluster/lc_6/in_1

T_20_19_wire_logic_cluster/lc_7/out
T_19_19_lc_trk_g2_7
T_19_19_wire_logic_cluster/lc_1/in_0

T_20_19_wire_logic_cluster/lc_7/out
T_20_20_lc_trk_g1_7
T_20_20_wire_logic_cluster/lc_5/in_3

T_20_19_wire_logic_cluster/lc_7/out
T_19_20_lc_trk_g0_7
T_19_20_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.N_3_1_0_1
T_20_20_wire_logic_cluster/lc_2/out
T_15_20_sp12_h_l_0
T_16_20_lc_trk_g0_4
T_16_20_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals.M_vcounter_q_fastZ0Z_8
T_20_17_wire_logic_cluster/lc_7/out
T_19_17_lc_trk_g3_7
T_19_17_input_2_4
T_19_17_wire_logic_cluster/lc_4/in_2

T_20_17_wire_logic_cluster/lc_7/out
T_20_17_lc_trk_g1_7
T_20_17_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.mult1_un40_sum_c3_0
T_20_18_wire_logic_cluster/lc_3/out
T_21_19_lc_trk_g3_3
T_21_19_wire_logic_cluster/lc_1/in_1

T_20_18_wire_logic_cluster/lc_3/out
T_21_17_lc_trk_g3_3
T_21_17_wire_logic_cluster/lc_2/in_0

T_20_18_wire_logic_cluster/lc_3/out
T_20_18_sp4_h_l_11
T_19_18_sp4_v_t_46
T_18_20_lc_trk_g0_0
T_18_20_wire_logic_cluster/lc_3/in_1

T_20_18_wire_logic_cluster/lc_3/out
T_21_17_lc_trk_g3_3
T_21_17_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.g1_2_0_cascade_
T_19_20_wire_logic_cluster/lc_4/ltout
T_19_20_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.mult1_un68_sum_c3
T_19_19_wire_logic_cluster/lc_1/out
T_19_20_lc_trk_g1_1
T_19_20_input_2_4
T_19_20_wire_logic_cluster/lc_4/in_2

T_19_19_wire_logic_cluster/lc_1/out
T_18_19_sp4_h_l_10
T_17_19_lc_trk_g0_2
T_17_19_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.if_m6_i_x2_3
T_19_20_wire_logic_cluster/lc_5/out
T_17_20_sp4_h_l_7
T_16_20_lc_trk_g0_7
T_16_20_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.N_4_0
T_17_19_wire_logic_cluster/lc_1/out
T_16_20_lc_trk_g0_1
T_16_20_input_2_5
T_16_20_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.if_m5_d
T_19_19_wire_logic_cluster/lc_5/out
T_19_19_lc_trk_g1_5
T_19_19_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.if_m1_0_x2_1
T_17_19_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g2_5
T_17_19_wire_logic_cluster/lc_1/in_0

End 

Net : this_vga_signals.mult1_un61_sum_axb2_i
T_18_19_wire_logic_cluster/lc_2/out
T_17_19_lc_trk_g2_2
T_17_19_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.mult1_un54_sum_c3_0
T_19_19_wire_logic_cluster/lc_4/out
T_18_19_lc_trk_g3_4
T_18_19_wire_logic_cluster/lc_2/in_1

T_19_19_wire_logic_cluster/lc_4/out
T_18_19_lc_trk_g3_4
T_18_19_input_2_1
T_18_19_wire_logic_cluster/lc_1/in_2

T_19_19_wire_logic_cluster/lc_4/out
T_19_19_lc_trk_g1_4
T_19_19_wire_logic_cluster/lc_0/in_3

T_19_19_wire_logic_cluster/lc_4/out
T_20_20_lc_trk_g2_4
T_20_20_wire_logic_cluster/lc_3/in_3

T_19_19_wire_logic_cluster/lc_4/out
T_20_20_lc_trk_g2_4
T_20_20_input_2_4
T_20_20_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.mult1_un54_sum_c3_x0
T_20_19_wire_logic_cluster/lc_3/out
T_19_19_lc_trk_g2_3
T_19_19_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.mult1_un61_sum_c2_0
T_18_19_wire_logic_cluster/lc_1/out
T_17_19_lc_trk_g3_1
T_17_19_wire_logic_cluster/lc_5/in_1

T_18_19_wire_logic_cluster/lc_1/out
T_19_20_lc_trk_g2_1
T_19_20_wire_logic_cluster/lc_4/in_1

End 

Net : this_vga_signals.mult1_un54_sum_c3_x1
T_20_18_wire_logic_cluster/lc_6/out
T_19_19_lc_trk_g0_6
T_19_19_input_2_4
T_19_19_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.mult1_un68_sum_c2_0_cascade_
T_20_20_wire_logic_cluster/lc_5/ltout
T_20_20_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.g0_0_3
T_20_20_wire_logic_cluster/lc_6/out
T_19_20_lc_trk_g2_6
T_19_20_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.if_m5_i_0_0_0
T_20_21_wire_logic_cluster/lc_5/out
T_19_20_lc_trk_g2_5
T_19_20_wire_logic_cluster/lc_5/in_0

End 

Net : this_vga_signals.mult1_un61_sum_c3_0_0_0_1
T_21_20_wire_logic_cluster/lc_5/out
T_20_21_lc_trk_g1_5
T_20_21_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.mult1_un61_sum_ac0_3_d_0_0
T_22_20_wire_logic_cluster/lc_2/out
T_21_20_lc_trk_g2_2
T_21_20_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals.if_N_7_0_0
T_22_19_wire_logic_cluster/lc_4/out
T_22_20_lc_trk_g1_4
T_22_20_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.N_5_1
T_21_19_wire_logic_cluster/lc_4/out
T_21_20_lc_trk_g0_4
T_21_20_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.mult1_un47_sum_c3_0
T_19_18_wire_logic_cluster/lc_7/out
T_19_18_sp4_h_l_3
T_21_18_lc_trk_g2_6
T_21_18_wire_logic_cluster/lc_5/in_3

T_19_18_wire_logic_cluster/lc_7/out
T_19_18_sp4_h_l_3
T_21_18_lc_trk_g2_6
T_21_18_wire_logic_cluster/lc_6/in_0

T_19_18_wire_logic_cluster/lc_7/out
T_19_18_sp4_h_l_3
T_22_14_sp4_v_t_44
T_21_17_lc_trk_g3_4
T_21_17_wire_logic_cluster/lc_2/in_3

T_19_18_wire_logic_cluster/lc_7/out
T_19_18_sp4_h_l_3
T_22_14_sp4_v_t_44
T_21_17_lc_trk_g3_4
T_21_17_wire_logic_cluster/lc_5/in_0

T_19_18_wire_logic_cluster/lc_7/out
T_19_18_sp4_h_l_3
T_22_14_sp4_v_t_44
T_21_17_lc_trk_g3_4
T_21_17_wire_logic_cluster/lc_4/in_3

T_19_18_wire_logic_cluster/lc_7/out
T_19_18_sp4_h_l_3
T_18_18_sp4_v_t_38
T_18_20_lc_trk_g3_3
T_18_20_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.mult1_un47_sum_axbxc3_x0
T_21_18_wire_logic_cluster/lc_5/out
T_21_18_lc_trk_g1_5
T_21_18_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.M_vcounter_q_fastZ0Z_9
T_20_17_wire_logic_cluster/lc_4/out
T_20_17_lc_trk_g1_4
T_20_17_wire_logic_cluster/lc_5/in_0

T_20_17_wire_logic_cluster/lc_4/out
T_20_17_lc_trk_g1_4
T_20_17_wire_logic_cluster/lc_1/in_0

End 

Net : this_vga_signals.mult1_un47_sum_ac0_3_0_1_1_1
T_20_17_wire_logic_cluster/lc_5/out
T_19_18_lc_trk_g0_5
T_19_18_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.mult1_un47_sum_ac0_3_0_1_1
T_19_18_wire_logic_cluster/lc_4/out
T_19_18_lc_trk_g0_4
T_19_18_wire_logic_cluster/lc_7/in_3

T_19_18_wire_logic_cluster/lc_4/out
T_18_17_lc_trk_g2_4
T_18_17_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_signals.mult1_un54_sum_2_0_3
T_21_17_wire_logic_cluster/lc_6/out
T_22_16_sp4_v_t_45
T_19_20_sp4_h_l_1
T_18_20_lc_trk_g0_1
T_18_20_wire_logic_cluster/lc_5/in_0

End 

Net : this_vga_signals.mult1_un47_sum_0_1
T_22_19_wire_logic_cluster/lc_2/out
T_22_19_sp4_h_l_9
T_21_15_sp4_v_t_39
T_21_17_lc_trk_g2_2
T_21_17_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.mult1_un54_sum_c3_0_0
T_21_17_wire_logic_cluster/lc_3/out
T_22_16_sp4_v_t_39
T_21_20_lc_trk_g1_2
T_21_20_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.mult1_un61_sum_c2_0_0_0_1
T_21_20_wire_logic_cluster/lc_6/out
T_19_20_sp4_h_l_9
T_20_20_lc_trk_g3_1
T_20_20_wire_logic_cluster/lc_2/in_0

End 

Net : this_vga_signals.mult1_un47_sum_axbxc1
T_20_18_wire_logic_cluster/lc_5/out
T_20_19_lc_trk_g1_5
T_20_19_wire_logic_cluster/lc_3/in_1

T_20_18_wire_logic_cluster/lc_5/out
T_21_19_lc_trk_g2_5
T_21_19_wire_logic_cluster/lc_2/in_1

T_20_18_wire_logic_cluster/lc_5/out
T_21_16_sp4_v_t_38
T_21_17_lc_trk_g2_6
T_21_17_wire_logic_cluster/lc_6/in_0

T_20_18_wire_logic_cluster/lc_5/out
T_21_19_lc_trk_g2_5
T_21_19_wire_logic_cluster/lc_4/in_1

T_20_18_wire_logic_cluster/lc_5/out
T_20_19_lc_trk_g1_5
T_20_19_wire_logic_cluster/lc_0/in_0

T_20_18_wire_logic_cluster/lc_5/out
T_21_16_sp4_v_t_38
T_21_17_lc_trk_g2_6
T_21_17_wire_logic_cluster/lc_0/in_0

T_20_18_wire_logic_cluster/lc_5/out
T_20_18_lc_trk_g1_5
T_20_18_wire_logic_cluster/lc_7/in_1

T_20_18_wire_logic_cluster/lc_5/out
T_21_16_sp4_v_t_38
T_20_20_lc_trk_g1_3
T_20_20_wire_logic_cluster/lc_0/in_0

End 

Net : this_vga_signals.if_N_7_0_cascade_
T_20_19_wire_logic_cluster/lc_5/ltout
T_20_19_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.g0_2_0
T_19_20_wire_logic_cluster/lc_1/out
T_20_21_lc_trk_g2_1
T_20_21_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.mult1_un61_sum_c3_0_0
T_20_21_wire_logic_cluster/lc_0/out
T_19_20_lc_trk_g2_0
T_19_20_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals.if_m5_d_cascade_
T_19_19_wire_logic_cluster/lc_5/ltout
T_19_19_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.mult1_un61_sum_ac0_3_d_cascade_
T_20_19_wire_logic_cluster/lc_6/ltout
T_20_19_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.mult1_un54_sum_axbxc3_1_cascade_
T_21_19_wire_logic_cluster/lc_1/ltout
T_21_19_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.mult1_un54_sum_c3_0_1_0_cascade_
T_19_19_wire_logic_cluster/lc_2/ltout
T_19_19_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.if_m5_s_cascade_
T_19_19_wire_logic_cluster/lc_0/ltout
T_19_19_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.mult1_un54_sum_c3_0_cascade_
T_19_19_wire_logic_cluster/lc_4/ltout
T_19_19_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.g0_5
T_20_20_wire_logic_cluster/lc_3/out
T_20_20_lc_trk_g0_3
T_20_20_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.mult1_un61_sum_axbxc3_1_i
T_20_19_wire_logic_cluster/lc_0/out
T_20_20_lc_trk_g0_0
T_20_20_wire_logic_cluster/lc_3/in_1

T_20_19_wire_logic_cluster/lc_0/out
T_20_16_sp4_v_t_40
T_17_20_sp4_h_l_5
T_18_20_lc_trk_g3_5
T_18_20_wire_logic_cluster/lc_5/in_1

T_20_19_wire_logic_cluster/lc_0/out
T_19_19_lc_trk_g2_0
T_19_19_wire_logic_cluster/lc_6/in_0

T_20_19_wire_logic_cluster/lc_0/out
T_20_17_sp4_v_t_45
T_20_21_lc_trk_g0_0
T_20_21_wire_logic_cluster/lc_5/in_1

T_20_19_wire_logic_cluster/lc_0/out
T_19_19_lc_trk_g2_0
T_19_19_wire_logic_cluster/lc_1/in_1

T_20_19_wire_logic_cluster/lc_0/out
T_20_20_lc_trk_g0_0
T_20_20_wire_logic_cluster/lc_5/in_1

T_20_19_wire_logic_cluster/lc_0/out
T_17_19_sp12_h_l_0
T_17_19_lc_trk_g1_3
T_17_19_wire_logic_cluster/lc_1/in_1

End 

Net : this_ppu.N_671_0
T_9_19_wire_logic_cluster/lc_1/out
T_8_19_lc_trk_g2_1
T_8_19_input0_5
T_8_19_wire_bram/ram/RADDR_2
T_8_17_upADDR_2
T_8_17_wire_bram/ram/RADDR_2

T_9_19_wire_logic_cluster/lc_1/out
T_8_19_lc_trk_g2_1
T_8_19_input0_5
T_8_19_wire_bram/ram/RADDR_2

End 

Net : this_ppu.un1_M_oam_curr_q_1_c2
T_9_19_wire_logic_cluster/lc_3/out
T_9_19_lc_trk_g2_3
T_9_19_wire_logic_cluster/lc_1/in_0

T_9_19_wire_logic_cluster/lc_3/out
T_9_19_lc_trk_g2_3
T_9_19_wire_logic_cluster/lc_6/in_3

T_9_19_wire_logic_cluster/lc_3/out
T_10_19_lc_trk_g1_3
T_10_19_wire_logic_cluster/lc_3/in_3

T_9_19_wire_logic_cluster/lc_3/out
T_10_18_lc_trk_g2_3
T_10_18_wire_logic_cluster/lc_3/in_0

T_9_19_wire_logic_cluster/lc_3/out
T_10_18_lc_trk_g2_3
T_10_18_wire_logic_cluster/lc_4/in_3

End 

Net : this_ppu.N_426_0_cascade_
T_9_19_wire_logic_cluster/lc_2/ltout
T_9_19_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.g0_3_0
T_21_19_wire_logic_cluster/lc_3/out
T_20_18_lc_trk_g2_3
T_20_18_wire_logic_cluster/lc_2/in_3

End 

Net : this_ppu.N_1145
T_15_19_wire_logic_cluster/lc_7/out
T_5_19_sp12_h_l_1
T_9_19_lc_trk_g1_2
T_9_19_wire_logic_cluster/lc_2/in_1

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g2_7
T_15_19_wire_logic_cluster/lc_0/in_3

End 

Net : this_ppu.N_1000_0
T_22_18_wire_logic_cluster/lc_3/out
T_16_18_sp12_h_l_1
T_15_18_sp12_v_t_22
T_15_19_lc_trk_g2_6
T_15_19_wire_logic_cluster/lc_7/in_3

T_22_18_wire_logic_cluster/lc_3/out
T_16_18_sp12_h_l_1
T_16_18_lc_trk_g0_2
T_16_18_wire_logic_cluster/lc_1/in_3

T_22_18_wire_logic_cluster/lc_3/out
T_16_18_sp12_h_l_1
T_16_18_lc_trk_g0_2
T_16_18_wire_logic_cluster/lc_6/in_0

T_22_18_wire_logic_cluster/lc_3/out
T_22_9_sp12_v_t_22
T_11_21_sp12_h_l_1
T_16_21_lc_trk_g0_5
T_16_21_wire_logic_cluster/lc_6/in_3

T_22_18_wire_logic_cluster/lc_3/out
T_16_18_sp12_h_l_1
T_15_18_lc_trk_g0_1
T_15_18_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_spr_ram_read_data_2
T_22_17_wire_logic_cluster/lc_4/out
T_22_18_lc_trk_g0_4
T_22_18_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.g0_4
T_20_18_wire_logic_cluster/lc_2/out
T_20_17_sp4_v_t_36
T_19_20_lc_trk_g2_4
T_19_20_wire_logic_cluster/lc_4/in_0

End 

Net : this_spr_ram.mem_out_bus7_2
T_8_32_wire_bram/ram/RDATA_3
T_0_32_span12_horz_0
T_13_32_sp12_h_l_0
T_24_20_sp12_v_t_23
T_24_18_sp4_v_t_47
T_23_19_lc_trk_g3_7
T_23_19_wire_logic_cluster/lc_6/in_0

End 

Net : this_spr_ram.mem_mem_3_1_RNISI5GZ0
T_23_19_wire_logic_cluster/lc_6/out
T_23_17_sp4_v_t_41
T_20_17_sp4_h_l_4
T_22_17_lc_trk_g2_1
T_22_17_wire_logic_cluster/lc_4/in_1

End 

Net : this_vga_signals.mult1_un47_sum_0_3_cascade_
T_21_17_wire_logic_cluster/lc_2/ltout
T_21_17_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.mult1_un40_sum_ac0_3_0_a2_0
T_20_17_wire_logic_cluster/lc_1/out
T_19_17_lc_trk_g2_1
T_19_17_wire_logic_cluster/lc_6/in_1

T_20_17_wire_logic_cluster/lc_1/out
T_21_18_lc_trk_g3_1
T_21_18_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.M_vcounter_q_fastZ0Z_4
T_18_18_wire_logic_cluster/lc_0/out
T_19_17_lc_trk_g3_0
T_19_17_wire_logic_cluster/lc_3/in_0

T_18_18_wire_logic_cluster/lc_0/out
T_17_17_lc_trk_g2_0
T_17_17_wire_logic_cluster/lc_6/in_0

T_18_18_wire_logic_cluster/lc_0/out
T_19_18_sp4_h_l_0
T_21_18_lc_trk_g2_5
T_21_18_wire_logic_cluster/lc_2/in_3

T_18_18_wire_logic_cluster/lc_0/out
T_17_17_lc_trk_g2_0
T_17_17_wire_logic_cluster/lc_7/in_3

T_18_18_wire_logic_cluster/lc_0/out
T_18_19_lc_trk_g0_0
T_18_19_wire_logic_cluster/lc_3/in_1

T_18_18_wire_logic_cluster/lc_0/out
T_19_18_lc_trk_g1_0
T_19_18_wire_logic_cluster/lc_4/in_1

T_18_18_wire_logic_cluster/lc_0/out
T_19_17_lc_trk_g3_0
T_19_17_wire_logic_cluster/lc_5/in_0

T_18_18_wire_logic_cluster/lc_0/out
T_17_17_lc_trk_g2_0
T_17_17_input_2_4
T_17_17_wire_logic_cluster/lc_4/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_19_18_lc_trk_g1_0
T_19_18_wire_logic_cluster/lc_6/in_3

T_18_18_wire_logic_cluster/lc_0/out
T_19_17_lc_trk_g3_0
T_19_17_wire_logic_cluster/lc_1/in_0

T_18_18_wire_logic_cluster/lc_0/out
T_18_19_lc_trk_g0_0
T_18_19_wire_logic_cluster/lc_4/in_0

End 

Net : this_vga_signals.mult1_un47_sum_c2_0_cascade_
T_21_19_wire_logic_cluster/lc_0/ltout
T_21_19_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.M_vcounter_q_fastZ0Z_5
T_18_18_wire_logic_cluster/lc_1/out
T_19_17_lc_trk_g3_1
T_19_17_wire_logic_cluster/lc_3/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g3_1
T_17_17_wire_logic_cluster/lc_7/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g3_1
T_17_17_input_2_6
T_17_17_wire_logic_cluster/lc_6/in_2

T_18_18_wire_logic_cluster/lc_1/out
T_19_18_sp4_h_l_2
T_21_18_lc_trk_g2_7
T_21_18_wire_logic_cluster/lc_2/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_18_19_lc_trk_g0_1
T_18_19_wire_logic_cluster/lc_3/in_0

T_18_18_wire_logic_cluster/lc_1/out
T_19_17_lc_trk_g3_1
T_19_17_wire_logic_cluster/lc_5/in_3

T_18_18_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g3_1
T_17_17_wire_logic_cluster/lc_4/in_0

T_18_18_wire_logic_cluster/lc_1/out
T_19_18_lc_trk_g0_1
T_19_18_wire_logic_cluster/lc_6/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_19_17_lc_trk_g3_1
T_19_17_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_signals.M_vcounter_q_6_repZ0Z1
T_18_18_wire_logic_cluster/lc_6/out
T_18_17_sp4_v_t_44
T_19_17_sp4_h_l_9
T_19_17_lc_trk_g1_4
T_19_17_input_2_3
T_19_17_wire_logic_cluster/lc_3/in_2

T_18_18_wire_logic_cluster/lc_6/out
T_17_17_lc_trk_g3_6
T_17_17_wire_logic_cluster/lc_7/in_0

T_18_18_wire_logic_cluster/lc_6/out
T_17_17_lc_trk_g3_6
T_17_17_wire_logic_cluster/lc_6/in_3

T_18_18_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g0_6
T_18_19_wire_logic_cluster/lc_3/in_3

T_18_18_wire_logic_cluster/lc_6/out
T_18_17_sp4_v_t_44
T_19_17_sp4_h_l_9
T_21_17_lc_trk_g2_4
T_21_17_wire_logic_cluster/lc_7/in_3

T_18_18_wire_logic_cluster/lc_6/out
T_19_18_lc_trk_g0_6
T_19_18_wire_logic_cluster/lc_5/in_3

T_18_18_wire_logic_cluster/lc_6/out
T_19_18_lc_trk_g0_6
T_19_18_wire_logic_cluster/lc_6/in_0

T_18_18_wire_logic_cluster/lc_6/out
T_18_17_sp4_v_t_44
T_19_17_sp4_h_l_9
T_19_17_lc_trk_g1_4
T_19_17_input_2_1
T_19_17_wire_logic_cluster/lc_1/in_2

T_18_18_wire_logic_cluster/lc_6/out
T_17_18_sp12_h_l_0
T_21_18_lc_trk_g1_3
T_21_18_wire_logic_cluster/lc_3/in_3

T_18_18_wire_logic_cluster/lc_6/out
T_18_17_lc_trk_g0_6
T_18_17_wire_logic_cluster/lc_1/in_3

End 

Net : this_ppu.un1_M_oam_curr_q_1_c4
T_9_19_wire_logic_cluster/lc_6/out
T_10_18_lc_trk_g2_6
T_10_18_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.g0_1_0
T_20_20_wire_logic_cluster/lc_4/out
T_18_20_sp4_h_l_5
T_17_20_lc_trk_g0_5
T_17_20_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.mult1_un40_sum_ac0_3_4_1_0_x1
T_17_17_wire_logic_cluster/lc_7/out
T_17_17_lc_trk_g1_7
T_17_17_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals.mult1_un40_sum_ac0_3_4_1_0_x0
T_17_17_wire_logic_cluster/lc_6/out
T_17_17_lc_trk_g2_6
T_17_17_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.mult1_un40_sum_ac0_3_4
T_21_19_wire_logic_cluster/lc_5/out
T_20_18_lc_trk_g3_5
T_20_18_wire_logic_cluster/lc_3/in_1

T_21_19_wire_logic_cluster/lc_5/out
T_21_18_lc_trk_g0_5
T_21_18_wire_logic_cluster/lc_7/in_0

T_21_19_wire_logic_cluster/lc_5/out
T_20_18_lc_trk_g3_5
T_20_18_wire_logic_cluster/lc_5/in_1

T_21_19_wire_logic_cluster/lc_5/out
T_21_19_lc_trk_g0_5
T_21_19_wire_logic_cluster/lc_7/in_0

T_21_19_wire_logic_cluster/lc_5/out
T_22_19_lc_trk_g0_5
T_22_19_wire_logic_cluster/lc_2/in_1

T_21_19_wire_logic_cluster/lc_5/out
T_21_19_lc_trk_g0_5
T_21_19_wire_logic_cluster/lc_0/in_1

T_21_19_wire_logic_cluster/lc_5/out
T_22_19_lc_trk_g1_5
T_22_19_wire_logic_cluster/lc_3/in_1

T_21_19_wire_logic_cluster/lc_5/out
T_21_18_lc_trk_g0_5
T_21_18_input_2_1
T_21_18_wire_logic_cluster/lc_1/in_2

T_21_19_wire_logic_cluster/lc_5/out
T_22_19_lc_trk_g1_5
T_22_19_input_2_6
T_22_19_wire_logic_cluster/lc_6/in_2

T_21_19_wire_logic_cluster/lc_5/out
T_22_19_lc_trk_g1_5
T_22_19_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.mult1_un40_sum_ac0_3_4_1_0
T_17_17_wire_logic_cluster/lc_5/out
T_18_15_sp4_v_t_38
T_19_19_sp4_h_l_9
T_21_19_lc_trk_g3_4
T_21_19_input_2_5
T_21_19_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.mult1_un61_sum_c3_0_2_cascade_
T_17_19_wire_logic_cluster/lc_0/ltout
T_17_19_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.mult1_un54_sum_1_3
T_21_17_wire_logic_cluster/lc_0/out
T_21_15_sp4_v_t_45
T_18_19_sp4_h_l_1
T_17_19_lc_trk_g1_1
T_17_19_wire_logic_cluster/lc_0/in_0

End 

Net : this_ppu.un1_M_oam_curr_q_1_c5
T_10_19_wire_logic_cluster/lc_3/out
T_10_18_lc_trk_g0_3
T_10_18_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.M_vcounter_q_7_repZ0Z1
T_18_17_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g3_4
T_17_17_wire_logic_cluster/lc_6/in_1

T_18_17_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g3_4
T_17_17_input_2_7
T_17_17_wire_logic_cluster/lc_7/in_2

T_18_17_wire_logic_cluster/lc_4/out
T_18_17_lc_trk_g1_4
T_18_17_wire_logic_cluster/lc_0/in_3

T_18_17_wire_logic_cluster/lc_4/out
T_19_17_sp4_h_l_8
T_21_17_lc_trk_g3_5
T_21_17_wire_logic_cluster/lc_7/in_1

T_18_17_wire_logic_cluster/lc_4/out
T_19_18_lc_trk_g2_4
T_19_18_wire_logic_cluster/lc_5/in_1

T_18_17_wire_logic_cluster/lc_4/out
T_19_17_sp4_h_l_8
T_22_17_sp4_v_t_45
T_21_19_lc_trk_g0_3
T_21_19_wire_logic_cluster/lc_6/in_1

T_18_17_wire_logic_cluster/lc_4/out
T_19_17_sp4_h_l_8
T_22_17_sp4_v_t_45
T_21_19_lc_trk_g0_3
T_21_19_wire_logic_cluster/lc_5/in_0

End 

Net : this_vga_signals.g1_1
T_20_18_wire_logic_cluster/lc_7/out
T_20_17_sp4_v_t_46
T_20_21_lc_trk_g0_3
T_20_21_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.mult1_un47_sum_ac0_3_0_1
T_18_17_wire_logic_cluster/lc_1/out
T_18_14_sp4_v_t_42
T_19_18_sp4_h_l_1
T_20_18_lc_trk_g2_1
T_20_18_wire_logic_cluster/lc_0/in_1

T_18_17_wire_logic_cluster/lc_1/out
T_17_17_sp4_h_l_10
T_20_17_sp4_v_t_38
T_20_21_lc_trk_g1_3
T_20_21_wire_logic_cluster/lc_1/in_3

T_18_17_wire_logic_cluster/lc_1/out
T_17_17_sp4_h_l_10
T_20_17_sp4_v_t_38
T_20_21_lc_trk_g1_3
T_20_21_wire_logic_cluster/lc_4/in_0

T_18_17_wire_logic_cluster/lc_1/out
T_18_17_lc_trk_g3_1
T_18_17_wire_logic_cluster/lc_5/in_3

T_18_17_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_18_20_lc_trk_g2_5
T_18_20_wire_logic_cluster/lc_2/in_3

T_18_17_wire_logic_cluster/lc_1/out
T_18_17_lc_trk_g3_1
T_18_17_wire_logic_cluster/lc_7/in_3

T_18_17_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_18_19_lc_trk_g2_6
T_18_19_wire_logic_cluster/lc_7/in_3

T_18_17_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_18_20_lc_trk_g2_5
T_18_20_wire_logic_cluster/lc_0/in_3

End 

Net : N_814_0
T_21_18_wire_logic_cluster/lc_2/out
T_21_17_sp4_v_t_36
T_18_17_sp4_h_l_7
T_18_17_lc_trk_g1_2
T_18_17_wire_logic_cluster/lc_1/in_0

T_21_18_wire_logic_cluster/lc_2/out
T_20_17_lc_trk_g3_2
T_20_17_wire_logic_cluster/lc_2/in_3

T_21_18_wire_logic_cluster/lc_2/out
T_21_17_sp4_v_t_36
T_18_21_sp4_h_l_1
T_19_21_lc_trk_g2_1
T_19_21_wire_logic_cluster/lc_6/in_3

T_21_18_wire_logic_cluster/lc_2/out
T_21_17_sp4_v_t_36
T_18_21_sp4_h_l_1
T_19_21_lc_trk_g2_1
T_19_21_wire_logic_cluster/lc_5/in_0

T_21_18_wire_logic_cluster/lc_2/out
T_21_17_sp4_v_t_36
T_20_21_lc_trk_g1_1
T_20_21_wire_logic_cluster/lc_3/in_3

T_21_18_wire_logic_cluster/lc_2/out
T_21_18_lc_trk_g3_2
T_21_18_wire_logic_cluster/lc_0/in_3

T_21_18_wire_logic_cluster/lc_2/out
T_21_17_sp4_v_t_36
T_21_21_lc_trk_g0_1
T_21_21_wire_logic_cluster/lc_4/in_1

T_21_18_wire_logic_cluster/lc_2/out
T_21_17_sp4_v_t_36
T_21_20_lc_trk_g1_4
T_21_20_wire_logic_cluster/lc_1/in_0

T_21_18_wire_logic_cluster/lc_2/out
T_20_17_lc_trk_g3_2
T_20_17_wire_logic_cluster/lc_0/in_3

T_21_18_wire_logic_cluster/lc_2/out
T_21_17_sp4_v_t_36
T_18_17_sp4_h_l_7
T_17_13_sp4_v_t_42
T_16_16_lc_trk_g3_2
T_16_16_wire_logic_cluster/lc_5/in_0

End 

Net : this_vga_signals.N_7
T_21_17_wire_logic_cluster/lc_1/out
T_21_17_lc_trk_g3_1
T_21_17_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.mult1_un54_sum_axb1
T_20_18_wire_logic_cluster/lc_0/out
T_21_17_lc_trk_g2_0
T_21_17_wire_logic_cluster/lc_1/in_3

T_20_18_wire_logic_cluster/lc_0/out
T_20_16_sp4_v_t_45
T_21_20_sp4_h_l_8
T_22_20_lc_trk_g2_0
T_22_20_wire_logic_cluster/lc_2/in_0

T_20_18_wire_logic_cluster/lc_0/out
T_20_19_lc_trk_g1_0
T_20_19_wire_logic_cluster/lc_6/in_1

T_20_18_wire_logic_cluster/lc_0/out
T_19_19_lc_trk_g1_0
T_19_19_wire_logic_cluster/lc_4/in_1

End 

Net : this_spr_ram.mem_DOUT_7_i_m2_ns_1_2_cascade_
T_22_17_wire_logic_cluster/lc_3/ltout
T_22_17_wire_logic_cluster/lc_4/in_2

End 

Net : this_spr_ram.mem_mem_2_1_RNIQE3GZ0
T_23_17_wire_logic_cluster/lc_6/out
T_22_17_lc_trk_g2_6
T_22_17_wire_logic_cluster/lc_3/in_3

End 

Net : this_spr_ram.mem_out_bus6_2
T_8_28_wire_bram/ram/RDATA_3
T_8_20_sp12_v_t_23
T_9_20_sp12_h_l_0
T_16_20_sp4_h_l_9
T_20_20_sp4_h_l_5
T_23_16_sp4_v_t_40
T_23_17_lc_trk_g3_0
T_23_17_wire_logic_cluster/lc_6/in_1

End 

Net : this_vga_signals.mult1_un54_sum_0_3_cascade_
T_20_20_wire_logic_cluster/lc_0/ltout
T_20_20_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.mult1_un47_sum_1_3
T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_20_20_lc_trk_g2_6
T_20_20_input_2_0
T_20_20_wire_logic_cluster/lc_0/in_2

End 

Net : this_vga_signals.mult1_un61_sum_c3_0_1_cascade_
T_20_20_wire_logic_cluster/lc_1/ltout
T_20_20_wire_logic_cluster/lc_2/in_2

End 

Net : this_ppu.N_669_0
T_9_20_wire_logic_cluster/lc_4/out
T_8_19_lc_trk_g3_4
T_8_19_input0_7
T_8_19_wire_bram/ram/RADDR_0
T_8_17_upADDR_0
T_8_17_wire_bram/ram/RADDR_0

T_9_20_wire_logic_cluster/lc_4/out
T_8_19_lc_trk_g3_4
T_8_19_input0_7
T_8_19_wire_bram/ram/RADDR_0

End 

Net : this_ppu.N_426_0
T_9_19_wire_logic_cluster/lc_2/out
T_9_20_lc_trk_g0_2
T_9_20_wire_logic_cluster/lc_4/in_0

T_9_19_wire_logic_cluster/lc_2/out
T_9_19_lc_trk_g3_2
T_9_19_wire_logic_cluster/lc_0/in_3

T_9_19_wire_logic_cluster/lc_2/out
T_9_20_lc_trk_g0_2
T_9_20_wire_logic_cluster/lc_0/in_0

T_9_19_wire_logic_cluster/lc_2/out
T_9_20_lc_trk_g0_2
T_9_20_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.mult1_un47_sum_axbxc1_cascade_
T_20_18_wire_logic_cluster/lc_5/ltout
T_20_18_wire_logic_cluster/lc_6/in_2

End 

Net : this_spr_ram.mem_DOUT_7_i_m2_ns_1_0
T_23_17_wire_logic_cluster/lc_1/out
T_22_18_lc_trk_g0_1
T_22_18_wire_logic_cluster/lc_6/in_1

End 

Net : this_spr_ram.mem_out_bus0_0
T_25_4_wire_bram/ram/RDATA_3
T_25_0_span12_vert_15
T_25_8_sp12_v_t_23
T_25_14_sp4_v_t_39
T_24_17_lc_trk_g2_7
T_24_17_wire_logic_cluster/lc_6/in_3

End 

Net : M_this_spr_ram_read_data_0
T_22_18_wire_logic_cluster/lc_6/out
T_22_18_lc_trk_g2_6
T_22_18_wire_logic_cluster/lc_3/in_3

T_22_18_wire_logic_cluster/lc_6/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_1
T_15_19_sp4_h_l_1
T_16_19_lc_trk_g3_1
T_16_19_wire_logic_cluster/lc_3/in_3

End 

Net : this_spr_ram.mem_mem_0_0_RNIK6VFZ0
T_24_17_wire_logic_cluster/lc_6/out
T_23_17_lc_trk_g2_6
T_23_17_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.mult1_un40_sum_ac0_3_1_x0_cascade_
T_19_17_wire_logic_cluster/lc_5/ltout
T_19_17_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.mult1_un40_sum_ac0_3_0_a0_1_cascade_
T_19_17_wire_logic_cluster/lc_4/ltout
T_19_17_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.mult1_un40_sum_ac0_3_3_cascade_
T_21_19_wire_logic_cluster/lc_6/ltout
T_21_19_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.mult1_un47_sum_axb1
T_21_19_wire_logic_cluster/lc_7/out
T_22_19_lc_trk_g0_7
T_22_19_wire_logic_cluster/lc_4/in_1

T_21_19_wire_logic_cluster/lc_7/out
T_20_19_lc_trk_g3_7
T_20_19_wire_logic_cluster/lc_5/in_1

End 

Net : this_ppu.N_985_0
T_9_19_wire_logic_cluster/lc_0/out
T_8_19_lc_trk_g2_0
T_8_19_input0_6
T_8_19_wire_bram/ram/RADDR_1
T_8_17_upADDR_1
T_8_17_wire_bram/ram/RADDR_1

T_9_19_wire_logic_cluster/lc_0/out
T_8_19_lc_trk_g2_0
T_8_19_input0_6
T_8_19_wire_bram/ram/RADDR_1

End 

Net : this_vga_signals.mult1_un47_sum_ac0_3_c_0_1
T_18_17_wire_logic_cluster/lc_0/out
T_19_18_lc_trk_g3_0
T_19_18_wire_logic_cluster/lc_7/in_0

End 

Net : this_vga_signals.M_vcounter_q_9_repZ0Z1
T_18_17_wire_logic_cluster/lc_3/out
T_18_17_lc_trk_g1_3
T_18_17_wire_logic_cluster/lc_0/in_0

T_18_17_wire_logic_cluster/lc_3/out
T_19_17_sp4_h_l_6
T_21_17_lc_trk_g2_3
T_21_17_input_2_7
T_21_17_wire_logic_cluster/lc_7/in_2

T_18_17_wire_logic_cluster/lc_3/out
T_19_18_lc_trk_g2_3
T_19_18_input_2_5
T_19_18_wire_logic_cluster/lc_5/in_2

T_18_17_wire_logic_cluster/lc_3/out
T_19_17_sp4_h_l_6
T_22_17_sp4_v_t_46
T_21_19_lc_trk_g0_0
T_21_19_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals.N_1264_cascade_
T_17_17_wire_logic_cluster/lc_4/ltout
T_17_17_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.g0_21_1
T_22_19_wire_logic_cluster/lc_3/out
T_16_19_sp12_h_l_1
T_19_19_lc_trk_g0_1
T_19_19_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.M_vcounter_q_8_repZ0Z1
T_18_17_wire_logic_cluster/lc_6/out
T_18_17_lc_trk_g3_6
T_18_17_wire_logic_cluster/lc_0/in_1

T_18_17_wire_logic_cluster/lc_6/out
T_17_17_sp12_h_l_0
T_21_17_lc_trk_g0_3
T_21_17_wire_logic_cluster/lc_7/in_0

T_18_17_wire_logic_cluster/lc_6/out
T_19_18_lc_trk_g3_6
T_19_18_wire_logic_cluster/lc_5/in_0

T_18_17_wire_logic_cluster/lc_6/out
T_18_15_sp4_v_t_41
T_19_19_sp4_h_l_10
T_21_19_lc_trk_g3_7
T_21_19_wire_logic_cluster/lc_6/in_0

T_18_17_wire_logic_cluster/lc_6/out
T_18_15_sp4_v_t_41
T_19_19_sp4_h_l_10
T_21_19_lc_trk_g3_7
T_21_19_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.mult1_un47_sum_ac0_3_0_1_0
T_18_19_wire_logic_cluster/lc_3/out
T_19_18_lc_trk_g3_3
T_19_18_wire_logic_cluster/lc_7/in_1

End 

Net : this_spr_ram.mem_mem_3_0_RNIQI5GZ0
T_23_19_wire_logic_cluster/lc_4/out
T_22_18_lc_trk_g2_4
T_22_18_wire_logic_cluster/lc_6/in_0

End 

Net : this_spr_ram.mem_out_bus7_0
T_8_30_wire_bram/ram/RDATA_3
T_8_22_sp12_v_t_23
T_9_22_sp12_h_l_0
T_16_22_sp4_h_l_9
T_20_22_sp4_h_l_5
T_23_18_sp4_v_t_40
T_23_19_lc_trk_g2_0
T_23_19_wire_logic_cluster/lc_4/in_0

End 

Net : this_vga_signals.mult1_un47_sum_axbxc3_0_2_0
T_20_17_wire_logic_cluster/lc_2/out
T_21_18_lc_trk_g2_2
T_21_18_wire_logic_cluster/lc_5/in_1

T_20_17_wire_logic_cluster/lc_2/out
T_21_18_lc_trk_g2_2
T_21_18_input_2_6
T_21_18_wire_logic_cluster/lc_6/in_2

T_20_17_wire_logic_cluster/lc_2/out
T_21_17_lc_trk_g0_2
T_21_17_input_2_2
T_21_17_wire_logic_cluster/lc_2/in_2

T_20_17_wire_logic_cluster/lc_2/out
T_20_16_sp4_v_t_36
T_17_20_sp4_h_l_1
T_18_20_lc_trk_g2_1
T_18_20_input_2_3
T_18_20_wire_logic_cluster/lc_3/in_2

T_20_17_wire_logic_cluster/lc_2/out
T_21_17_lc_trk_g0_2
T_21_17_wire_logic_cluster/lc_4/in_0

T_20_17_wire_logic_cluster/lc_2/out
T_21_17_lc_trk_g0_2
T_21_17_wire_logic_cluster/lc_5/in_1

T_20_17_wire_logic_cluster/lc_2/out
T_20_18_lc_trk_g1_2
T_20_18_wire_logic_cluster/lc_4/in_1

End 

Net : this_vga_signals.mult1_un47_sum_axbxc3_2_1_cascade_
T_21_18_wire_logic_cluster/lc_3/ltout
T_21_18_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.mult1_un47_sum_axbxc3_2_2
T_21_18_wire_logic_cluster/lc_4/out
T_21_18_lc_trk_g1_4
T_21_18_wire_logic_cluster/lc_6/in_1

T_21_18_wire_logic_cluster/lc_4/out
T_21_17_lc_trk_g1_4
T_21_17_wire_logic_cluster/lc_2/in_1

T_21_18_wire_logic_cluster/lc_4/out
T_21_16_sp4_v_t_37
T_18_20_sp4_h_l_0
T_18_20_lc_trk_g0_5
T_18_20_wire_logic_cluster/lc_3/in_0

T_21_18_wire_logic_cluster/lc_4/out
T_21_17_lc_trk_g1_4
T_21_17_wire_logic_cluster/lc_4/in_1

T_21_18_wire_logic_cluster/lc_4/out
T_21_17_lc_trk_g1_4
T_21_17_input_2_5
T_21_17_wire_logic_cluster/lc_5/in_2

T_21_18_wire_logic_cluster/lc_4/out
T_20_18_lc_trk_g3_4
T_20_18_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.mult1_un47_sum_axbxc3_0_3_0_0
T_21_17_wire_logic_cluster/lc_7/out
T_21_18_lc_trk_g0_7
T_21_18_wire_logic_cluster/lc_3/in_0

End 

Net : this_vga_signals.mult1_un47_sum_2_3
T_21_17_wire_logic_cluster/lc_4/out
T_21_17_lc_trk_g0_4
T_21_17_input_2_0
T_21_17_wire_logic_cluster/lc_0/in_2

End 

Net : this_vga_signals.mult1_un40_sum_c3_0_0
T_21_18_wire_logic_cluster/lc_1/out
T_21_17_lc_trk_g1_1
T_21_17_input_2_4
T_21_17_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.M_vcounter_q_5_repZ0Z1
T_19_18_wire_logic_cluster/lc_3/out
T_19_18_lc_trk_g1_3
T_19_18_wire_logic_cluster/lc_4/in_0

T_19_18_wire_logic_cluster/lc_3/out
T_19_17_sp4_v_t_38
T_19_20_lc_trk_g1_6
T_19_20_wire_logic_cluster/lc_2/in_3

T_19_18_wire_logic_cluster/lc_3/out
T_19_18_lc_trk_g1_3
T_19_18_wire_logic_cluster/lc_2/in_0

T_19_18_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g0_3
T_18_19_wire_logic_cluster/lc_4/in_3

T_19_18_wire_logic_cluster/lc_3/out
T_20_18_lc_trk_g0_3
T_20_18_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.mult1_un47_sum_axbxc3_2_2_cascade_
T_21_18_wire_logic_cluster/lc_4/ltout
T_21_18_wire_logic_cluster/lc_5/in_2

End 

Net : this_ppu.N_986_0
T_9_19_wire_logic_cluster/lc_4/out
T_8_19_lc_trk_g2_4
T_8_19_input0_4
T_8_19_wire_bram/ram/RADDR_3
T_8_17_upADDR_3
T_8_17_wire_bram/ram/RADDR_3

T_9_19_wire_logic_cluster/lc_4/out
T_8_19_lc_trk_g2_4
T_8_19_input0_4
T_8_19_wire_bram/ram/RADDR_3

End 

Net : this_ppu.un1_M_oam_curr_q_1_c2_cascade_
T_9_19_wire_logic_cluster/lc_3/ltout
T_9_19_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.N_1264
T_17_17_wire_logic_cluster/lc_4/out
T_18_15_sp4_v_t_36
T_19_19_sp4_h_l_7
T_21_19_lc_trk_g2_2
T_21_19_input_2_6
T_21_19_wire_logic_cluster/lc_6/in_2

T_17_17_wire_logic_cluster/lc_4/out
T_18_15_sp4_v_t_36
T_19_19_sp4_h_l_7
T_22_19_sp4_v_t_42
T_21_21_lc_trk_g0_7
T_21_21_wire_logic_cluster/lc_0/in_1

T_17_17_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g1_4
T_17_17_wire_logic_cluster/lc_2/in_3

End 

Net : this_ppu.un1_M_oam_curr_q_1_c4_cascade_
T_9_19_wire_logic_cluster/lc_6/ltout
T_9_19_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.g0_0_3_1
T_20_19_wire_logic_cluster/lc_4/out
T_20_20_lc_trk_g1_4
T_20_20_wire_logic_cluster/lc_6/in_3

End 

Net : this_spr_ram.mem_out_bus6_3
T_8_27_wire_bram/ram/RDATA_11
T_8_19_sp12_v_t_23
T_9_19_sp12_h_l_0
T_21_19_sp12_h_l_0
T_23_19_lc_trk_g1_7
T_23_19_wire_logic_cluster/lc_3/in_1

End 

Net : this_spr_ram.mem_mem_2_1_RNIQE3GZ0Z_0
T_23_19_wire_logic_cluster/lc_3/out
T_23_18_lc_trk_g1_3
T_23_18_wire_logic_cluster/lc_5/in_1

End 

Net : this_spr_ram.mem_DOUT_7_i_m2_ns_1_3_cascade_
T_23_18_wire_logic_cluster/lc_5/ltout
T_23_18_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_spr_ram_read_data_3
T_23_18_wire_logic_cluster/lc_6/out
T_22_18_lc_trk_g3_6
T_22_18_wire_logic_cluster/lc_3/in_0

T_23_18_wire_logic_cluster/lc_6/out
T_23_17_sp4_v_t_44
T_22_21_lc_trk_g2_1
T_22_21_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.mult1_un54_sum_axb1_cascade_
T_20_18_wire_logic_cluster/lc_0/ltout
T_20_18_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.mult1_un47_sum_3_3_cascade_
T_21_17_wire_logic_cluster/lc_5/ltout
T_21_17_wire_logic_cluster/lc_6/in_2

End 

Net : this_spr_ram.mem_out_bus0_3
T_25_5_wire_bram/ram/RDATA_11
T_18_5_sp12_h_l_0
T_29_5_sp12_v_t_23
T_18_17_sp12_h_l_0
T_23_17_lc_trk_g0_4
T_23_17_wire_logic_cluster/lc_7/in_3

End 

Net : this_spr_ram.mem_mem_0_1_RNIM6VFZ0Z_0
T_23_17_wire_logic_cluster/lc_7/out
T_23_18_lc_trk_g1_7
T_23_18_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.mult1_un47_sum_ac0_3_0_0_cascade_
T_19_18_wire_logic_cluster/lc_6/ltout
T_19_18_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.mult1_un47_sum_ac0_3_0_0_ns_1_cascade_
T_19_18_wire_logic_cluster/lc_5/ltout
T_19_18_wire_logic_cluster/lc_6/in_2

End 

Net : N_26
T_16_18_wire_logic_cluster/lc_0/out
T_16_18_sp4_h_l_5
T_15_18_sp4_v_t_46
T_12_22_sp4_h_l_4
T_8_22_sp4_h_l_7
T_8_22_lc_trk_g0_2
T_8_22_wire_bram/ram/WCLKE

End 

Net : this_ppu.N_1198
T_16_18_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g2_1
T_16_18_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.mult1_un47_sum_4_3
T_20_18_wire_logic_cluster/lc_4/out
T_20_18_lc_trk_g1_4
T_20_18_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.g1_0
T_20_21_wire_logic_cluster/lc_1/out
T_20_18_sp4_v_t_42
T_21_18_sp4_h_l_0
T_20_18_lc_trk_g0_0
T_20_18_wire_logic_cluster/lc_4/in_0

T_20_21_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_43
T_21_19_lc_trk_g2_3
T_21_19_wire_logic_cluster/lc_3/in_0

End 

Net : this_vga_signals.mult1_un54_sum_axbxc3_1_1
T_19_19_wire_logic_cluster/lc_7/out
T_18_19_sp4_h_l_6
T_22_19_sp4_h_l_6
T_21_19_lc_trk_g1_6
T_21_19_wire_logic_cluster/lc_1/in_0

End 

Net : this_vga_signals.N_39_0
T_19_17_wire_logic_cluster/lc_2/out
T_19_16_sp4_v_t_36
T_19_19_lc_trk_g0_4
T_19_19_wire_logic_cluster/lc_7/in_3

T_19_17_wire_logic_cluster/lc_2/out
T_19_16_sp4_v_t_36
T_19_20_sp4_v_t_36
T_19_22_lc_trk_g2_1
T_19_22_wire_logic_cluster/lc_6/in_1

T_19_17_wire_logic_cluster/lc_2/out
T_19_16_sp4_v_t_36
T_18_19_lc_trk_g2_4
T_18_19_wire_logic_cluster/lc_6/in_0

T_19_17_wire_logic_cluster/lc_2/out
T_19_16_sp4_v_t_36
T_16_20_sp4_h_l_1
T_17_20_lc_trk_g3_1
T_17_20_wire_logic_cluster/lc_7/in_1

T_19_17_wire_logic_cluster/lc_2/out
T_19_16_sp4_v_t_36
T_19_20_sp4_v_t_36
T_19_21_lc_trk_g2_4
T_19_21_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals_M_vcounter_q_7
T_21_21_wire_logic_cluster/lc_1/out
T_21_17_sp4_v_t_39
T_18_17_sp4_h_l_2
T_19_17_lc_trk_g2_2
T_19_17_wire_logic_cluster/lc_2/in_0

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_sp4_h_l_7
T_20_17_sp4_v_t_42
T_19_20_lc_trk_g3_2
T_19_20_wire_logic_cluster/lc_2/in_1

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_lc_trk_g2_1
T_21_21_wire_logic_cluster/lc_3/in_0

T_21_21_wire_logic_cluster/lc_1/out
T_21_17_sp4_v_t_39
T_21_18_lc_trk_g3_7
T_21_18_wire_logic_cluster/lc_4/in_0

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_sp4_h_l_7
T_17_21_sp4_h_l_7
T_19_21_lc_trk_g3_2
T_19_21_input_2_5
T_19_21_wire_logic_cluster/lc_5/in_2

T_21_21_wire_logic_cluster/lc_1/out
T_21_17_sp4_v_t_39
T_21_18_lc_trk_g3_7
T_21_18_input_2_0
T_21_18_wire_logic_cluster/lc_0/in_2

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_lc_trk_g3_1
T_21_21_input_2_0
T_21_21_wire_logic_cluster/lc_0/in_2

T_21_21_wire_logic_cluster/lc_1/out
T_21_20_lc_trk_g1_1
T_21_20_wire_logic_cluster/lc_0/in_0

T_21_21_wire_logic_cluster/lc_1/out
T_21_17_sp4_v_t_39
T_18_17_sp4_h_l_2
T_17_17_sp4_v_t_45
T_17_20_lc_trk_g1_5
T_17_20_wire_logic_cluster/lc_7/in_3

T_21_21_wire_logic_cluster/lc_1/out
T_21_20_lc_trk_g1_1
T_21_20_input_2_2
T_21_20_wire_logic_cluster/lc_2/in_2

T_21_21_wire_logic_cluster/lc_1/out
T_22_19_sp4_v_t_46
T_22_20_lc_trk_g2_6
T_22_20_wire_logic_cluster/lc_3/in_1

T_21_21_wire_logic_cluster/lc_1/out
T_21_17_sp4_v_t_39
T_18_17_sp4_h_l_8
T_20_17_lc_trk_g3_5
T_20_17_input_2_0
T_20_17_wire_logic_cluster/lc_0/in_2

T_21_21_wire_logic_cluster/lc_1/out
T_20_22_lc_trk_g1_1
T_20_22_wire_logic_cluster/lc_1/in_1

T_21_21_wire_logic_cluster/lc_1/out
T_21_17_sp4_v_t_39
T_18_17_sp4_h_l_2
T_17_17_lc_trk_g0_2
T_17_17_wire_logic_cluster/lc_2/in_0

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_sp4_h_l_7
T_17_21_sp4_h_l_7
T_17_21_lc_trk_g1_2
T_17_21_wire_logic_cluster/lc_4/in_3

T_21_21_wire_logic_cluster/lc_1/out
T_21_17_sp4_v_t_39
T_18_17_sp4_h_l_2
T_17_17_lc_trk_g0_2
T_17_17_wire_logic_cluster/lc_0/in_0

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_sp4_h_l_7
T_17_21_sp4_h_l_7
T_18_21_lc_trk_g3_7
T_18_21_wire_logic_cluster/lc_7/in_1

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_sp4_h_l_7
T_20_21_sp4_v_t_36
T_19_23_lc_trk_g1_1
T_19_23_wire_logic_cluster/lc_3/in_3

End 

Net : this_spr_ram.mem_mem_2_0_RNIOE3GZ0_cascade_
T_23_17_wire_logic_cluster/lc_0/ltout
T_23_17_wire_logic_cluster/lc_1/in_2

End 

Net : this_spr_ram.mem_out_bus6_0
T_25_28_wire_bram/ram/RDATA_3
T_24_28_sp4_h_l_0
T_23_24_sp4_v_t_37
T_23_20_sp4_v_t_45
T_23_16_sp4_v_t_46
T_23_17_lc_trk_g3_6
T_23_17_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.g2_1_0
T_21_21_wire_logic_cluster/lc_0/out
T_22_18_sp4_v_t_41
T_22_19_lc_trk_g2_1
T_22_19_input_2_7
T_22_19_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.mult1_un47_sum_2_1
T_22_19_wire_logic_cluster/lc_7/out
T_20_19_sp12_h_l_1
T_20_19_lc_trk_g1_2
T_20_19_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals_M_vcounter_q_8
T_21_21_wire_logic_cluster/lc_2/out
T_21_17_sp4_v_t_41
T_18_17_sp4_h_l_10
T_19_17_lc_trk_g3_2
T_19_17_wire_logic_cluster/lc_2/in_3

T_21_21_wire_logic_cluster/lc_2/out
T_21_17_sp4_v_t_41
T_18_17_sp4_h_l_10
T_20_17_lc_trk_g3_7
T_20_17_wire_logic_cluster/lc_2/in_0

T_21_21_wire_logic_cluster/lc_2/out
T_21_21_lc_trk_g2_2
T_21_21_wire_logic_cluster/lc_3/in_1

T_21_21_wire_logic_cluster/lc_2/out
T_21_17_sp4_v_t_41
T_21_18_lc_trk_g2_1
T_21_18_wire_logic_cluster/lc_4/in_3

T_21_21_wire_logic_cluster/lc_2/out
T_19_21_sp4_h_l_1
T_19_21_lc_trk_g0_4
T_19_21_wire_logic_cluster/lc_5/in_1

T_21_21_wire_logic_cluster/lc_2/out
T_19_21_sp4_h_l_1
T_22_17_sp4_v_t_36
T_21_18_lc_trk_g2_4
T_21_18_wire_logic_cluster/lc_0/in_0

T_21_21_wire_logic_cluster/lc_2/out
T_21_21_lc_trk_g2_2
T_21_21_wire_logic_cluster/lc_0/in_0

T_21_21_wire_logic_cluster/lc_2/out
T_21_20_lc_trk_g0_2
T_21_20_wire_logic_cluster/lc_2/in_0

T_21_21_wire_logic_cluster/lc_2/out
T_21_17_sp4_v_t_41
T_18_17_sp4_h_l_10
T_20_17_lc_trk_g3_7
T_20_17_wire_logic_cluster/lc_0/in_0

T_21_21_wire_logic_cluster/lc_2/out
T_21_20_lc_trk_g0_2
T_21_20_wire_logic_cluster/lc_1/in_3

T_21_21_wire_logic_cluster/lc_2/out
T_19_21_sp4_h_l_1
T_15_21_sp4_h_l_1
T_11_21_sp4_h_l_1
T_10_17_sp4_v_t_36
T_9_20_lc_trk_g2_4
T_9_20_wire_logic_cluster/lc_5/in_3

T_21_21_wire_logic_cluster/lc_2/out
T_19_21_sp4_h_l_1
T_15_21_sp4_h_l_1
T_11_21_sp4_h_l_1
T_10_17_sp4_v_t_36
T_9_20_lc_trk_g2_4
T_9_20_wire_logic_cluster/lc_6/in_0

T_21_21_wire_logic_cluster/lc_2/out
T_21_17_sp4_v_t_41
T_18_17_sp4_h_l_10
T_17_17_lc_trk_g1_2
T_17_17_wire_logic_cluster/lc_2/in_1

T_21_21_wire_logic_cluster/lc_2/out
T_21_17_sp4_v_t_41
T_18_17_sp4_h_l_10
T_17_17_lc_trk_g1_2
T_17_17_wire_logic_cluster/lc_0/in_3

T_21_21_wire_logic_cluster/lc_2/out
T_19_21_sp4_h_l_1
T_18_21_sp4_v_t_36
T_18_22_lc_trk_g3_4
T_18_22_wire_logic_cluster/lc_0/in_1

T_21_21_wire_logic_cluster/lc_2/out
T_21_21_sp4_h_l_9
T_20_21_sp4_v_t_44
T_19_23_lc_trk_g2_1
T_19_23_wire_logic_cluster/lc_3/in_0

End 

Net : this_spr_ram.mem_mem_3_1_RNISI5GZ0Z_0
T_23_19_wire_logic_cluster/lc_7/out
T_23_18_lc_trk_g0_7
T_23_18_wire_logic_cluster/lc_6/in_3

End 

Net : this_spr_ram.mem_out_bus7_3
T_8_31_wire_bram/ram/RDATA_11
T_0_31_span12_horz_0
T_12_19_sp12_v_t_23
T_13_19_sp12_h_l_0
T_23_19_lc_trk_g0_7
T_23_19_input_2_7
T_23_19_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.mult1_un47_sum_1_1
T_22_19_wire_logic_cluster/lc_6/out
T_23_18_sp4_v_t_45
T_20_18_sp4_h_l_2
T_20_18_lc_trk_g1_7
T_20_18_wire_logic_cluster/lc_2/in_0

End 

Net : this_spr_ram.mem_out_bus1_3
T_25_9_wire_bram/ram/RDATA_11
T_25_7_sp4_v_t_37
T_25_11_sp4_v_t_45
T_25_15_sp4_v_t_46
T_22_19_sp4_h_l_11
T_23_19_lc_trk_g2_3
T_23_19_wire_logic_cluster/lc_2/in_1

End 

Net : this_spr_ram.mem_mem_1_1_RNIOA1GZ0Z_0
T_23_19_wire_logic_cluster/lc_2/out
T_23_18_lc_trk_g0_2
T_23_18_wire_logic_cluster/lc_6/in_0

End 

Net : this_ppu.un1_M_surface_x_q_c1_cascade_
T_16_18_wire_logic_cluster/lc_6/ltout
T_16_18_wire_logic_cluster/lc_7/in_2

End 

Net : this_ppu.un1_M_surface_x_q_c4
T_16_18_wire_logic_cluster/lc_7/out
T_6_18_sp12_h_l_1
T_10_18_lc_trk_g0_2
T_10_18_wire_logic_cluster/lc_7/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_15_18_sp4_h_l_6
T_14_18_sp4_v_t_37
T_13_22_lc_trk_g1_0
T_13_22_wire_logic_cluster/lc_0/in_3

End 

Net : this_ppu.un1_M_surface_x_q_ac0_11
T_10_18_wire_logic_cluster/lc_7/out
T_8_18_sp12_h_l_1
T_14_18_lc_trk_g1_6
T_14_18_wire_logic_cluster/lc_2/in_3

End 

Net : this_spr_ram.mem_out_bus2_3
T_25_13_wire_bram/ram/RDATA_11
T_25_11_sp4_v_t_37
T_25_15_sp4_v_t_45
T_22_19_sp4_h_l_1
T_23_19_lc_trk_g3_1
T_23_19_wire_logic_cluster/lc_3/in_3

End 

Net : this_spr_ram.mem_mem_3_0_RNIQI5GZ0Z_0
T_23_19_wire_logic_cluster/lc_5/out
T_22_18_lc_trk_g2_5
T_22_18_wire_logic_cluster/lc_2/in_1

End 

Net : this_spr_ram.mem_out_bus7_1
T_8_29_wire_bram/ram/RDATA_11
T_0_29_span12_horz_0
T_13_29_sp12_h_l_0
T_24_17_sp12_v_t_23
T_24_15_sp4_v_t_47
T_23_19_lc_trk_g2_2
T_23_19_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_spr_ram_read_data_1_cascade_
T_22_18_wire_logic_cluster/lc_2/ltout
T_22_18_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.SUM_2_i_i_1_0_3_cascade_
T_19_17_wire_logic_cluster/lc_1/ltout
T_19_17_wire_logic_cluster/lc_2/in_2

End 

Net : this_spr_ram.mem_out_bus3_2
T_25_18_wire_bram/ram/RDATA_3
T_24_18_sp4_h_l_0
T_23_18_sp4_v_t_37
T_23_19_lc_trk_g2_5
T_23_19_wire_logic_cluster/lc_6/in_1

End 

Net : this_vga_signals_M_vcounter_q_9
T_18_18_wire_logic_cluster/lc_2/out
T_19_14_sp4_v_t_40
T_19_17_lc_trk_g1_0
T_19_17_wire_logic_cluster/lc_2/in_1

T_18_18_wire_logic_cluster/lc_2/out
T_13_18_sp12_h_l_0
T_21_18_lc_trk_g0_3
T_21_18_wire_logic_cluster/lc_4/in_1

T_18_18_wire_logic_cluster/lc_2/out
T_19_17_sp4_v_t_37
T_20_21_sp4_h_l_0
T_20_21_lc_trk_g0_5
T_20_21_wire_logic_cluster/lc_3/in_0

T_18_18_wire_logic_cluster/lc_2/out
T_19_17_sp4_v_t_37
T_19_21_lc_trk_g1_0
T_19_21_wire_logic_cluster/lc_6/in_1

T_18_18_wire_logic_cluster/lc_2/out
T_19_17_sp4_v_t_37
T_20_21_sp4_h_l_0
T_21_21_lc_trk_g3_0
T_21_21_wire_logic_cluster/lc_4/in_3

T_18_18_wire_logic_cluster/lc_2/out
T_18_18_sp4_h_l_9
T_21_18_sp4_v_t_44
T_21_20_lc_trk_g2_1
T_21_20_wire_logic_cluster/lc_2/in_3

T_18_18_wire_logic_cluster/lc_2/out
T_18_18_sp4_h_l_9
T_21_18_sp4_v_t_44
T_21_20_lc_trk_g3_1
T_21_20_wire_logic_cluster/lc_1/in_1

T_18_18_wire_logic_cluster/lc_2/out
T_18_18_sp4_h_l_9
T_14_18_sp4_h_l_9
T_13_18_sp4_v_t_44
T_13_20_lc_trk_g3_1
T_13_20_wire_logic_cluster/lc_5/in_3

T_18_18_wire_logic_cluster/lc_2/out
T_18_18_sp4_h_l_9
T_14_18_sp4_h_l_9
T_10_18_sp4_h_l_5
T_11_18_lc_trk_g3_5
T_11_18_input_2_2
T_11_18_wire_logic_cluster/lc_2/in_2

T_18_18_wire_logic_cluster/lc_2/out
T_18_18_sp4_h_l_9
T_17_14_sp4_v_t_39
T_17_16_lc_trk_g3_2
T_17_16_wire_logic_cluster/lc_2/in_3

T_18_18_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g2_2
T_17_17_input_2_2
T_17_17_wire_logic_cluster/lc_2/in_2

T_18_18_wire_logic_cluster/lc_2/out
T_19_17_sp4_v_t_37
T_19_21_lc_trk_g1_0
T_19_21_wire_logic_cluster/lc_1/in_0

T_18_18_wire_logic_cluster/lc_2/out
T_18_16_sp12_v_t_23
T_18_22_lc_trk_g2_4
T_18_22_wire_logic_cluster/lc_1/in_1

T_18_18_wire_logic_cluster/lc_2/out
T_18_18_sp4_h_l_9
T_17_14_sp4_v_t_44
T_16_17_lc_trk_g3_4
T_16_17_wire_logic_cluster/lc_3/in_0

T_18_18_wire_logic_cluster/lc_2/out
T_18_17_sp4_v_t_36
T_17_20_lc_trk_g2_4
T_17_20_wire_logic_cluster/lc_1/in_3

T_18_18_wire_logic_cluster/lc_2/out
T_18_17_sp4_v_t_36
T_17_20_lc_trk_g2_4
T_17_20_wire_logic_cluster/lc_3/in_3

T_18_18_wire_logic_cluster/lc_2/out
T_19_17_sp4_v_t_37
T_19_21_sp4_v_t_38
T_19_23_lc_trk_g3_3
T_19_23_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.vaddress_7
T_19_20_wire_logic_cluster/lc_2/out
T_19_19_lc_trk_g1_2
T_19_19_wire_logic_cluster/lc_7/in_0

T_19_20_wire_logic_cluster/lc_2/out
T_19_19_sp4_v_t_36
T_19_22_lc_trk_g0_4
T_19_22_input_2_6
T_19_22_wire_logic_cluster/lc_6/in_2

T_19_20_wire_logic_cluster/lc_2/out
T_18_19_lc_trk_g3_2
T_18_19_wire_logic_cluster/lc_6/in_3

T_19_20_wire_logic_cluster/lc_2/out
T_19_21_lc_trk_g0_2
T_19_21_wire_logic_cluster/lc_3/in_1

T_19_20_wire_logic_cluster/lc_2/out
T_19_20_lc_trk_g1_2
T_19_20_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.N_27_0
T_19_20_wire_logic_cluster/lc_3/out
T_20_19_lc_trk_g2_3
T_20_19_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.mult1_un61_sum_ac0_3_c
T_20_19_wire_logic_cluster/lc_2/out
T_20_19_lc_trk_g0_2
T_20_19_wire_logic_cluster/lc_7/in_1

T_20_19_wire_logic_cluster/lc_2/out
T_20_20_lc_trk_g0_2
T_20_20_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_signals_M_vcounter_q_6
T_20_17_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_39
T_21_20_sp4_v_t_39
T_21_21_lc_trk_g3_7
T_21_21_wire_logic_cluster/lc_3/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_20_16_sp4_v_t_38
T_19_20_lc_trk_g1_3
T_19_20_wire_logic_cluster/lc_2/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_lc_trk_g0_3
T_20_17_wire_logic_cluster/lc_2/in_1

T_20_17_wire_logic_cluster/lc_3/out
T_19_18_lc_trk_g0_3
T_19_18_wire_logic_cluster/lc_2/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_20_16_sp4_v_t_38
T_20_20_sp4_v_t_38
T_19_21_lc_trk_g2_6
T_19_21_wire_logic_cluster/lc_5/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_20_16_sp4_v_t_38
T_20_20_sp4_v_t_38
T_19_22_lc_trk_g0_3
T_19_22_wire_logic_cluster/lc_6/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_20_16_sp4_v_t_38
T_21_20_sp4_h_l_3
T_21_20_lc_trk_g1_6
T_21_20_wire_logic_cluster/lc_0/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_21_18_lc_trk_g2_3
T_21_18_wire_logic_cluster/lc_0/in_1

T_20_17_wire_logic_cluster/lc_3/out
T_20_16_sp4_v_t_38
T_20_20_sp4_v_t_38
T_20_22_lc_trk_g3_3
T_20_22_wire_logic_cluster/lc_1/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_20_16_sp4_v_t_38
T_21_20_sp4_h_l_3
T_22_20_lc_trk_g3_3
T_22_20_wire_logic_cluster/lc_3/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_20_16_sp4_v_t_38
T_17_20_sp4_h_l_3
T_17_20_lc_trk_g1_6
T_17_20_wire_logic_cluster/lc_6/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_lc_trk_g0_3
T_20_17_wire_logic_cluster/lc_0/in_1

T_20_17_wire_logic_cluster/lc_3/out
T_20_16_sp4_v_t_38
T_19_19_lc_trk_g2_6
T_19_19_wire_logic_cluster/lc_2/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_20_8_sp12_v_t_22
T_9_20_sp12_h_l_1
T_9_20_lc_trk_g1_2
T_9_20_wire_logic_cluster/lc_6/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_16_17_sp4_h_l_11
T_19_17_sp4_v_t_41
T_18_21_lc_trk_g1_4
T_18_21_wire_logic_cluster/lc_6/in_1

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_16_17_sp4_h_l_11
T_19_17_sp4_v_t_41
T_16_21_sp4_h_l_4
T_15_21_sp4_v_t_41
T_15_23_lc_trk_g2_4
T_15_23_input_2_0
T_15_23_wire_logic_cluster/lc_0/in_2

End 

Net : this_vga_signals_CO0_0_i_i
T_19_21_wire_logic_cluster/lc_6/out
T_19_19_sp4_v_t_41
T_19_20_lc_trk_g3_1
T_19_20_wire_logic_cluster/lc_3/in_3

T_19_21_wire_logic_cluster/lc_6/out
T_19_19_sp4_v_t_41
T_19_20_lc_trk_g3_1
T_19_20_wire_logic_cluster/lc_0/in_0

T_19_21_wire_logic_cluster/lc_6/out
T_19_21_lc_trk_g1_6
T_19_21_input_2_1
T_19_21_wire_logic_cluster/lc_1/in_2

T_19_21_wire_logic_cluster/lc_6/out
T_19_20_sp4_v_t_44
T_16_20_sp4_h_l_3
T_15_20_lc_trk_g0_3
T_15_20_wire_logic_cluster/lc_4/in_3

T_19_21_wire_logic_cluster/lc_6/out
T_19_18_sp4_v_t_36
T_16_22_sp4_h_l_1
T_17_22_lc_trk_g2_1
T_17_22_wire_logic_cluster/lc_0/in_3

End 

Net : N_1001_0
T_21_21_wire_logic_cluster/lc_3/out
T_19_21_sp4_h_l_3
T_19_21_lc_trk_g0_6
T_19_21_wire_logic_cluster/lc_6/in_0

T_21_21_wire_logic_cluster/lc_3/out
T_20_21_lc_trk_g3_3
T_20_21_wire_logic_cluster/lc_3/in_1

T_21_21_wire_logic_cluster/lc_3/out
T_19_21_sp4_h_l_3
T_18_17_sp4_v_t_45
T_17_19_lc_trk_g2_0
T_17_19_wire_logic_cluster/lc_7/in_3

T_21_21_wire_logic_cluster/lc_3/out
T_19_21_sp4_h_l_3
T_18_17_sp4_v_t_45
T_15_17_sp4_h_l_8
T_17_17_lc_trk_g3_5
T_17_17_wire_logic_cluster/lc_1/in_3

T_21_21_wire_logic_cluster/lc_3/out
T_21_18_sp4_v_t_46
T_18_18_sp4_h_l_11
T_17_14_sp4_v_t_41
T_16_16_lc_trk_g0_4
T_16_16_wire_logic_cluster/lc_5/in_3

End 

Net : this_spr_ram.mem_out_bus2_0
T_25_12_wire_bram/ram/RDATA_3
T_24_12_sp4_h_l_0
T_23_12_sp4_v_t_43
T_23_16_sp4_v_t_44
T_23_17_lc_trk_g3_4
T_23_17_wire_logic_cluster/lc_0/in_3

End 

Net : this_spr_ram.mem_out_bus1_0
T_25_8_wire_bram/ram/RDATA_3
T_26_7_sp4_v_t_41
T_26_11_sp4_v_t_41
T_23_15_sp4_h_l_4
T_22_15_sp4_v_t_47
T_22_17_lc_trk_g3_2
T_22_17_wire_logic_cluster/lc_6/in_3

End 

Net : this_spr_ram.mem_mem_1_0_RNIMA1GZ0
T_22_17_wire_logic_cluster/lc_6/out
T_22_18_lc_trk_g1_6
T_22_18_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.mult1_un54_sum_c2_0_cascade_
T_20_18_wire_logic_cluster/lc_1/ltout
T_20_18_wire_logic_cluster/lc_2/in_2

End 

Net : N_814_0_cascade_
T_21_18_wire_logic_cluster/lc_2/ltout
T_21_18_wire_logic_cluster/lc_3/in_2

End 

Net : this_spr_ram.mem_out_bus4_0
T_25_20_wire_bram/ram/RDATA_3
T_25_16_sp4_v_t_45
T_24_17_lc_trk_g3_5
T_24_17_wire_logic_cluster/lc_6/in_0

End 

Net : this_spr_ram.mem_mem_1_1_RNIOA1GZ0
T_23_16_wire_logic_cluster/lc_7/out
T_22_17_lc_trk_g0_7
T_22_17_wire_logic_cluster/lc_4/in_3

End 

Net : this_spr_ram.mem_out_bus5_2
T_25_26_wire_bram/ram/RDATA_3
T_25_18_sp12_v_t_23
T_25_16_sp4_v_t_47
T_22_16_sp4_h_l_10
T_23_16_lc_trk_g3_2
T_23_16_wire_logic_cluster/lc_7/in_0

End 

Net : this_vga_signals.mult1_un40_sum_ac0_3_0_a2_0_cascade_
T_20_17_wire_logic_cluster/lc_1/ltout
T_20_17_wire_logic_cluster/lc_2/in_2

End 

Net : this_spr_ram.mem_out_bus5_3
T_25_25_wire_bram/ram/RDATA_11
T_25_23_sp4_v_t_37
T_25_19_sp4_v_t_38
T_22_19_sp4_h_l_3
T_23_19_lc_trk_g3_3
T_23_19_wire_logic_cluster/lc_2/in_0

End 

Net : this_spr_ram.mem_out_bus6_1
T_25_27_wire_bram/ram/RDATA_11
T_25_25_sp4_v_t_37
T_25_21_sp4_v_t_38
T_25_17_sp4_v_t_46
T_24_18_lc_trk_g3_6
T_24_18_wire_logic_cluster/lc_2/in_3

End 

Net : this_spr_ram.mem_mem_2_0_RNIOE3GZ0Z_0
T_24_18_wire_logic_cluster/lc_2/out
T_22_18_sp4_h_l_1
T_22_18_lc_trk_g1_4
T_22_18_wire_logic_cluster/lc_1/in_0

End 

Net : this_spr_ram.mem_DOUT_7_i_m2_ns_1_1_cascade_
T_22_18_wire_logic_cluster/lc_1/ltout
T_22_18_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.mult1_un61_sum_ac0_3_c_0_3
T_19_22_wire_logic_cluster/lc_6/out
T_20_19_sp4_v_t_37
T_21_19_sp4_h_l_0
T_20_19_lc_trk_g0_0
T_20_19_wire_logic_cluster/lc_2/in_0

T_19_22_wire_logic_cluster/lc_6/out
T_19_21_sp4_v_t_44
T_16_21_sp4_h_l_9
T_17_21_lc_trk_g3_1
T_17_21_wire_logic_cluster/lc_5/in_1

T_19_22_wire_logic_cluster/lc_6/out
T_19_21_sp4_v_t_44
T_19_17_sp4_v_t_40
T_19_20_lc_trk_g0_0
T_19_20_wire_logic_cluster/lc_1/in_1

T_19_22_wire_logic_cluster/lc_6/out
T_19_21_sp4_v_t_44
T_19_17_sp4_v_t_40
T_18_20_lc_trk_g3_0
T_18_20_wire_logic_cluster/lc_1/in_0

End 

Net : this_vga_signals.mult1_un40_sum_c3_0_cascade_
T_20_18_wire_logic_cluster/lc_3/ltout
T_20_18_wire_logic_cluster/lc_4/in_2

End 

Net : this_spr_ram.mem_out_bus0_2
T_25_6_wire_bram/ram/RDATA_3
T_25_5_sp4_v_t_40
T_25_9_sp4_v_t_40
T_25_13_sp4_v_t_36
T_22_17_sp4_h_l_6
T_22_17_lc_trk_g0_3
T_22_17_wire_logic_cluster/lc_2/in_3

End 

Net : this_spr_ram.mem_mem_0_1_RNIM6VFZ0_cascade_
T_22_17_wire_logic_cluster/lc_2/ltout
T_22_17_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.vaddress_8
T_19_21_wire_logic_cluster/lc_5/out
T_19_20_lc_trk_g1_5
T_19_20_wire_logic_cluster/lc_3/in_1

T_19_21_wire_logic_cluster/lc_5/out
T_19_21_lc_trk_g1_5
T_19_21_wire_logic_cluster/lc_7/in_3

T_19_21_wire_logic_cluster/lc_5/out
T_18_21_sp4_h_l_2
T_17_21_lc_trk_g0_2
T_17_21_wire_logic_cluster/lc_4/in_0

T_19_21_wire_logic_cluster/lc_5/out
T_19_20_lc_trk_g1_5
T_19_20_input_2_0
T_19_20_wire_logic_cluster/lc_0/in_2

End 

Net : this_spr_ram.mem_out_bus1_1
T_25_7_wire_bram/ram/RDATA_11
T_24_7_sp4_h_l_0
T_23_7_sp4_v_t_37
T_23_11_sp4_v_t_38
T_23_15_lc_trk_g1_3
T_23_15_wire_logic_cluster/lc_1/in_1

End 

Net : this_spr_ram.mem_mem_1_0_RNIMA1GZ0Z_0
T_23_15_wire_logic_cluster/lc_1/out
T_23_15_sp4_h_l_7
T_22_15_sp4_v_t_42
T_22_18_lc_trk_g1_2
T_22_18_wire_logic_cluster/lc_2/in_3

End 

Net : this_spr_ram.mem_out_bus5_1
T_25_23_wire_bram/ram/RDATA_11
T_25_19_sp4_v_t_45
T_25_15_sp4_v_t_41
T_22_15_sp4_h_l_10
T_23_15_lc_trk_g3_2
T_23_15_wire_logic_cluster/lc_1/in_0

End 

Net : this_vga_signals_M_vcounter_q_4
T_19_18_wire_logic_cluster/lc_1/out
T_19_16_sp4_v_t_47
T_19_20_lc_trk_g0_2
T_19_20_input_2_2
T_19_20_wire_logic_cluster/lc_2/in_2

T_19_18_wire_logic_cluster/lc_1/out
T_19_18_lc_trk_g2_1
T_19_18_wire_logic_cluster/lc_2/in_1

T_19_18_wire_logic_cluster/lc_1/out
T_20_15_sp4_v_t_43
T_21_19_sp4_h_l_6
T_22_19_lc_trk_g2_6
T_22_19_wire_logic_cluster/lc_1/in_3

T_19_18_wire_logic_cluster/lc_1/out
T_19_15_sp12_v_t_22
T_19_22_lc_trk_g2_2
T_19_22_wire_logic_cluster/lc_6/in_0

T_19_18_wire_logic_cluster/lc_1/out
T_20_18_lc_trk_g1_1
T_20_18_input_2_0
T_20_18_wire_logic_cluster/lc_0/in_2

T_19_18_wire_logic_cluster/lc_1/out
T_20_15_sp4_v_t_43
T_21_19_sp4_h_l_6
T_22_19_lc_trk_g3_6
T_22_19_wire_logic_cluster/lc_3/in_0

T_19_18_wire_logic_cluster/lc_1/out
T_18_18_sp4_h_l_10
T_21_14_sp4_v_t_47
T_21_17_lc_trk_g1_7
T_21_17_wire_logic_cluster/lc_1/in_1

T_19_18_wire_logic_cluster/lc_1/out
T_20_15_sp4_v_t_43
T_21_19_sp4_h_l_6
T_20_19_lc_trk_g1_6
T_20_19_wire_logic_cluster/lc_3/in_0

T_19_18_wire_logic_cluster/lc_1/out
T_20_15_sp4_v_t_43
T_21_19_sp4_h_l_6
T_20_19_sp4_v_t_43
T_20_22_lc_trk_g0_3
T_20_22_wire_logic_cluster/lc_1/in_0

T_19_18_wire_logic_cluster/lc_1/out
T_18_18_sp4_h_l_10
T_17_18_sp4_v_t_47
T_17_19_lc_trk_g3_7
T_17_19_wire_logic_cluster/lc_7/in_1

T_19_18_wire_logic_cluster/lc_1/out
T_20_15_sp4_v_t_43
T_21_19_sp4_h_l_6
T_22_19_lc_trk_g2_6
T_22_19_wire_logic_cluster/lc_4/in_0

T_19_18_wire_logic_cluster/lc_1/out
T_19_16_sp4_v_t_47
T_16_20_sp4_h_l_10
T_17_20_lc_trk_g3_2
T_17_20_wire_logic_cluster/lc_5/in_0

T_19_18_wire_logic_cluster/lc_1/out
T_20_15_sp4_v_t_43
T_21_19_sp4_h_l_6
T_20_19_lc_trk_g1_6
T_20_19_wire_logic_cluster/lc_5/in_0

T_19_18_wire_logic_cluster/lc_1/out
T_19_16_sp4_v_t_47
T_20_20_sp4_h_l_10
T_22_20_lc_trk_g2_7
T_22_20_wire_logic_cluster/lc_3/in_0

T_19_18_wire_logic_cluster/lc_1/out
T_20_18_lc_trk_g1_1
T_20_18_wire_logic_cluster/lc_1/in_1

T_19_18_wire_logic_cluster/lc_1/out
T_19_16_sp4_v_t_47
T_16_20_sp4_h_l_10
T_17_20_lc_trk_g3_2
T_17_20_wire_logic_cluster/lc_6/in_1

T_19_18_wire_logic_cluster/lc_1/out
T_20_18_lc_trk_g1_1
T_20_18_wire_logic_cluster/lc_6/in_0

T_19_18_wire_logic_cluster/lc_1/out
T_20_15_sp4_v_t_43
T_21_19_sp4_h_l_6
T_20_19_lc_trk_g1_6
T_20_19_wire_logic_cluster/lc_1/in_0

T_19_18_wire_logic_cluster/lc_1/out
T_19_16_sp4_v_t_47
T_20_20_sp4_h_l_10
T_21_20_lc_trk_g3_2
T_21_20_wire_logic_cluster/lc_4/in_3

T_19_18_wire_logic_cluster/lc_1/out
T_19_16_sp4_v_t_47
T_20_20_sp4_h_l_4
T_21_20_lc_trk_g2_4
T_21_20_wire_logic_cluster/lc_6/in_0

T_19_18_wire_logic_cluster/lc_1/out
T_18_19_lc_trk_g1_1
T_18_19_wire_logic_cluster/lc_1/in_3

T_19_18_wire_logic_cluster/lc_1/out
T_20_15_sp4_v_t_43
T_21_19_sp4_h_l_6
T_20_19_sp4_v_t_43
T_20_20_lc_trk_g3_3
T_20_20_wire_logic_cluster/lc_6/in_0

T_19_18_wire_logic_cluster/lc_1/out
T_19_15_sp12_v_t_22
T_19_18_sp4_v_t_42
T_18_21_lc_trk_g3_2
T_18_21_wire_logic_cluster/lc_4/in_1

T_19_18_wire_logic_cluster/lc_1/out
T_19_15_sp12_v_t_22
T_19_18_sp4_v_t_42
T_18_22_lc_trk_g1_7
T_18_22_wire_logic_cluster/lc_5/in_3

End 

Net : this_spr_ram.mem_out_bus2_2
T_25_14_wire_bram/ram/RDATA_3
T_25_13_sp4_v_t_40
T_22_17_sp4_h_l_5
T_23_17_lc_trk_g2_5
T_23_17_wire_logic_cluster/lc_6/in_3

End 

Net : this_spr_ram.mem_out_bus4_3
T_25_21_wire_bram/ram/RDATA_11
T_25_17_sp4_v_t_45
T_22_17_sp4_h_l_8
T_23_17_lc_trk_g2_0
T_23_17_wire_logic_cluster/lc_7/in_1

End 

Net : this_ppu.un1_M_screen_x_q_c2
T_16_21_wire_logic_cluster/lc_7/out
T_15_21_lc_trk_g2_7
T_15_21_wire_logic_cluster/lc_2/in_3

T_16_21_wire_logic_cluster/lc_7/out
T_15_21_lc_trk_g2_7
T_15_21_wire_logic_cluster/lc_5/in_0

T_16_21_wire_logic_cluster/lc_7/out
T_15_21_lc_trk_g2_7
T_15_21_wire_logic_cluster/lc_7/in_0

T_16_21_wire_logic_cluster/lc_7/out
T_15_21_lc_trk_g2_7
T_15_21_wire_logic_cluster/lc_0/in_3

End 

Net : this_ppu.N_61_0_cascade_
T_16_21_wire_logic_cluster/lc_6/ltout
T_16_21_wire_logic_cluster/lc_7/in_2

End 

Net : this_ppu.un1_M_screen_x_q_c4
T_15_21_wire_logic_cluster/lc_2/out
T_15_21_lc_trk_g3_2
T_15_21_wire_logic_cluster/lc_4/in_3

End 

Net : this_spr_ram.mem_out_bus1_2
T_25_10_wire_bram/ram/RDATA_3
T_25_8_sp4_v_t_37
T_25_12_sp4_v_t_45
T_22_16_sp4_h_l_1
T_23_16_lc_trk_g3_1
T_23_16_wire_logic_cluster/lc_7/in_1

End 

Net : this_spr_ram.mem_out_bus5_0
T_25_24_wire_bram/ram/RDATA_3
T_26_20_sp4_v_t_44
T_23_20_sp4_h_l_9
T_22_16_sp4_v_t_44
T_22_17_lc_trk_g3_4
T_22_17_wire_logic_cluster/lc_6/in_1

End 

Net : this_spr_ram.mem_out_bus2_1
T_25_11_wire_bram/ram/RDATA_11
T_25_10_sp4_v_t_40
T_25_14_sp4_v_t_40
T_24_18_lc_trk_g1_5
T_24_18_wire_logic_cluster/lc_2/in_0

End 

Net : this_spr_ram.mem_mem_0_0_RNIK6VFZ0Z_0_cascade_
T_22_18_wire_logic_cluster/lc_0/ltout
T_22_18_wire_logic_cluster/lc_1/in_2

End 

Net : this_spr_ram.mem_out_bus0_1
T_25_3_wire_bram/ram/RDATA_11
T_25_2_sp4_v_t_40
T_25_6_sp4_v_t_36
T_25_10_sp4_v_t_44
T_25_14_sp4_v_t_44
T_22_18_sp4_h_l_2
T_22_18_lc_trk_g0_7
T_22_18_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.mult1_un61_sum_ac0_3_c_0_1
T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp4_h_l_4
T_21_19_sp4_h_l_7
T_20_19_lc_trk_g0_7
T_20_19_wire_logic_cluster/lc_2/in_1

T_18_19_wire_logic_cluster/lc_6/out
T_18_20_lc_trk_g0_6
T_18_20_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.vaddress_9
T_20_21_wire_logic_cluster/lc_3/out
T_19_20_lc_trk_g2_3
T_19_20_wire_logic_cluster/lc_3/in_0

T_20_21_wire_logic_cluster/lc_3/out
T_19_21_lc_trk_g3_3
T_19_21_wire_logic_cluster/lc_7/in_1

T_20_21_wire_logic_cluster/lc_3/out
T_19_20_lc_trk_g2_3
T_19_20_wire_logic_cluster/lc_0/in_3

End 

Net : this_spr_ram.mem_out_bus4_2
T_25_22_wire_bram/ram/RDATA_3
T_25_21_sp4_v_t_40
T_25_17_sp4_v_t_36
T_22_17_sp4_h_l_7
T_22_17_lc_trk_g1_2
T_22_17_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.mult1_un47_sum_ac0_3_c_0_1_cascade_
T_18_17_wire_logic_cluster/lc_0/ltout
T_18_17_wire_logic_cluster/lc_1/in_2

End 

Net : this_spr_ram.mem_out_bus3_3
T_25_17_wire_bram/ram/RDATA_11
T_26_15_sp4_v_t_36
T_23_19_sp4_h_l_6
T_23_19_lc_trk_g1_3
T_23_19_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.vaddress_6
T_19_18_wire_logic_cluster/lc_2/out
T_19_19_lc_trk_g0_2
T_19_19_wire_logic_cluster/lc_7/in_1

T_19_18_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_45
T_21_19_sp4_h_l_8
T_21_19_lc_trk_g1_5
T_21_19_wire_logic_cluster/lc_7/in_3

T_19_18_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_45
T_21_19_sp4_h_l_8
T_22_19_lc_trk_g3_0
T_22_19_wire_logic_cluster/lc_2/in_3

T_19_18_wire_logic_cluster/lc_2/out
T_20_18_sp4_h_l_4
T_20_18_lc_trk_g0_1
T_20_18_input_2_5
T_20_18_wire_logic_cluster/lc_5/in_2

T_19_18_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_45
T_21_19_sp4_h_l_8
T_21_19_lc_trk_g1_5
T_21_19_input_2_0
T_21_19_wire_logic_cluster/lc_0/in_2

T_19_18_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_45
T_21_19_sp4_h_l_8
T_22_19_lc_trk_g3_0
T_22_19_wire_logic_cluster/lc_6/in_1

T_19_18_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_45
T_21_19_sp4_h_l_8
T_22_19_lc_trk_g3_0
T_22_19_wire_logic_cluster/lc_7/in_0

End 

Net : this_vga_signals.g1_3
T_19_21_wire_logic_cluster/lc_3/out
T_19_20_lc_trk_g0_3
T_19_20_wire_logic_cluster/lc_1/in_0

End 

Net : this_vga_signals.g1
T_19_21_wire_logic_cluster/lc_7/out
T_19_21_lc_trk_g2_7
T_19_21_wire_logic_cluster/lc_3/in_0

End 

Net : this_spr_ram.mem_out_bus3_0
T_25_16_wire_bram/ram/RDATA_3
T_25_15_sp4_v_t_40
T_22_19_sp4_h_l_10
T_23_19_lc_trk_g3_2
T_23_19_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_oam_ram_read_data_16
T_8_26_wire_bram/ram/RDATA_0
T_8_26_sp4_h_l_3
T_7_22_sp4_v_t_45
T_8_22_sp4_h_l_1
T_10_22_lc_trk_g3_4
T_10_22_wire_logic_cluster/lc_0/in_3

T_8_26_wire_bram/ram/RDATA_0
T_0_26_span12_horz_6
T_9_14_sp12_v_t_22
T_9_17_lc_trk_g2_2
T_9_17_wire_logic_cluster/lc_7/in_3

End 

Net : this_ppu.M_this_oam_ram_read_data_i_16
T_10_22_wire_logic_cluster/lc_0/out
T_10_22_lc_trk_g3_0
T_10_22_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.N_1394
T_10_21_wire_logic_cluster/lc_0/out
T_10_17_sp4_v_t_37
T_9_19_lc_trk_g0_0
T_9_19_wire_logic_cluster/lc_2/in_0

T_10_21_wire_logic_cluster/lc_0/out
T_11_17_sp4_v_t_36
T_11_18_lc_trk_g3_4
T_11_18_wire_logic_cluster/lc_4/in_3

End 

Net : this_ppu.un1_oam_data_1_cry_3
T_10_22_wire_logic_cluster/lc_3/cout
T_10_22_wire_logic_cluster/lc_4/in_3

Net : this_ppu.m28_e_i_o3_2
T_10_22_wire_logic_cluster/lc_7/out
T_10_21_lc_trk_g0_7
T_10_21_wire_logic_cluster/lc_0/in_3

T_10_22_wire_logic_cluster/lc_7/out
T_10_19_sp4_v_t_38
T_10_15_sp4_v_t_46
T_10_16_lc_trk_g2_6
T_10_16_wire_logic_cluster/lc_5/in_3

End 

Net : this_ppu.un1_oam_data_1_cry_3_c_RNIT7IDZ0
T_10_22_wire_logic_cluster/lc_4/out
T_10_22_lc_trk_g0_4
T_10_22_wire_logic_cluster/lc_7/in_1

End 

Net : this_vga_signals.mult1_un47_sum_ac0_3_0_1_cascade_
T_18_17_wire_logic_cluster/lc_1/ltout
T_18_17_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.mult1_un54_sum_axbxc1
T_18_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_44
T_21_17_sp4_v_t_40
T_20_19_lc_trk_g0_5
T_20_19_wire_logic_cluster/lc_7/in_0

T_18_17_wire_logic_cluster/lc_2/out
T_18_7_sp12_v_t_23
T_18_19_lc_trk_g2_0
T_18_19_wire_logic_cluster/lc_2/in_0

End 

Net : M_this_oam_ram_read_data_17
T_8_26_wire_bram/ram/RDATA_1
T_0_26_span12_horz_4
T_10_14_sp12_v_t_23
T_10_22_lc_trk_g2_0
T_10_22_wire_logic_cluster/lc_1/in_3

T_8_26_wire_bram/ram/RDATA_1
T_8_23_sp4_v_t_36
T_9_23_sp4_h_l_1
T_11_23_lc_trk_g2_4
T_11_23_wire_logic_cluster/lc_7/in_3

End 

Net : this_ppu.M_this_oam_ram_read_data_i_17
T_10_22_wire_logic_cluster/lc_1/out
T_10_22_lc_trk_g3_1
T_10_22_wire_logic_cluster/lc_1/in_1

End 

Net : this_ppu.un1_oam_data_1_cry_2
T_10_22_wire_logic_cluster/lc_2/cout
T_10_22_wire_logic_cluster/lc_3/in_3

Net : this_ppu.un1_oam_data_1_cry_2_c_RNIR4HDZ0
T_10_22_wire_logic_cluster/lc_3/out
T_10_22_lc_trk_g0_3
T_10_22_input_2_7
T_10_22_wire_logic_cluster/lc_7/in_2

End 

Net : this_ppu.un1_M_screen_x_q_c5_cascade_
T_15_21_wire_logic_cluster/lc_5/ltout
T_15_21_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.N_4_1
T_20_21_wire_logic_cluster/lc_4/out
T_21_20_lc_trk_g3_4
T_21_20_wire_logic_cluster/lc_5/in_0

End 

Net : this_ppu.un1_M_screen_x_q_c4_cascade_
T_15_21_wire_logic_cluster/lc_2/ltout
T_15_21_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.vaddress_5
T_18_19_wire_logic_cluster/lc_4/out
T_18_18_sp4_v_t_40
T_19_18_sp4_h_l_10
T_20_18_lc_trk_g3_2
T_20_18_wire_logic_cluster/lc_5/in_0

T_18_19_wire_logic_cluster/lc_4/out
T_19_19_sp4_h_l_8
T_21_19_lc_trk_g3_5
T_21_19_wire_logic_cluster/lc_0/in_0

T_18_19_wire_logic_cluster/lc_4/out
T_19_19_sp4_h_l_8
T_23_19_sp4_h_l_11
T_22_19_lc_trk_g0_3
T_22_19_wire_logic_cluster/lc_6/in_3

T_18_19_wire_logic_cluster/lc_4/out
T_19_19_sp4_h_l_8
T_23_19_sp4_h_l_11
T_22_19_lc_trk_g1_3
T_22_19_wire_logic_cluster/lc_7/in_1

End 

Net : this_vga_signals.N_1637_g
T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_17_glb2local_3
T_1_17_lc_trk_g0_7
T_1_17_wire_logic_cluster/lc_0/in_3

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_17_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_17_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_17_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_18_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_18_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_18_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_18_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_17_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_18_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_18_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_17_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_17_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_17_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_17_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_21_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_21_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_21_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_21_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_19_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_21_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_21_wire_logic_cluster/lc_5/s_r

End 

Net : this_vga_signals.N_1307_0
T_1_17_wire_logic_cluster/lc_0/out
T_0_17_lc_trk_g1_0
T_0_17_wire_gbuf/in

End 

Net : this_vga_signals.N_1307_0_g
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_17_wire_logic_cluster/lc_6/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_18_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_18_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_18_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_18_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_17_wire_logic_cluster/lc_4/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_17_wire_logic_cluster/lc_4/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_17_wire_logic_cluster/lc_4/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_17_wire_logic_cluster/lc_4/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_18_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_18_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_19_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_21_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_21_wire_logic_cluster/lc_3/cen

End 

Net : M_this_reset_cond_out_0
T_14_17_wire_logic_cluster/lc_4/out
T_15_17_sp12_h_l_0
T_27_17_sp12_h_l_0
T_33_17_lc_trk_g1_4
T_33_17_wire_gbuf/in

T_14_17_wire_logic_cluster/lc_4/out
T_14_16_sp4_v_t_40
T_11_20_sp4_h_l_10
T_13_20_lc_trk_g3_7
T_13_20_wire_logic_cluster/lc_7/in_1

T_14_17_wire_logic_cluster/lc_4/out
T_13_17_sp4_h_l_0
T_16_17_sp4_v_t_37
T_16_21_sp4_v_t_38
T_16_22_lc_trk_g3_6
T_16_22_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_4/out
T_13_17_sp4_h_l_0
T_16_17_sp4_v_t_37
T_17_21_sp4_h_l_0
T_17_21_lc_trk_g0_5
T_17_21_input_2_7
T_17_21_wire_logic_cluster/lc_7/in_2

T_14_17_wire_logic_cluster/lc_4/out
T_13_17_sp4_h_l_0
T_16_17_sp4_v_t_37
T_16_20_lc_trk_g1_5
T_16_20_input_2_2
T_16_20_wire_logic_cluster/lc_2/in_2

T_14_17_wire_logic_cluster/lc_4/out
T_13_17_sp4_h_l_0
T_16_17_sp4_v_t_37
T_15_19_lc_trk_g0_0
T_15_19_wire_logic_cluster/lc_0/in_0

T_14_17_wire_logic_cluster/lc_4/out
T_13_17_sp4_h_l_0
T_12_17_sp4_v_t_43
T_11_18_lc_trk_g3_3
T_11_18_wire_logic_cluster/lc_4/in_0

T_14_17_wire_logic_cluster/lc_4/out
T_13_17_sp4_h_l_0
T_16_17_sp4_v_t_37
T_16_20_lc_trk_g1_5
T_16_20_wire_logic_cluster/lc_7/in_1

T_14_17_wire_logic_cluster/lc_4/out
T_13_17_sp4_h_l_0
T_16_17_sp4_v_t_37
T_15_19_lc_trk_g0_0
T_15_19_wire_logic_cluster/lc_3/in_1

T_14_17_wire_logic_cluster/lc_4/out
T_13_17_sp4_h_l_0
T_16_17_sp4_v_t_37
T_15_21_lc_trk_g1_0
T_15_21_wire_logic_cluster/lc_0/in_1

T_14_17_wire_logic_cluster/lc_4/out
T_13_17_sp4_h_l_0
T_16_17_sp4_v_t_37
T_16_21_lc_trk_g1_0
T_16_21_input_2_3
T_16_21_wire_logic_cluster/lc_3/in_2

T_14_17_wire_logic_cluster/lc_4/out
T_14_16_sp4_v_t_40
T_11_20_sp4_h_l_10
T_13_20_lc_trk_g3_7
T_13_20_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_4/out
T_13_17_sp4_h_l_0
T_12_13_sp4_v_t_37
T_12_15_lc_trk_g2_0
T_12_15_wire_logic_cluster/lc_3/in_3

T_14_17_wire_logic_cluster/lc_4/out
T_14_13_sp4_v_t_45
T_13_15_lc_trk_g2_0
T_13_15_wire_logic_cluster/lc_5/in_3

T_14_17_wire_logic_cluster/lc_4/out
T_14_16_sp4_v_t_40
T_13_18_lc_trk_g0_5
T_13_18_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g3_4
T_13_17_wire_logic_cluster/lc_7/in_0

T_14_17_wire_logic_cluster/lc_4/out
T_13_16_lc_trk_g2_4
T_13_16_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g1_4
T_14_17_wire_logic_cluster/lc_6/in_3

T_14_17_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g3_4
T_13_17_wire_logic_cluster/lc_4/in_3

T_14_17_wire_logic_cluster/lc_4/out
T_13_16_lc_trk_g3_4
T_13_16_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.M_vcounter_q_esr_RNI01JU6Z0Z_9
T_17_16_wire_logic_cluster/lc_2/out
T_17_6_sp12_v_t_23
T_17_0_span12_vert_11
T_17_0_lc_trk_g0_3
T_17_0_wire_gbuf/in

End 

Net : M_this_reset_cond_out_g_0
T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_16_glb2local_0
T_13_16_lc_trk_g0_4
T_13_16_wire_logic_cluster/lc_3/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_15_glb2local_0
T_15_15_lc_trk_g0_4
T_15_15_wire_logic_cluster/lc_5/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_24_glb2local_0
T_18_24_lc_trk_g0_4
T_18_24_wire_logic_cluster/lc_5/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_23_glb2local_2
T_22_23_lc_trk_g0_6
T_22_23_wire_logic_cluster/lc_5/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_23_glb2local_0
T_18_23_lc_trk_g0_4
T_18_23_wire_logic_cluster/lc_1/in_1

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_21_glb2local_2
T_22_21_lc_trk_g0_6
T_22_21_wire_logic_cluster/lc_5/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_20_glb2local_2
T_9_20_lc_trk_g0_6
T_9_20_wire_logic_cluster/lc_3/in_1

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_22_glb2local_0
T_20_22_lc_trk_g0_4
T_20_22_wire_logic_cluster/lc_3/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_26_glb2local_3
T_16_26_lc_trk_g0_7
T_16_26_wire_logic_cluster/lc_4/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_24_glb2local_3
T_17_24_lc_trk_g0_7
T_17_24_wire_logic_cluster/lc_6/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_22_glb2local_2
T_17_22_lc_trk_g0_6
T_17_22_input_2_2
T_17_22_wire_logic_cluster/lc_2/in_2

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_22_glb2local_2
T_17_22_lc_trk_g0_6
T_17_22_wire_logic_cluster/lc_7/in_1

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_26_glb2local_3
T_16_26_lc_trk_g0_7
T_16_26_wire_logic_cluster/lc_7/in_0

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_19_glb2local_1
T_15_19_lc_trk_g0_5
T_15_19_wire_logic_cluster/lc_6/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_22_glb2local_0
T_20_22_lc_trk_g0_4
T_20_22_wire_logic_cluster/lc_6/in_0

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_25_glb2local_0
T_19_25_lc_trk_g0_4
T_19_25_wire_logic_cluster/lc_5/in_1

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_24_glb2local_1
T_20_24_lc_trk_g0_5
T_20_24_wire_logic_cluster/lc_2/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_17_glb2local_3
T_16_17_lc_trk_g0_7
T_16_17_wire_logic_cluster/lc_2/in_1

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_17_glb2local_1
T_10_17_lc_trk_g0_5
T_10_17_wire_logic_cluster/lc_4/in_1

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_19_glb2local_1
T_10_19_lc_trk_g0_5
T_10_19_wire_logic_cluster/lc_0/in_1

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_19_glb2local_1
T_10_19_lc_trk_g0_5
T_10_19_wire_logic_cluster/lc_4/in_1

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_21_glb2local_0
T_10_21_lc_trk_g0_4
T_10_21_wire_logic_cluster/lc_5/in_1

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_18_glb2local_3
T_13_18_lc_trk_g0_7
T_13_18_input_2_7
T_13_18_wire_logic_cluster/lc_7/in_2

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_22_glb2local_0
T_22_22_lc_trk_g0_4
T_22_22_wire_logic_cluster/lc_7/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_17_glb2local_0
T_15_17_lc_trk_g0_4
T_15_17_wire_logic_cluster/lc_3/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_19_glb2local_3
T_16_19_lc_trk_g0_7
T_16_19_wire_logic_cluster/lc_0/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_18_glb2local_2
T_15_18_lc_trk_g0_6
T_15_18_wire_logic_cluster/lc_3/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_20_glb2local_2
T_13_20_lc_trk_g0_6
T_13_20_wire_logic_cluster/lc_3/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_25_glb2local_3
T_15_25_lc_trk_g0_7
T_15_25_wire_logic_cluster/lc_4/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_25_glb2local_3
T_15_25_lc_trk_g0_7
T_15_25_wire_logic_cluster/lc_6/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_27_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_17_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_25_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_25_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_26_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_26_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_27_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_26_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_26_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_26_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_26_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_26_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_27_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_25_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_25_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_25_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_25_wire_logic_cluster/lc_5/s_r

End 

Net : G_535
T_13_16_wire_logic_cluster/lc_3/out
T_7_16_sp12_h_l_1
T_17_16_lc_trk_g0_6
T_17_16_wire_logic_cluster/lc_2/in_0

T_13_16_wire_logic_cluster/lc_3/out
T_13_15_sp12_v_t_22
T_2_15_sp12_h_l_1
T_1_15_sp12_v_t_22
T_1_17_lc_trk_g2_5
T_1_17_wire_logic_cluster/lc_0/in_1

T_13_16_wire_logic_cluster/lc_3/out
T_13_15_sp12_v_t_22
T_13_19_lc_trk_g3_1
T_13_19_wire_logic_cluster/lc_1/in_3

T_13_16_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_5/in_1

T_13_16_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_2/in_0

T_13_16_wire_logic_cluster/lc_3/out
T_13_15_sp12_v_t_22
T_13_19_lc_trk_g3_1
T_13_19_wire_logic_cluster/lc_2/in_0

T_13_16_wire_logic_cluster/lc_3/out
T_13_15_sp4_v_t_38
T_13_19_sp4_v_t_38
T_13_15_sp4_v_t_46
T_12_17_lc_trk_g0_0
T_12_17_wire_logic_cluster/lc_2/in_0

T_13_16_wire_logic_cluster/lc_3/out
T_13_15_sp4_v_t_38
T_13_19_sp4_v_t_38
T_13_15_sp4_v_t_46
T_12_17_lc_trk_g0_0
T_12_17_wire_logic_cluster/lc_4/in_0

T_13_16_wire_logic_cluster/lc_3/out
T_13_15_sp4_v_t_38
T_13_19_sp4_v_t_38
T_13_15_sp4_v_t_46
T_12_17_lc_trk_g0_0
T_12_17_wire_logic_cluster/lc_6/in_0

T_13_16_wire_logic_cluster/lc_3/out
T_7_16_sp12_h_l_1
T_18_16_sp12_v_t_22
T_18_21_lc_trk_g2_6
T_18_21_wire_logic_cluster/lc_0/in_0

T_13_16_wire_logic_cluster/lc_3/out
T_7_16_sp12_h_l_1
T_18_16_sp12_v_t_22
T_18_21_lc_trk_g2_6
T_18_21_wire_logic_cluster/lc_2/in_0

T_13_16_wire_logic_cluster/lc_3/out
T_7_16_sp12_h_l_1
T_18_16_sp12_v_t_22
T_18_21_lc_trk_g3_6
T_18_21_wire_logic_cluster/lc_1/in_0

T_13_16_wire_logic_cluster/lc_3/out
T_7_16_sp12_h_l_1
T_18_16_sp12_v_t_22
T_18_21_lc_trk_g3_6
T_18_21_wire_logic_cluster/lc_3/in_0

T_13_16_wire_logic_cluster/lc_3/out
T_14_16_sp4_h_l_6
T_17_16_sp4_v_t_46
T_17_20_lc_trk_g1_3
T_17_20_wire_logic_cluster/lc_2/in_0

T_13_16_wire_logic_cluster/lc_3/out
T_14_16_sp4_h_l_6
T_17_16_sp4_v_t_46
T_16_17_lc_trk_g3_6
T_16_17_wire_logic_cluster/lc_4/in_1

T_13_16_wire_logic_cluster/lc_3/out
T_13_15_sp4_v_t_38
T_13_19_sp4_v_t_38
T_13_23_lc_trk_g1_3
T_13_23_wire_logic_cluster/lc_6/cen

T_13_16_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g0_3
T_12_17_wire_logic_cluster/lc_1/in_0

T_13_16_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g0_3
T_12_17_wire_logic_cluster/lc_3/in_0

T_13_16_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g0_3
T_12_17_wire_logic_cluster/lc_5/in_0

T_13_16_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g0_3
T_12_17_wire_logic_cluster/lc_7/in_0

T_13_16_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g3_3
T_12_16_wire_logic_cluster/lc_4/in_0

T_13_16_wire_logic_cluster/lc_3/out
T_14_17_lc_trk_g3_3
T_14_17_wire_logic_cluster/lc_5/in_1

T_13_16_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g3_3
T_12_16_wire_logic_cluster/lc_5/in_3

End 

Net : this_spr_ram.mem_out_bus3_1
T_25_15_wire_bram/ram/RDATA_11
T_24_15_sp4_h_l_0
T_23_15_sp4_v_t_43
T_23_19_lc_trk_g0_6
T_23_19_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.mult1_un47_sum_ac0_3_0_0
T_19_18_wire_logic_cluster/lc_6/out
T_20_18_lc_trk_g0_6
T_20_18_wire_logic_cluster/lc_0/in_0

T_19_18_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_44
T_20_21_sp4_h_l_9
T_20_21_lc_trk_g0_4
T_20_21_wire_logic_cluster/lc_1/in_1

T_19_18_wire_logic_cluster/lc_6/out
T_18_17_lc_trk_g2_6
T_18_17_wire_logic_cluster/lc_2/in_0

T_19_18_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_44
T_20_21_sp4_h_l_9
T_20_21_lc_trk_g0_4
T_20_21_input_2_4
T_20_21_wire_logic_cluster/lc_4/in_2

T_19_18_wire_logic_cluster/lc_6/out
T_18_17_lc_trk_g2_6
T_18_17_wire_logic_cluster/lc_5/in_1

T_19_18_wire_logic_cluster/lc_6/out
T_18_17_lc_trk_g2_6
T_18_17_wire_logic_cluster/lc_7/in_1

T_19_18_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_44
T_18_20_lc_trk_g3_4
T_18_20_wire_logic_cluster/lc_2/in_1

T_19_18_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_44
T_18_20_lc_trk_g3_4
T_18_20_wire_logic_cluster/lc_0/in_1

T_19_18_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g1_6
T_18_19_wire_logic_cluster/lc_7/in_0

End 

Net : this_ppu.un1_oam_data_1_cry_5
T_10_22_wire_logic_cluster/lc_5/cout
T_10_22_wire_logic_cluster/lc_6/in_3

Net : this_ppu.M_this_oam_ram_read_data_i_18
T_10_22_wire_logic_cluster/lc_2/out
T_10_22_lc_trk_g1_2
T_10_22_wire_logic_cluster/lc_2/in_1

End 

Net : M_this_oam_ram_read_data_18
T_8_26_wire_bram/ram/RDATA_2
T_8_22_sp4_v_t_47
T_9_22_sp4_h_l_10
T_10_22_lc_trk_g3_2
T_10_22_wire_logic_cluster/lc_2/in_3

T_8_26_wire_bram/ram/RDATA_2
T_7_26_sp4_h_l_2
T_10_22_sp4_v_t_39
T_10_23_lc_trk_g2_7
T_10_23_wire_logic_cluster/lc_0/in_3

End 

Net : this_ppu.un1_oam_data_1_cry_5_c_RNI1EKDZ0
T_10_22_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g0_6
T_10_21_wire_logic_cluster/lc_0/in_0

T_10_22_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_36
T_10_15_sp4_v_t_41
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals_CO0_0_i_i_cascade_
T_19_21_wire_logic_cluster/lc_6/ltout
T_19_21_wire_logic_cluster/lc_7/in_2

End 

Net : this_ppu.un1_oam_data_1_cry_6
T_10_22_wire_logic_cluster/lc_6/cout
T_10_22_wire_logic_cluster/lc_7/in_3

End 

Net : M_this_oam_ram_read_data_19
T_8_26_wire_bram/ram/RDATA_3
T_7_26_sp4_h_l_0
T_10_22_sp4_v_t_43
T_10_23_lc_trk_g3_3
T_10_23_wire_logic_cluster/lc_7/in_3

T_8_26_wire_bram/ram/RDATA_3
T_7_26_sp4_h_l_0
T_10_22_sp4_v_t_43
T_10_23_lc_trk_g3_3
T_10_23_wire_logic_cluster/lc_6/in_0

End 

Net : M_this_oam_ram_read_data_i_19
T_10_23_wire_logic_cluster/lc_7/out
T_10_22_lc_trk_g1_7
T_10_22_wire_logic_cluster/lc_3/in_1

End 

Net : this_ppu.un1_M_surface_x_q_c6
T_15_18_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g3_6
T_14_18_wire_logic_cluster/lc_4/in_3

End 

Net : this_ppu.un1_M_surface_x_q_c3_cascade_
T_15_18_wire_logic_cluster/lc_5/ltout
T_15_18_wire_logic_cluster/lc_6/in_2

End 

Net : this_ppu.N_91_0_cascade_
T_15_18_wire_logic_cluster/lc_4/ltout
T_15_18_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.SUM_2_i_i_1_0_3
T_19_17_wire_logic_cluster/lc_1/out
T_15_17_sp12_h_l_1
T_23_17_sp4_h_l_8
T_22_17_sp4_v_t_39
T_21_20_lc_trk_g2_7
T_21_20_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.N_39_0_0
T_21_20_wire_logic_cluster/lc_2/out
T_22_19_sp4_v_t_37
T_21_20_lc_trk_g2_5
T_21_20_wire_logic_cluster/lc_3/in_0

T_21_20_wire_logic_cluster/lc_2/out
T_22_19_sp4_v_t_37
T_21_20_lc_trk_g2_5
T_21_20_wire_logic_cluster/lc_4/in_1

End 

Net : this_vga_signals.g1_3_0_0_cascade_
T_21_20_wire_logic_cluster/lc_3/ltout
T_21_20_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.g3_cascade_
T_21_20_wire_logic_cluster/lc_4/ltout
T_21_20_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.N_836_0
T_17_19_wire_logic_cluster/lc_7/out
T_17_14_sp12_v_t_22
T_17_16_lc_trk_g3_5
T_17_16_input_2_2
T_17_16_wire_logic_cluster/lc_2/in_2

T_17_19_wire_logic_cluster/lc_7/out
T_17_16_sp4_v_t_38
T_16_17_lc_trk_g2_6
T_16_17_wire_logic_cluster/lc_3/in_3

T_17_19_wire_logic_cluster/lc_7/out
T_17_20_lc_trk_g1_7
T_17_20_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_signals.mult1_un61_sum_ac0_3_c_1_0_cascade_
T_17_21_wire_logic_cluster/lc_5/ltout
T_17_21_wire_logic_cluster/lc_6/in_2

End 

Net : this_ppu.un1_oam_data_1_cry_4
T_10_22_wire_logic_cluster/lc_4/cout
T_10_22_wire_logic_cluster/lc_5/in_3

Net : this_ppu.un1_oam_data_1_cry_4_c_RNIVAJDZ0
T_10_22_wire_logic_cluster/lc_5/out
T_10_21_lc_trk_g0_5
T_10_21_wire_logic_cluster/lc_0/in_1

T_10_22_wire_logic_cluster/lc_5/out
T_10_15_sp12_v_t_22
T_10_16_lc_trk_g3_6
T_10_16_wire_logic_cluster/lc_5/in_0

End 

Net : this_ppu.N_61_0
T_16_21_wire_logic_cluster/lc_6/out
T_16_21_lc_trk_g1_6
T_16_21_wire_logic_cluster/lc_3/in_0

T_16_21_wire_logic_cluster/lc_6/out
T_16_21_lc_trk_g1_6
T_16_21_wire_logic_cluster/lc_4/in_3

End 

Net : this_ppu.N_91_0
T_15_18_wire_logic_cluster/lc_4/out
T_8_18_sp12_h_l_0
T_13_18_lc_trk_g1_4
T_13_18_wire_logic_cluster/lc_2/in_1

T_15_18_wire_logic_cluster/lc_4/out
T_14_18_lc_trk_g2_4
T_14_18_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_oam_ram_read_data_i_20
T_10_25_wire_logic_cluster/lc_0/out
T_10_21_sp4_v_t_37
T_10_22_lc_trk_g2_5
T_10_22_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_oam_ram_read_data_20
T_8_26_wire_bram/ram/RDATA_4
T_8_25_sp4_v_t_38
T_9_25_sp4_h_l_8
T_10_25_lc_trk_g3_0
T_10_25_wire_logic_cluster/lc_0/in_3

T_8_26_wire_bram/ram/RDATA_4
T_8_25_sp4_v_t_38
T_9_25_sp4_h_l_8
T_12_21_sp4_v_t_39
T_13_21_sp4_h_l_2
T_12_21_lc_trk_g0_2
T_12_21_wire_logic_cluster/lc_1/in_3

End 

Net : this_ppu.un1_M_surface_x_q_c2
T_16_18_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g1_2
T_16_18_wire_logic_cluster/lc_5/in_0

End 

Net : this_ppu.N_1198_cascade_
T_16_18_wire_logic_cluster/lc_1/ltout
T_16_18_wire_logic_cluster/lc_2/in_2

End 

Net : this_ppu.un1_M_surface_x_q_c3
T_15_18_wire_logic_cluster/lc_5/out
T_14_18_lc_trk_g2_5
T_14_18_wire_logic_cluster/lc_7/in_0

End 

Net : this_vga_signals.g0_2_1
T_18_17_wire_logic_cluster/lc_5/out
T_18_16_sp4_v_t_42
T_19_20_sp4_h_l_7
T_20_20_lc_trk_g2_7
T_20_20_input_2_3
T_20_20_wire_logic_cluster/lc_3/in_2

End 

Net : this_spr_ram.mem_out_bus4_1
T_25_19_wire_bram/ram/RDATA_11
T_25_18_sp4_v_t_40
T_22_18_sp4_h_l_5
T_22_18_lc_trk_g1_0
T_22_18_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.M_oam_cache_cnt_d_0_sqmuxa_i_1_i_0
T_9_20_wire_logic_cluster/lc_1/out
T_9_20_sp4_h_l_7
T_13_20_sp4_h_l_10
T_13_20_lc_trk_g1_7
T_13_20_wire_logic_cluster/lc_7/in_3

T_9_20_wire_logic_cluster/lc_1/out
T_9_20_lc_trk_g3_1
T_9_20_wire_logic_cluster/lc_3/in_3

T_9_20_wire_logic_cluster/lc_1/out
T_9_20_sp4_h_l_7
T_13_20_sp4_h_l_10
T_16_20_sp4_v_t_38
T_16_23_lc_trk_g1_6
T_16_23_input_2_7
T_16_23_wire_logic_cluster/lc_7/in_2

T_9_20_wire_logic_cluster/lc_1/out
T_9_20_sp4_h_l_7
T_13_20_sp4_h_l_10
T_16_20_sp4_v_t_38
T_16_16_sp4_v_t_43
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_3/in_3

T_9_20_wire_logic_cluster/lc_1/out
T_9_20_sp4_h_l_7
T_13_20_sp4_h_l_10
T_16_20_sp4_v_t_38
T_15_21_lc_trk_g2_6
T_15_21_wire_logic_cluster/lc_0/in_0

T_9_20_wire_logic_cluster/lc_1/out
T_9_18_sp4_v_t_47
T_10_18_sp4_h_l_10
T_13_18_sp4_v_t_38
T_13_22_lc_trk_g1_3
T_13_22_wire_logic_cluster/lc_0/in_0

T_9_20_wire_logic_cluster/lc_1/out
T_9_18_sp4_v_t_47
T_10_18_sp4_h_l_10
T_14_18_sp4_h_l_10
T_14_18_lc_trk_g1_7
T_14_18_wire_logic_cluster/lc_4/in_0

T_9_20_wire_logic_cluster/lc_1/out
T_9_18_sp4_v_t_47
T_10_18_sp4_h_l_10
T_14_18_sp4_h_l_10
T_14_18_lc_trk_g1_7
T_14_18_wire_logic_cluster/lc_2/in_0

T_9_20_wire_logic_cluster/lc_1/out
T_9_18_sp4_v_t_47
T_10_18_sp4_h_l_10
T_14_18_sp4_h_l_6
T_14_18_lc_trk_g0_3
T_14_18_wire_logic_cluster/lc_1/in_0

T_9_20_wire_logic_cluster/lc_1/out
T_9_18_sp4_v_t_47
T_10_18_sp4_h_l_10
T_14_18_sp4_h_l_10
T_16_18_lc_trk_g3_7
T_16_18_wire_logic_cluster/lc_4/in_0

T_9_20_wire_logic_cluster/lc_1/out
T_9_18_sp4_v_t_47
T_10_18_sp4_h_l_10
T_14_18_sp4_h_l_10
T_14_18_lc_trk_g1_7
T_14_18_wire_logic_cluster/lc_3/in_1

T_9_20_wire_logic_cluster/lc_1/out
T_9_18_sp4_v_t_47
T_10_18_sp4_h_l_10
T_14_18_sp4_h_l_10
T_14_18_lc_trk_g1_7
T_14_18_wire_logic_cluster/lc_7/in_1

T_9_20_wire_logic_cluster/lc_1/out
T_9_18_sp4_v_t_47
T_10_18_sp4_h_l_10
T_14_18_sp4_h_l_10
T_16_18_lc_trk_g3_7
T_16_18_wire_logic_cluster/lc_5/in_1

T_9_20_wire_logic_cluster/lc_1/out
T_9_18_sp4_v_t_47
T_10_18_sp4_h_l_10
T_14_18_sp4_h_l_10
T_14_18_lc_trk_g1_7
T_14_18_input_2_0
T_14_18_wire_logic_cluster/lc_0/in_2

T_9_20_wire_logic_cluster/lc_1/out
T_9_20_sp4_h_l_7
T_13_20_sp4_h_l_10
T_16_20_sp4_v_t_38
T_16_21_lc_trk_g2_6
T_16_21_wire_logic_cluster/lc_3/in_3

T_9_20_wire_logic_cluster/lc_1/out
T_9_20_sp4_h_l_7
T_13_20_sp4_h_l_10
T_16_16_sp4_v_t_41
T_16_17_lc_trk_g2_1
T_16_17_wire_logic_cluster/lc_2/in_3

T_9_20_wire_logic_cluster/lc_1/out
T_9_18_sp4_v_t_47
T_10_18_sp4_h_l_10
T_14_18_sp4_h_l_10
T_14_18_lc_trk_g1_7
T_14_18_wire_logic_cluster/lc_5/in_3

T_9_20_wire_logic_cluster/lc_1/out
T_9_17_sp4_v_t_42
T_10_17_sp4_h_l_7
T_10_17_lc_trk_g0_2
T_10_17_input_2_4
T_10_17_wire_logic_cluster/lc_4/in_2

T_9_20_wire_logic_cluster/lc_1/out
T_9_20_sp4_h_l_7
T_13_20_sp4_h_l_10
T_13_20_lc_trk_g1_7
T_13_20_wire_logic_cluster/lc_1/in_3

T_9_20_wire_logic_cluster/lc_1/out
T_10_21_lc_trk_g3_1
T_10_21_wire_logic_cluster/lc_5/in_3

T_9_20_wire_logic_cluster/lc_1/out
T_10_19_lc_trk_g2_1
T_10_19_wire_logic_cluster/lc_0/in_3

T_9_20_wire_logic_cluster/lc_1/out
T_10_19_lc_trk_g2_1
T_10_19_wire_logic_cluster/lc_4/in_3

End 

Net : this_ppu.M_oam_cache_cnt_d_0_sqmuxa_i_1_i_0_0
T_13_20_wire_logic_cluster/lc_7/out
T_11_20_sp12_h_l_1
T_21_20_sp4_h_l_10
T_24_16_sp4_v_t_47
T_23_18_lc_trk_g2_2
T_23_18_wire_logic_cluster/lc_0/cen

T_13_20_wire_logic_cluster/lc_7/out
T_11_20_sp12_h_l_1
T_21_20_sp4_h_l_10
T_24_16_sp4_v_t_47
T_23_18_lc_trk_g2_2
T_23_18_wire_logic_cluster/lc_0/cen

T_13_20_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_43
T_14_22_sp4_h_l_6
T_14_22_lc_trk_g1_3
T_14_22_wire_logic_cluster/lc_2/cen

T_13_20_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_43
T_14_22_sp4_h_l_6
T_14_22_lc_trk_g1_3
T_14_22_wire_logic_cluster/lc_2/cen

T_13_20_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_43
T_14_22_sp4_h_l_6
T_14_22_lc_trk_g1_3
T_14_22_wire_logic_cluster/lc_2/cen

T_13_20_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_43
T_14_22_sp4_h_l_6
T_14_22_lc_trk_g1_3
T_14_22_wire_logic_cluster/lc_2/cen

T_13_20_wire_logic_cluster/lc_7/out
T_11_20_sp12_h_l_1
T_15_20_lc_trk_g0_2
T_15_20_wire_logic_cluster/lc_1/cen

T_13_20_wire_logic_cluster/lc_7/out
T_14_17_sp4_v_t_39
T_14_21_lc_trk_g0_2
T_14_21_wire_logic_cluster/lc_0/cen

T_13_20_wire_logic_cluster/lc_7/out
T_14_17_sp4_v_t_39
T_14_21_lc_trk_g0_2
T_14_21_wire_logic_cluster/lc_0/cen

T_13_20_wire_logic_cluster/lc_7/out
T_14_17_sp4_v_t_39
T_14_21_lc_trk_g0_2
T_14_21_wire_logic_cluster/lc_0/cen

T_13_20_wire_logic_cluster/lc_7/out
T_14_17_sp4_v_t_39
T_14_21_lc_trk_g0_2
T_14_21_wire_logic_cluster/lc_0/cen

T_13_20_wire_logic_cluster/lc_7/out
T_14_17_sp4_v_t_39
T_14_21_lc_trk_g0_2
T_14_21_wire_logic_cluster/lc_0/cen

T_13_20_wire_logic_cluster/lc_7/out
T_14_17_sp4_v_t_39
T_14_21_lc_trk_g0_2
T_14_21_wire_logic_cluster/lc_0/cen

T_13_20_wire_logic_cluster/lc_7/out
T_14_17_sp4_v_t_39
T_14_21_lc_trk_g0_2
T_14_21_wire_logic_cluster/lc_0/cen

End 

Net : N_792_0
T_9_20_wire_logic_cluster/lc_6/out
T_9_20_lc_trk_g2_6
T_9_20_wire_logic_cluster/lc_1/in_3

T_9_20_wire_logic_cluster/lc_6/out
T_8_20_sp12_h_l_0
T_11_20_lc_trk_g1_0
T_11_20_wire_logic_cluster/lc_0/in_3

T_9_20_wire_logic_cluster/lc_6/out
T_8_20_sp12_h_l_0
T_16_20_lc_trk_g0_3
T_16_20_wire_logic_cluster/lc_2/in_3

T_9_20_wire_logic_cluster/lc_6/out
T_8_20_sp12_h_l_0
T_17_20_lc_trk_g0_4
T_17_20_wire_logic_cluster/lc_3/in_1

End 

Net : this_ppu.m18_i_o2_1_cascade_
T_9_20_wire_logic_cluster/lc_5/ltout
T_9_20_wire_logic_cluster/lc_6/in_2

End 

Net : this_ppu.m18_i_o2_0
T_21_18_wire_logic_cluster/lc_0/out
T_21_14_sp12_v_t_23
T_10_14_sp12_h_l_0
T_9_14_sp12_v_t_23
T_9_20_lc_trk_g3_4
T_9_20_wire_logic_cluster/lc_5/in_0

End 

Net : M_this_vga_signals_address_1
T_10_21_wire_logic_cluster/lc_1/out
T_6_21_sp12_h_l_1
T_8_21_lc_trk_g0_6
T_8_21_input0_6
T_8_21_wire_bram/ram/RADDR_1

End 

Net : this_vga_signals.mult1_un82_sum_axbxc3_0_2
T_11_19_wire_logic_cluster/lc_2/out
T_11_18_sp4_v_t_36
T_10_21_lc_trk_g2_4
T_10_21_wire_logic_cluster/lc_1/in_3

T_11_19_wire_logic_cluster/lc_2/out
T_10_20_lc_trk_g1_2
T_10_20_wire_logic_cluster/lc_4/in_1

End 

Net : this_vga_signals.M_hcounter_qZ0Z_7
T_12_17_wire_logic_cluster/lc_6/out
T_12_16_sp4_v_t_44
T_12_20_lc_trk_g1_1
T_12_20_wire_logic_cluster/lc_4/in_0

T_12_17_wire_logic_cluster/lc_6/out
T_11_18_lc_trk_g0_6
T_11_18_wire_logic_cluster/lc_7/in_1

T_12_17_wire_logic_cluster/lc_6/out
T_11_18_lc_trk_g1_6
T_11_18_wire_logic_cluster/lc_6/in_3

T_12_17_wire_logic_cluster/lc_6/out
T_11_18_lc_trk_g1_6
T_11_18_wire_logic_cluster/lc_2/in_1

T_12_17_wire_logic_cluster/lc_6/out
T_12_16_sp4_v_t_44
T_12_20_sp4_v_t_40
T_11_21_lc_trk_g3_0
T_11_21_wire_logic_cluster/lc_2/in_3

T_12_17_wire_logic_cluster/lc_6/out
T_11_17_sp4_h_l_4
T_10_17_lc_trk_g0_4
T_10_17_wire_logic_cluster/lc_7/in_1

T_12_17_wire_logic_cluster/lc_6/out
T_12_17_lc_trk_g1_6
T_12_17_wire_logic_cluster/lc_6/in_1

T_12_17_wire_logic_cluster/lc_6/out
T_12_16_sp4_v_t_44
T_12_20_sp4_v_t_40
T_9_24_sp4_h_l_5
T_10_24_lc_trk_g2_5
T_10_24_wire_logic_cluster/lc_4/in_3

T_12_17_wire_logic_cluster/lc_6/out
T_12_16_sp4_v_t_44
T_12_20_sp4_v_t_40
T_9_24_sp4_h_l_5
T_8_20_sp4_v_t_40
T_7_24_lc_trk_g1_5
T_7_24_wire_logic_cluster/lc_2/in_0

End 

Net : this_vga_signals.mult1_un75_sum_axbxc3_cascade_
T_10_20_wire_logic_cluster/lc_0/ltout
T_10_20_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.mult1_un61_sum_axbxc3_2_3
T_12_19_wire_logic_cluster/lc_1/out
T_12_20_lc_trk_g0_1
T_12_20_wire_logic_cluster/lc_1/in_0

T_12_19_wire_logic_cluster/lc_1/out
T_12_20_lc_trk_g0_1
T_12_20_wire_logic_cluster/lc_6/in_1

T_12_19_wire_logic_cluster/lc_1/out
T_11_20_lc_trk_g1_1
T_11_20_wire_logic_cluster/lc_3/in_3

T_12_19_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_43
T_10_20_sp4_h_l_6
T_10_20_lc_trk_g0_3
T_10_20_wire_logic_cluster/lc_6/in_1

T_12_19_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g2_1
T_13_20_wire_logic_cluster/lc_4/in_3

T_12_19_wire_logic_cluster/lc_1/out
T_12_20_lc_trk_g0_1
T_12_20_wire_logic_cluster/lc_2/in_1

T_12_19_wire_logic_cluster/lc_1/out
T_13_17_sp4_v_t_46
T_12_21_lc_trk_g2_3
T_12_21_wire_logic_cluster/lc_5/in_0

End 

Net : this_vga_signals.mult1_un68_sum_axb2
T_12_20_wire_logic_cluster/lc_1/out
T_11_20_lc_trk_g2_1
T_11_20_wire_logic_cluster/lc_4/in_1

T_12_20_wire_logic_cluster/lc_1/out
T_12_20_lc_trk_g3_1
T_12_20_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.mult1_un82_sum_c3
T_11_20_wire_logic_cluster/lc_2/out
T_11_19_lc_trk_g0_2
T_11_19_wire_logic_cluster/lc_2/in_0

End 

Net : M_this_vga_signals_address_0
T_10_20_wire_logic_cluster/lc_4/out
T_9_20_sp4_h_l_0
T_8_20_sp4_v_t_43
T_8_21_lc_trk_g2_3
T_8_21_input0_7
T_8_21_wire_bram/ram/RADDR_0

End 

Net : this_vga_signals.haddress_1_0
T_10_20_wire_logic_cluster/lc_1/out
T_10_20_lc_trk_g2_1
T_10_20_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.mult1_un68_sum_c3_0
T_10_20_wire_logic_cluster/lc_6/out
T_10_20_lc_trk_g2_6
T_10_20_wire_logic_cluster/lc_5/in_3

T_10_20_wire_logic_cluster/lc_6/out
T_11_20_lc_trk_g0_6
T_11_20_wire_logic_cluster/lc_2/in_0

T_10_20_wire_logic_cluster/lc_6/out
T_11_20_lc_trk_g0_6
T_11_20_wire_logic_cluster/lc_5/in_3

T_10_20_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g1_6
T_10_21_wire_logic_cluster/lc_2/in_3

T_10_20_wire_logic_cluster/lc_6/out
T_11_19_lc_trk_g3_6
T_11_19_wire_logic_cluster/lc_2/in_3

T_10_20_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g1_6
T_10_21_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.N_968
T_12_20_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g0_4
T_12_19_wire_logic_cluster/lc_1/in_3

T_12_20_wire_logic_cluster/lc_4/out
T_12_20_lc_trk_g1_4
T_12_20_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.mult1_un68_sum_c3_1
T_11_20_wire_logic_cluster/lc_4/out
T_10_20_lc_trk_g3_4
T_10_20_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.mult1_un75_sum_axbxc3_0_0
T_10_20_wire_logic_cluster/lc_5/out
T_10_20_lc_trk_g2_5
T_10_20_wire_logic_cluster/lc_0/in_3

T_10_20_wire_logic_cluster/lc_5/out
T_10_20_lc_trk_g2_5
T_10_20_wire_logic_cluster/lc_2/in_3

End 

Net : this_ppu.un1_M_surface_x_q_c1
T_16_18_wire_logic_cluster/lc_6/out
T_15_18_sp4_h_l_4
T_14_18_lc_trk_g0_4
T_14_18_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.M_hcounter_qZ0Z_8
T_12_17_wire_logic_cluster/lc_7/out
T_11_18_lc_trk_g0_7
T_11_18_wire_logic_cluster/lc_7/in_0

T_12_17_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_46
T_12_20_lc_trk_g0_3
T_12_20_wire_logic_cluster/lc_4/in_1

T_12_17_wire_logic_cluster/lc_7/out
T_12_16_lc_trk_g0_7
T_12_16_wire_logic_cluster/lc_2/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_11_18_lc_trk_g1_7
T_11_18_wire_logic_cluster/lc_2/in_0

T_12_17_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_46
T_12_20_sp4_v_t_42
T_11_21_lc_trk_g3_2
T_11_21_wire_logic_cluster/lc_2/in_1

T_12_17_wire_logic_cluster/lc_7/out
T_11_17_lc_trk_g2_7
T_11_17_wire_logic_cluster/lc_6/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g3_7
T_12_17_wire_logic_cluster/lc_7/in_1

T_12_17_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_46
T_12_20_sp4_v_t_42
T_9_24_sp4_h_l_7
T_10_24_lc_trk_g3_7
T_10_24_wire_logic_cluster/lc_4/in_0

T_12_17_wire_logic_cluster/lc_7/out
T_12_12_sp12_v_t_22
T_0_24_span12_horz_1
T_7_24_lc_trk_g1_6
T_7_24_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.N_27_0_1_0_cascade_
T_17_21_wire_logic_cluster/lc_4/ltout
T_17_21_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.mult1_un61_sum_axbxc3_2_3_1_0_cascade_
T_12_19_wire_logic_cluster/lc_0/ltout
T_12_19_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.N_291_0
T_11_18_wire_logic_cluster/lc_7/out
T_12_19_lc_trk_g2_7
T_12_19_wire_logic_cluster/lc_0/in_1

T_11_18_wire_logic_cluster/lc_7/out
T_12_17_sp4_v_t_47
T_12_20_lc_trk_g1_7
T_12_20_wire_logic_cluster/lc_5/in_3

T_11_18_wire_logic_cluster/lc_7/out
T_12_17_sp4_v_t_47
T_12_20_lc_trk_g1_7
T_12_20_wire_logic_cluster/lc_0/in_0

End 

Net : this_vga_signals.mult1_un61_sum_axbxc3_0_0_tz
T_12_19_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g2_2
T_12_19_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_signals.M_hcounter_qZ0Z_5
T_12_17_wire_logic_cluster/lc_4/out
T_12_16_sp4_v_t_40
T_12_19_lc_trk_g0_0
T_12_19_wire_logic_cluster/lc_2/in_0

T_12_17_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g1_4
T_11_18_wire_logic_cluster/lc_6/in_1

T_12_17_wire_logic_cluster/lc_4/out
T_12_16_sp4_v_t_40
T_12_19_lc_trk_g0_0
T_12_19_input_2_0
T_12_19_wire_logic_cluster/lc_0/in_2

T_12_17_wire_logic_cluster/lc_4/out
T_12_9_sp12_v_t_23
T_12_20_lc_trk_g3_3
T_12_20_wire_logic_cluster/lc_5/in_1

T_12_17_wire_logic_cluster/lc_4/out
T_13_16_sp4_v_t_41
T_13_20_lc_trk_g1_4
T_13_20_wire_logic_cluster/lc_2/in_1

T_12_17_wire_logic_cluster/lc_4/out
T_12_9_sp12_v_t_23
T_12_20_lc_trk_g3_3
T_12_20_input_2_0
T_12_20_wire_logic_cluster/lc_0/in_2

T_12_17_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g3_4
T_12_17_wire_logic_cluster/lc_4/in_1

T_12_17_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g1_4
T_12_16_input_2_7
T_12_16_wire_logic_cluster/lc_7/in_2

T_12_17_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g3_4
T_11_16_input_2_7
T_11_16_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.M_hcounter_qZ0Z_9
T_12_18_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_45
T_12_20_lc_trk_g0_0
T_12_20_input_2_4
T_12_20_wire_logic_cluster/lc_4/in_2

T_12_18_wire_logic_cluster/lc_0/out
T_11_18_lc_trk_g3_0
T_11_18_input_2_7
T_11_18_wire_logic_cluster/lc_7/in_2

T_12_18_wire_logic_cluster/lc_0/out
T_12_15_sp4_v_t_40
T_12_16_lc_trk_g3_0
T_12_16_wire_logic_cluster/lc_2/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_11_18_lc_trk_g3_0
T_11_18_wire_logic_cluster/lc_2/in_3

T_12_18_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_45
T_12_20_sp4_v_t_41
T_11_21_lc_trk_g3_1
T_11_21_wire_logic_cluster/lc_2/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_11_17_lc_trk_g3_0
T_11_17_wire_logic_cluster/lc_6/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g1_0
T_12_18_wire_logic_cluster/lc_0/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_45
T_12_20_sp4_v_t_41
T_12_24_sp4_v_t_42
T_9_24_sp4_h_l_1
T_10_24_lc_trk_g3_1
T_10_24_input_2_4
T_10_24_wire_logic_cluster/lc_4/in_2

T_12_18_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_45
T_12_20_sp4_v_t_41
T_12_24_sp4_v_t_42
T_9_24_sp4_h_l_1
T_5_24_sp4_h_l_4
T_7_24_lc_trk_g2_1
T_7_24_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.M_hcounter_qZ0Z_4
T_12_17_wire_logic_cluster/lc_3/out
T_12_16_sp4_v_t_38
T_12_19_lc_trk_g1_6
T_12_19_wire_logic_cluster/lc_2/in_1

T_12_17_wire_logic_cluster/lc_3/out
T_12_16_sp4_v_t_38
T_12_19_lc_trk_g0_6
T_12_19_wire_logic_cluster/lc_0/in_0

T_12_17_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_39
T_13_20_lc_trk_g1_2
T_13_20_wire_logic_cluster/lc_2/in_3

T_12_17_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_1/in_3

T_12_17_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_39
T_12_20_lc_trk_g1_2
T_12_20_wire_logic_cluster/lc_6/in_3

T_12_17_wire_logic_cluster/lc_3/out
T_12_16_sp4_v_t_38
T_9_20_sp4_h_l_8
T_11_20_lc_trk_g2_5
T_11_20_wire_logic_cluster/lc_3/in_0

T_12_17_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_39
T_13_20_lc_trk_g0_2
T_13_20_wire_logic_cluster/lc_4/in_0

T_12_17_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_39
T_12_20_lc_trk_g1_2
T_12_20_wire_logic_cluster/lc_2/in_3

T_12_17_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g1_3
T_12_17_wire_logic_cluster/lc_3/in_1

T_12_17_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_7/in_3

T_12_17_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g3_3
T_11_16_input_2_0
T_11_16_wire_logic_cluster/lc_0/in_2

End 

Net : this_vga_signals.N_5_i_0_cascade_
T_22_19_wire_logic_cluster/lc_1/ltout
T_22_19_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.M_hcounter_qZ0Z_6
T_12_17_wire_logic_cluster/lc_5/out
T_12_16_sp4_v_t_42
T_12_19_lc_trk_g1_2
T_12_19_wire_logic_cluster/lc_2/in_3

T_12_17_wire_logic_cluster/lc_5/out
T_12_16_sp4_v_t_42
T_12_20_lc_trk_g0_7
T_12_20_wire_logic_cluster/lc_4/in_3

T_12_17_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g1_5
T_11_18_wire_logic_cluster/lc_7/in_3

T_12_17_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g1_5
T_11_18_wire_logic_cluster/lc_6/in_0

T_12_17_wire_logic_cluster/lc_5/out
T_12_16_sp4_v_t_42
T_12_19_lc_trk_g1_2
T_12_19_wire_logic_cluster/lc_0/in_3

T_12_17_wire_logic_cluster/lc_5/out
T_12_16_sp4_v_t_42
T_12_20_lc_trk_g0_7
T_12_20_wire_logic_cluster/lc_5/in_0

T_12_17_wire_logic_cluster/lc_5/out
T_12_16_sp4_v_t_42
T_12_20_lc_trk_g0_7
T_12_20_wire_logic_cluster/lc_0/in_3

T_12_17_wire_logic_cluster/lc_5/out
T_11_17_sp4_h_l_2
T_10_17_lc_trk_g1_2
T_10_17_input_2_7
T_10_17_wire_logic_cluster/lc_7/in_2

T_12_17_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g1_5
T_12_17_wire_logic_cluster/lc_5/in_1

T_12_17_wire_logic_cluster/lc_5/out
T_11_16_lc_trk_g2_5
T_11_16_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.mult1_un75_sum_c2_0
T_11_20_wire_logic_cluster/lc_5/out
T_11_19_lc_trk_g0_5
T_11_19_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.mult1_un68_sum_axb1
T_12_20_wire_logic_cluster/lc_6/out
T_11_20_lc_trk_g3_6
T_11_20_wire_logic_cluster/lc_4/in_3

T_12_20_wire_logic_cluster/lc_6/out
T_11_20_lc_trk_g3_6
T_11_20_wire_logic_cluster/lc_1/in_0

End 

Net : this_vga_signals.mult1_un54_sum_1_1
T_18_20_wire_logic_cluster/lc_2/out
T_18_20_sp4_h_l_9
T_20_20_lc_trk_g3_4
T_20_20_wire_logic_cluster/lc_1/in_0

End 

Net : this_vga_signals.mult1_un61_sum_ac0_3_c_0
T_18_20_wire_logic_cluster/lc_1/out
T_17_19_lc_trk_g2_1
T_17_19_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.N_27_0_0
T_19_20_wire_logic_cluster/lc_0/out
T_18_20_lc_trk_g2_0
T_18_20_wire_logic_cluster/lc_1/in_1

End 

Net : this_spr_ram.mem_radregZ0Z_13
T_23_17_wire_logic_cluster/lc_4/out
T_23_15_sp4_v_t_37
T_23_19_lc_trk_g1_0
T_23_19_wire_logic_cluster/lc_6/in_3

T_23_17_wire_logic_cluster/lc_4/out
T_24_17_lc_trk_g1_4
T_24_17_wire_logic_cluster/lc_6/in_1

T_23_17_wire_logic_cluster/lc_4/out
T_23_15_sp4_v_t_37
T_23_19_lc_trk_g1_0
T_23_19_wire_logic_cluster/lc_3/in_0

T_23_17_wire_logic_cluster/lc_4/out
T_23_15_sp4_v_t_37
T_23_19_lc_trk_g1_0
T_23_19_wire_logic_cluster/lc_2/in_3

T_23_17_wire_logic_cluster/lc_4/out
T_23_15_sp4_v_t_37
T_23_19_lc_trk_g1_0
T_23_19_wire_logic_cluster/lc_7/in_0

T_23_17_wire_logic_cluster/lc_4/out
T_23_17_lc_trk_g1_4
T_23_17_wire_logic_cluster/lc_7/in_0

T_23_17_wire_logic_cluster/lc_4/out
T_23_17_lc_trk_g2_4
T_23_17_wire_logic_cluster/lc_6/in_0

T_23_17_wire_logic_cluster/lc_4/out
T_23_15_sp4_v_t_37
T_23_19_lc_trk_g1_0
T_23_19_wire_logic_cluster/lc_4/in_3

T_23_17_wire_logic_cluster/lc_4/out
T_23_13_sp4_v_t_45
T_23_15_lc_trk_g2_0
T_23_15_wire_logic_cluster/lc_1/in_3

T_23_17_wire_logic_cluster/lc_4/out
T_23_17_lc_trk_g2_4
T_23_17_wire_logic_cluster/lc_0/in_0

T_23_17_wire_logic_cluster/lc_4/out
T_23_15_sp4_v_t_37
T_23_11_sp4_v_t_45
T_23_15_sp4_v_t_41
T_22_18_lc_trk_g3_1
T_22_18_wire_logic_cluster/lc_0/in_0

T_23_17_wire_logic_cluster/lc_4/out
T_24_18_lc_trk_g3_4
T_24_18_wire_logic_cluster/lc_2/in_1

T_23_17_wire_logic_cluster/lc_4/out
T_23_16_lc_trk_g0_4
T_23_16_wire_logic_cluster/lc_7/in_3

T_23_17_wire_logic_cluster/lc_4/out
T_22_17_lc_trk_g2_4
T_22_17_wire_logic_cluster/lc_6/in_0

T_23_17_wire_logic_cluster/lc_4/out
T_23_15_sp4_v_t_37
T_23_19_lc_trk_g1_0
T_23_19_wire_logic_cluster/lc_5/in_0

T_23_17_wire_logic_cluster/lc_4/out
T_22_17_lc_trk_g2_4
T_22_17_wire_logic_cluster/lc_2/in_0

End 

Net : this_vga_signals.g4
T_21_21_wire_logic_cluster/lc_4/out
T_14_21_sp12_h_l_0
T_17_21_lc_trk_g1_0
T_17_21_wire_logic_cluster/lc_4/in_1

End 

Net : this_ppu.un1_M_surface_x_q_c2_cascade_
T_16_18_wire_logic_cluster/lc_2/ltout
T_16_18_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.mult1_un61_sum_axbxc3_2_2
T_12_20_wire_logic_cluster/lc_5/out
T_12_20_lc_trk_g1_5
T_12_20_wire_logic_cluster/lc_1/in_3

T_12_20_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g3_5
T_11_20_wire_logic_cluster/lc_3/in_1

T_12_20_wire_logic_cluster/lc_5/out
T_13_20_lc_trk_g0_5
T_13_20_wire_logic_cluster/lc_4/in_1

T_12_20_wire_logic_cluster/lc_5/out
T_12_20_lc_trk_g1_5
T_12_20_wire_logic_cluster/lc_2/in_0

T_12_20_wire_logic_cluster/lc_5/out
T_12_21_lc_trk_g1_5
T_12_21_wire_logic_cluster/lc_5/in_3

End 

Net : this_ppu.un1_M_surface_x_q_c5_cascade_
T_16_18_wire_logic_cluster/lc_3/ltout
T_16_18_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.mult1_un54_sum_0_1
T_18_17_wire_logic_cluster/lc_7/out
T_17_17_sp4_h_l_6
T_20_17_sp4_v_t_43
T_20_21_lc_trk_g0_6
T_20_21_input_2_0
T_20_21_wire_logic_cluster/lc_0/in_2

End 

Net : this_vga_signals.N_5_0_0
T_21_20_wire_logic_cluster/lc_1/out
T_22_16_sp4_v_t_38
T_21_20_lc_trk_g1_3
T_21_20_wire_logic_cluster/lc_3/in_3

End 

Net : this_ppu.un1_M_state_q_7_i_0
T_12_19_wire_logic_cluster/lc_3/out
T_10_19_sp4_h_l_3
T_9_19_lc_trk_g0_3
T_9_19_wire_logic_cluster/lc_2/in_3

End 

Net : this_ppu.M_oam_cache_read_data_i_10
T_10_16_wire_logic_cluster/lc_6/out
T_11_15_sp4_v_t_45
T_12_19_sp4_h_l_2
T_14_19_lc_trk_g2_7
T_14_19_wire_logic_cluster/lc_2/in_1

End 

Net : this_ppu.m68_0_o2_0
T_14_19_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g2_3
T_13_19_wire_logic_cluster/lc_6/in_3

End 

Net : this_ppu.offset_x_4
T_14_19_wire_logic_cluster/lc_4/out
T_14_19_lc_trk_g1_4
T_14_19_wire_logic_cluster/lc_3/in_0

End 

Net : this_ppu.offset_x_cry_3
T_14_19_wire_logic_cluster/lc_3/cout
T_14_19_wire_logic_cluster/lc_4/in_3

Net : this_ppu.oam_cache.M_oam_cache_read_data_10
T_10_16_wire_logic_cluster/lc_4/out
T_10_16_lc_trk_g1_4
T_10_16_wire_logic_cluster/lc_6/in_3

End 

Net : this_ppu.N_82_0
T_13_19_wire_logic_cluster/lc_6/out
T_12_19_lc_trk_g2_6
T_12_19_wire_logic_cluster/lc_3/in_3

T_13_19_wire_logic_cluster/lc_6/out
T_13_19_sp4_h_l_1
T_15_19_lc_trk_g3_4
T_15_19_wire_logic_cluster/lc_4/in_3

T_13_19_wire_logic_cluster/lc_6/out
T_13_19_sp4_h_l_1
T_16_19_sp4_v_t_36
T_16_20_lc_trk_g2_4
T_16_20_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.mult1_un75_sum_axb1
T_10_21_wire_logic_cluster/lc_2/out
T_10_20_lc_trk_g0_2
T_10_20_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals_M_vcounter_q_5
T_22_19_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_40
T_19_20_sp4_h_l_10
T_18_16_sp4_v_t_47
T_18_17_lc_trk_g2_7
T_18_17_wire_logic_cluster/lc_2/in_3

T_22_19_wire_logic_cluster/lc_0/out
T_19_19_sp12_h_l_0
T_18_19_lc_trk_g1_0
T_18_19_wire_logic_cluster/lc_6/in_1

T_22_19_wire_logic_cluster/lc_0/out
T_22_19_lc_trk_g0_0
T_22_19_wire_logic_cluster/lc_1/in_1

T_22_19_wire_logic_cluster/lc_0/out
T_22_19_sp4_h_l_5
T_21_15_sp4_v_t_40
T_20_18_lc_trk_g3_0
T_20_18_wire_logic_cluster/lc_1/in_0

T_22_19_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_40
T_19_20_sp4_h_l_10
T_15_20_sp4_h_l_6
T_17_20_lc_trk_g3_3
T_17_20_wire_logic_cluster/lc_5/in_3

T_22_19_wire_logic_cluster/lc_0/out
T_22_19_sp4_h_l_5
T_21_15_sp4_v_t_40
T_20_18_lc_trk_g3_0
T_20_18_wire_logic_cluster/lc_6/in_1

T_22_19_wire_logic_cluster/lc_0/out
T_22_19_sp4_h_l_5
T_18_19_sp4_h_l_5
T_17_19_lc_trk_g0_5
T_17_19_wire_logic_cluster/lc_7/in_0

T_22_19_wire_logic_cluster/lc_0/out
T_19_19_sp12_h_l_0
T_20_19_lc_trk_g1_4
T_20_19_input_2_3
T_20_19_wire_logic_cluster/lc_3/in_2

T_22_19_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_40
T_19_20_sp4_h_l_10
T_15_20_sp4_h_l_6
T_17_20_lc_trk_g3_3
T_17_20_wire_logic_cluster/lc_6/in_0

T_22_19_wire_logic_cluster/lc_0/out
T_22_19_sp4_h_l_5
T_21_19_sp4_v_t_46
T_20_22_lc_trk_g3_6
T_20_22_input_2_1
T_20_22_wire_logic_cluster/lc_1/in_2

T_22_19_wire_logic_cluster/lc_0/out
T_19_19_sp12_h_l_0
T_20_19_lc_trk_g1_4
T_20_19_input_2_5
T_20_19_wire_logic_cluster/lc_5/in_2

T_22_19_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_40
T_19_20_sp4_h_l_10
T_18_16_sp4_v_t_47
T_18_17_lc_trk_g2_7
T_18_17_wire_logic_cluster/lc_5/in_0

T_22_19_wire_logic_cluster/lc_0/out
T_22_19_lc_trk_g1_0
T_22_19_input_2_3
T_22_19_wire_logic_cluster/lc_3/in_2

T_22_19_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_40
T_19_20_sp4_h_l_10
T_15_20_sp4_h_l_6
T_17_20_lc_trk_g2_3
T_17_20_wire_logic_cluster/lc_7/in_0

T_22_19_wire_logic_cluster/lc_0/out
T_19_19_sp12_h_l_0
T_20_19_lc_trk_g0_4
T_20_19_input_2_2
T_20_19_wire_logic_cluster/lc_2/in_2

T_22_19_wire_logic_cluster/lc_0/out
T_23_16_sp4_v_t_41
T_20_20_sp4_h_l_9
T_19_20_sp4_v_t_38
T_19_21_lc_trk_g3_6
T_19_21_input_2_3
T_19_21_wire_logic_cluster/lc_3/in_2

T_22_19_wire_logic_cluster/lc_0/out
T_22_19_lc_trk_g0_0
T_22_19_input_2_4
T_22_19_wire_logic_cluster/lc_4/in_2

T_22_19_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_40
T_19_20_sp4_h_l_10
T_15_20_sp4_h_l_6
T_11_20_sp4_h_l_2
T_7_20_sp4_h_l_2
T_9_20_lc_trk_g3_7
T_9_20_wire_logic_cluster/lc_5/in_1

T_22_19_wire_logic_cluster/lc_0/out
T_22_19_sp4_h_l_5
T_21_19_sp4_v_t_46
T_20_21_lc_trk_g2_3
T_20_21_wire_logic_cluster/lc_4/in_3

T_22_19_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_40
T_19_20_sp4_h_l_10
T_18_16_sp4_v_t_47
T_18_17_lc_trk_g2_7
T_18_17_wire_logic_cluster/lc_7/in_0

T_22_19_wire_logic_cluster/lc_0/out
T_22_20_lc_trk_g1_0
T_22_20_input_2_3
T_22_20_wire_logic_cluster/lc_3/in_2

T_22_19_wire_logic_cluster/lc_0/out
T_22_19_sp4_h_l_5
T_18_19_sp4_h_l_5
T_17_19_sp4_v_t_40
T_17_21_lc_trk_g2_5
T_17_21_wire_logic_cluster/lc_5/in_0

T_22_19_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_40
T_19_20_sp4_h_l_10
T_18_20_lc_trk_g0_2
T_18_20_wire_logic_cluster/lc_2/in_0

T_22_19_wire_logic_cluster/lc_0/out
T_21_20_lc_trk_g0_0
T_21_20_wire_logic_cluster/lc_3/in_1

T_22_19_wire_logic_cluster/lc_0/out
T_21_19_lc_trk_g2_0
T_21_19_wire_logic_cluster/lc_3/in_1

T_22_19_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_40
T_19_20_sp4_h_l_10
T_18_20_lc_trk_g0_2
T_18_20_wire_logic_cluster/lc_0/in_0

T_22_19_wire_logic_cluster/lc_0/out
T_22_19_sp4_h_l_5
T_18_19_sp4_h_l_5
T_17_15_sp4_v_t_40
T_17_17_lc_trk_g2_5
T_17_17_wire_logic_cluster/lc_0/in_1

T_22_19_wire_logic_cluster/lc_0/out
T_19_19_sp12_h_l_0
T_18_19_lc_trk_g1_0
T_18_19_input_2_7
T_18_19_wire_logic_cluster/lc_7/in_2

T_22_19_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_40
T_19_20_sp4_h_l_10
T_18_20_lc_trk_g1_2
T_18_20_input_2_1
T_18_20_wire_logic_cluster/lc_1/in_2

T_22_19_wire_logic_cluster/lc_0/out
T_19_19_sp12_h_l_0
T_18_19_sp12_v_t_23
T_18_21_lc_trk_g2_4
T_18_21_wire_logic_cluster/lc_5/in_1

T_22_19_wire_logic_cluster/lc_0/out
T_22_19_sp4_h_l_5
T_18_19_sp4_h_l_5
T_17_19_sp4_v_t_40
T_14_23_sp4_h_l_10
T_15_23_lc_trk_g3_2
T_15_23_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_ppu_vram_data_0
T_16_19_wire_logic_cluster/lc_3/out
T_16_10_sp12_v_t_22
T_5_22_sp12_h_l_1
T_8_22_lc_trk_g1_1
T_8_22_wire_bram/ram/WDATA_0

End 

Net : this_vga_signals.mult1_un75_sum_axbxc3
T_10_20_wire_logic_cluster/lc_0/out
T_10_21_lc_trk_g0_0
T_10_21_wire_logic_cluster/lc_1/in_1

T_10_20_wire_logic_cluster/lc_0/out
T_9_21_lc_trk_g1_0
T_9_21_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.mult1_un75_sum_c2_0_cascade_
T_11_20_wire_logic_cluster/lc_5/ltout
T_11_20_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.if_N_8_i
T_11_20_wire_logic_cluster/lc_6/out
T_10_20_lc_trk_g3_6
T_10_20_wire_logic_cluster/lc_3/in_0

End 

Net : this_vga_signals.mult1_un89_sum_c3_cascade_
T_10_20_wire_logic_cluster/lc_3/ltout
T_10_20_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_oam_ram_read_data_1
T_8_24_wire_bram/ram/RDATA_1
T_8_21_sp4_v_t_36
T_9_21_sp4_h_l_6
T_9_21_lc_trk_g0_3
T_9_21_wire_logic_cluster/lc_6/in_1

T_8_24_wire_bram/ram/RDATA_1
T_8_22_sp4_v_t_41
T_9_22_sp4_h_l_4
T_13_22_sp4_h_l_4
T_14_22_lc_trk_g2_4
T_14_22_wire_logic_cluster/lc_7/in_3

End 

Net : this_ppu.m28_e_i_a3_4
T_9_21_wire_logic_cluster/lc_6/out
T_9_19_sp4_v_t_41
T_10_19_sp4_h_l_9
T_11_19_lc_trk_g2_1
T_11_19_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.N_1184_7
T_11_19_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g1_0
T_12_19_wire_logic_cluster/lc_3/in_0

T_11_19_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_44
T_9_17_sp4_h_l_9
T_9_17_lc_trk_g1_4
T_9_17_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.mult1_un82_sum_axb1_cascade_
T_10_20_wire_logic_cluster/lc_2/ltout
T_10_20_wire_logic_cluster/lc_3/in_2

End 

Net : this_spr_ram.mem_radregZ0Z_12
T_22_16_wire_logic_cluster/lc_4/out
T_20_16_sp4_h_l_5
T_23_16_sp4_v_t_47
T_23_17_lc_trk_g2_7
T_23_17_wire_logic_cluster/lc_1/in_0

T_22_16_wire_logic_cluster/lc_4/out
T_20_16_sp4_h_l_5
T_23_16_sp4_v_t_47
T_23_18_lc_trk_g3_2
T_23_18_input_2_5
T_23_18_wire_logic_cluster/lc_5/in_2

T_22_16_wire_logic_cluster/lc_4/out
T_22_17_lc_trk_g1_4
T_22_17_wire_logic_cluster/lc_3/in_0

T_22_16_wire_logic_cluster/lc_4/out
T_20_16_sp4_h_l_5
T_23_16_sp4_v_t_47
T_22_18_lc_trk_g2_2
T_22_18_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.mult1_un68_sum_c3_0_cascade_
T_10_20_wire_logic_cluster/lc_6/ltout
T_10_20_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.if_m2
T_10_20_wire_logic_cluster/lc_7/out
T_10_20_lc_trk_g2_7
T_10_20_wire_logic_cluster/lc_0/in_1

T_10_20_wire_logic_cluster/lc_7/out
T_10_20_lc_trk_g2_7
T_10_20_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.mult1_un61_sum_ac0_3_c_0_1_0
T_17_20_wire_logic_cluster/lc_7/out
T_17_21_lc_trk_g1_7
T_17_21_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.vaddress_7_cascade_
T_19_20_wire_logic_cluster/lc_2/ltout
T_19_20_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_oam_ram_read_data_i_21
T_10_23_wire_logic_cluster/lc_4/out
T_10_22_lc_trk_g1_4
T_10_22_input_2_5
T_10_22_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_oam_ram_read_data_21
T_8_26_wire_bram/ram/RDATA_5
T_8_23_sp4_v_t_44
T_9_23_sp4_h_l_2
T_10_23_lc_trk_g3_2
T_10_23_wire_logic_cluster/lc_4/in_3

T_8_26_wire_bram/ram/RDATA_5
T_9_23_sp4_v_t_45
T_9_19_sp4_v_t_45
T_9_21_lc_trk_g3_0
T_9_21_wire_logic_cluster/lc_2/in_3

End 

Net : M_this_oam_ram_read_data_0
T_8_24_wire_bram/ram/RDATA_0
T_8_21_sp4_v_t_38
T_9_21_sp4_h_l_8
T_9_21_lc_trk_g0_5
T_9_21_wire_logic_cluster/lc_6/in_3

T_8_24_wire_bram/ram/RDATA_0
T_8_24_sp4_h_l_3
T_7_20_sp4_v_t_45
T_7_16_sp4_v_t_45
T_8_16_sp4_h_l_1
T_10_16_lc_trk_g2_4
T_10_16_wire_logic_cluster/lc_1/in_3

End 

Net : bfn_14_20_0_
T_14_20_wire_logic_cluster/carry_in_mux/cout
T_14_20_wire_logic_cluster/lc_0/in_3

End 

Net : this_ppu.offset_x_7
T_14_20_wire_logic_cluster/lc_0/out
T_13_19_lc_trk_g3_0
T_13_19_wire_logic_cluster/lc_6/in_1

End 

Net : this_vga_signals.g0_33_N_3L4
T_18_19_wire_logic_cluster/lc_7/out
T_18_20_lc_trk_g0_7
T_18_20_input_2_5
T_18_20_wire_logic_cluster/lc_5/in_2

End 

Net : this_ppu.N_841_0
T_9_20_wire_logic_cluster/lc_3/out
T_10_17_sp4_v_t_47
T_9_19_lc_trk_g0_1
T_9_19_wire_logic_cluster/lc_4/in_1

T_9_20_wire_logic_cluster/lc_3/out
T_9_19_lc_trk_g1_3
T_9_19_wire_logic_cluster/lc_0/in_0

T_9_20_wire_logic_cluster/lc_3/out
T_9_19_lc_trk_g1_3
T_9_19_wire_logic_cluster/lc_1/in_3

End 

Net : this_spr_ram.mem_radregZ0Z_11
T_22_16_wire_logic_cluster/lc_0/out
T_22_13_sp4_v_t_40
T_23_17_sp4_h_l_11
T_23_17_lc_trk_g0_6
T_23_17_wire_logic_cluster/lc_1/in_1

T_22_16_wire_logic_cluster/lc_0/out
T_23_14_sp4_v_t_44
T_23_18_lc_trk_g0_1
T_23_18_wire_logic_cluster/lc_5/in_0

T_22_16_wire_logic_cluster/lc_0/out
T_23_14_sp4_v_t_44
T_23_18_lc_trk_g0_1
T_23_18_wire_logic_cluster/lc_6/in_1

T_22_16_wire_logic_cluster/lc_0/out
T_22_17_lc_trk_g0_0
T_22_17_wire_logic_cluster/lc_3/in_1

T_22_16_wire_logic_cluster/lc_0/out
T_22_14_sp4_v_t_45
T_22_18_lc_trk_g0_0
T_22_18_input_2_6
T_22_18_wire_logic_cluster/lc_6/in_2

T_22_16_wire_logic_cluster/lc_0/out
T_22_14_sp4_v_t_45
T_22_18_lc_trk_g0_0
T_22_18_wire_logic_cluster/lc_1/in_1

T_22_16_wire_logic_cluster/lc_0/out
T_22_17_lc_trk_g0_0
T_22_17_wire_logic_cluster/lc_4/in_0

T_22_16_wire_logic_cluster/lc_0/out
T_22_14_sp4_v_t_45
T_22_18_lc_trk_g0_0
T_22_18_wire_logic_cluster/lc_2/in_0

End 

Net : this_vga_signals.M_hcounter_d7_0_i_0_o3_0_o3_4_a2_0
T_11_18_wire_logic_cluster/lc_6/out
T_12_15_sp4_v_t_37
T_12_16_lc_trk_g3_5
T_12_16_wire_logic_cluster/lc_2/in_0

End 

Net : this_vga_signals.M_hcounter_d7_0_i_0_0
T_12_16_wire_logic_cluster/lc_2/out
T_7_16_sp12_h_l_0
T_17_16_lc_trk_g0_7
T_17_16_wire_logic_cluster/lc_2/in_1

T_12_16_wire_logic_cluster/lc_2/out
T_7_16_sp12_h_l_0
T_16_16_sp4_h_l_11
T_19_16_sp4_v_t_41
T_19_20_sp4_v_t_41
T_18_21_lc_trk_g3_1
T_18_21_input_2_0
T_18_21_wire_logic_cluster/lc_0/in_2

T_12_16_wire_logic_cluster/lc_2/out
T_13_15_sp4_v_t_37
T_13_19_lc_trk_g0_0
T_13_19_wire_logic_cluster/lc_1/in_1

T_12_16_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g2_2
T_13_17_wire_logic_cluster/lc_5/in_3

T_12_16_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g2_2
T_13_17_wire_logic_cluster/lc_1/in_3

T_12_16_wire_logic_cluster/lc_2/out
T_7_16_sp12_h_l_0
T_16_16_sp4_h_l_11
T_19_16_sp4_v_t_41
T_16_20_sp4_h_l_4
T_17_20_lc_trk_g3_4
T_17_20_wire_logic_cluster/lc_1/in_0

T_12_16_wire_logic_cluster/lc_2/out
T_7_16_sp12_h_l_0
T_16_16_sp4_h_l_11
T_19_16_sp4_v_t_41
T_19_20_sp4_v_t_37
T_18_21_lc_trk_g2_5
T_18_21_wire_logic_cluster/lc_0/in_3

T_12_16_wire_logic_cluster/lc_2/out
T_13_15_sp4_v_t_37
T_13_19_sp4_v_t_37
T_13_23_lc_trk_g1_0
T_13_23_wire_logic_cluster/lc_0/in_3

T_12_16_wire_logic_cluster/lc_2/out
T_13_13_sp4_v_t_45
T_14_17_sp4_h_l_2
T_16_17_lc_trk_g2_7
T_16_17_wire_logic_cluster/lc_4/in_3

T_12_16_wire_logic_cluster/lc_2/out
T_13_13_sp4_v_t_45
T_14_17_sp4_h_l_2
T_14_17_lc_trk_g1_7
T_14_17_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.mult1_un68_sum_ac0_2
T_11_20_wire_logic_cluster/lc_3/out
T_12_20_lc_trk_g1_3
T_12_20_wire_logic_cluster/lc_7/in_1

End 

Net : this_vga_signals.mult1_un75_sum_axbxc3_0
T_12_20_wire_logic_cluster/lc_7/out
T_11_20_sp4_h_l_6
T_10_20_lc_trk_g0_6
T_10_20_wire_logic_cluster/lc_5/in_1

T_12_20_wire_logic_cluster/lc_7/out
T_11_20_lc_trk_g3_7
T_11_20_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.mult1_un68_sum_ac0_2_cascade_
T_11_20_wire_logic_cluster/lc_3/ltout
T_11_20_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.mult1_un54_sum_c3_cascade_
T_12_20_wire_logic_cluster/lc_0/ltout
T_12_20_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.N_5_i_0
T_22_19_wire_logic_cluster/lc_1/out
T_22_15_sp4_v_t_39
T_21_17_lc_trk_g1_2
T_21_17_wire_logic_cluster/lc_3/in_0

End 

Net : M_this_oam_ram_read_data_i_22
T_10_23_wire_logic_cluster/lc_2/out
T_10_22_lc_trk_g0_2
T_10_22_input_2_6
T_10_22_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_oam_ram_read_data_22
T_8_26_wire_bram/ram/RDATA_6
T_8_23_sp4_v_t_42
T_9_23_sp4_h_l_0
T_10_23_lc_trk_g3_0
T_10_23_wire_logic_cluster/lc_2/in_3

T_8_26_wire_bram/ram/RDATA_6
T_9_24_sp4_v_t_46
T_9_20_sp4_v_t_46
T_9_21_lc_trk_g3_6
T_9_21_wire_logic_cluster/lc_4/in_3

End 

Net : this_ppu.un1_oam_data_1_axb_7
T_11_22_wire_logic_cluster/lc_5/out
T_10_22_sp4_h_l_2
T_10_22_lc_trk_g0_7
T_10_22_wire_logic_cluster/lc_7/in_0

End 

Net : M_this_oam_ram_read_data_23
T_8_26_wire_bram/ram/RDATA_7
T_8_22_sp4_v_t_37
T_9_22_sp4_h_l_5
T_11_22_lc_trk_g2_0
T_11_22_wire_logic_cluster/lc_5/in_3

T_8_26_wire_bram/ram/RDATA_7
T_8_22_sp4_v_t_37
T_9_22_sp4_h_l_5
T_13_22_sp4_h_l_1
T_14_22_lc_trk_g2_1
T_14_22_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.if_N_9_0_0_cascade_
T_11_20_wire_logic_cluster/lc_1/ltout
T_11_20_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.mult1_un54_sum_2_1
T_18_20_wire_logic_cluster/lc_0/out
T_18_18_sp4_v_t_45
T_17_19_lc_trk_g3_5
T_17_19_input_2_0
T_17_19_wire_logic_cluster/lc_0/in_2

End 

Net : this_ppu.M_oam_cache_read_data_8
T_13_19_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g0_3
T_14_19_wire_logic_cluster/lc_0/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_14_18_lc_trk_g3_3
T_14_18_input_2_6
T_14_18_wire_logic_cluster/lc_6/in_2

End 

Net : this_ppu.M_oam_cache_read_data_i_8
T_14_19_wire_logic_cluster/lc_0/out
T_14_19_lc_trk_g3_0
T_14_19_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_oam_ram_read_data_3
T_8_24_wire_bram/ram/RDATA_3
T_9_20_sp4_v_t_44
T_9_21_lc_trk_g2_4
T_9_21_wire_logic_cluster/lc_6/in_0

T_8_24_wire_bram/ram/RDATA_3
T_9_20_sp4_v_t_44
T_9_16_sp4_v_t_40
T_9_17_lc_trk_g3_0
T_9_17_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.M_vcounter_qZ0Z_3
T_18_21_wire_logic_cluster/lc_3/out
T_18_18_sp4_v_t_46
T_17_20_lc_trk_g0_0
T_17_20_input_2_4
T_17_20_wire_logic_cluster/lc_4/in_2

T_18_21_wire_logic_cluster/lc_3/out
T_18_20_sp12_v_t_22
T_18_19_sp4_v_t_46
T_19_19_sp4_h_l_4
T_20_19_lc_trk_g2_4
T_20_19_wire_logic_cluster/lc_6/in_0

T_18_21_wire_logic_cluster/lc_3/out
T_19_21_lc_trk_g0_3
T_19_21_wire_logic_cluster/lc_4/in_1

T_18_21_wire_logic_cluster/lc_3/out
T_18_20_sp12_v_t_22
T_19_20_sp12_h_l_1
T_22_20_lc_trk_g1_1
T_22_20_input_2_2
T_22_20_wire_logic_cluster/lc_2/in_2

T_18_21_wire_logic_cluster/lc_3/out
T_18_20_sp12_v_t_22
T_18_19_sp4_v_t_46
T_19_19_sp4_h_l_11
T_19_19_lc_trk_g1_6
T_19_19_wire_logic_cluster/lc_3/in_0

T_18_21_wire_logic_cluster/lc_3/out
T_18_20_sp12_v_t_22
T_18_19_sp4_v_t_46
T_19_19_sp4_h_l_11
T_19_19_lc_trk_g1_6
T_19_19_wire_logic_cluster/lc_5/in_0

T_18_21_wire_logic_cluster/lc_3/out
T_18_20_sp12_v_t_22
T_18_19_sp4_v_t_46
T_19_19_sp4_h_l_4
T_18_19_lc_trk_g0_4
T_18_19_wire_logic_cluster/lc_1/in_1

T_18_21_wire_logic_cluster/lc_3/out
T_18_20_sp12_v_t_22
T_19_20_sp12_h_l_1
T_21_20_lc_trk_g0_6
T_21_20_input_2_6
T_21_20_wire_logic_cluster/lc_6/in_2

T_18_21_wire_logic_cluster/lc_3/out
T_18_20_sp12_v_t_22
T_18_19_sp4_v_t_46
T_19_19_sp4_h_l_11
T_19_19_lc_trk_g1_6
T_19_19_wire_logic_cluster/lc_0/in_1

T_18_21_wire_logic_cluster/lc_3/out
T_18_20_sp12_v_t_22
T_19_20_sp12_h_l_1
T_20_20_lc_trk_g0_5
T_20_20_input_2_5
T_20_20_wire_logic_cluster/lc_5/in_2

T_18_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_11
T_20_21_lc_trk_g3_6
T_20_21_wire_logic_cluster/lc_5/in_0

T_18_21_wire_logic_cluster/lc_3/out
T_18_18_sp4_v_t_46
T_17_20_lc_trk_g0_0
T_17_20_input_2_0
T_17_20_wire_logic_cluster/lc_0/in_2

T_18_21_wire_logic_cluster/lc_3/out
T_18_21_lc_trk_g1_3
T_18_21_wire_logic_cluster/lc_3/in_1

T_18_21_wire_logic_cluster/lc_3/out
T_18_22_lc_trk_g1_3
T_18_22_wire_logic_cluster/lc_5/in_1

End 

Net : N_771_0
T_17_20_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g1_4
T_17_19_input_2_7
T_17_19_wire_logic_cluster/lc_7/in_2

T_17_20_wire_logic_cluster/lc_4/out
T_10_20_sp12_h_l_0
T_9_20_lc_trk_g1_0
T_9_20_input_2_5
T_9_20_wire_logic_cluster/lc_5/in_2

T_17_20_wire_logic_cluster/lc_4/out
T_17_12_sp12_v_t_23
T_17_17_lc_trk_g3_7
T_17_17_input_2_0
T_17_17_wire_logic_cluster/lc_0/in_2

End 

Net : this_vga_signals.N_968_cascade_
T_12_20_wire_logic_cluster/lc_4/ltout
T_12_20_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_oam_ram_read_data_6
T_8_24_wire_bram/ram/RDATA_6
T_9_20_sp4_v_t_38
T_9_21_lc_trk_g2_6
T_9_21_input_2_6
T_9_21_wire_logic_cluster/lc_6/in_2

T_8_24_wire_bram/ram/RDATA_6
T_9_20_sp4_v_t_38
T_9_16_sp4_v_t_38
T_9_17_lc_trk_g2_6
T_9_17_wire_logic_cluster/lc_3/in_3

End 

Net : M_this_oam_ram_read_data_7
T_8_24_wire_bram/ram/RDATA_7
T_8_24_sp4_h_l_5
T_11_20_sp4_v_t_40
T_11_16_sp4_v_t_45
T_10_19_lc_trk_g3_5
T_10_19_wire_logic_cluster/lc_7/in_1

T_8_24_wire_bram/ram/RDATA_7
T_8_20_sp4_v_t_37
T_8_16_sp4_v_t_38
T_7_17_lc_trk_g2_6
T_7_17_wire_logic_cluster/lc_7/in_3

End 

Net : this_ppu.m28_e_i_a3_3
T_10_19_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g0_7
T_11_19_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_oam_ram_read_data_4
T_8_24_wire_bram/ram/RDATA_4
T_8_23_sp4_v_t_38
T_8_19_sp4_v_t_46
T_9_19_sp4_h_l_4
T_10_19_lc_trk_g2_4
T_10_19_wire_logic_cluster/lc_7/in_3

T_8_24_wire_bram/ram/RDATA_4
T_8_23_sp4_v_t_38
T_8_19_sp4_v_t_46
T_9_19_sp4_h_l_4
T_11_19_lc_trk_g3_1
T_11_19_wire_logic_cluster/lc_5/in_3

End 

Net : this_ppu.M_oam_cache_read_data_i_9
T_13_18_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g3_3
T_14_19_wire_logic_cluster/lc_1/in_1

End 

Net : this_ppu.oam_cache.M_oam_cache_read_data_9
T_13_17_wire_logic_cluster/lc_0/out
T_13_18_lc_trk_g0_0
T_13_18_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.mult1_un61_sum_axbxc3_2_2_cascade_
T_12_20_wire_logic_cluster/lc_5/ltout
T_12_20_wire_logic_cluster/lc_6/in_2

End 

Net : N_1001_0_cascade_
T_21_21_wire_logic_cluster/lc_3/ltout
T_21_21_wire_logic_cluster/lc_4/in_2

End 

Net : this_ppu.N_844_0
T_10_16_wire_logic_cluster/lc_5/out
T_9_17_lc_trk_g0_5
T_9_17_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_vga_signals_address_2
T_9_21_wire_logic_cluster/lc_0/out
T_8_21_lc_trk_g3_0
T_8_21_input0_5
T_8_21_wire_bram/ram/RADDR_2

End 

Net : M_this_ppu_vram_data_3
T_22_21_wire_logic_cluster/lc_6/out
T_22_18_sp4_v_t_36
T_19_22_sp4_h_l_1
T_15_22_sp4_h_l_1
T_11_22_sp4_h_l_1
T_7_22_sp4_h_l_9
T_8_22_lc_trk_g2_1
T_8_22_wire_bram/ram/WDATA_3

End 

Net : this_ppu.N_1205
T_16_23_wire_logic_cluster/lc_7/out
T_16_22_lc_trk_g1_7
T_16_22_wire_logic_cluster/lc_1/in_3

End 

Net : this_ppu.offset_x_cry_5
T_14_19_wire_logic_cluster/lc_5/cout
T_14_19_wire_logic_cluster/lc_6/in_3

Net : this_ppu.offset_x_6
T_14_19_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g2_6
T_13_19_wire_logic_cluster/lc_6/in_0

End 

Net : this_vga_signals.mult1_un61_sum_axbxc1_0
T_13_20_wire_logic_cluster/lc_2/out
T_12_20_lc_trk_g2_2
T_12_20_wire_logic_cluster/lc_1/in_1

T_13_20_wire_logic_cluster/lc_2/out
T_11_20_sp4_h_l_1
T_10_20_lc_trk_g1_1
T_10_20_wire_logic_cluster/lc_6/in_0

End 

Net : this_vga_signals.M_vcounter_qZ0Z_2
T_18_21_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g2_2
T_17_20_wire_logic_cluster/lc_4/in_0

T_18_21_wire_logic_cluster/lc_2/out
T_18_22_lc_trk_g1_2
T_18_22_wire_logic_cluster/lc_2/in_3

T_18_21_wire_logic_cluster/lc_2/out
T_19_21_lc_trk_g1_2
T_19_21_wire_logic_cluster/lc_4/in_3

T_18_21_wire_logic_cluster/lc_2/out
T_18_18_sp4_v_t_44
T_17_19_lc_trk_g3_4
T_17_19_wire_logic_cluster/lc_4/in_1

T_18_21_wire_logic_cluster/lc_2/out
T_19_18_sp4_v_t_45
T_19_19_lc_trk_g3_5
T_19_19_wire_logic_cluster/lc_3/in_1

T_18_21_wire_logic_cluster/lc_2/out
T_19_18_sp4_v_t_45
T_19_19_lc_trk_g3_5
T_19_19_wire_logic_cluster/lc_5/in_1

T_18_21_wire_logic_cluster/lc_2/out
T_18_21_sp4_h_l_9
T_21_17_sp4_v_t_38
T_20_19_lc_trk_g1_3
T_20_19_input_2_4
T_20_19_wire_logic_cluster/lc_4/in_2

T_18_21_wire_logic_cluster/lc_2/out
T_18_20_sp4_v_t_36
T_15_20_sp4_h_l_7
T_19_20_sp4_h_l_3
T_20_20_lc_trk_g2_3
T_20_20_wire_logic_cluster/lc_5/in_0

T_18_21_wire_logic_cluster/lc_2/out
T_19_18_sp4_v_t_45
T_19_19_lc_trk_g3_5
T_19_19_wire_logic_cluster/lc_0/in_0

T_18_21_wire_logic_cluster/lc_2/out
T_18_18_sp4_v_t_44
T_17_19_lc_trk_g3_4
T_17_19_wire_logic_cluster/lc_5/in_0

T_18_21_wire_logic_cluster/lc_2/out
T_18_21_lc_trk_g1_2
T_18_21_wire_logic_cluster/lc_2/in_1

T_18_21_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g2_2
T_17_20_wire_logic_cluster/lc_0/in_0

T_18_21_wire_logic_cluster/lc_2/out
T_18_22_lc_trk_g1_2
T_18_22_input_2_5
T_18_22_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.g1_0_0_0_cascade_
T_21_20_wire_logic_cluster/lc_0/ltout
T_21_20_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.M_vcounter_qZ0Z_1
T_18_21_wire_logic_cluster/lc_1/out
T_17_20_lc_trk_g2_1
T_17_20_wire_logic_cluster/lc_4/in_1

T_18_21_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g0_1
T_18_22_wire_logic_cluster/lc_2/in_1

T_18_21_wire_logic_cluster/lc_1/out
T_18_18_sp4_v_t_42
T_17_19_lc_trk_g3_2
T_17_19_wire_logic_cluster/lc_4/in_3

T_18_21_wire_logic_cluster/lc_1/out
T_18_21_lc_trk_g1_1
T_18_21_wire_logic_cluster/lc_1/in_1

T_18_21_wire_logic_cluster/lc_1/out
T_17_21_lc_trk_g2_1
T_17_21_wire_logic_cluster/lc_1/in_0

T_18_21_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g0_1
T_18_22_wire_logic_cluster/lc_5/in_0

End 

Net : this_ppu.M_oam_cache_read_data_i_11
T_13_19_wire_logic_cluster/lc_5/out
T_14_19_lc_trk_g1_5
T_14_19_wire_logic_cluster/lc_3/in_1

End 

Net : this_ppu.oam_cache.M_oam_cache_read_data_11
T_13_18_wire_logic_cluster/lc_4/out
T_13_19_lc_trk_g0_4
T_13_19_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.g0_0_0
T_18_22_wire_logic_cluster/lc_2/out
T_18_19_sp4_v_t_44
T_18_15_sp4_v_t_37
T_18_17_lc_trk_g3_0
T_18_17_input_2_5
T_18_17_wire_logic_cluster/lc_5/in_2

End 

Net : this_ppu.oam_cache.M_oam_cache_read_data_12
T_11_19_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g1_3
T_12_19_wire_logic_cluster/lc_5/in_3

End 

Net : this_ppu.M_oam_cache_read_data_i_12
T_12_19_wire_logic_cluster/lc_5/out
T_13_19_sp4_h_l_10
T_14_19_lc_trk_g3_2
T_14_19_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_spr_ram_read_data_1
T_22_18_wire_logic_cluster/lc_2/out
T_22_18_lc_trk_g0_2
T_22_18_wire_logic_cluster/lc_5/in_3

End 

Net : M_this_ppu_vram_data_1
T_22_18_wire_logic_cluster/lc_5/out
T_14_18_sp12_h_l_1
T_14_18_sp4_h_l_0
T_10_18_sp4_h_l_0
T_9_18_sp4_v_t_43
T_8_22_lc_trk_g1_6
T_8_22_wire_bram/ram/WDATA_1

End 

Net : M_this_spr_ram_read_data_2_cascade_
T_22_17_wire_logic_cluster/lc_4/ltout
T_22_17_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_ppu_vram_data_2
T_22_17_wire_logic_cluster/lc_5/out
T_22_10_sp12_v_t_22
T_11_22_sp12_h_l_1
T_0_22_span12_horz_5
T_8_22_lc_trk_g1_5
T_8_22_wire_bram/ram/WDATA_2

End 

Net : this_ppu.offset_x_cry_4
T_14_19_wire_logic_cluster/lc_4/cout
T_14_19_wire_logic_cluster/lc_5/in_3

Net : this_ppu.offset_x_5
T_14_19_wire_logic_cluster/lc_5/out
T_13_19_lc_trk_g3_5
T_13_19_input_2_6
T_13_19_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.M_vcounter_qZ0Z_0
T_18_21_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g3_0
T_17_20_wire_logic_cluster/lc_4/in_3

T_18_21_wire_logic_cluster/lc_0/out
T_18_21_lc_trk_g1_0
T_18_21_wire_logic_cluster/lc_0/in_1

T_18_21_wire_logic_cluster/lc_0/out
T_17_21_lc_trk_g2_0
T_17_21_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.mult1_un68_sum_axb1_cascade_
T_12_20_wire_logic_cluster/lc_6/ltout
T_12_20_wire_logic_cluster/lc_7/in_2

End 

Net : this_ppu.N_774_0
T_17_20_wire_logic_cluster/lc_5/out
T_18_20_sp4_h_l_10
T_14_20_sp4_h_l_1
T_10_20_sp4_h_l_9
T_9_20_lc_trk_g0_1
T_9_20_wire_logic_cluster/lc_6/in_1

T_17_20_wire_logic_cluster/lc_5/out
T_17_18_sp4_v_t_39
T_17_14_sp4_v_t_40
T_17_17_lc_trk_g0_0
T_17_17_wire_logic_cluster/lc_1/in_1

End 

Net : this_ppu.oam_cache.M_oam_cache_read_data_13
T_12_21_wire_logic_cluster/lc_3/out
T_13_18_sp4_v_t_47
T_13_19_lc_trk_g2_7
T_13_19_wire_logic_cluster/lc_0/in_3

End 

Net : this_ppu.M_oam_cache_read_data_i_13
T_13_19_wire_logic_cluster/lc_0/out
T_14_19_lc_trk_g0_0
T_14_19_wire_logic_cluster/lc_5/in_1

End 

Net : N_842_0
T_19_21_wire_logic_cluster/lc_1/out
T_20_18_sp4_v_t_43
T_21_18_sp4_h_l_6
T_23_18_lc_trk_g2_3
T_23_18_wire_logic_cluster/lc_4/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_18_21_sp4_h_l_10
T_14_21_sp4_h_l_10
T_10_21_sp4_h_l_6
T_11_21_lc_trk_g2_6
T_11_21_input_2_2
T_11_21_wire_logic_cluster/lc_2/in_2

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_22_21_lc_trk_g1_1
T_22_21_wire_logic_cluster/lc_1/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_18_21_sp4_h_l_10
T_14_21_sp4_h_l_10
T_13_17_sp4_v_t_38
T_10_17_sp4_h_l_9
T_10_17_lc_trk_g1_4
T_10_17_wire_logic_cluster/lc_7/in_0

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_16_21_lc_trk_g1_5
T_16_21_wire_logic_cluster/lc_5/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_18_21_sp4_h_l_10
T_14_21_sp4_h_l_10
T_13_21_lc_trk_g0_2
T_13_21_wire_logic_cluster/lc_7/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_24_21_lc_trk_g1_5
T_24_21_wire_logic_cluster/lc_1/in_3

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_3_21_sp12_h_l_1
T_7_21_sp4_h_l_4
T_6_17_sp4_v_t_41
T_6_18_lc_trk_g3_1
T_6_18_wire_logic_cluster/lc_6/in_0

T_19_21_wire_logic_cluster/lc_1/out
T_15_21_sp12_h_l_1
T_3_21_sp12_h_l_1
T_7_21_sp4_h_l_4
T_6_21_sp4_v_t_41
T_5_25_lc_trk_g1_4
T_5_25_wire_logic_cluster/lc_6/in_3

End 

Net : this_ppu.M_screen_y_q_esr_RNIJB7F7Z0Z_5
T_23_18_wire_logic_cluster/lc_4/out
T_23_17_sp4_v_t_40
T_20_21_sp4_h_l_10
T_16_21_sp4_h_l_10
T_12_21_sp4_h_l_1
T_14_21_lc_trk_g3_4
T_14_21_wire_logic_cluster/lc_6/in_1

End 

Net : bfn_14_22_0_
T_14_22_wire_logic_cluster/carry_in_mux/cout
T_14_22_wire_logic_cluster/lc_0/in_3

End 

Net : this_pixel_clk_M_counter_q_0
T_12_22_wire_logic_cluster/lc_0/out
T_13_19_sp4_v_t_41
T_13_15_sp4_v_t_42
T_13_16_lc_trk_g2_2
T_13_16_wire_logic_cluster/lc_3/in_1

T_12_22_wire_logic_cluster/lc_0/out
T_13_19_sp4_v_t_41
T_13_15_sp4_v_t_42
T_13_19_sp4_v_t_42
T_13_20_lc_trk_g2_2
T_13_20_wire_logic_cluster/lc_3/in_1

T_12_22_wire_logic_cluster/lc_0/out
T_12_22_lc_trk_g1_0
T_12_22_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.g1_0_1
T_20_22_wire_logic_cluster/lc_1/out
T_21_19_sp4_v_t_43
T_21_20_lc_trk_g3_3
T_21_20_wire_logic_cluster/lc_4/in_0

End 

Net : this_vga_signals.M_hcounter_qZ0Z_3
T_12_17_wire_logic_cluster/lc_2/out
T_12_16_lc_trk_g1_2
T_12_16_wire_logic_cluster/lc_0/in_3

T_12_17_wire_logic_cluster/lc_2/out
T_12_16_sp4_v_t_36
T_9_20_sp4_h_l_1
T_11_20_lc_trk_g2_4
T_11_20_wire_logic_cluster/lc_4/in_0

T_12_17_wire_logic_cluster/lc_2/out
T_13_16_sp4_v_t_37
T_12_20_lc_trk_g1_0
T_12_20_wire_logic_cluster/lc_7/in_0

T_12_17_wire_logic_cluster/lc_2/out
T_12_16_sp4_v_t_36
T_9_20_sp4_h_l_1
T_10_20_lc_trk_g3_1
T_10_20_wire_logic_cluster/lc_7/in_3

T_12_17_wire_logic_cluster/lc_2/out
T_13_16_sp4_v_t_37
T_13_20_lc_trk_g0_0
T_13_20_input_2_4
T_13_20_wire_logic_cluster/lc_4/in_2

T_12_17_wire_logic_cluster/lc_2/out
T_12_15_sp12_v_t_23
T_12_20_lc_trk_g3_7
T_12_20_input_2_2
T_12_20_wire_logic_cluster/lc_2/in_2

T_12_17_wire_logic_cluster/lc_2/out
T_12_16_sp4_v_t_36
T_9_20_sp4_h_l_1
T_11_20_lc_trk_g3_4
T_11_20_wire_logic_cluster/lc_5/in_0

T_12_17_wire_logic_cluster/lc_2/out
T_12_16_sp4_v_t_36
T_9_20_sp4_h_l_1
T_11_20_lc_trk_g3_4
T_11_20_wire_logic_cluster/lc_2/in_1

T_12_17_wire_logic_cluster/lc_2/out
T_12_17_sp4_h_l_9
T_11_17_sp4_v_t_44
T_10_21_lc_trk_g2_1
T_10_21_wire_logic_cluster/lc_2/in_1

T_12_17_wire_logic_cluster/lc_2/out
T_12_16_sp4_v_t_36
T_9_20_sp4_h_l_1
T_11_20_lc_trk_g3_4
T_11_20_wire_logic_cluster/lc_6/in_3

T_12_17_wire_logic_cluster/lc_2/out
T_12_17_sp4_h_l_9
T_12_17_lc_trk_g1_4
T_12_17_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.N_298_0_cascade_
T_12_16_wire_logic_cluster/lc_0/ltout
T_12_16_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.M_hcounter_qZ0Z_2
T_12_17_wire_logic_cluster/lc_1/out
T_12_16_lc_trk_g0_1
T_12_16_wire_logic_cluster/lc_0/in_1

T_12_17_wire_logic_cluster/lc_1/out
T_12_17_sp4_h_l_7
T_11_17_sp4_v_t_42
T_11_20_lc_trk_g0_2
T_11_20_wire_logic_cluster/lc_1/in_1

T_12_17_wire_logic_cluster/lc_1/out
T_12_17_sp4_h_l_7
T_8_17_sp4_h_l_3
T_11_17_sp4_v_t_45
T_11_20_lc_trk_g0_5
T_11_20_wire_logic_cluster/lc_2/in_3

T_12_17_wire_logic_cluster/lc_1/out
T_12_17_sp4_h_l_7
T_11_17_sp4_v_t_42
T_11_20_lc_trk_g0_2
T_11_20_wire_logic_cluster/lc_5/in_1

T_12_17_wire_logic_cluster/lc_1/out
T_12_17_sp4_h_l_7
T_8_17_sp4_h_l_3
T_11_17_sp4_v_t_45
T_10_20_lc_trk_g3_5
T_10_20_wire_logic_cluster/lc_0/in_0

T_12_17_wire_logic_cluster/lc_1/out
T_12_17_sp4_h_l_7
T_8_17_sp4_h_l_3
T_11_17_sp4_v_t_45
T_10_20_lc_trk_g3_5
T_10_20_wire_logic_cluster/lc_1/in_1

T_12_17_wire_logic_cluster/lc_1/out
T_12_17_sp4_h_l_7
T_8_17_sp4_h_l_3
T_11_17_sp4_v_t_45
T_10_20_lc_trk_g3_5
T_10_20_wire_logic_cluster/lc_2/in_0

T_12_17_wire_logic_cluster/lc_1/out
T_12_17_sp4_h_l_7
T_12_17_lc_trk_g0_2
T_12_17_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_signals.N_1044_0_cascade_
T_12_16_wire_logic_cluster/lc_1/ltout
T_12_16_wire_logic_cluster/lc_2/in_2

End 

Net : this_ppu.M_surface_x_qZ0Z_2
T_16_18_wire_logic_cluster/lc_5/out
T_15_18_sp4_h_l_2
T_14_18_sp4_v_t_45
T_14_19_lc_trk_g3_5
T_14_19_input_2_2
T_14_19_wire_logic_cluster/lc_2/in_2

T_16_18_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g3_5
T_16_18_wire_logic_cluster/lc_7/in_1

T_16_18_wire_logic_cluster/lc_5/out
T_15_18_lc_trk_g2_5
T_15_18_wire_logic_cluster/lc_5/in_0

T_16_18_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g3_5
T_16_18_wire_logic_cluster/lc_3/in_3

T_16_18_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g3_5
T_16_18_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.N_1247
T_20_17_wire_logic_cluster/lc_0/out
T_20_17_sp4_h_l_5
T_19_17_sp4_v_t_46
T_19_21_lc_trk_g1_3
T_19_21_wire_logic_cluster/lc_1/in_1

T_20_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_0
T_17_17_sp4_h_l_8
T_16_17_sp4_v_t_45
T_16_20_lc_trk_g0_5
T_16_20_wire_logic_cluster/lc_6/in_1

End 

Net : this_ppu.M_screen_y_q_esr_RNI563Q6Z0Z_2
T_14_22_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_37
T_14_21_lc_trk_g3_5
T_14_21_wire_logic_cluster/lc_3/in_1

End 

Net : N_861_0
T_15_20_wire_logic_cluster/lc_4/out
T_15_19_sp4_v_t_40
T_14_22_lc_trk_g3_0
T_14_22_wire_logic_cluster/lc_4/in_3

T_15_20_wire_logic_cluster/lc_4/out
T_15_21_lc_trk_g0_4
T_15_21_wire_logic_cluster/lc_1/in_3

T_15_20_wire_logic_cluster/lc_4/out
T_15_20_lc_trk_g0_4
T_15_20_wire_logic_cluster/lc_1/in_3

T_15_20_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g2_4
T_14_20_wire_logic_cluster/lc_1/in_3

T_15_20_wire_logic_cluster/lc_4/out
T_15_20_lc_trk_g0_4
T_15_20_wire_logic_cluster/lc_2/in_0

T_15_20_wire_logic_cluster/lc_4/out
T_14_21_lc_trk_g1_4
T_14_21_wire_logic_cluster/lc_0/in_1

T_15_20_wire_logic_cluster/lc_4/out
T_14_21_lc_trk_g0_4
T_14_21_input_2_0
T_14_21_wire_logic_cluster/lc_0/in_2

T_15_20_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_36
T_17_18_sp4_h_l_1
T_21_18_sp4_h_l_4
T_23_18_lc_trk_g2_1
T_23_18_wire_logic_cluster/lc_2/in_3

T_15_20_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_45
T_14_18_lc_trk_g2_0
T_14_18_wire_logic_cluster/lc_0/in_0

T_15_20_wire_logic_cluster/lc_4/out
T_15_19_sp4_v_t_40
T_14_22_lc_trk_g3_0
T_14_22_wire_logic_cluster/lc_3/in_0

T_15_20_wire_logic_cluster/lc_4/out
T_15_19_sp4_v_t_40
T_14_22_lc_trk_g3_0
T_14_22_wire_logic_cluster/lc_5/in_0

T_15_20_wire_logic_cluster/lc_4/out
T_15_19_sp4_v_t_40
T_14_22_lc_trk_g3_0
T_14_22_wire_logic_cluster/lc_0/in_1

T_15_20_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_45
T_14_18_lc_trk_g2_0
T_14_18_wire_logic_cluster/lc_1/in_3

T_15_20_wire_logic_cluster/lc_4/out
T_15_19_sp4_v_t_40
T_14_22_lc_trk_g3_0
T_14_22_wire_logic_cluster/lc_2/in_3

T_15_20_wire_logic_cluster/lc_4/out
T_15_20_lc_trk_g0_4
T_15_20_wire_logic_cluster/lc_0/in_0

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_8
T_18_22_wire_logic_cluster/lc_0/cout
T_18_22_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_8_c_RNITKTHZ0
T_18_22_wire_logic_cluster/lc_1/out
T_18_22_sp4_h_l_7
T_21_18_sp4_v_t_36
T_21_14_sp4_v_t_44
T_20_17_lc_trk_g3_4
T_20_17_wire_logic_cluster/lc_4/in_3

T_18_22_wire_logic_cluster/lc_1/out
T_18_11_sp12_v_t_22
T_18_18_lc_trk_g3_2
T_18_18_wire_logic_cluster/lc_2/in_3

T_18_22_wire_logic_cluster/lc_1/out
T_18_11_sp12_v_t_22
T_18_17_lc_trk_g3_5
T_18_17_wire_logic_cluster/lc_3/in_3

End 

Net : N_852_0
T_11_21_wire_logic_cluster/lc_2/out
T_10_20_lc_trk_g2_2
T_10_20_wire_logic_cluster/lc_4/in_0

T_11_21_wire_logic_cluster/lc_2/out
T_12_21_lc_trk_g1_2
T_12_21_wire_logic_cluster/lc_7/in_0

T_11_21_wire_logic_cluster/lc_2/out
T_10_21_lc_trk_g3_2
T_10_21_wire_logic_cluster/lc_1/in_0

T_11_21_wire_logic_cluster/lc_2/out
T_12_21_lc_trk_g1_2
T_12_21_input_2_5
T_12_21_wire_logic_cluster/lc_5/in_2

T_11_21_wire_logic_cluster/lc_2/out
T_10_21_lc_trk_g3_2
T_10_21_wire_logic_cluster/lc_6/in_1

T_11_21_wire_logic_cluster/lc_2/out
T_9_21_sp4_h_l_1
T_9_21_lc_trk_g1_4
T_9_21_wire_logic_cluster/lc_0/in_1

T_11_21_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_45
T_12_14_sp4_v_t_46
T_12_15_lc_trk_g2_6
T_12_15_wire_logic_cluster/lc_3/in_1

End 

Net : this_ppu.m18_i_1
T_11_19_wire_logic_cluster/lc_1/out
T_11_18_lc_trk_g0_1
T_11_18_wire_logic_cluster/lc_4/in_1

End 

Net : this_ppu.N_1182
T_11_20_wire_logic_cluster/lc_0/out
T_11_19_lc_trk_g0_0
T_11_19_wire_logic_cluster/lc_1/in_1

End 

Net : this_ppu.offset_x
T_14_18_wire_logic_cluster/lc_5/out
T_14_17_sp4_v_t_42
T_14_19_lc_trk_g3_7
T_14_19_input_2_0
T_14_19_wire_logic_cluster/lc_0/in_2

T_14_18_wire_logic_cluster/lc_5/out
T_14_18_lc_trk_g0_5
T_14_18_wire_logic_cluster/lc_6/in_1

T_14_18_wire_logic_cluster/lc_5/out
T_14_18_lc_trk_g0_5
T_14_18_wire_logic_cluster/lc_6/in_3

T_14_18_wire_logic_cluster/lc_5/out
T_15_18_sp4_h_l_10
T_16_18_lc_trk_g3_2
T_16_18_wire_logic_cluster/lc_6/in_3

T_14_18_wire_logic_cluster/lc_5/out
T_15_18_sp4_h_l_10
T_16_18_lc_trk_g3_2
T_16_18_wire_logic_cluster/lc_2/in_3

T_14_18_wire_logic_cluster/lc_5/out
T_15_18_lc_trk_g1_5
T_15_18_wire_logic_cluster/lc_5/in_3

T_14_18_wire_logic_cluster/lc_5/out
T_14_18_lc_trk_g0_5
T_14_18_wire_logic_cluster/lc_5/in_0

End 

Net : this_pixel_clk_M_counter_q_i_1
T_13_20_wire_logic_cluster/lc_3/out
T_13_11_sp12_v_t_22
T_13_16_lc_trk_g3_6
T_13_16_wire_logic_cluster/lc_3/in_0

T_13_20_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g0_3
T_13_20_wire_logic_cluster/lc_3/in_0

End 

Net : this_vga_signals.g1_0_0
T_17_20_wire_logic_cluster/lc_6/out
T_17_21_lc_trk_g0_6
T_17_21_input_2_4
T_17_21_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_vga_signals_address_5
T_12_21_wire_logic_cluster/lc_7/out
T_11_21_sp4_h_l_6
T_7_21_sp4_h_l_6
T_8_21_lc_trk_g2_6
T_8_21_input0_2
T_8_21_wire_bram/ram/RADDR_5

End 

Net : this_ppu.offset_x_cry_2
T_14_19_wire_logic_cluster/lc_2/cout
T_14_19_wire_logic_cluster/lc_3/in_3

Net : N_771_0_cascade_
T_17_20_wire_logic_cluster/lc_4/ltout
T_17_20_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_7_c_RNIRHSHZ0
T_18_22_wire_logic_cluster/lc_0/out
T_18_22_sp4_h_l_5
T_21_18_sp4_v_t_40
T_21_14_sp4_v_t_36
T_20_17_lc_trk_g2_4
T_20_17_wire_logic_cluster/lc_7/in_3

T_18_22_wire_logic_cluster/lc_0/out
T_18_22_sp4_h_l_5
T_21_18_sp4_v_t_40
T_21_21_lc_trk_g1_0
T_21_21_wire_logic_cluster/lc_2/in_3

T_18_22_wire_logic_cluster/lc_0/out
T_18_10_sp12_v_t_23
T_18_17_lc_trk_g2_3
T_18_17_wire_logic_cluster/lc_6/in_3

End 

Net : bfn_18_22_0_
T_18_22_wire_logic_cluster/carry_in_mux/cout
T_18_22_wire_logic_cluster/lc_0/in_3

Net : N_38_i_0
T_18_23_wire_logic_cluster/lc_7/out
T_18_20_sp4_v_t_38
T_15_20_sp4_h_l_9
T_15_20_lc_trk_g1_4
T_15_20_wire_logic_cluster/lc_4/in_1

T_18_23_wire_logic_cluster/lc_7/out
T_18_18_sp12_v_t_22
T_19_18_sp12_h_l_1
T_23_18_lc_trk_g1_2
T_23_18_wire_logic_cluster/lc_4/in_3

T_18_23_wire_logic_cluster/lc_7/out
T_19_21_sp4_v_t_42
T_20_21_sp4_h_l_7
T_22_21_lc_trk_g2_2
T_22_21_wire_logic_cluster/lc_1/in_3

T_18_23_wire_logic_cluster/lc_7/out
T_18_23_sp4_h_l_3
T_17_19_sp4_v_t_45
T_16_21_lc_trk_g2_0
T_16_21_wire_logic_cluster/lc_5/in_3

T_18_23_wire_logic_cluster/lc_7/out
T_18_20_sp4_v_t_38
T_15_20_sp4_h_l_9
T_14_20_sp4_v_t_38
T_13_21_lc_trk_g2_6
T_13_21_wire_logic_cluster/lc_7/in_3

T_18_23_wire_logic_cluster/lc_7/out
T_17_22_lc_trk_g2_7
T_17_22_wire_logic_cluster/lc_0/in_1

T_18_23_wire_logic_cluster/lc_7/out
T_19_21_sp4_v_t_42
T_20_21_sp4_h_l_7
T_23_21_sp4_v_t_37
T_23_22_lc_trk_g3_5
T_23_22_wire_logic_cluster/lc_7/in_3

T_18_23_wire_logic_cluster/lc_7/out
T_18_18_sp12_v_t_22
T_7_18_sp12_h_l_1
T_6_18_lc_trk_g0_1
T_6_18_wire_logic_cluster/lc_6/in_1

T_18_23_wire_logic_cluster/lc_7/out
T_8_23_sp12_h_l_1
T_0_23_span12_horz_10
T_2_23_sp4_h_l_6
T_1_19_sp4_v_t_43
T_1_22_lc_trk_g1_3
T_1_22_wire_logic_cluster/lc_3/in_1

T_18_23_wire_logic_cluster/lc_7/out
T_16_23_sp12_h_l_1
T_15_11_sp12_v_t_22
T_4_11_sp12_h_l_1
T_3_0_span12_vert_21
T_3_4_sp4_v_t_40
T_0_4_span4_horz_22
T_0_4_lc_trk_g1_6
T_0_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : this_vga_signals.N_38_i_0_a2_0_4Z0Z_1
T_19_23_wire_logic_cluster/lc_0/out
T_18_24_lc_trk_g1_0
T_18_24_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.N_38_i_0_a2_0_3
T_18_24_wire_logic_cluster/lc_0/out
T_18_23_lc_trk_g0_0
T_18_23_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_state_qZ0Z_18
T_18_23_wire_logic_cluster/lc_3/out
T_19_23_lc_trk_g0_3
T_19_23_wire_logic_cluster/lc_0/in_3

T_18_23_wire_logic_cluster/lc_3/out
T_18_23_lc_trk_g0_3
T_18_23_wire_logic_cluster/lc_4/in_3

T_18_23_wire_logic_cluster/lc_3/out
T_19_23_lc_trk_g0_3
T_19_23_wire_logic_cluster/lc_7/in_0

T_18_23_wire_logic_cluster/lc_3/out
T_17_24_lc_trk_g1_3
T_17_24_wire_logic_cluster/lc_5/in_3

T_18_23_wire_logic_cluster/lc_3/out
T_17_24_lc_trk_g1_3
T_17_24_wire_logic_cluster/lc_0/in_0

T_18_23_wire_logic_cluster/lc_3/out
T_18_23_lc_trk_g0_3
T_18_23_wire_logic_cluster/lc_3/in_0

T_18_23_wire_logic_cluster/lc_3/out
T_19_23_lc_trk_g0_3
T_19_23_wire_logic_cluster/lc_2/in_3

End 

Net : M_this_state_qZ0Z_16
T_20_22_wire_logic_cluster/lc_5/out
T_19_23_lc_trk_g0_5
T_19_23_wire_logic_cluster/lc_0/in_1

T_20_22_wire_logic_cluster/lc_5/out
T_21_23_lc_trk_g3_5
T_21_23_wire_logic_cluster/lc_1/in_1

T_20_22_wire_logic_cluster/lc_5/out
T_19_23_lc_trk_g1_5
T_19_23_wire_logic_cluster/lc_7/in_3

T_20_22_wire_logic_cluster/lc_5/out
T_21_22_lc_trk_g1_5
T_21_22_wire_logic_cluster/lc_1/in_1

T_20_22_wire_logic_cluster/lc_5/out
T_20_22_lc_trk_g1_5
T_20_22_wire_logic_cluster/lc_7/in_3

T_20_22_wire_logic_cluster/lc_5/out
T_20_22_lc_trk_g1_5
T_20_22_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.mult1_un54_sum_c3
T_12_20_wire_logic_cluster/lc_0/out
T_11_20_sp4_h_l_8
T_10_20_lc_trk_g0_0
T_10_20_input_2_6
T_10_20_wire_logic_cluster/lc_6/in_2

T_12_20_wire_logic_cluster/lc_0/out
T_12_21_lc_trk_g0_0
T_12_21_wire_logic_cluster/lc_7/in_1

End 

Net : this_ppu.M_surface_x_qZ0Z_1
T_14_18_wire_logic_cluster/lc_3/out
T_14_17_sp4_v_t_38
T_14_19_lc_trk_g2_3
T_14_19_input_2_1
T_14_19_wire_logic_cluster/lc_1/in_2

T_14_18_wire_logic_cluster/lc_3/out
T_14_18_sp4_h_l_11
T_16_18_lc_trk_g2_6
T_16_18_wire_logic_cluster/lc_7/in_3

T_14_18_wire_logic_cluster/lc_3/out
T_14_18_sp4_h_l_11
T_15_18_lc_trk_g3_3
T_15_18_wire_logic_cluster/lc_5/in_1

T_14_18_wire_logic_cluster/lc_3/out
T_14_18_sp4_h_l_11
T_16_18_lc_trk_g2_6
T_16_18_wire_logic_cluster/lc_2/in_0

T_14_18_wire_logic_cluster/lc_3/out
T_15_17_sp4_v_t_39
T_14_18_lc_trk_g2_7
T_14_18_input_2_3
T_14_18_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.g1_0_0_cascade_
T_17_20_wire_logic_cluster/lc_6/ltout
T_17_20_wire_logic_cluster/lc_7/in_2

End 

Net : this_ppu.N_841_0_cascade_
T_9_20_wire_logic_cluster/lc_3/ltout
T_9_20_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_state_qZ0Z_11
T_20_23_wire_logic_cluster/lc_6/out
T_19_23_lc_trk_g3_6
T_19_23_wire_logic_cluster/lc_5/in_0

T_20_23_wire_logic_cluster/lc_6/out
T_20_21_sp4_v_t_41
T_17_25_sp4_h_l_4
T_18_25_lc_trk_g3_4
T_18_25_wire_logic_cluster/lc_2/in_3

T_20_23_wire_logic_cluster/lc_6/out
T_19_23_lc_trk_g3_6
T_19_23_wire_logic_cluster/lc_1/in_0

T_20_23_wire_logic_cluster/lc_6/out
T_20_21_sp4_v_t_41
T_20_23_lc_trk_g2_4
T_20_23_input_2_6
T_20_23_wire_logic_cluster/lc_6/in_2

T_20_23_wire_logic_cluster/lc_6/out
T_20_21_sp4_v_t_41
T_17_25_sp4_h_l_4
T_13_25_sp4_h_l_7
T_12_21_sp4_v_t_37
T_11_22_lc_trk_g2_5
T_11_22_wire_logic_cluster/lc_3/in_0

End 

Net : N_773_0
T_19_23_wire_logic_cluster/lc_5/out
T_18_24_lc_trk_g0_5
T_18_24_wire_logic_cluster/lc_0/in_3

T_19_23_wire_logic_cluster/lc_5/out
T_18_24_lc_trk_g0_5
T_18_24_wire_logic_cluster/lc_5/in_0

T_19_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_43
T_21_22_sp4_h_l_6
T_24_18_sp4_v_t_37
T_25_18_sp4_h_l_0
T_26_18_lc_trk_g3_0
T_26_18_wire_logic_cluster/lc_3/in_0

T_19_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_43
T_21_22_sp4_h_l_6
T_24_18_sp4_v_t_43
T_25_18_sp4_h_l_11
T_26_18_lc_trk_g3_3
T_26_18_input_2_0
T_26_18_wire_logic_cluster/lc_0/in_2

T_19_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_43
T_21_22_sp4_h_l_6
T_24_18_sp4_v_t_43
T_25_18_sp4_h_l_11
T_26_18_lc_trk_g3_3
T_26_18_input_2_6
T_26_18_wire_logic_cluster/lc_6/in_2

T_19_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_43
T_21_22_sp4_h_l_6
T_24_18_sp4_v_t_37
T_25_18_sp4_h_l_0
T_26_18_lc_trk_g3_0
T_26_18_wire_logic_cluster/lc_2/in_3

T_19_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_43
T_21_22_sp4_h_l_6
T_25_22_sp4_h_l_2
T_27_22_lc_trk_g2_7
T_27_22_wire_logic_cluster/lc_5/in_0

T_19_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_43
T_21_22_sp4_h_l_6
T_25_22_sp4_h_l_2
T_27_22_lc_trk_g2_7
T_27_22_wire_logic_cluster/lc_7/in_0

T_19_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_43
T_21_22_sp4_h_l_6
T_24_18_sp4_v_t_37
T_23_20_lc_trk_g0_0
T_23_20_input_2_0
T_23_20_wire_logic_cluster/lc_0/in_2

T_19_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_43
T_21_22_sp4_h_l_6
T_25_22_sp4_h_l_2
T_27_22_lc_trk_g2_7
T_27_22_wire_logic_cluster/lc_0/in_1

T_19_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_43
T_21_22_sp4_h_l_6
T_25_22_sp4_h_l_2
T_27_22_lc_trk_g2_7
T_27_22_wire_logic_cluster/lc_2/in_1

T_19_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_43
T_21_22_sp4_h_l_6
T_25_22_sp4_h_l_2
T_27_22_lc_trk_g2_7
T_27_22_wire_logic_cluster/lc_4/in_1

T_19_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_43
T_21_22_sp4_h_l_6
T_25_22_sp4_h_l_2
T_27_22_lc_trk_g2_7
T_27_22_wire_logic_cluster/lc_6/in_1

T_19_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_43
T_21_22_sp4_h_l_6
T_24_18_sp4_v_t_37
T_24_21_lc_trk_g0_5
T_24_21_wire_logic_cluster/lc_0/in_3

T_19_23_wire_logic_cluster/lc_5/out
T_19_23_sp12_h_l_1
T_26_23_lc_trk_g0_1
T_26_23_wire_logic_cluster/lc_3/in_0

T_19_23_wire_logic_cluster/lc_5/out
T_19_23_sp12_h_l_1
T_26_23_lc_trk_g0_1
T_26_23_wire_logic_cluster/lc_1/in_0

T_19_23_wire_logic_cluster/lc_5/out
T_19_23_sp12_h_l_1
T_26_23_lc_trk_g0_1
T_26_23_wire_logic_cluster/lc_0/in_1

T_19_23_wire_logic_cluster/lc_5/out
T_19_23_sp12_h_l_1
T_26_23_lc_trk_g1_1
T_26_23_input_2_2
T_26_23_wire_logic_cluster/lc_2/in_2

T_19_23_wire_logic_cluster/lc_5/out
T_19_23_sp12_h_l_1
T_23_23_lc_trk_g0_2
T_23_23_input_2_2
T_23_23_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_state_qZ0Z_9
T_20_23_wire_logic_cluster/lc_5/out
T_19_23_lc_trk_g3_5
T_19_23_wire_logic_cluster/lc_5/in_3

T_20_23_wire_logic_cluster/lc_5/out
T_12_23_sp12_h_l_1
T_15_23_lc_trk_g1_1
T_15_23_wire_logic_cluster/lc_5/in_3

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_18_19_sp4_v_t_42
T_18_20_lc_trk_g3_2
T_18_20_wire_logic_cluster/lc_4/in_3

T_20_23_wire_logic_cluster/lc_5/out
T_20_23_lc_trk_g1_5
T_20_23_wire_logic_cluster/lc_5/in_3

T_20_23_wire_logic_cluster/lc_5/out
T_12_23_sp12_h_l_1
T_11_11_sp12_v_t_22
T_11_22_lc_trk_g2_2
T_11_22_wire_logic_cluster/lc_3/in_3

End 

Net : this_ppu.un1_M_surface_y_d_cry_5
T_14_21_wire_logic_cluster/lc_6/cout
T_14_21_wire_logic_cluster/lc_7/in_3

Net : this_vga_signals.N_38_i_0_a2_3_cascade_
T_18_23_wire_logic_cluster/lc_6/ltout
T_18_23_wire_logic_cluster/lc_7/in_2

End 

Net : N_1415
T_21_23_wire_logic_cluster/lc_1/out
T_17_23_sp12_h_l_1
T_18_23_lc_trk_g0_5
T_18_23_wire_logic_cluster/lc_6/in_3

End 

Net : M_this_state_qZ0Z_6
T_21_23_wire_logic_cluster/lc_0/out
T_21_23_lc_trk_g2_0
T_21_23_wire_logic_cluster/lc_1/in_3

T_21_23_wire_logic_cluster/lc_0/out
T_21_23_sp4_h_l_5
T_23_23_lc_trk_g3_0
T_23_23_wire_logic_cluster/lc_4/in_3

T_21_23_wire_logic_cluster/lc_0/out
T_21_23_sp4_h_l_5
T_23_23_lc_trk_g3_0
T_23_23_wire_logic_cluster/lc_0/in_3

T_21_23_wire_logic_cluster/lc_0/out
T_21_23_sp4_h_l_5
T_22_23_lc_trk_g3_5
T_22_23_wire_logic_cluster/lc_3/in_3

T_21_23_wire_logic_cluster/lc_0/out
T_21_23_lc_trk_g2_0
T_21_23_wire_logic_cluster/lc_4/in_0

End 

Net : M_this_state_qZ0Z_10
T_20_23_wire_logic_cluster/lc_2/out
T_19_23_lc_trk_g2_2
T_19_23_wire_logic_cluster/lc_5/in_1

T_20_23_wire_logic_cluster/lc_2/out
T_21_22_lc_trk_g2_2
T_21_22_wire_logic_cluster/lc_1/in_3

T_20_23_wire_logic_cluster/lc_2/out
T_20_22_sp4_v_t_36
T_21_26_sp4_h_l_7
T_22_26_lc_trk_g3_7
T_22_26_wire_logic_cluster/lc_3/in_3

T_20_23_wire_logic_cluster/lc_2/out
T_20_22_sp4_v_t_36
T_19_25_lc_trk_g2_4
T_19_25_wire_logic_cluster/lc_5/in_3

T_20_23_wire_logic_cluster/lc_2/out
T_20_23_lc_trk_g0_2
T_20_23_input_2_2
T_20_23_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_ppu_map_addr_2
T_16_18_wire_logic_cluster/lc_4/out
T_15_18_sp4_h_l_0
T_11_18_sp4_h_l_8
T_14_18_sp4_v_t_36
T_14_19_lc_trk_g3_4
T_14_19_input_2_5
T_14_19_wire_logic_cluster/lc_5/in_2

T_16_18_wire_logic_cluster/lc_4/out
T_9_18_sp12_h_l_0
T_20_18_sp12_v_t_23
T_21_30_sp12_h_l_0
T_22_30_sp4_h_l_3
T_25_30_sp4_v_t_38
T_25_31_lc_trk_g3_6
T_25_31_input0_5
T_25_31_wire_bram/ram/RADDR_2
T_25_29_upADDR_2
T_25_29_wire_bram/ram/RADDR_2

T_16_18_wire_logic_cluster/lc_4/out
T_9_18_sp12_h_l_0
T_20_18_sp12_v_t_23
T_21_30_sp12_h_l_0
T_22_30_sp4_h_l_3
T_25_30_sp4_v_t_38
T_25_31_lc_trk_g3_6
T_25_31_input0_5
T_25_31_wire_bram/ram/RADDR_2

T_16_18_wire_logic_cluster/lc_4/out
T_15_18_sp4_h_l_0
T_11_18_sp4_h_l_8
T_10_18_lc_trk_g1_0
T_10_18_wire_logic_cluster/lc_7/in_0

T_16_18_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g2_4
T_15_18_wire_logic_cluster/lc_6/in_0

T_16_18_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g1_4
T_16_18_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.M_hcounter_qZ0Z_1
T_12_16_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g3_4
T_12_16_wire_logic_cluster/lc_1/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_13_16_sp4_h_l_8
T_12_16_sp4_v_t_39
T_11_20_lc_trk_g1_2
T_11_20_input_2_1
T_11_20_wire_logic_cluster/lc_1/in_2

T_12_16_wire_logic_cluster/lc_4/out
T_13_16_sp4_h_l_8
T_12_16_sp4_v_t_39
T_9_20_sp4_h_l_2
T_10_20_lc_trk_g3_2
T_10_20_wire_logic_cluster/lc_1/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_13_16_sp4_h_l_8
T_12_16_sp4_v_t_39
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_4
T_10_20_lc_trk_g2_4
T_10_20_wire_logic_cluster/lc_3/in_1

T_12_16_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g0_4
T_12_17_input_2_0
T_12_17_wire_logic_cluster/lc_0/in_2

T_12_16_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g3_4
T_12_16_wire_logic_cluster/lc_4/in_3

T_12_16_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g3_4
T_12_16_wire_logic_cluster/lc_7/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g2_4
T_11_16_wire_logic_cluster/lc_7/in_1

End 

Net : this_vga_signals.M_hcounter_qZ0Z_0
T_12_16_wire_logic_cluster/lc_5/out
T_12_16_lc_trk_g1_5
T_12_16_wire_logic_cluster/lc_1/in_1

T_12_16_wire_logic_cluster/lc_5/out
T_11_16_sp4_h_l_2
T_14_16_sp4_v_t_39
T_11_20_sp4_h_l_7
T_10_20_lc_trk_g1_7
T_10_20_wire_logic_cluster/lc_3/in_3

T_12_16_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g0_5
T_12_17_wire_logic_cluster/lc_0/in_1

T_12_16_wire_logic_cluster/lc_5/out
T_12_16_lc_trk_g1_5
T_12_16_wire_logic_cluster/lc_5/in_1

T_12_16_wire_logic_cluster/lc_5/out
T_12_16_lc_trk_g1_5
T_12_16_input_2_4
T_12_16_wire_logic_cluster/lc_4/in_2

T_12_16_wire_logic_cluster/lc_5/out
T_11_16_lc_trk_g3_5
T_11_16_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.vaddress_0_0_7
T_22_20_wire_logic_cluster/lc_3/out
T_21_20_lc_trk_g2_3
T_21_20_input_2_3
T_21_20_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_vga_signals_address_4
T_12_21_wire_logic_cluster/lc_5/out
T_4_21_sp12_h_l_1
T_8_21_lc_trk_g1_2
T_8_21_input0_3
T_8_21_wire_bram/ram/RADDR_4

End 

Net : this_vga_signals.g0_0_1
T_19_21_wire_logic_cluster/lc_4/out
T_19_19_sp4_v_t_37
T_20_19_sp4_h_l_0
T_21_19_lc_trk_g3_0
T_21_19_input_2_3
T_21_19_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_oam_ram_read_data_2
T_8_24_wire_bram/ram/RDATA_2
T_9_23_sp4_v_t_43
T_9_19_sp4_v_t_43
T_10_19_sp4_h_l_6
T_11_19_lc_trk_g2_6
T_11_19_wire_logic_cluster/lc_0/in_0

T_8_24_wire_bram/ram/RDATA_2
T_8_20_sp4_v_t_47
T_7_21_lc_trk_g3_7
T_7_21_wire_logic_cluster/lc_6/in_0

End 

Net : this_ppu.M_oam_cache_read_data_i_14
T_13_18_wire_logic_cluster/lc_6/out
T_14_19_lc_trk_g3_6
T_14_19_wire_logic_cluster/lc_6/in_1

End 

Net : this_ppu.oam_cache.M_oam_cache_read_data_14
T_13_18_wire_logic_cluster/lc_0/out
T_13_18_lc_trk_g1_0
T_13_18_wire_logic_cluster/lc_6/in_3

End 

Net : M_this_oam_ram_read_data_5
T_8_24_wire_bram/ram/RDATA_5
T_9_23_sp4_v_t_37
T_9_19_sp4_v_t_38
T_10_19_sp4_h_l_8
T_11_19_lc_trk_g2_0
T_11_19_input_2_0
T_11_19_wire_logic_cluster/lc_0/in_2

T_8_24_wire_bram/ram/RDATA_5
T_9_23_sp4_v_t_37
T_9_19_sp4_v_t_38
T_10_19_sp4_h_l_8
T_11_19_lc_trk_g2_0
T_11_19_wire_logic_cluster/lc_4/in_0

End 

Net : M_this_vga_signals_address_3
T_10_21_wire_logic_cluster/lc_6/out
T_9_21_sp4_h_l_4
T_8_21_lc_trk_g0_4
T_8_21_input0_4
T_8_21_wire_bram/ram/RADDR_3

End 

Net : this_ppu.M_screen_y_q_RNIQ9FQ6Z0Z_0
T_15_21_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g3_1
T_14_21_wire_logic_cluster/lc_1/in_1

End 

Net : this_ppu.un1_M_surface_y_d_cry_4
T_14_21_wire_logic_cluster/lc_5/cout
T_14_21_wire_logic_cluster/lc_6/in_3

Net : this_ppu.M_screen_y_q_esr_RNILD7F7Z0Z_6
T_22_21_wire_logic_cluster/lc_1/out
T_22_21_sp4_h_l_7
T_18_21_sp4_h_l_3
T_14_21_sp4_h_l_6
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_ppu_map_addr_1
T_13_22_wire_logic_cluster/lc_0/out
T_13_19_sp4_v_t_40
T_14_19_sp4_h_l_10
T_14_19_lc_trk_g1_7
T_14_19_input_2_4
T_14_19_wire_logic_cluster/lc_4/in_2

T_13_22_wire_logic_cluster/lc_0/out
T_13_22_sp4_h_l_5
T_12_18_sp4_v_t_47
T_9_18_sp4_h_l_4
T_10_18_lc_trk_g3_4
T_10_18_input_2_7
T_10_18_wire_logic_cluster/lc_7/in_2

T_13_22_wire_logic_cluster/lc_0/out
T_13_18_sp12_v_t_23
T_14_18_sp12_h_l_0
T_15_18_lc_trk_g1_4
T_15_18_wire_logic_cluster/lc_6/in_1

T_13_22_wire_logic_cluster/lc_0/out
T_13_18_sp12_v_t_23
T_14_18_sp12_h_l_0
T_16_18_lc_trk_g1_7
T_16_18_wire_logic_cluster/lc_3/in_1

T_13_22_wire_logic_cluster/lc_0/out
T_13_18_sp12_v_t_23
T_14_30_sp12_h_l_0
T_25_30_sp12_v_t_23
T_25_31_lc_trk_g3_7
T_25_31_input0_6
T_25_31_wire_bram/ram/RADDR_1
T_25_29_upADDR_1
T_25_29_wire_bram/ram/RADDR_1

T_13_22_wire_logic_cluster/lc_0/out
T_13_18_sp12_v_t_23
T_14_30_sp12_h_l_0
T_25_30_sp12_v_t_23
T_25_31_lc_trk_g3_7
T_25_31_input0_6
T_25_31_wire_bram/ram/RADDR_1

T_13_22_wire_logic_cluster/lc_0/out
T_13_22_lc_trk_g3_0
T_13_22_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.un3_M_screen_y_d_0_c4
T_15_20_wire_logic_cluster/lc_2/out
T_15_18_sp12_v_t_23
T_16_18_sp12_h_l_0
T_23_18_lc_trk_g0_0
T_23_18_wire_logic_cluster/lc_1/in_1

T_15_20_wire_logic_cluster/lc_2/out
T_15_18_sp12_v_t_23
T_16_18_sp12_h_l_0
T_23_18_lc_trk_g1_0
T_23_18_wire_logic_cluster/lc_2/in_1

T_15_20_wire_logic_cluster/lc_2/out
T_15_17_sp4_v_t_44
T_14_18_lc_trk_g3_4
T_14_18_wire_logic_cluster/lc_0/in_3

End 

Net : this_ppu.un3_M_screen_y_d_0_c2_cascade_
T_15_20_wire_logic_cluster/lc_1/ltout
T_15_20_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_6_c_RNIPERHZ0
T_18_21_wire_logic_cluster/lc_7/out
T_17_21_sp4_h_l_6
T_20_17_sp4_v_t_37
T_21_17_sp4_h_l_5
T_20_17_lc_trk_g0_5
T_20_17_wire_logic_cluster/lc_6/in_3

T_18_21_wire_logic_cluster/lc_7/out
T_19_19_sp4_v_t_42
T_19_15_sp4_v_t_42
T_18_17_lc_trk_g0_7
T_18_17_wire_logic_cluster/lc_4/in_3

T_18_21_wire_logic_cluster/lc_7/out
T_16_21_sp12_h_l_1
T_21_21_lc_trk_g1_5
T_21_21_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_6
T_18_21_wire_logic_cluster/lc_6/cout
T_18_21_wire_logic_cluster/lc_7/in_3

Net : this_ppu.un3_M_screen_y_d_a_2
T_15_20_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g2_5
T_15_20_wire_logic_cluster/lc_2/in_3

T_15_20_wire_logic_cluster/lc_5/out
T_15_19_sp4_v_t_42
T_14_22_lc_trk_g3_2
T_14_22_input_2_5
T_14_22_wire_logic_cluster/lc_5/in_2

End 

Net : N_861_0_cascade_
T_15_20_wire_logic_cluster/lc_4/ltout
T_15_20_wire_logic_cluster/lc_5/in_2

End 

Net : this_ppu.offset_y
T_14_21_wire_logic_cluster/lc_1/out
T_14_18_sp4_v_t_42
T_11_22_sp4_h_l_0
T_10_22_lc_trk_g0_0
T_10_22_input_2_0
T_10_22_wire_logic_cluster/lc_0/in_2

T_14_21_wire_logic_cluster/lc_1/out
T_14_19_sp4_v_t_47
T_11_19_sp4_h_l_10
T_7_19_sp4_h_l_10
T_7_19_lc_trk_g0_7
T_7_19_wire_logic_cluster/lc_0/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_13_22_lc_trk_g0_1
T_13_22_wire_logic_cluster/lc_2/in_1

End 

Net : this_ppu.M_screen_y_q_esr_RNI453Q6Z0Z_1
T_14_20_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g0_1
T_14_21_wire_logic_cluster/lc_2/in_1

End 

Net : this_ppu.un1_M_surface_y_d_cry_3
T_14_21_wire_logic_cluster/lc_4/cout
T_14_21_wire_logic_cluster/lc_5/in_3

Net : this_ppu.M_oam_curr_qc_0_1
T_9_20_wire_logic_cluster/lc_2/out
T_10_17_sp4_v_t_45
T_10_18_lc_trk_g2_5
T_10_18_wire_logic_cluster/lc_5/in_0

T_9_20_wire_logic_cluster/lc_2/out
T_10_17_sp4_v_t_45
T_10_18_lc_trk_g2_5
T_10_18_wire_logic_cluster/lc_4/in_1

T_9_20_wire_logic_cluster/lc_2/out
T_10_17_sp4_v_t_45
T_10_18_lc_trk_g2_5
T_10_18_wire_logic_cluster/lc_6/in_1

T_9_20_wire_logic_cluster/lc_2/out
T_10_17_sp4_v_t_45
T_10_18_lc_trk_g2_5
T_10_18_input_2_3
T_10_18_wire_logic_cluster/lc_3/in_2

T_9_20_wire_logic_cluster/lc_2/out
T_9_20_lc_trk_g3_2
T_9_20_wire_logic_cluster/lc_7/in_0

T_9_20_wire_logic_cluster/lc_2/out
T_9_19_lc_trk_g0_2
T_9_19_wire_logic_cluster/lc_7/in_3

T_9_20_wire_logic_cluster/lc_2/out
T_9_20_lc_trk_g3_2
T_9_20_wire_logic_cluster/lc_0/in_3

End 

Net : this_ppu.M_oam_cache_cnt_d_0_sqmuxa_i_1_i_0_cascade_
T_9_20_wire_logic_cluster/lc_1/ltout
T_9_20_wire_logic_cluster/lc_2/in_2

End 

Net : N_41_0
T_10_17_wire_logic_cluster/lc_7/out
T_10_17_sp4_h_l_3
T_9_17_sp4_v_t_44
T_8_21_lc_trk_g2_1
T_8_21_input0_1
T_8_21_wire_bram/ram/RADDR_6

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_5
T_18_21_wire_logic_cluster/lc_5/cout
T_18_21_wire_logic_cluster/lc_6/in_3

Net : this_vga_signals.un1_M_vcounter_q_cry_5_c_RNINBQHZ0
T_18_21_wire_logic_cluster/lc_6/out
T_9_21_sp12_h_l_0
T_20_9_sp12_v_t_23
T_20_17_lc_trk_g2_0
T_20_17_wire_logic_cluster/lc_3/in_3

T_18_21_wire_logic_cluster/lc_6/out
T_19_20_sp4_v_t_45
T_19_16_sp4_v_t_45
T_19_17_lc_trk_g3_5
T_19_17_wire_logic_cluster/lc_7/in_3

T_18_21_wire_logic_cluster/lc_6/out
T_18_15_sp12_v_t_23
T_18_18_lc_trk_g2_3
T_18_18_wire_logic_cluster/lc_6/in_3

End 

Net : read_data_RNI9TFJ1_4
T_13_22_wire_logic_cluster/lc_7/out
T_13_17_sp12_v_t_22
T_14_17_sp12_h_l_1
T_25_17_sp12_v_t_22
T_25_18_sp4_v_t_44
T_25_14_sp4_v_t_37
T_25_10_sp4_v_t_37
T_25_11_lc_trk_g2_5
T_25_11_input2_5
T_25_11_wire_bram/ram/RADDR_10

T_13_22_wire_logic_cluster/lc_7/out
T_13_17_sp12_v_t_22
T_14_17_sp12_h_l_1
T_25_17_sp12_v_t_22
T_25_18_sp4_v_t_44
T_25_14_sp4_v_t_37
T_25_15_lc_trk_g2_5
T_25_15_input2_5
T_25_15_wire_bram/ram/RADDR_10

T_13_22_wire_logic_cluster/lc_7/out
T_13_17_sp12_v_t_22
T_14_17_sp12_h_l_1
T_25_17_sp12_v_t_22
T_25_18_sp4_v_t_44
T_25_19_lc_trk_g3_4
T_25_19_input2_5
T_25_19_wire_bram/ram/RADDR_10

T_13_22_wire_logic_cluster/lc_7/out
T_13_17_sp12_v_t_22
T_13_5_sp12_v_t_22
T_14_5_sp12_h_l_1
T_26_5_sp12_h_l_1
T_25_5_lc_trk_g0_1
T_25_5_input2_5
T_25_5_wire_bram/ram/RADDR_10

T_13_22_wire_logic_cluster/lc_7/out
T_13_17_sp12_v_t_22
T_13_5_sp12_v_t_22
T_14_5_sp12_h_l_1
T_25_0_span12_vert_9
T_25_3_lc_trk_g2_5
T_25_3_input2_5
T_25_3_wire_bram/ram/RADDR_10

T_13_22_wire_logic_cluster/lc_7/out
T_13_17_sp12_v_t_22
T_14_17_sp12_h_l_1
T_25_17_sp12_v_t_22
T_25_21_lc_trk_g2_1
T_25_21_input2_5
T_25_21_wire_bram/ram/RADDR_10

T_13_22_wire_logic_cluster/lc_7/out
T_13_17_sp12_v_t_22
T_14_17_sp12_h_l_1
T_25_17_sp12_v_t_22
T_25_23_lc_trk_g2_5
T_25_23_input2_5
T_25_23_wire_bram/ram/RADDR_10

T_13_22_wire_logic_cluster/lc_7/out
T_13_17_sp12_v_t_22
T_14_17_sp12_h_l_1
T_25_17_sp12_v_t_22
T_25_25_lc_trk_g2_1
T_25_25_input2_5
T_25_25_wire_bram/ram/RADDR_10

T_13_22_wire_logic_cluster/lc_7/out
T_13_17_sp12_v_t_22
T_14_17_sp12_h_l_1
T_25_17_sp12_v_t_22
T_25_27_lc_trk_g2_5
T_25_27_input2_5
T_25_27_wire_bram/ram/RADDR_10

T_13_22_wire_logic_cluster/lc_7/out
T_13_17_sp12_v_t_22
T_14_17_sp12_h_l_1
T_25_5_sp12_v_t_22
T_25_13_lc_trk_g2_1
T_25_13_input2_5
T_25_13_wire_bram/ram/RADDR_10

T_13_22_wire_logic_cluster/lc_7/out
T_13_17_sp12_v_t_22
T_14_17_sp12_h_l_1
T_25_5_sp12_v_t_22
T_25_9_lc_trk_g2_1
T_25_9_input2_5
T_25_9_wire_bram/ram/RADDR_10

T_13_22_wire_logic_cluster/lc_7/out
T_13_17_sp12_v_t_22
T_14_17_sp12_h_l_1
T_25_5_sp12_v_t_22
T_25_7_lc_trk_g2_5
T_25_7_input2_5
T_25_7_wire_bram/ram/RADDR_10

T_13_22_wire_logic_cluster/lc_7/out
T_13_17_sp12_v_t_22
T_14_17_sp12_h_l_1
T_24_17_sp4_h_l_10
T_25_17_lc_trk_g3_2
T_25_17_input2_5
T_25_17_wire_bram/ram/RADDR_10

T_13_22_wire_logic_cluster/lc_7/out
T_13_21_sp4_v_t_46
T_10_25_sp4_h_l_11
T_9_25_sp4_v_t_46
T_9_29_sp4_v_t_46
T_8_31_lc_trk_g2_3
T_8_31_input2_5
T_8_31_wire_bram/ram/RADDR_10

T_13_22_wire_logic_cluster/lc_7/out
T_13_21_sp4_v_t_46
T_10_25_sp4_h_l_11
T_9_25_sp4_v_t_40
T_8_27_lc_trk_g0_5
T_8_27_input2_5
T_8_27_wire_bram/ram/RADDR_10

T_13_22_wire_logic_cluster/lc_7/out
T_13_21_sp4_v_t_46
T_10_25_sp4_h_l_11
T_9_25_sp4_v_t_46
T_8_29_lc_trk_g2_3
T_8_29_input2_5
T_8_29_wire_bram/ram/RADDR_10

End 

Net : M_this_map_ram_read_data_4
T_25_32_wire_bram/ram/RDATA_1
T_16_32_sp12_h_l_0
T_15_20_sp12_v_t_23
T_15_22_sp4_v_t_43
T_12_22_sp4_h_l_6
T_13_22_lc_trk_g2_6
T_13_22_wire_logic_cluster/lc_7/in_3

T_25_32_wire_bram/ram/RDATA_1
T_25_32_sp4_h_l_1
T_28_28_sp4_v_t_42
T_28_24_sp4_v_t_47
T_28_27_lc_trk_g1_7
T_28_27_wire_logic_cluster/lc_5/in_3

End 

Net : this_ppu.M_screen_y_q_esr_RNIF77F7Z0Z_3
T_16_21_wire_logic_cluster/lc_5/out
T_15_21_sp4_h_l_2
T_14_21_lc_trk_g1_2
T_14_21_wire_logic_cluster/lc_4/in_1

End 

Net : this_ppu.M_surface_y_qZ0Z_1
T_14_21_wire_logic_cluster/lc_2/out
T_14_18_sp4_v_t_44
T_11_22_sp4_h_l_9
T_10_22_lc_trk_g0_1
T_10_22_input_2_1
T_10_22_wire_logic_cluster/lc_1/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_14_19_sp12_v_t_23
T_3_19_sp12_h_l_0
T_7_19_lc_trk_g0_3
T_7_19_input_2_1
T_7_19_wire_logic_cluster/lc_1/in_2

End 

Net : this_ppu.un1_M_surface_y_d_cry_2
T_14_21_wire_logic_cluster/lc_3/cout
T_14_21_wire_logic_cluster/lc_4/in_3

Net : this_ppu.N_785_0
T_14_17_wire_logic_cluster/lc_7/out
T_14_15_sp4_v_t_43
T_11_19_sp4_h_l_6
T_7_19_sp4_h_l_9
T_7_19_lc_trk_g1_4
T_7_19_wire_logic_cluster/lc_1/in_0

T_14_17_wire_logic_cluster/lc_7/out
T_14_15_sp4_v_t_43
T_14_19_lc_trk_g1_6
T_14_19_wire_logic_cluster/lc_1/in_0

T_14_17_wire_logic_cluster/lc_7/out
T_15_15_sp4_v_t_42
T_16_19_sp4_h_l_1
T_20_19_sp4_h_l_4
T_23_19_sp4_v_t_41
T_23_23_lc_trk_g1_4
T_23_23_wire_logic_cluster/lc_6/in_3

T_14_17_wire_logic_cluster/lc_7/out
T_14_16_sp4_v_t_46
T_14_20_sp4_v_t_46
T_13_22_lc_trk_g0_0
T_13_22_wire_logic_cluster/lc_7/in_1

T_14_17_wire_logic_cluster/lc_7/out
T_14_16_sp4_v_t_46
T_14_20_sp4_v_t_46
T_13_22_lc_trk_g0_0
T_13_22_wire_logic_cluster/lc_3/in_1

T_14_17_wire_logic_cluster/lc_7/out
T_14_16_sp4_v_t_46
T_14_20_sp4_v_t_46
T_13_22_lc_trk_g0_0
T_13_22_wire_logic_cluster/lc_2/in_0

T_14_17_wire_logic_cluster/lc_7/out
T_14_16_sp4_v_t_46
T_14_20_sp4_v_t_46
T_13_22_lc_trk_g0_0
T_13_22_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_7/out
T_14_15_sp4_v_t_43
T_14_18_lc_trk_g1_3
T_14_18_wire_logic_cluster/lc_6/in_0

T_14_17_wire_logic_cluster/lc_7/out
T_14_15_sp4_v_t_43
T_11_19_sp4_h_l_6
T_7_19_sp4_h_l_9
T_7_19_lc_trk_g1_4
T_7_19_wire_logic_cluster/lc_2/in_1

T_14_17_wire_logic_cluster/lc_7/out
T_14_16_sp4_v_t_46
T_14_19_lc_trk_g0_6
T_14_19_wire_logic_cluster/lc_2/in_0

T_14_17_wire_logic_cluster/lc_7/out
T_14_16_sp4_v_t_46
T_14_20_sp4_v_t_46
T_13_22_lc_trk_g0_0
T_13_22_wire_logic_cluster/lc_4/in_0

T_14_17_wire_logic_cluster/lc_7/out
T_15_15_sp4_v_t_42
T_16_19_sp4_h_l_1
T_20_19_sp4_h_l_4
T_23_19_sp4_v_t_41
T_23_15_sp4_v_t_42
T_22_16_lc_trk_g3_2
T_22_16_wire_logic_cluster/lc_0/in_3

T_14_17_wire_logic_cluster/lc_7/out
T_15_15_sp4_v_t_42
T_16_19_sp4_h_l_1
T_20_19_sp4_h_l_4
T_23_19_sp4_v_t_41
T_23_15_sp4_v_t_42
T_22_16_lc_trk_g3_2
T_22_16_wire_logic_cluster/lc_4/in_3

T_14_17_wire_logic_cluster/lc_7/out
T_15_15_sp4_v_t_42
T_16_19_sp4_h_l_1
T_20_19_sp4_h_l_4
T_23_15_sp4_v_t_47
T_23_17_lc_trk_g3_2
T_23_17_wire_logic_cluster/lc_4/in_3

End 

Net : this_ppu.M_state_qZ0Z_7
T_16_20_wire_logic_cluster/lc_7/out
T_16_17_sp4_v_t_38
T_13_17_sp4_h_l_9
T_14_17_lc_trk_g3_1
T_14_17_wire_logic_cluster/lc_7/in_1

T_16_20_wire_logic_cluster/lc_7/out
T_14_20_sp4_h_l_11
T_14_20_lc_trk_g0_6
T_14_20_wire_logic_cluster/lc_3/in_3

T_16_20_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g3_7
T_15_19_wire_logic_cluster/lc_7/in_1

T_16_20_wire_logic_cluster/lc_7/out
T_17_17_sp4_v_t_39
T_16_18_lc_trk_g2_7
T_16_18_wire_logic_cluster/lc_1/in_0

T_16_20_wire_logic_cluster/lc_7/out
T_17_17_sp4_v_t_39
T_16_18_lc_trk_g2_7
T_16_18_wire_logic_cluster/lc_6/in_1

T_16_20_wire_logic_cluster/lc_7/out
T_16_20_lc_trk_g3_7
T_16_20_wire_logic_cluster/lc_3/in_1

T_16_20_wire_logic_cluster/lc_7/out
T_16_21_lc_trk_g1_7
T_16_21_input_2_6
T_16_21_wire_logic_cluster/lc_6/in_2

T_16_20_wire_logic_cluster/lc_7/out
T_16_17_sp4_v_t_38
T_15_18_lc_trk_g2_6
T_15_18_wire_logic_cluster/lc_4/in_0

End 

Net : M_this_ppu_spr_addr_4
T_7_19_wire_logic_cluster/lc_1/out
T_3_19_sp12_h_l_1
T_15_19_sp12_h_l_1
T_27_19_sp12_h_l_1
T_27_19_sp4_h_l_0
T_26_15_sp4_v_t_40
T_23_15_sp4_h_l_5
T_26_11_sp4_v_t_40
T_23_11_sp4_h_l_5
T_26_7_sp4_v_t_40
T_25_9_lc_trk_g0_5
T_25_9_input0_3
T_25_9_wire_bram/ram/RADDR_4

T_7_19_wire_logic_cluster/lc_1/out
T_3_19_sp12_h_l_1
T_15_19_sp12_h_l_1
T_27_19_sp12_h_l_1
T_27_19_sp4_h_l_0
T_26_15_sp4_v_t_40
T_23_15_sp4_h_l_5
T_26_11_sp4_v_t_40
T_23_11_sp4_h_l_5
T_25_11_lc_trk_g3_0
T_25_11_input0_3
T_25_11_wire_bram/ram/RADDR_4

T_7_19_wire_logic_cluster/lc_1/out
T_3_19_sp12_h_l_1
T_15_19_sp12_h_l_1
T_27_19_sp12_h_l_1
T_27_19_sp4_h_l_0
T_26_15_sp4_v_t_40
T_23_15_sp4_h_l_5
T_26_11_sp4_v_t_40
T_25_13_lc_trk_g0_5
T_25_13_input0_3
T_25_13_wire_bram/ram/RADDR_4

T_7_19_wire_logic_cluster/lc_1/out
T_3_19_sp12_h_l_1
T_14_7_sp12_v_t_22
T_15_7_sp12_h_l_1
T_23_7_sp4_h_l_8
T_26_3_sp4_v_t_39
T_26_0_span4_vert_26
T_25_3_lc_trk_g1_2
T_25_3_input0_3
T_25_3_wire_bram/ram/RADDR_4

T_7_19_wire_logic_cluster/lc_1/out
T_3_19_sp12_h_l_1
T_15_19_sp12_h_l_1
T_27_19_sp12_h_l_1
T_27_19_sp4_h_l_0
T_26_19_sp4_v_t_43
T_26_23_sp4_v_t_43
T_25_25_lc_trk_g1_6
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4

T_7_19_wire_logic_cluster/lc_1/out
T_3_19_sp12_h_l_1
T_15_19_sp12_h_l_1
T_27_19_sp12_h_l_1
T_27_19_sp4_h_l_0
T_26_19_sp4_v_t_43
T_26_23_sp4_v_t_43
T_25_27_lc_trk_g1_6
T_25_27_input0_3
T_25_27_wire_bram/ram/RADDR_4

T_7_19_wire_logic_cluster/lc_1/out
T_3_19_sp12_h_l_1
T_15_19_sp12_h_l_1
T_27_19_sp12_h_l_1
T_27_19_sp4_h_l_0
T_26_15_sp4_v_t_40
T_23_15_sp4_h_l_5
T_25_15_lc_trk_g3_0
T_25_15_input0_3
T_25_15_wire_bram/ram/RADDR_4

T_7_19_wire_logic_cluster/lc_1/out
T_3_19_sp12_h_l_1
T_14_7_sp12_v_t_22
T_15_7_sp12_h_l_1
T_23_7_sp4_h_l_8
T_26_3_sp4_v_t_39
T_25_5_lc_trk_g1_2
T_25_5_input0_3
T_25_5_wire_bram/ram/RADDR_4

T_7_19_wire_logic_cluster/lc_1/out
T_3_19_sp12_h_l_1
T_15_19_sp12_h_l_1
T_27_19_sp12_h_l_1
T_27_19_sp4_h_l_0
T_26_15_sp4_v_t_40
T_25_17_lc_trk_g0_5
T_25_17_input0_3
T_25_17_wire_bram/ram/RADDR_4

T_7_19_wire_logic_cluster/lc_1/out
T_3_19_sp12_h_l_1
T_15_19_sp12_h_l_1
T_27_19_sp12_h_l_1
T_27_19_sp4_h_l_0
T_26_19_sp4_v_t_43
T_25_21_lc_trk_g1_6
T_25_21_input0_3
T_25_21_wire_bram/ram/RADDR_4

T_7_19_wire_logic_cluster/lc_1/out
T_3_19_sp12_h_l_1
T_15_19_sp12_h_l_1
T_27_19_sp12_h_l_1
T_27_19_sp4_h_l_0
T_26_19_sp4_v_t_43
T_25_23_lc_trk_g1_6
T_25_23_input0_3
T_25_23_wire_bram/ram/RADDR_4

T_7_19_wire_logic_cluster/lc_1/out
T_3_19_sp12_h_l_1
T_14_7_sp12_v_t_22
T_15_7_sp12_h_l_1
T_25_7_lc_trk_g1_6
T_25_7_input0_3
T_25_7_wire_bram/ram/RADDR_4

T_7_19_wire_logic_cluster/lc_1/out
T_8_17_sp4_v_t_46
T_8_21_sp4_v_t_46
T_8_25_sp4_v_t_46
T_8_29_sp4_v_t_42
T_8_31_lc_trk_g2_7
T_8_31_input0_3
T_8_31_wire_bram/ram/RADDR_4

T_7_19_wire_logic_cluster/lc_1/out
T_8_17_sp4_v_t_46
T_8_21_sp4_v_t_46
T_8_25_sp4_v_t_46
T_8_27_lc_trk_g2_3
T_8_27_input0_3
T_8_27_wire_bram/ram/RADDR_4

T_7_19_wire_logic_cluster/lc_1/out
T_8_17_sp4_v_t_46
T_8_21_sp4_v_t_46
T_8_25_sp4_v_t_46
T_8_29_lc_trk_g0_3
T_8_29_input0_3
T_8_29_wire_bram/ram/RADDR_4

T_7_19_wire_logic_cluster/lc_1/out
T_3_19_sp12_h_l_1
T_15_19_sp12_h_l_1
T_25_19_lc_trk_g1_6
T_25_19_input0_3
T_25_19_wire_bram/ram/RADDR_4

End 

Net : N_816_0
T_18_23_wire_logic_cluster/lc_0/out
T_18_23_lc_trk_g3_0
T_18_23_wire_logic_cluster/lc_7/in_0

T_18_23_wire_logic_cluster/lc_0/out
T_18_20_sp4_v_t_40
T_15_24_sp4_h_l_10
T_16_24_lc_trk_g2_2
T_16_24_wire_logic_cluster/lc_5/in_3

T_18_23_wire_logic_cluster/lc_0/out
T_17_24_lc_trk_g0_0
T_17_24_wire_logic_cluster/lc_1/in_1

T_18_23_wire_logic_cluster/lc_0/out
T_15_23_sp12_h_l_0
T_23_23_lc_trk_g1_3
T_23_23_wire_logic_cluster/lc_2/in_0

End 

Net : M_this_state_qZ0Z_15
T_20_23_wire_logic_cluster/lc_7/out
T_19_23_sp4_h_l_6
T_18_23_lc_trk_g1_6
T_18_23_wire_logic_cluster/lc_0/in_1

T_20_23_wire_logic_cluster/lc_7/out
T_20_22_lc_trk_g0_7
T_20_22_wire_logic_cluster/lc_7/in_0

T_20_23_wire_logic_cluster/lc_7/out
T_19_23_sp4_h_l_6
T_20_23_lc_trk_g3_6
T_20_23_input_2_7
T_20_23_wire_logic_cluster/lc_7/in_2

T_20_23_wire_logic_cluster/lc_7/out
T_20_22_lc_trk_g0_7
T_20_22_wire_logic_cluster/lc_5/in_0

T_20_23_wire_logic_cluster/lc_7/out
T_19_23_sp4_h_l_6
T_18_19_sp4_v_t_43
T_18_22_lc_trk_g0_3
T_18_22_input_2_3
T_18_22_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_ppu_map_addr_0
T_14_18_wire_logic_cluster/lc_7/out
T_14_19_lc_trk_g0_7
T_14_19_input_2_3
T_14_19_wire_logic_cluster/lc_3/in_2

T_14_18_wire_logic_cluster/lc_7/out
T_14_18_sp4_h_l_3
T_16_18_lc_trk_g3_6
T_16_18_wire_logic_cluster/lc_7/in_0

T_14_18_wire_logic_cluster/lc_7/out
T_14_13_sp12_v_t_22
T_15_25_sp12_h_l_1
T_26_25_sp12_v_t_22
T_26_28_sp4_v_t_42
T_25_31_lc_trk_g3_2
T_25_31_input0_7
T_25_31_wire_bram/ram/RADDR_0
T_25_29_upADDR_0
T_25_29_wire_bram/ram/RADDR_0

T_14_18_wire_logic_cluster/lc_7/out
T_14_13_sp12_v_t_22
T_15_25_sp12_h_l_1
T_26_25_sp12_v_t_22
T_26_28_sp4_v_t_42
T_25_31_lc_trk_g3_2
T_25_31_input0_7
T_25_31_wire_bram/ram/RADDR_0

T_14_18_wire_logic_cluster/lc_7/out
T_15_18_lc_trk_g0_7
T_15_18_wire_logic_cluster/lc_6/in_3

T_14_18_wire_logic_cluster/lc_7/out
T_14_18_sp4_h_l_3
T_16_18_lc_trk_g3_6
T_16_18_wire_logic_cluster/lc_3/in_0

T_14_18_wire_logic_cluster/lc_7/out
T_14_18_lc_trk_g0_7
T_14_18_input_2_7
T_14_18_wire_logic_cluster/lc_7/in_2

End 

Net : this_ppu.M_surface_y_qZ0Z_2
T_14_21_wire_logic_cluster/lc_3/out
T_12_21_sp4_h_l_3
T_11_21_sp4_v_t_38
T_10_22_lc_trk_g2_6
T_10_22_input_2_2
T_10_22_wire_logic_cluster/lc_2/in_2

T_14_21_wire_logic_cluster/lc_3/out
T_12_21_sp4_h_l_3
T_8_21_sp4_h_l_3
T_7_17_sp4_v_t_45
T_7_19_lc_trk_g2_0
T_7_19_input_2_2
T_7_19_wire_logic_cluster/lc_2/in_2

End 

Net : N_765_0
T_18_24_wire_logic_cluster/lc_4/out
T_19_23_lc_trk_g2_4
T_19_23_wire_logic_cluster/lc_7/in_1

T_18_24_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_36
T_20_22_sp4_h_l_6
T_22_22_lc_trk_g2_3
T_22_22_wire_logic_cluster/lc_0/in_3

T_18_24_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_36
T_20_22_sp4_h_l_6
T_23_22_sp4_v_t_43
T_23_23_lc_trk_g2_3
T_23_23_wire_logic_cluster/lc_4/in_1

T_18_24_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_36
T_19_26_lc_trk_g0_1
T_19_26_wire_logic_cluster/lc_2/in_1

T_18_24_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_36
T_20_22_sp4_h_l_6
T_23_22_sp4_v_t_43
T_22_23_lc_trk_g3_3
T_22_23_wire_logic_cluster/lc_7/in_3

T_18_24_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_36
T_20_22_sp4_h_l_6
T_23_22_sp4_v_t_43
T_23_23_lc_trk_g2_3
T_23_23_wire_logic_cluster/lc_0/in_1

T_18_24_wire_logic_cluster/lc_4/out
T_18_23_sp4_v_t_40
T_19_23_sp4_h_l_10
T_22_23_sp4_v_t_47
T_22_24_lc_trk_g3_7
T_22_24_wire_logic_cluster/lc_3/in_1

T_18_24_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_36
T_20_22_sp4_h_l_6
T_23_22_sp4_v_t_43
T_22_23_lc_trk_g3_3
T_22_23_wire_logic_cluster/lc_6/in_0

T_18_24_wire_logic_cluster/lc_4/out
T_18_23_sp4_v_t_40
T_19_23_sp4_h_l_10
T_21_23_lc_trk_g2_7
T_21_23_wire_logic_cluster/lc_2/in_3

T_18_24_wire_logic_cluster/lc_4/out
T_18_23_sp4_v_t_40
T_19_23_sp4_h_l_10
T_22_23_sp4_v_t_47
T_22_26_lc_trk_g1_7
T_22_26_wire_logic_cluster/lc_3/in_1

T_18_24_wire_logic_cluster/lc_4/out
T_19_24_lc_trk_g1_4
T_19_24_wire_logic_cluster/lc_7/in_0

T_18_24_wire_logic_cluster/lc_4/out
T_18_23_sp4_v_t_40
T_15_23_sp4_h_l_5
T_15_23_lc_trk_g0_0
T_15_23_wire_logic_cluster/lc_5/in_1

T_18_24_wire_logic_cluster/lc_4/out
T_18_23_sp4_v_t_40
T_19_23_sp4_h_l_10
T_22_23_sp4_v_t_47
T_22_25_lc_trk_g2_2
T_22_25_wire_logic_cluster/lc_3/in_1

T_18_24_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_36
T_20_22_sp4_h_l_6
T_23_22_sp4_v_t_43
T_23_23_lc_trk_g2_3
T_23_23_wire_logic_cluster/lc_3/in_0

T_18_24_wire_logic_cluster/lc_4/out
T_18_20_sp4_v_t_45
T_17_22_lc_trk_g0_3
T_17_22_wire_logic_cluster/lc_2/in_3

T_18_24_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_36
T_20_22_sp4_h_l_6
T_23_22_sp4_v_t_43
T_22_23_lc_trk_g3_3
T_22_23_wire_logic_cluster/lc_4/in_0

T_18_24_wire_logic_cluster/lc_4/out
T_18_20_sp4_v_t_45
T_17_22_lc_trk_g0_3
T_17_22_wire_logic_cluster/lc_7/in_0

T_18_24_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_36
T_20_22_sp4_h_l_6
T_23_22_sp4_v_t_46
T_23_25_lc_trk_g1_6
T_23_25_wire_logic_cluster/lc_0/in_1

T_18_24_wire_logic_cluster/lc_4/out
T_17_24_lc_trk_g3_4
T_17_24_wire_logic_cluster/lc_0/in_3

T_18_24_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_36
T_20_22_sp4_h_l_6
T_23_22_sp4_v_t_43
T_23_18_sp4_v_t_44
T_24_18_sp4_h_l_2
T_26_18_lc_trk_g2_7
T_26_18_wire_logic_cluster/lc_1/in_0

T_18_24_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_36
T_20_22_sp4_h_l_6
T_23_22_sp4_v_t_43
T_23_18_sp4_v_t_44
T_24_18_sp4_h_l_2
T_26_18_lc_trk_g2_7
T_26_18_wire_logic_cluster/lc_5/in_0

T_18_24_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_36
T_20_22_sp4_h_l_6
T_23_22_sp4_v_t_43
T_23_18_sp4_v_t_44
T_24_18_sp4_h_l_2
T_26_18_lc_trk_g2_7
T_26_18_wire_logic_cluster/lc_0/in_1

T_18_24_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_36
T_20_22_sp4_h_l_6
T_23_22_sp4_v_t_43
T_23_18_sp4_v_t_44
T_24_18_sp4_h_l_2
T_26_18_lc_trk_g2_7
T_26_18_wire_logic_cluster/lc_6/in_1

T_18_24_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_36
T_20_22_sp4_h_l_6
T_23_22_sp4_v_t_43
T_23_18_sp4_v_t_44
T_24_18_sp4_h_l_2
T_26_18_lc_trk_g2_7
T_26_18_wire_logic_cluster/lc_2/in_1

T_18_24_wire_logic_cluster/lc_4/out
T_18_25_lc_trk_g1_4
T_18_25_wire_logic_cluster/lc_2/in_1

T_18_24_wire_logic_cluster/lc_4/out
T_18_22_sp4_v_t_37
T_19_22_sp4_h_l_5
T_20_22_lc_trk_g3_5
T_20_22_wire_logic_cluster/lc_7/in_1

T_18_24_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_36
T_20_22_sp4_h_l_6
T_23_22_sp4_v_t_43
T_23_18_sp4_v_t_44
T_24_18_sp4_h_l_2
T_26_18_lc_trk_g2_7
T_26_18_input_2_3
T_26_18_wire_logic_cluster/lc_3/in_2

T_18_24_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_36
T_20_22_sp4_h_l_6
T_23_22_sp4_v_t_43
T_23_18_sp4_v_t_44
T_23_20_lc_trk_g2_1
T_23_20_wire_logic_cluster/lc_0/in_1

T_18_24_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_36
T_20_22_sp4_h_l_6
T_23_22_sp4_v_t_43
T_23_24_lc_trk_g2_6
T_23_24_wire_logic_cluster/lc_3/in_1

T_18_24_wire_logic_cluster/lc_4/out
T_18_22_sp4_v_t_37
T_19_22_sp4_h_l_5
T_23_22_sp4_h_l_5
T_26_22_sp4_v_t_47
T_26_23_lc_trk_g2_7
T_26_23_input_2_3
T_26_23_wire_logic_cluster/lc_3/in_2

T_18_24_wire_logic_cluster/lc_4/out
T_18_22_sp4_v_t_37
T_19_22_sp4_h_l_5
T_23_22_sp4_h_l_5
T_26_22_sp4_v_t_47
T_26_23_lc_trk_g2_7
T_26_23_input_2_1
T_26_23_wire_logic_cluster/lc_1/in_2

T_18_24_wire_logic_cluster/lc_4/out
T_18_22_sp4_v_t_37
T_19_22_sp4_h_l_5
T_23_22_sp4_h_l_5
T_27_22_sp4_h_l_5
T_27_22_lc_trk_g1_0
T_27_22_input_2_5
T_27_22_wire_logic_cluster/lc_5/in_2

T_18_24_wire_logic_cluster/lc_4/out
T_18_22_sp4_v_t_37
T_19_22_sp4_h_l_5
T_23_22_sp4_h_l_5
T_27_22_sp4_h_l_5
T_27_22_lc_trk_g1_0
T_27_22_input_2_7
T_27_22_wire_logic_cluster/lc_7/in_2

T_18_24_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_36
T_20_22_sp4_h_l_6
T_23_22_sp4_v_t_43
T_23_18_sp4_v_t_44
T_23_21_lc_trk_g1_4
T_23_21_wire_logic_cluster/lc_2/in_3

T_18_24_wire_logic_cluster/lc_4/out
T_18_22_sp4_v_t_37
T_19_22_sp4_h_l_5
T_23_22_sp4_h_l_5
T_26_22_sp4_v_t_47
T_26_23_lc_trk_g2_7
T_26_23_wire_logic_cluster/lc_0/in_3

T_18_24_wire_logic_cluster/lc_4/out
T_18_22_sp4_v_t_37
T_19_22_sp4_h_l_5
T_23_22_sp4_h_l_5
T_26_22_sp4_v_t_47
T_26_23_lc_trk_g2_7
T_26_23_wire_logic_cluster/lc_2/in_3

T_18_24_wire_logic_cluster/lc_4/out
T_18_22_sp4_v_t_37
T_19_22_sp4_h_l_5
T_23_22_sp4_h_l_5
T_26_22_sp4_v_t_47
T_26_23_lc_trk_g2_7
T_26_23_wire_logic_cluster/lc_4/in_3

T_18_24_wire_logic_cluster/lc_4/out
T_18_22_sp4_v_t_37
T_19_22_sp4_h_l_5
T_23_22_sp4_h_l_5
T_27_22_sp4_h_l_5
T_27_22_lc_trk_g1_0
T_27_22_wire_logic_cluster/lc_0/in_3

T_18_24_wire_logic_cluster/lc_4/out
T_18_22_sp4_v_t_37
T_19_22_sp4_h_l_5
T_23_22_sp4_h_l_5
T_27_22_sp4_h_l_5
T_27_22_lc_trk_g1_0
T_27_22_wire_logic_cluster/lc_2/in_3

T_18_24_wire_logic_cluster/lc_4/out
T_18_22_sp4_v_t_37
T_19_22_sp4_h_l_5
T_23_22_sp4_h_l_5
T_27_22_sp4_h_l_5
T_27_22_lc_trk_g1_0
T_27_22_wire_logic_cluster/lc_4/in_3

T_18_24_wire_logic_cluster/lc_4/out
T_18_22_sp4_v_t_37
T_19_22_sp4_h_l_5
T_23_22_sp4_h_l_5
T_27_22_sp4_h_l_5
T_27_22_lc_trk_g1_0
T_27_22_wire_logic_cluster/lc_6/in_3

T_18_24_wire_logic_cluster/lc_4/out
T_17_24_sp4_h_l_0
T_21_24_sp4_h_l_0
T_24_20_sp4_v_t_43
T_24_21_lc_trk_g2_3
T_24_21_wire_logic_cluster/lc_0/in_1

T_18_24_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_36
T_20_22_sp4_h_l_6
T_22_22_lc_trk_g2_3
T_22_22_wire_logic_cluster/lc_7/in_0

T_18_24_wire_logic_cluster/lc_4/out
T_16_24_sp4_h_l_5
T_15_24_sp4_v_t_40
T_15_25_lc_trk_g2_0
T_15_25_input_2_2
T_15_25_wire_logic_cluster/lc_2/in_2

T_18_24_wire_logic_cluster/lc_4/out
T_19_23_lc_trk_g2_4
T_19_23_wire_logic_cluster/lc_1/in_3

T_18_24_wire_logic_cluster/lc_4/out
T_19_23_lc_trk_g2_4
T_19_23_wire_logic_cluster/lc_2/in_0

End 

Net : M_this_delay_clk_out_0
T_17_23_wire_logic_cluster/lc_3/out
T_18_24_lc_trk_g2_3
T_18_24_wire_logic_cluster/lc_4/in_3

T_17_23_wire_logic_cluster/lc_3/out
T_17_24_lc_trk_g0_3
T_17_24_wire_logic_cluster/lc_5/in_0

T_17_23_wire_logic_cluster/lc_3/out
T_18_24_lc_trk_g2_3
T_18_24_wire_logic_cluster/lc_3/in_0

T_17_23_wire_logic_cluster/lc_3/out
T_17_23_sp4_h_l_11
T_18_23_lc_trk_g3_3
T_18_23_wire_logic_cluster/lc_1/in_3

T_17_23_wire_logic_cluster/lc_3/out
T_17_24_lc_trk_g0_3
T_17_24_wire_logic_cluster/lc_3/in_0

End 

Net : un1_M_this_ext_address_q_cry_13
T_26_22_wire_logic_cluster/lc_5/cout
T_26_22_wire_logic_cluster/lc_6/in_3

Net : un1_M_this_ext_address_q_cry_13_c_RNIKPRAZ0
T_26_22_wire_logic_cluster/lc_6/out
T_26_16_sp12_v_t_23
T_26_18_lc_trk_g2_4
T_26_18_wire_logic_cluster/lc_6/in_0

End 

Net : N_247
T_19_23_wire_logic_cluster/lc_7/out
T_19_21_sp4_v_t_43
T_20_21_sp4_h_l_11
T_24_21_sp4_h_l_2
T_26_21_lc_trk_g2_7
T_26_21_wire_logic_cluster/lc_0/in_1

T_19_23_wire_logic_cluster/lc_7/out
T_19_21_sp4_v_t_43
T_20_21_sp4_h_l_11
T_24_21_sp4_h_l_2
T_24_21_lc_trk_g1_7
T_24_21_wire_logic_cluster/lc_0/in_0

End 

Net : M_this_spr_ram_write_en_0_i_1_0_0
T_22_22_wire_logic_cluster/lc_0/out
T_23_20_sp4_v_t_44
T_23_16_sp4_v_t_37
T_23_17_lc_trk_g3_5
T_23_17_wire_logic_cluster/lc_3/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_22_19_sp4_v_t_40
T_23_19_sp4_h_l_10
T_24_19_lc_trk_g2_2
T_24_19_wire_logic_cluster/lc_7/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_22_19_sp4_v_t_40
T_22_15_sp4_v_t_45
T_23_15_sp4_h_l_8
T_24_15_lc_trk_g3_0
T_24_15_wire_logic_cluster/lc_2/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_23_20_sp4_v_t_44
T_23_16_sp4_v_t_37
T_24_16_sp4_h_l_5
T_24_16_lc_trk_g1_0
T_24_16_wire_logic_cluster/lc_4/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_22_19_sp4_v_t_40
T_22_15_sp4_v_t_45
T_23_15_sp4_h_l_8
T_24_15_lc_trk_g3_0
T_24_15_wire_logic_cluster/lc_1/in_0

T_22_22_wire_logic_cluster/lc_0/out
T_22_18_sp4_v_t_37
T_22_14_sp4_v_t_37
T_23_14_sp4_h_l_0
T_24_14_lc_trk_g3_0
T_24_14_wire_logic_cluster/lc_0/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_22_19_sp4_v_t_40
T_23_19_sp4_h_l_10
T_24_19_lc_trk_g2_2
T_24_19_wire_logic_cluster/lc_6/in_0

T_22_22_wire_logic_cluster/lc_0/out
T_22_19_sp4_v_t_40
T_23_19_sp4_h_l_10
T_24_19_lc_trk_g2_2
T_24_19_wire_logic_cluster/lc_5/in_3

End 

Net : this_spr_ram.mem_WE_0
T_23_17_wire_logic_cluster/lc_3/out
T_17_17_sp12_h_l_1
T_16_17_sp12_v_t_22
T_16_26_sp4_v_t_36
T_13_30_sp4_h_l_6
T_9_30_sp4_h_l_2
T_8_30_sp4_v_t_39
T_8_32_lc_trk_g2_2
T_8_32_wire_bram/ram/WCLKE

T_23_17_wire_logic_cluster/lc_3/out
T_17_17_sp12_h_l_1
T_16_17_sp12_v_t_22
T_16_26_sp4_v_t_36
T_13_30_sp4_h_l_6
T_9_30_sp4_h_l_2
T_8_30_lc_trk_g0_2
T_8_30_wire_bram/ram/WCLKE

End 

Net : M_this_state_qZ0Z_13
T_18_22_wire_logic_cluster/lc_7/out
T_18_21_sp4_v_t_46
T_18_24_lc_trk_g0_6
T_18_24_input_2_0
T_18_24_wire_logic_cluster/lc_0/in_2

T_18_22_wire_logic_cluster/lc_7/out
T_19_21_sp4_v_t_47
T_19_25_sp4_v_t_36
T_19_26_lc_trk_g3_4
T_19_26_wire_logic_cluster/lc_2/in_3

T_18_22_wire_logic_cluster/lc_7/out
T_16_22_sp12_h_l_1
T_22_22_lc_trk_g1_6
T_22_22_wire_logic_cluster/lc_0/in_1

T_18_22_wire_logic_cluster/lc_7/out
T_19_19_sp4_v_t_39
T_20_23_sp4_h_l_2
T_22_23_lc_trk_g3_7
T_22_23_wire_logic_cluster/lc_7/in_1

T_18_22_wire_logic_cluster/lc_7/out
T_16_22_sp12_h_l_1
T_22_22_lc_trk_g0_6
T_22_22_wire_logic_cluster/lc_7/in_1

T_18_22_wire_logic_cluster/lc_7/out
T_18_22_lc_trk_g2_7
T_18_22_input_2_7
T_18_22_wire_logic_cluster/lc_7/in_2

T_18_22_wire_logic_cluster/lc_7/out
T_18_22_lc_trk_g3_7
T_18_22_wire_logic_cluster/lc_3/in_3

End 

Net : this_start_data_delay_M_last_q
T_17_24_wire_logic_cluster/lc_3/out
T_18_24_lc_trk_g0_3
T_18_24_wire_logic_cluster/lc_4/in_1

T_17_24_wire_logic_cluster/lc_3/out
T_17_24_lc_trk_g3_3
T_17_24_wire_logic_cluster/lc_5/in_1

T_17_24_wire_logic_cluster/lc_3/out
T_18_24_lc_trk_g1_3
T_18_24_wire_logic_cluster/lc_3/in_3

T_17_24_wire_logic_cluster/lc_3/out
T_18_23_lc_trk_g2_3
T_18_23_wire_logic_cluster/lc_1/in_0

End 

Net : N_782_0
T_17_17_wire_logic_cluster/lc_2/out
T_17_16_sp4_v_t_36
T_14_20_sp4_h_l_6
T_15_20_lc_trk_g2_6
T_15_20_wire_logic_cluster/lc_4/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g3_2
T_17_17_wire_logic_cluster/lc_1/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_17_15_sp12_v_t_23
T_17_22_lc_trk_g3_3
T_17_22_wire_logic_cluster/lc_0/in_0

End 

Net : un1_M_this_ext_address_q_cry_14_c_RNIMSSAZ0
T_26_22_wire_logic_cluster/lc_7/out
T_26_17_sp12_v_t_22
T_26_18_lc_trk_g2_6
T_26_18_wire_logic_cluster/lc_3/in_3

End 

Net : un1_M_this_ext_address_q_cry_14
T_26_22_wire_logic_cluster/lc_6/cout
T_26_22_wire_logic_cluster/lc_7/in_3

End 

Net : M_this_state_qZ0Z_14
T_22_22_wire_logic_cluster/lc_7/out
T_22_19_sp4_v_t_38
T_23_23_sp4_h_l_9
T_19_23_sp4_h_l_5
T_19_23_lc_trk_g1_0
T_19_23_input_2_7
T_19_23_wire_logic_cluster/lc_7/in_2

T_22_22_wire_logic_cluster/lc_7/out
T_22_19_sp4_v_t_38
T_23_23_sp4_h_l_9
T_19_23_sp4_h_l_5
T_18_23_lc_trk_g1_5
T_18_23_wire_logic_cluster/lc_7/in_3

T_22_22_wire_logic_cluster/lc_7/out
T_20_22_sp4_h_l_11
T_19_22_sp4_v_t_46
T_19_26_lc_trk_g1_3
T_19_26_wire_logic_cluster/lc_2/in_0

T_22_22_wire_logic_cluster/lc_7/out
T_22_22_lc_trk_g1_7
T_22_22_wire_logic_cluster/lc_0/in_0

T_22_22_wire_logic_cluster/lc_7/out
T_20_22_sp4_h_l_11
T_19_22_sp4_v_t_46
T_19_26_lc_trk_g1_3
T_19_26_wire_logic_cluster/lc_3/in_3

T_22_22_wire_logic_cluster/lc_7/out
T_22_23_lc_trk_g0_7
T_22_23_wire_logic_cluster/lc_7/in_0

T_22_22_wire_logic_cluster/lc_7/out
T_20_22_sp4_h_l_11
T_19_22_sp4_v_t_46
T_20_26_sp4_h_l_5
T_20_26_lc_trk_g1_0
T_20_26_wire_logic_cluster/lc_2/in_3

T_22_22_wire_logic_cluster/lc_7/out
T_22_19_sp4_v_t_38
T_23_23_sp4_h_l_9
T_19_23_sp4_h_l_5
T_18_19_sp4_v_t_47
T_18_20_lc_trk_g2_7
T_18_20_wire_logic_cluster/lc_4/in_1

T_22_22_wire_logic_cluster/lc_7/out
T_22_22_lc_trk_g1_7
T_22_22_wire_logic_cluster/lc_2/in_0

T_22_22_wire_logic_cluster/lc_7/out
T_22_21_lc_trk_g0_7
T_22_21_wire_logic_cluster/lc_4/in_3

T_22_22_wire_logic_cluster/lc_7/out
T_22_19_sp4_v_t_38
T_23_23_sp4_h_l_9
T_19_23_sp4_h_l_5
T_18_19_sp4_v_t_47
T_17_21_lc_trk_g2_2
T_17_21_wire_logic_cluster/lc_7/in_1

T_22_22_wire_logic_cluster/lc_7/out
T_22_19_sp4_v_t_38
T_23_23_sp4_h_l_9
T_19_23_sp4_h_l_5
T_18_19_sp4_v_t_47
T_17_23_lc_trk_g2_2
T_17_23_wire_logic_cluster/lc_2/in_0

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_3
T_18_21_wire_logic_cluster/lc_3/cout
T_18_21_wire_logic_cluster/lc_4/in_3

Net : this_vga_signals.un1_M_vcounter_q_cry_3_c_RNIJ5OHZ0
T_18_21_wire_logic_cluster/lc_4/out
T_16_21_sp4_h_l_5
T_20_21_sp4_h_l_8
T_19_17_sp4_v_t_45
T_19_18_lc_trk_g3_5
T_19_18_wire_logic_cluster/lc_1/in_3

T_18_21_wire_logic_cluster/lc_4/out
T_18_13_sp12_v_t_23
T_18_18_lc_trk_g2_7
T_18_18_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_ppu_map_addr_5
T_14_21_wire_logic_cluster/lc_4/out
T_12_21_sp4_h_l_5
T_11_21_sp4_v_t_46
T_10_22_lc_trk_g3_6
T_10_22_input_2_3
T_10_22_wire_logic_cluster/lc_3/in_2

T_14_21_wire_logic_cluster/lc_4/out
T_15_21_sp12_h_l_0
T_26_21_sp12_v_t_23
T_26_29_sp4_v_t_37
T_25_31_lc_trk_g0_0
T_25_31_input0_2
T_25_31_wire_bram/ram/RADDR_5
T_25_29_upADDR_5
T_25_29_wire_bram/ram/RADDR_5

T_14_21_wire_logic_cluster/lc_4/out
T_15_21_sp12_h_l_0
T_26_21_sp12_v_t_23
T_26_29_sp4_v_t_37
T_25_31_lc_trk_g0_0
T_25_31_input0_2
T_25_31_wire_bram/ram/RADDR_5

End 

Net : un1_M_this_ext_address_q_cry_12
T_26_22_wire_logic_cluster/lc_4/cout
T_26_22_wire_logic_cluster/lc_5/in_3

Net : un1_M_this_ext_address_q_cry_12_c_RNIIMQAZ0
T_26_22_wire_logic_cluster/lc_5/out
T_26_15_sp12_v_t_22
T_26_18_lc_trk_g2_2
T_26_18_wire_logic_cluster/lc_0/in_0

End 

Net : un1_M_this_map_address_q_cry_6
T_24_23_wire_logic_cluster/lc_6/cout
T_24_23_wire_logic_cluster/lc_7/in_3

Net : un1_M_this_map_address_q_cry_0_c_RNOZ0
T_23_23_wire_logic_cluster/lc_1/out
T_24_23_lc_trk_g0_1
T_24_23_wire_logic_cluster/lc_0/in_1

End 

Net : un1_M_this_map_address_q_cry_6_THRU_CO
T_24_23_wire_logic_cluster/lc_7/out
T_22_23_sp12_h_l_1
T_27_23_lc_trk_g1_5
T_27_23_wire_logic_cluster/lc_3/in_1

End 

Net : un1_M_this_state_q_7_i_0_a3_0_0
T_23_23_wire_logic_cluster/lc_4/out
T_23_23_lc_trk_g0_4
T_23_23_wire_logic_cluster/lc_1/in_3

T_23_23_wire_logic_cluster/lc_4/out
T_24_23_lc_trk_g0_4
T_24_23_wire_logic_cluster/lc_5/in_1

End 

Net : this_ppu.N_1730_0
T_16_22_wire_logic_cluster/lc_2/out
T_16_21_sp4_v_t_36
T_16_24_lc_trk_g1_4
T_16_24_wire_logic_cluster/lc_1/in_0

T_16_22_wire_logic_cluster/lc_2/out
T_16_21_sp4_v_t_36
T_16_24_lc_trk_g1_4
T_16_24_wire_logic_cluster/lc_7/in_0

T_16_22_wire_logic_cluster/lc_2/out
T_16_21_sp4_v_t_36
T_16_24_lc_trk_g1_4
T_16_24_wire_logic_cluster/lc_3/in_0

T_16_22_wire_logic_cluster/lc_2/out
T_16_18_sp4_v_t_41
T_16_19_lc_trk_g2_1
T_16_19_wire_logic_cluster/lc_6/in_1

T_16_22_wire_logic_cluster/lc_2/out
T_16_21_sp4_v_t_36
T_16_24_lc_trk_g1_4
T_16_24_wire_logic_cluster/lc_2/in_3

T_16_22_wire_logic_cluster/lc_2/out
T_16_21_sp4_v_t_36
T_16_24_lc_trk_g1_4
T_16_24_wire_logic_cluster/lc_6/in_3

T_16_22_wire_logic_cluster/lc_2/out
T_16_21_lc_trk_g0_2
T_16_21_wire_logic_cluster/lc_1/in_1

End 

Net : this_ppu.N_1006_0
T_17_17_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_47
T_17_19_sp4_v_t_47
T_16_22_lc_trk_g3_7
T_16_22_wire_logic_cluster/lc_5/in_3

End 

Net : this_ppu.N_1042_0
T_16_22_wire_logic_cluster/lc_5/out
T_16_22_lc_trk_g2_5
T_16_22_wire_logic_cluster/lc_2/in_1

End 

Net : this_ppu.N_1659_0
T_16_20_wire_logic_cluster/lc_2/out
T_15_21_lc_trk_g0_2
T_15_21_wire_logic_cluster/lc_4/in_0

T_16_20_wire_logic_cluster/lc_2/out
T_15_21_lc_trk_g0_2
T_15_21_wire_logic_cluster/lc_6/in_0

T_16_20_wire_logic_cluster/lc_2/out
T_16_21_lc_trk_g1_2
T_16_21_wire_logic_cluster/lc_4/in_1

T_16_20_wire_logic_cluster/lc_2/out
T_15_21_lc_trk_g0_2
T_15_21_wire_logic_cluster/lc_3/in_3

T_16_20_wire_logic_cluster/lc_2/out
T_15_21_lc_trk_g0_2
T_15_21_wire_logic_cluster/lc_7/in_3

End 

Net : M_this_map_address_qc_8_1_cascade_
T_24_25_wire_logic_cluster/lc_0/ltout
T_24_25_wire_logic_cluster/lc_1/in_2

End 

Net : un1_M_this_map_address_q_cry_5_THRU_CO
T_24_23_wire_logic_cluster/lc_6/out
T_24_22_sp4_v_t_44
T_24_25_lc_trk_g1_4
T_24_25_wire_logic_cluster/lc_0/in_3

End 

Net : un1_M_this_map_address_q_cry_5
T_24_23_wire_logic_cluster/lc_5/cout
T_24_23_wire_logic_cluster/lc_6/in_3

Net : read_data_RNI6RFJ1_2
T_13_22_wire_logic_cluster/lc_3/out
T_13_13_sp12_v_t_22
T_14_13_sp12_h_l_1
T_22_13_sp4_h_l_8
T_25_9_sp4_v_t_39
T_25_5_sp4_v_t_39
T_25_1_sp4_v_t_40
T_25_5_lc_trk_g0_5
T_25_5_input2_7
T_25_5_wire_bram/ram/RADDR_8

T_13_22_wire_logic_cluster/lc_3/out
T_13_13_sp12_v_t_22
T_14_13_sp12_h_l_1
T_22_13_sp4_h_l_8
T_25_9_sp4_v_t_39
T_25_5_sp4_v_t_39
T_25_1_sp4_v_t_47
T_25_3_lc_trk_g3_2
T_25_3_input2_7
T_25_3_wire_bram/ram/RADDR_8

T_13_22_wire_logic_cluster/lc_3/out
T_13_13_sp12_v_t_22
T_14_13_sp12_h_l_1
T_22_13_sp4_h_l_8
T_25_9_sp4_v_t_39
T_25_5_sp4_v_t_39
T_25_7_lc_trk_g3_2
T_25_7_input2_7
T_25_7_wire_bram/ram/RADDR_8

T_13_22_wire_logic_cluster/lc_3/out
T_13_13_sp12_v_t_22
T_14_13_sp12_h_l_1
T_22_13_sp4_h_l_8
T_25_9_sp4_v_t_39
T_26_9_sp4_h_l_2
T_25_9_lc_trk_g1_2
T_25_9_input2_7
T_25_9_wire_bram/ram/RADDR_8

T_13_22_wire_logic_cluster/lc_3/out
T_14_21_sp4_v_t_39
T_15_21_sp4_h_l_7
T_19_21_sp4_h_l_7
T_23_21_sp4_h_l_7
T_26_21_sp4_v_t_42
T_26_25_sp4_v_t_42
T_25_27_lc_trk_g0_7
T_25_27_input2_7
T_25_27_wire_bram/ram/RADDR_8

T_13_22_wire_logic_cluster/lc_3/out
T_14_21_sp4_v_t_39
T_15_21_sp4_h_l_7
T_19_21_sp4_h_l_7
T_22_17_sp4_v_t_42
T_23_17_sp4_h_l_0
T_26_13_sp4_v_t_43
T_25_15_lc_trk_g1_6
T_25_15_input2_7
T_25_15_wire_bram/ram/RADDR_8

T_13_22_wire_logic_cluster/lc_3/out
T_13_13_sp12_v_t_22
T_14_13_sp12_h_l_1
T_22_13_sp4_h_l_8
T_25_9_sp4_v_t_39
T_25_11_lc_trk_g3_2
T_25_11_input2_7
T_25_11_wire_bram/ram/RADDR_8

T_13_22_wire_logic_cluster/lc_3/out
T_14_21_sp4_v_t_39
T_15_21_sp4_h_l_7
T_19_21_sp4_h_l_7
T_23_21_sp4_h_l_7
T_26_21_sp4_v_t_42
T_25_23_lc_trk_g0_7
T_25_23_input2_7
T_25_23_wire_bram/ram/RADDR_8

T_13_22_wire_logic_cluster/lc_3/out
T_14_21_sp4_v_t_39
T_15_21_sp4_h_l_7
T_19_21_sp4_h_l_7
T_23_21_sp4_h_l_7
T_26_17_sp4_v_t_42
T_25_19_lc_trk_g0_7
T_25_19_input2_7
T_25_19_wire_bram/ram/RADDR_8

T_13_22_wire_logic_cluster/lc_3/out
T_14_21_sp4_v_t_39
T_15_21_sp4_h_l_7
T_19_21_sp4_h_l_7
T_23_21_sp4_h_l_7
T_26_21_sp4_v_t_37
T_25_25_lc_trk_g1_0
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8

T_13_22_wire_logic_cluster/lc_3/out
T_14_21_sp4_v_t_39
T_15_21_sp4_h_l_7
T_19_21_sp4_h_l_7
T_22_17_sp4_v_t_42
T_23_17_sp4_h_l_0
T_25_17_lc_trk_g2_5
T_25_17_input2_7
T_25_17_wire_bram/ram/RADDR_8

T_13_22_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_38
T_10_25_sp4_h_l_8
T_9_25_sp4_v_t_39
T_9_29_sp4_v_t_40
T_8_31_lc_trk_g0_5
T_8_31_input2_7
T_8_31_wire_bram/ram/RADDR_8

T_13_22_wire_logic_cluster/lc_3/out
T_13_13_sp12_v_t_22
T_14_13_sp12_h_l_1
T_26_13_sp12_h_l_1
T_25_13_lc_trk_g0_1
T_25_13_input2_7
T_25_13_wire_bram/ram/RADDR_8

T_13_22_wire_logic_cluster/lc_3/out
T_14_21_sp4_v_t_39
T_15_21_sp4_h_l_7
T_19_21_sp4_h_l_7
T_23_21_sp4_h_l_7
T_25_21_lc_trk_g3_2
T_25_21_input2_7
T_25_21_wire_bram/ram/RADDR_8

T_13_22_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_38
T_10_25_sp4_h_l_8
T_9_25_sp4_v_t_39
T_8_27_lc_trk_g1_2
T_8_27_input2_7
T_8_27_wire_bram/ram/RADDR_8

T_13_22_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_38
T_10_25_sp4_h_l_8
T_9_25_sp4_v_t_39
T_8_29_lc_trk_g1_2
T_8_29_input2_7
T_8_29_wire_bram/ram/RADDR_8

End 

Net : M_this_map_ram_read_data_2
T_25_29_wire_bram/ram/RDATA_9
T_16_29_sp12_h_l_0
T_15_29_sp4_h_l_1
T_14_25_sp4_v_t_36
T_14_21_sp4_v_t_36
T_13_22_lc_trk_g2_4
T_13_22_wire_logic_cluster/lc_3/in_3

T_25_29_wire_bram/ram/RDATA_9
T_26_30_lc_trk_g3_6
T_26_30_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals_M_lcounter_q_1
T_17_20_wire_logic_cluster/lc_2/out
T_17_19_sp4_v_t_36
T_17_15_sp4_v_t_36
T_16_17_lc_trk_g0_1
T_16_17_wire_logic_cluster/lc_7/in_0

T_17_20_wire_logic_cluster/lc_2/out
T_17_19_sp4_v_t_36
T_17_15_sp4_v_t_36
T_16_17_lc_trk_g0_1
T_16_17_input_2_3
T_16_17_wire_logic_cluster/lc_3/in_2

T_17_20_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g1_2
T_17_20_input_2_1
T_17_20_wire_logic_cluster/lc_1/in_2

T_17_20_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g1_2
T_17_20_wire_logic_cluster/lc_2/in_1

T_17_20_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g1_2
T_17_20_input_2_3
T_17_20_wire_logic_cluster/lc_3/in_2

End 

Net : this_ppu.N_838_0
T_16_17_wire_logic_cluster/lc_7/out
T_15_17_sp4_h_l_6
T_11_17_sp4_h_l_6
T_10_17_sp4_v_t_43
T_9_20_lc_trk_g3_3
T_9_20_wire_logic_cluster/lc_1/in_1

T_16_17_wire_logic_cluster/lc_7/out
T_16_17_sp4_h_l_3
T_12_17_sp4_h_l_3
T_11_17_sp4_v_t_38
T_11_20_lc_trk_g1_6
T_11_20_wire_logic_cluster/lc_0/in_1

T_16_17_wire_logic_cluster/lc_7/out
T_16_12_sp12_v_t_22
T_16_22_lc_trk_g3_5
T_16_22_wire_logic_cluster/lc_5/in_1

T_16_17_wire_logic_cluster/lc_7/out
T_16_12_sp12_v_t_22
T_16_17_sp4_v_t_40
T_16_20_lc_trk_g0_0
T_16_20_wire_logic_cluster/lc_2/in_0

End 

Net : this_ppu.M_screen_y_q_RNI8FJF7Z0Z_4
T_13_21_wire_logic_cluster/lc_7/out
T_14_21_lc_trk_g1_7
T_14_21_wire_logic_cluster/lc_5/in_1

End 

Net : un1_M_this_map_address_q_cry_4
T_24_23_wire_logic_cluster/lc_4/cout
T_24_23_wire_logic_cluster/lc_5/in_3

Net : M_this_map_address_q_RNO_1Z0Z_5
T_24_23_wire_logic_cluster/lc_5/out
T_24_22_sp4_v_t_42
T_25_26_sp4_h_l_1
T_27_26_lc_trk_g3_4
T_27_26_wire_logic_cluster/lc_2/in_1

End 

Net : this_ppu.N_1201
T_15_19_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g1_4
T_15_19_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_state_qZ0Z_12
T_17_23_wire_logic_cluster/lc_2/out
T_18_23_lc_trk_g1_2
T_18_23_wire_logic_cluster/lc_0/in_3

T_17_23_wire_logic_cluster/lc_2/out
T_18_23_lc_trk_g1_2
T_18_23_wire_logic_cluster/lc_2/in_1

T_17_23_wire_logic_cluster/lc_2/out
T_18_22_lc_trk_g2_2
T_18_22_wire_logic_cluster/lc_7/in_1

T_17_23_wire_logic_cluster/lc_2/out
T_17_23_lc_trk_g3_2
T_17_23_wire_logic_cluster/lc_2/in_3

End 

Net : M_this_state_qZ0Z_17
T_19_23_wire_logic_cluster/lc_2/out
T_18_23_lc_trk_g2_2
T_18_23_wire_logic_cluster/lc_0/in_0

T_19_23_wire_logic_cluster/lc_2/out
T_19_23_lc_trk_g0_2
T_19_23_wire_logic_cluster/lc_1/in_1

T_19_23_wire_logic_cluster/lc_2/out
T_18_23_lc_trk_g2_2
T_18_23_wire_logic_cluster/lc_3/in_3

T_19_23_wire_logic_cluster/lc_2/out
T_18_22_lc_trk_g3_2
T_18_22_wire_logic_cluster/lc_3/in_0

End 

Net : this_ppu.M_state_qZ0Z_5
T_15_19_wire_logic_cluster/lc_0/out
T_15_16_sp4_v_t_40
T_14_17_lc_trk_g3_0
T_14_17_input_2_7
T_14_17_wire_logic_cluster/lc_7/in_2

T_15_19_wire_logic_cluster/lc_0/out
T_14_20_lc_trk_g1_0
T_14_20_wire_logic_cluster/lc_3/in_0

T_15_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_44
T_16_20_lc_trk_g1_4
T_16_20_input_2_3
T_16_20_wire_logic_cluster/lc_3/in_2

T_15_19_wire_logic_cluster/lc_0/out
T_15_19_lc_trk_g2_0
T_15_19_wire_logic_cluster/lc_6/in_0

T_15_19_wire_logic_cluster/lc_0/out
T_15_16_sp4_v_t_40
T_14_17_lc_trk_g3_0
T_14_17_wire_logic_cluster/lc_1/in_0

T_15_19_wire_logic_cluster/lc_0/out
T_15_18_lc_trk_g0_0
T_15_18_wire_logic_cluster/lc_3/in_1

End 

Net : this_ppu.N_1182_1
T_13_20_wire_logic_cluster/lc_5/out
T_12_20_sp4_h_l_2
T_8_20_sp4_h_l_5
T_9_20_lc_trk_g2_5
T_9_20_wire_logic_cluster/lc_1/in_0

T_13_20_wire_logic_cluster/lc_5/out
T_12_20_sp4_h_l_2
T_11_16_sp4_v_t_42
T_11_20_lc_trk_g1_7
T_11_20_wire_logic_cluster/lc_0/in_0

T_13_20_wire_logic_cluster/lc_5/out
T_14_20_sp4_h_l_10
T_16_20_lc_trk_g2_7
T_16_20_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.N_38_i_0_a2_3_xZ0Z1_cascade_
T_18_23_wire_logic_cluster/lc_5/ltout
T_18_23_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_state_qZ0Z_4
T_20_23_wire_logic_cluster/lc_4/out
T_19_23_sp4_h_l_0
T_18_23_lc_trk_g1_0
T_18_23_wire_logic_cluster/lc_5/in_0

T_20_23_wire_logic_cluster/lc_4/out
T_21_23_sp4_h_l_8
T_22_23_lc_trk_g3_0
T_22_23_wire_logic_cluster/lc_0/in_3

T_20_23_wire_logic_cluster/lc_4/out
T_19_23_sp4_h_l_0
T_22_23_sp4_v_t_40
T_22_24_lc_trk_g2_0
T_22_24_wire_logic_cluster/lc_3/in_3

T_20_23_wire_logic_cluster/lc_4/out
T_21_23_sp4_h_l_8
T_22_23_lc_trk_g3_0
T_22_23_wire_logic_cluster/lc_6/in_3

T_20_23_wire_logic_cluster/lc_4/out
T_19_24_lc_trk_g0_4
T_19_24_wire_logic_cluster/lc_7/in_3

T_20_23_wire_logic_cluster/lc_4/out
T_19_23_sp4_h_l_0
T_22_23_sp4_v_t_40
T_22_25_lc_trk_g3_5
T_22_25_wire_logic_cluster/lc_3/in_3

T_20_23_wire_logic_cluster/lc_4/out
T_21_23_sp4_h_l_8
T_23_23_lc_trk_g3_5
T_23_23_wire_logic_cluster/lc_3/in_3

T_20_23_wire_logic_cluster/lc_4/out
T_21_23_sp4_h_l_8
T_24_23_sp4_v_t_45
T_23_25_lc_trk_g0_3
T_23_25_wire_logic_cluster/lc_0/in_3

T_20_23_wire_logic_cluster/lc_4/out
T_21_23_sp4_h_l_8
T_22_23_lc_trk_g3_0
T_22_23_wire_logic_cluster/lc_4/in_3

T_20_23_wire_logic_cluster/lc_4/out
T_19_23_lc_trk_g3_4
T_19_23_wire_logic_cluster/lc_6/in_3

T_20_23_wire_logic_cluster/lc_4/out
T_21_23_sp4_h_l_8
T_24_23_sp4_v_t_45
T_23_24_lc_trk_g3_5
T_23_24_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_4
T_18_21_wire_logic_cluster/lc_4/cout
T_18_21_wire_logic_cluster/lc_5/in_3

Net : this_vga_signals.un1_M_vcounter_q_cry_4_c_RNIL8PHZ0
T_18_21_wire_logic_cluster/lc_5/out
T_16_21_sp4_h_l_7
T_19_17_sp4_v_t_42
T_19_18_lc_trk_g2_2
T_19_18_wire_logic_cluster/lc_3/in_3

T_18_21_wire_logic_cluster/lc_5/out
T_19_19_sp4_v_t_38
T_20_19_sp4_h_l_8
T_22_19_lc_trk_g2_5
T_22_19_wire_logic_cluster/lc_0/in_3

T_18_21_wire_logic_cluster/lc_5/out
T_18_17_sp4_v_t_47
T_18_18_lc_trk_g3_7
T_18_18_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.N_38_i_0_a2_3Z0Z_0_cascade_
T_18_23_wire_logic_cluster/lc_4/ltout
T_18_23_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_state_q_fastZ0Z_13
T_18_23_wire_logic_cluster/lc_2/out
T_18_23_lc_trk_g3_2
T_18_23_wire_logic_cluster/lc_4/in_1

T_18_23_wire_logic_cluster/lc_2/out
T_18_23_lc_trk_g3_2
T_18_23_wire_logic_cluster/lc_2/in_3

End 

Net : un1_M_this_map_address_q_cry_7_THRU_CO
T_24_24_wire_logic_cluster/lc_0/out
T_24_25_lc_trk_g0_0
T_24_25_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_24_24_0_
T_24_24_wire_logic_cluster/carry_in_mux/cout
T_24_24_wire_logic_cluster/lc_0/in_3

Net : M_this_state_qZ0Z_8
T_19_24_wire_logic_cluster/lc_2/out
T_18_24_lc_trk_g2_2
T_18_24_wire_logic_cluster/lc_0/in_0

T_19_24_wire_logic_cluster/lc_2/out
T_19_24_sp4_h_l_9
T_18_20_sp4_v_t_39
T_17_22_lc_trk_g1_2
T_17_22_wire_logic_cluster/lc_2/in_1

T_19_24_wire_logic_cluster/lc_2/out
T_20_21_sp4_v_t_45
T_20_22_lc_trk_g2_5
T_20_22_wire_logic_cluster/lc_3/in_0

T_19_24_wire_logic_cluster/lc_2/out
T_19_24_lc_trk_g3_2
T_19_24_wire_logic_cluster/lc_2/in_3

T_19_24_wire_logic_cluster/lc_2/out
T_19_24_sp4_h_l_9
T_22_20_sp4_v_t_44
T_21_22_lc_trk_g2_1
T_21_22_wire_logic_cluster/lc_7/in_0

End 

Net : M_this_ppu_map_addr_9
T_14_22_wire_logic_cluster/lc_0/out
T_11_22_sp12_h_l_0
T_11_22_lc_trk_g1_3
T_11_22_wire_logic_cluster/lc_5/in_1

T_14_22_wire_logic_cluster/lc_0/out
T_14_18_sp12_v_t_23
T_15_30_sp12_h_l_0
T_27_30_sp12_h_l_0
T_26_30_sp4_h_l_1
T_25_30_sp4_v_t_42
T_25_31_lc_trk_g2_2
T_25_31_input2_6
T_25_31_wire_bram/ram/RADDR_9
T_25_29_upADDR_9
T_25_29_wire_bram/ram/RADDR_9

T_14_22_wire_logic_cluster/lc_0/out
T_14_18_sp12_v_t_23
T_15_30_sp12_h_l_0
T_27_30_sp12_h_l_0
T_26_30_sp4_h_l_1
T_25_30_sp4_v_t_42
T_25_31_lc_trk_g2_2
T_25_31_input2_6
T_25_31_wire_bram/ram/RADDR_9

End 

Net : this_ppu.N_1042_0_cascade_
T_16_22_wire_logic_cluster/lc_5/ltout
T_16_22_wire_logic_cluster/lc_6/in_2

End 

Net : this_ppu.N_677_0
T_16_22_wire_logic_cluster/lc_6/out
T_16_23_lc_trk_g0_6
T_16_23_wire_logic_cluster/lc_7/in_1

T_16_22_wire_logic_cluster/lc_6/out
T_16_21_sp4_v_t_44
T_16_24_lc_trk_g0_4
T_16_24_wire_logic_cluster/lc_2/in_0

T_16_22_wire_logic_cluster/lc_6/out
T_16_21_sp4_v_t_44
T_16_24_lc_trk_g0_4
T_16_24_wire_logic_cluster/lc_6/in_0

T_16_22_wire_logic_cluster/lc_6/out
T_16_16_sp12_v_t_23
T_16_19_lc_trk_g2_3
T_16_19_wire_logic_cluster/lc_6/in_3

T_16_22_wire_logic_cluster/lc_6/out
T_16_21_sp4_v_t_44
T_16_24_lc_trk_g0_4
T_16_24_wire_logic_cluster/lc_1/in_3

T_16_22_wire_logic_cluster/lc_6/out
T_16_21_sp4_v_t_44
T_16_24_lc_trk_g0_4
T_16_24_wire_logic_cluster/lc_7/in_3

T_16_22_wire_logic_cluster/lc_6/out
T_16_21_sp4_v_t_44
T_16_24_lc_trk_g0_4
T_16_24_wire_logic_cluster/lc_3/in_3

T_16_22_wire_logic_cluster/lc_6/out
T_16_21_lc_trk_g0_6
T_16_21_wire_logic_cluster/lc_1/in_3

End 

Net : M_this_state_qZ0Z_5
T_21_23_wire_logic_cluster/lc_3/out
T_19_23_sp4_h_l_3
T_18_23_lc_trk_g1_3
T_18_23_wire_logic_cluster/lc_5/in_3

T_21_23_wire_logic_cluster/lc_3/out
T_20_23_lc_trk_g3_3
T_20_23_wire_logic_cluster/lc_3/in_3

T_21_23_wire_logic_cluster/lc_3/out
T_21_23_lc_trk_g1_3
T_21_23_wire_logic_cluster/lc_3/in_3

T_21_23_wire_logic_cluster/lc_3/out
T_21_23_sp4_h_l_11
T_23_23_lc_trk_g3_6
T_23_23_wire_logic_cluster/lc_2/in_3

T_21_23_wire_logic_cluster/lc_3/out
T_21_23_sp4_h_l_11
T_24_19_sp4_v_t_46
T_23_22_lc_trk_g3_6
T_23_22_wire_logic_cluster/lc_3/in_0

End 

Net : this_vga_signals.M_hcounter_q_RNII1437Z0Z_3
T_13_20_wire_logic_cluster/lc_4/out
T_11_20_sp4_h_l_5
T_10_20_lc_trk_g1_5
T_10_20_input_2_0
T_10_20_wire_logic_cluster/lc_0/in_2

T_13_20_wire_logic_cluster/lc_4/out
T_11_20_sp4_h_l_5
T_10_20_lc_trk_g1_5
T_10_20_input_2_2
T_10_20_wire_logic_cluster/lc_2/in_2

End 

Net : this_spr_ram.mem_WE_2
T_24_19_wire_logic_cluster/lc_7/out
T_22_19_sp12_h_l_1
T_10_19_sp12_h_l_1
T_9_19_sp12_v_t_22
T_9_26_sp4_v_t_38
T_8_28_lc_trk_g1_3
T_8_28_wire_bram/ram/WCLKE

T_24_19_wire_logic_cluster/lc_7/out
T_25_18_sp4_v_t_47
T_25_22_sp4_v_t_43
T_25_26_sp4_v_t_39
T_25_28_lc_trk_g2_2
T_25_28_wire_bram/ram/WCLKE

End 

Net : M_this_ppu_spr_addr_1
T_14_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_2
T_19_19_sp4_h_l_2
T_23_19_sp4_h_l_5
T_26_15_sp4_v_t_46
T_23_15_sp4_h_l_11
T_26_11_sp4_v_t_46
T_23_11_sp4_h_l_11
T_26_7_sp4_v_t_46
T_23_7_sp4_h_l_11
T_26_3_sp4_v_t_46
T_26_0_span4_vert_31
T_25_3_lc_trk_g1_7
T_25_3_input0_6
T_25_3_wire_bram/ram/RADDR_1

T_14_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_2
T_19_19_sp4_h_l_2
T_23_19_sp4_h_l_5
T_26_15_sp4_v_t_46
T_23_15_sp4_h_l_11
T_26_11_sp4_v_t_46
T_23_11_sp4_h_l_11
T_26_7_sp4_v_t_46
T_23_7_sp4_h_l_11
T_26_3_sp4_v_t_46
T_25_5_lc_trk_g0_0
T_25_5_input0_6
T_25_5_wire_bram/ram/RADDR_1

T_14_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_2
T_19_19_sp4_h_l_2
T_23_19_sp4_h_l_5
T_26_15_sp4_v_t_46
T_23_15_sp4_h_l_11
T_26_11_sp4_v_t_46
T_23_11_sp4_h_l_11
T_26_7_sp4_v_t_46
T_23_7_sp4_h_l_11
T_25_7_lc_trk_g2_6
T_25_7_input0_6
T_25_7_wire_bram/ram/RADDR_1

T_14_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_2
T_19_19_sp4_h_l_2
T_23_19_sp4_h_l_5
T_26_15_sp4_v_t_46
T_23_15_sp4_h_l_11
T_26_11_sp4_v_t_46
T_23_11_sp4_h_l_11
T_26_7_sp4_v_t_46
T_25_9_lc_trk_g0_0
T_25_9_input0_6
T_25_9_wire_bram/ram/RADDR_1

T_14_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_2
T_19_19_sp4_h_l_2
T_23_19_sp4_h_l_5
T_26_15_sp4_v_t_46
T_23_15_sp4_h_l_11
T_26_11_sp4_v_t_46
T_23_11_sp4_h_l_11
T_25_11_lc_trk_g2_6
T_25_11_input0_6
T_25_11_wire_bram/ram/RADDR_1

T_14_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_2
T_19_19_sp4_h_l_2
T_23_19_sp4_h_l_5
T_26_15_sp4_v_t_46
T_23_15_sp4_h_l_11
T_26_11_sp4_v_t_46
T_25_13_lc_trk_g0_0
T_25_13_input0_6
T_25_13_wire_bram/ram/RADDR_1

T_14_19_wire_logic_cluster/lc_1/out
T_14_19_sp4_h_l_7
T_13_19_sp4_v_t_36
T_10_23_sp4_h_l_1
T_9_23_sp4_v_t_42
T_9_27_sp4_v_t_38
T_8_29_lc_trk_g1_3
T_8_29_input0_6
T_8_29_wire_bram/ram/RADDR_1

T_14_19_wire_logic_cluster/lc_1/out
T_14_19_sp4_h_l_7
T_13_19_sp4_v_t_36
T_10_23_sp4_h_l_1
T_9_23_sp4_v_t_42
T_9_27_sp4_v_t_38
T_8_31_lc_trk_g1_3
T_8_31_input0_6
T_8_31_wire_bram/ram/RADDR_1

T_14_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_2
T_19_19_sp4_h_l_2
T_23_19_sp4_h_l_5
T_26_19_sp4_v_t_40
T_26_23_sp4_v_t_40
T_25_25_lc_trk_g1_5
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1

T_14_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_2
T_19_19_sp4_h_l_2
T_23_19_sp4_h_l_5
T_26_19_sp4_v_t_40
T_26_23_sp4_v_t_40
T_25_27_lc_trk_g1_5
T_25_27_input0_6
T_25_27_wire_bram/ram/RADDR_1

T_14_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_2
T_19_19_sp4_h_l_2
T_23_19_sp4_h_l_5
T_26_15_sp4_v_t_46
T_23_15_sp4_h_l_11
T_25_15_lc_trk_g2_6
T_25_15_input0_6
T_25_15_wire_bram/ram/RADDR_1

T_14_19_wire_logic_cluster/lc_1/out
T_14_19_sp4_h_l_7
T_13_19_sp4_v_t_36
T_10_23_sp4_h_l_1
T_9_23_sp4_v_t_42
T_8_27_lc_trk_g1_7
T_8_27_input0_6
T_8_27_wire_bram/ram/RADDR_1

T_14_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_2
T_19_19_sp4_h_l_2
T_23_19_sp4_h_l_5
T_26_15_sp4_v_t_46
T_25_17_lc_trk_g0_0
T_25_17_input0_6
T_25_17_wire_bram/ram/RADDR_1

T_14_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_2
T_19_19_sp4_h_l_2
T_23_19_sp4_h_l_5
T_26_19_sp4_v_t_40
T_25_21_lc_trk_g1_5
T_25_21_input0_6
T_25_21_wire_bram/ram/RADDR_1

T_14_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_2
T_19_19_sp4_h_l_2
T_23_19_sp4_h_l_5
T_26_19_sp4_v_t_40
T_25_23_lc_trk_g1_5
T_25_23_input0_6
T_25_23_wire_bram/ram/RADDR_1

T_14_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_2
T_19_19_sp4_h_l_2
T_23_19_sp4_h_l_5
T_25_19_lc_trk_g2_0
T_25_19_input0_6
T_25_19_wire_bram/ram/RADDR_1

End 

Net : this_vga_signals.M_hcounter_q_esr_RNIRSG13Z0Z_9
T_13_19_wire_logic_cluster/lc_1/out
T_13_8_sp12_v_t_22
T_13_17_sp4_v_t_36
T_13_13_sp4_v_t_36
T_12_16_lc_trk_g2_4
T_12_16_wire_logic_cluster/lc_5/s_r

T_13_19_wire_logic_cluster/lc_1/out
T_13_8_sp12_v_t_22
T_13_17_sp4_v_t_36
T_13_13_sp4_v_t_36
T_12_16_lc_trk_g2_4
T_12_16_wire_logic_cluster/lc_5/s_r

T_13_19_wire_logic_cluster/lc_1/out
T_13_8_sp12_v_t_22
T_13_17_sp4_v_t_36
T_10_17_sp4_h_l_1
T_12_17_lc_trk_g2_4
T_12_17_wire_logic_cluster/lc_5/s_r

T_13_19_wire_logic_cluster/lc_1/out
T_13_8_sp12_v_t_22
T_13_17_sp4_v_t_36
T_10_17_sp4_h_l_1
T_12_17_lc_trk_g2_4
T_12_17_wire_logic_cluster/lc_5/s_r

T_13_19_wire_logic_cluster/lc_1/out
T_13_8_sp12_v_t_22
T_13_17_sp4_v_t_36
T_10_17_sp4_h_l_1
T_12_17_lc_trk_g2_4
T_12_17_wire_logic_cluster/lc_5/s_r

T_13_19_wire_logic_cluster/lc_1/out
T_13_8_sp12_v_t_22
T_13_17_sp4_v_t_36
T_10_17_sp4_h_l_1
T_12_17_lc_trk_g2_4
T_12_17_wire_logic_cluster/lc_5/s_r

T_13_19_wire_logic_cluster/lc_1/out
T_13_8_sp12_v_t_22
T_13_17_sp4_v_t_36
T_10_17_sp4_h_l_1
T_12_17_lc_trk_g2_4
T_12_17_wire_logic_cluster/lc_5/s_r

T_13_19_wire_logic_cluster/lc_1/out
T_13_8_sp12_v_t_22
T_13_17_sp4_v_t_36
T_10_17_sp4_h_l_1
T_12_17_lc_trk_g2_4
T_12_17_wire_logic_cluster/lc_5/s_r

T_13_19_wire_logic_cluster/lc_1/out
T_13_8_sp12_v_t_22
T_13_17_sp4_v_t_36
T_10_17_sp4_h_l_1
T_12_17_lc_trk_g2_4
T_12_17_wire_logic_cluster/lc_5/s_r

T_13_19_wire_logic_cluster/lc_1/out
T_13_8_sp12_v_t_22
T_13_17_sp4_v_t_36
T_12_18_lc_trk_g2_4
T_12_18_wire_logic_cluster/lc_5/s_r

End 

Net : un1_M_this_ext_address_q_cry_8
T_26_22_wire_logic_cluster/lc_0/cout
T_26_22_wire_logic_cluster/lc_1/in_3

Net : un1_M_this_ext_address_q_cry_8_c_RNIS45FZ0
T_26_22_wire_logic_cluster/lc_1/out
T_26_20_sp4_v_t_47
T_23_20_sp4_h_l_4
T_23_20_lc_trk_g1_1
T_23_20_wire_logic_cluster/lc_0/in_0

End 

Net : this_ppu.un3_M_screen_y_d_0_c6
T_15_20_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g2_3
T_15_20_wire_logic_cluster/lc_0/in_3

End 

Net : this_ppu.un3_M_screen_y_d_0_c4_cascade_
T_15_20_wire_logic_cluster/lc_2/ltout
T_15_20_wire_logic_cluster/lc_3/in_2

End 

Net : read_data_RNI5QFJ1_1
T_13_22_wire_logic_cluster/lc_1/out
T_13_19_sp12_v_t_22
T_13_7_sp12_v_t_22
T_14_7_sp12_h_l_1
T_22_7_sp4_h_l_8
T_25_3_sp4_v_t_45
T_25_5_lc_trk_g2_0
T_25_5_input0_0
T_25_5_wire_bram/ram/RADDR_7

T_13_22_wire_logic_cluster/lc_1/out
T_13_19_sp12_v_t_22
T_13_7_sp12_v_t_22
T_14_7_sp12_h_l_1
T_26_7_sp12_h_l_1
T_25_7_lc_trk_g1_1
T_25_7_input0_0
T_25_7_wire_bram/ram/RADDR_7

T_13_22_wire_logic_cluster/lc_1/out
T_13_19_sp12_v_t_22
T_13_7_sp12_v_t_22
T_14_7_sp12_h_l_1
T_25_0_span12_vert_13
T_25_3_lc_trk_g3_1
T_25_3_input0_0
T_25_3_wire_bram/ram/RADDR_7

T_13_22_wire_logic_cluster/lc_1/out
T_13_19_sp12_v_t_22
T_14_19_sp12_h_l_1
T_22_19_sp4_h_l_8
T_25_15_sp4_v_t_39
T_25_17_lc_trk_g2_2
T_25_17_input0_0
T_25_17_wire_bram/ram/RADDR_7

T_13_22_wire_logic_cluster/lc_1/out
T_13_19_sp12_v_t_22
T_14_19_sp12_h_l_1
T_25_19_sp12_v_t_22
T_25_21_lc_trk_g3_5
T_25_21_input0_0
T_25_21_wire_bram/ram/RADDR_7

T_13_22_wire_logic_cluster/lc_1/out
T_13_19_sp12_v_t_22
T_14_19_sp12_h_l_1
T_25_19_sp12_v_t_22
T_25_23_lc_trk_g3_1
T_25_23_input0_0
T_25_23_wire_bram/ram/RADDR_7

T_13_22_wire_logic_cluster/lc_1/out
T_13_19_sp12_v_t_22
T_14_19_sp12_h_l_1
T_25_19_sp12_v_t_22
T_25_25_lc_trk_g3_5
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7

T_13_22_wire_logic_cluster/lc_1/out
T_13_19_sp12_v_t_22
T_14_19_sp12_h_l_1
T_25_19_sp12_v_t_22
T_25_27_lc_trk_g3_1
T_25_27_input0_0
T_25_27_wire_bram/ram/RADDR_7

T_13_22_wire_logic_cluster/lc_1/out
T_13_19_sp12_v_t_22
T_14_19_sp12_h_l_1
T_25_7_sp12_v_t_22
T_25_15_lc_trk_g3_1
T_25_15_input0_0
T_25_15_wire_bram/ram/RADDR_7

T_13_22_wire_logic_cluster/lc_1/out
T_13_19_sp12_v_t_22
T_14_19_sp12_h_l_1
T_25_7_sp12_v_t_22
T_25_13_lc_trk_g3_5
T_25_13_input0_0
T_25_13_wire_bram/ram/RADDR_7

T_13_22_wire_logic_cluster/lc_1/out
T_13_19_sp12_v_t_22
T_14_19_sp12_h_l_1
T_25_7_sp12_v_t_22
T_25_11_lc_trk_g3_1
T_25_11_input0_0
T_25_11_wire_bram/ram/RADDR_7

T_13_22_wire_logic_cluster/lc_1/out
T_13_19_sp12_v_t_22
T_14_19_sp12_h_l_1
T_25_7_sp12_v_t_22
T_25_9_lc_trk_g3_5
T_25_9_input0_0
T_25_9_wire_bram/ram/RADDR_7

T_13_22_wire_logic_cluster/lc_1/out
T_13_19_sp12_v_t_22
T_14_19_sp12_h_l_1
T_24_19_sp4_h_l_10
T_25_19_lc_trk_g2_2
T_25_19_input0_0
T_25_19_wire_bram/ram/RADDR_7

T_13_22_wire_logic_cluster/lc_1/out
T_9_22_sp12_h_l_1
T_8_22_sp12_v_t_22
T_8_25_sp4_v_t_42
T_8_29_lc_trk_g1_7
T_8_29_input0_0
T_8_29_wire_bram/ram/RADDR_7

T_13_22_wire_logic_cluster/lc_1/out
T_9_22_sp12_h_l_1
T_8_22_sp12_v_t_22
T_8_27_lc_trk_g2_6
T_8_27_input0_0
T_8_27_wire_bram/ram/RADDR_7

T_13_22_wire_logic_cluster/lc_1/out
T_9_22_sp12_h_l_1
T_8_22_sp12_v_t_22
T_8_31_lc_trk_g2_6
T_8_31_input0_0
T_8_31_wire_bram/ram/RADDR_7

End 

Net : M_this_map_ram_read_data_1
T_25_30_wire_bram/ram/RDATA_5
T_25_28_sp12_v_t_23
T_14_28_sp12_h_l_0
T_13_16_sp12_v_t_23
T_13_22_lc_trk_g3_4
T_13_22_wire_logic_cluster/lc_1/in_0

T_25_30_wire_bram/ram/RDATA_5
T_20_30_sp12_h_l_0
T_8_30_sp12_h_l_0
T_13_30_lc_trk_g1_4
T_13_30_wire_logic_cluster/lc_4/in_3

End 

Net : this_ppu.un1_M_surface_y_d_cry_1
T_14_21_wire_logic_cluster/lc_2/cout
T_14_21_wire_logic_cluster/lc_3/in_3

Net : M_this_spr_ram_write_data_3
T_22_21_wire_logic_cluster/lc_4/out
T_22_13_sp12_v_t_23
T_11_25_sp12_h_l_0
T_10_25_sp4_h_l_1
T_9_25_sp4_v_t_42
T_9_29_sp4_v_t_47
T_8_31_lc_trk_g0_1
T_8_31_wire_bram/ram/WDATA_11

T_22_21_wire_logic_cluster/lc_4/out
T_22_13_sp12_v_t_23
T_11_25_sp12_h_l_0
T_10_25_sp4_h_l_1
T_9_25_sp4_v_t_42
T_8_27_lc_trk_g0_7
T_8_27_wire_bram/ram/WDATA_11

T_22_21_wire_logic_cluster/lc_4/out
T_22_13_sp12_v_t_23
T_22_1_sp12_v_t_23
T_22_5_sp4_v_t_41
T_23_5_sp4_h_l_4
T_25_5_lc_trk_g2_1
T_25_5_wire_bram/ram/WDATA_11

T_22_21_wire_logic_cluster/lc_4/out
T_23_21_sp12_h_l_0
T_22_9_sp12_v_t_23
T_23_9_sp12_h_l_0
T_25_9_lc_trk_g0_7
T_25_9_wire_bram/ram/WDATA_11

T_22_21_wire_logic_cluster/lc_4/out
T_23_21_sp4_h_l_8
T_26_17_sp4_v_t_45
T_26_21_sp4_v_t_46
T_25_25_lc_trk_g2_3
T_25_25_wire_bram/ram/WDATA_11

T_22_21_wire_logic_cluster/lc_4/out
T_23_21_sp4_h_l_8
T_26_17_sp4_v_t_45
T_23_17_sp4_h_l_2
T_25_17_lc_trk_g2_7
T_25_17_wire_bram/ram/WDATA_11

T_22_21_wire_logic_cluster/lc_4/out
T_22_13_sp12_v_t_23
T_23_13_sp12_h_l_0
T_25_13_lc_trk_g0_7
T_25_13_wire_bram/ram/WDATA_11

T_22_21_wire_logic_cluster/lc_4/out
T_23_21_sp4_h_l_8
T_25_21_lc_trk_g2_5
T_25_21_wire_bram/ram/WDATA_11

End 

Net : this_ppu.N_1322
T_19_26_wire_logic_cluster/lc_2/out
T_19_22_sp4_v_t_41
T_20_22_sp4_h_l_4
T_23_18_sp4_v_t_47
T_22_21_lc_trk_g3_7
T_22_21_wire_logic_cluster/lc_4/in_0

T_19_26_wire_logic_cluster/lc_2/out
T_19_22_sp4_v_t_41
T_20_22_sp4_h_l_4
T_22_22_lc_trk_g2_1
T_22_22_wire_logic_cluster/lc_2/in_3

T_19_26_wire_logic_cluster/lc_2/out
T_20_26_lc_trk_g1_2
T_20_26_wire_logic_cluster/lc_2/in_1

End 

Net : this_ppu.N_798_0
T_16_19_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g3_2
T_15_18_wire_logic_cluster/lc_2/in_3

T_16_19_wire_logic_cluster/lc_2/out
T_16_19_sp4_h_l_9
T_20_19_sp4_h_l_5
T_23_15_sp4_v_t_40
T_22_18_lc_trk_g3_0
T_22_18_wire_logic_cluster/lc_5/in_0

T_16_19_wire_logic_cluster/lc_2/out
T_16_9_sp12_v_t_23
T_17_21_sp12_h_l_0
T_22_21_lc_trk_g0_4
T_22_21_wire_logic_cluster/lc_6/in_0

T_16_19_wire_logic_cluster/lc_2/out
T_16_19_sp4_h_l_9
T_20_19_sp4_h_l_5
T_23_15_sp4_v_t_40
T_22_17_lc_trk_g0_5
T_22_17_wire_logic_cluster/lc_5/in_0

End 

Net : this_ppu.N_1426
T_15_18_wire_logic_cluster/lc_2/out
T_16_18_sp4_h_l_4
T_20_18_sp4_h_l_7
T_23_18_sp4_v_t_42
T_22_21_lc_trk_g3_2
T_22_21_wire_logic_cluster/lc_6/in_1

T_15_18_wire_logic_cluster/lc_2/out
T_16_18_sp4_h_l_4
T_20_18_sp4_h_l_0
T_23_14_sp4_v_t_43
T_22_17_lc_trk_g3_3
T_22_17_wire_logic_cluster/lc_5/in_3

T_15_18_wire_logic_cluster/lc_2/out
T_16_18_sp4_h_l_4
T_20_18_sp4_h_l_0
T_22_18_lc_trk_g3_5
T_22_18_wire_logic_cluster/lc_5/in_1

End 

Net : this_ppu.M_state_qZ0Z_3
T_9_17_wire_logic_cluster/lc_0/out
T_9_15_sp4_v_t_45
T_10_19_sp4_h_l_2
T_14_19_sp4_h_l_2
T_16_19_lc_trk_g3_7
T_16_19_wire_logic_cluster/lc_2/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_9_15_sp4_v_t_45
T_10_19_sp4_h_l_2
T_14_19_sp4_h_l_2
T_15_19_lc_trk_g2_2
T_15_19_input_2_2
T_15_19_wire_logic_cluster/lc_2/in_2

T_9_17_wire_logic_cluster/lc_0/out
T_9_14_sp4_v_t_40
T_9_18_sp4_v_t_36
T_10_22_sp4_h_l_1
T_14_22_sp4_h_l_4
T_16_22_lc_trk_g2_1
T_16_22_wire_logic_cluster/lc_6/in_1

T_9_17_wire_logic_cluster/lc_0/out
T_9_14_sp4_v_t_40
T_9_18_sp4_v_t_36
T_10_22_sp4_h_l_1
T_13_18_sp4_v_t_36
T_12_21_lc_trk_g2_4
T_12_21_wire_logic_cluster/lc_1/in_1

T_9_17_wire_logic_cluster/lc_0/out
T_9_14_sp4_v_t_40
T_9_18_sp4_v_t_36
T_10_22_sp4_h_l_1
T_13_18_sp4_v_t_36
T_13_21_lc_trk_g0_4
T_13_21_wire_logic_cluster/lc_0/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_9_15_sp4_v_t_45
T_10_19_sp4_h_l_2
T_9_19_sp4_v_t_39
T_10_23_sp4_h_l_2
T_11_23_lc_trk_g3_2
T_11_23_wire_logic_cluster/lc_7/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_9_14_sp4_v_t_40
T_9_18_sp4_v_t_36
T_10_22_sp4_h_l_1
T_14_22_sp4_h_l_4
T_14_22_lc_trk_g1_1
T_14_22_wire_logic_cluster/lc_7/in_1

T_9_17_wire_logic_cluster/lc_0/out
T_9_14_sp4_v_t_40
T_9_18_sp4_v_t_36
T_10_22_sp4_h_l_1
T_14_22_sp4_h_l_4
T_14_22_lc_trk_g1_1
T_14_22_wire_logic_cluster/lc_6/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_9_14_sp4_v_t_40
T_9_18_sp4_v_t_36
T_9_19_lc_trk_g2_4
T_9_19_input_2_2
T_9_19_wire_logic_cluster/lc_2/in_2

T_9_17_wire_logic_cluster/lc_0/out
T_10_14_sp4_v_t_41
T_10_18_sp4_v_t_42
T_10_22_sp4_v_t_38
T_10_24_lc_trk_g2_3
T_10_24_wire_logic_cluster/lc_6/in_3

T_9_17_wire_logic_cluster/lc_0/out
T_10_17_lc_trk_g1_0
T_10_17_wire_logic_cluster/lc_0/in_1

T_9_17_wire_logic_cluster/lc_0/out
T_10_14_sp4_v_t_41
T_10_18_sp4_v_t_42
T_10_22_sp4_v_t_38
T_10_23_lc_trk_g3_6
T_10_23_wire_logic_cluster/lc_3/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_10_14_sp4_v_t_41
T_10_18_sp4_v_t_42
T_10_22_sp4_v_t_38
T_10_23_lc_trk_g3_6
T_10_23_wire_logic_cluster/lc_5/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_10_14_sp4_v_t_41
T_10_18_sp4_v_t_42
T_10_22_sp4_v_t_38
T_10_23_lc_trk_g3_6
T_10_23_wire_logic_cluster/lc_0/in_1

T_9_17_wire_logic_cluster/lc_0/out
T_10_14_sp4_v_t_41
T_10_18_sp4_v_t_42
T_10_22_sp4_v_t_38
T_10_23_lc_trk_g3_6
T_10_23_wire_logic_cluster/lc_6/in_3

T_9_17_wire_logic_cluster/lc_0/out
T_9_14_sp4_v_t_40
T_9_18_sp4_v_t_36
T_10_22_sp4_h_l_1
T_11_22_lc_trk_g2_1
T_11_22_wire_logic_cluster/lc_0/in_3

T_9_17_wire_logic_cluster/lc_0/out
T_8_17_sp4_h_l_8
T_7_17_sp4_v_t_39
T_6_21_lc_trk_g1_2
T_6_21_wire_logic_cluster/lc_3/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_8_17_sp4_h_l_8
T_11_13_sp4_v_t_45
T_11_16_lc_trk_g0_5
T_11_16_wire_logic_cluster/lc_6/in_3

T_9_17_wire_logic_cluster/lc_0/out
T_9_15_sp4_v_t_45
T_10_19_sp4_h_l_2
T_11_19_lc_trk_g3_2
T_11_19_wire_logic_cluster/lc_5/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_9_15_sp4_v_t_45
T_10_19_sp4_h_l_2
T_12_19_lc_trk_g3_7
T_12_19_wire_logic_cluster/lc_4/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_8_17_sp4_h_l_8
T_7_17_sp4_v_t_39
T_7_21_lc_trk_g0_2
T_7_21_wire_logic_cluster/lc_1/in_3

T_9_17_wire_logic_cluster/lc_0/out
T_8_17_sp4_h_l_8
T_7_17_sp4_v_t_39
T_7_21_lc_trk_g1_2
T_7_21_wire_logic_cluster/lc_6/in_3

T_9_17_wire_logic_cluster/lc_0/out
T_9_14_sp4_v_t_40
T_9_18_sp4_v_t_36
T_9_21_lc_trk_g0_4
T_9_21_wire_logic_cluster/lc_7/in_3

T_9_17_wire_logic_cluster/lc_0/out
T_9_15_sp4_v_t_45
T_10_19_sp4_h_l_2
T_11_19_lc_trk_g3_2
T_11_19_wire_logic_cluster/lc_4/in_3

T_9_17_wire_logic_cluster/lc_0/out
T_10_14_sp4_v_t_41
T_10_18_sp4_v_t_42
T_10_19_lc_trk_g3_2
T_10_19_wire_logic_cluster/lc_5/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_8_17_sp4_h_l_8
T_7_17_sp4_v_t_39
T_7_21_lc_trk_g0_2
T_7_21_wire_logic_cluster/lc_7/in_3

T_9_17_wire_logic_cluster/lc_0/out
T_9_14_sp4_v_t_40
T_9_18_sp4_v_t_36
T_10_18_sp4_h_l_6
T_6_18_sp4_h_l_6
T_8_18_lc_trk_g3_3
T_8_18_wire_bram/ram/WCLKE

T_9_17_wire_logic_cluster/lc_0/out
T_9_14_sp4_v_t_40
T_9_18_sp4_v_t_36
T_9_21_lc_trk_g0_4
T_9_21_wire_logic_cluster/lc_2/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_9_14_sp4_v_t_40
T_9_18_sp4_v_t_36
T_9_21_lc_trk_g0_4
T_9_21_wire_logic_cluster/lc_4/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_9_17_lc_trk_g0_0
T_9_17_wire_logic_cluster/lc_7/in_1

T_9_17_wire_logic_cluster/lc_0/out
T_10_16_lc_trk_g2_0
T_10_16_wire_logic_cluster/lc_1/in_1

T_9_17_wire_logic_cluster/lc_0/out
T_8_17_sp4_h_l_8
T_7_17_lc_trk_g0_0
T_7_17_wire_logic_cluster/lc_7/in_1

T_9_17_wire_logic_cluster/lc_0/out
T_9_14_sp4_v_t_40
T_9_18_sp4_v_t_36
T_10_18_sp4_h_l_6
T_11_18_lc_trk_g2_6
T_11_18_input_2_4
T_11_18_wire_logic_cluster/lc_4/in_2

T_9_17_wire_logic_cluster/lc_0/out
T_10_17_sp4_h_l_0
T_9_17_sp4_v_t_43
T_8_20_lc_trk_g3_3
T_8_20_wire_bram/ram/WCLKE

T_9_17_wire_logic_cluster/lc_0/out
T_9_17_lc_trk_g0_0
T_9_17_wire_logic_cluster/lc_2/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_9_17_lc_trk_g0_0
T_9_17_wire_logic_cluster/lc_4/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_9_17_lc_trk_g0_0
T_9_17_wire_logic_cluster/lc_6/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_10_14_sp4_v_t_41
T_10_18_sp4_v_t_42
T_10_21_lc_trk_g1_2
T_10_21_wire_logic_cluster/lc_5/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_9_17_lc_trk_g2_0
T_9_17_wire_logic_cluster/lc_1/in_3

T_9_17_wire_logic_cluster/lc_0/out
T_9_17_lc_trk_g0_0
T_9_17_wire_logic_cluster/lc_3/in_1

T_9_17_wire_logic_cluster/lc_0/out
T_9_17_lc_trk_g2_0
T_9_17_wire_logic_cluster/lc_5/in_3

End 

Net : this_ppu.M_this_state_q_srsts_i_i_0_1Z0Z_12
T_17_21_wire_logic_cluster/lc_7/out
T_17_20_sp4_v_t_46
T_17_23_lc_trk_g1_6
T_17_23_wire_logic_cluster/lc_2/in_1

End 

Net : M_this_data_count_qZ0Z_8
T_15_25_wire_logic_cluster/lc_6/out
T_15_25_lc_trk_g1_6
T_15_25_wire_logic_cluster/lc_7/in_0

T_15_25_wire_logic_cluster/lc_6/out
T_14_25_lc_trk_g3_6
T_14_25_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.N_1301
T_16_24_wire_logic_cluster/lc_4/out
T_17_20_sp4_v_t_44
T_18_20_sp4_h_l_2
T_18_20_lc_trk_g1_7
T_18_20_wire_logic_cluster/lc_4/in_0

T_16_24_wire_logic_cluster/lc_4/out
T_17_24_sp4_h_l_8
T_18_24_lc_trk_g3_0
T_18_24_wire_logic_cluster/lc_6/in_3

T_16_24_wire_logic_cluster/lc_4/out
T_17_23_lc_trk_g2_4
T_17_23_wire_logic_cluster/lc_1/in_3

T_16_24_wire_logic_cluster/lc_4/out
T_17_24_sp4_h_l_8
T_20_20_sp4_v_t_39
T_19_23_lc_trk_g2_7
T_19_23_input_2_1
T_19_23_wire_logic_cluster/lc_1/in_2

T_16_24_wire_logic_cluster/lc_4/out
T_17_24_sp4_h_l_8
T_20_20_sp4_v_t_39
T_20_23_lc_trk_g0_7
T_20_23_wire_logic_cluster/lc_7/in_0

End 

Net : this_ppu.N_1115
T_18_20_wire_logic_cluster/lc_4/out
T_17_21_lc_trk_g0_4
T_17_21_wire_logic_cluster/lc_7/in_3

End 

Net : this_ppu.M_this_state_q_srsts_i_a2_10Z0Z_16
T_16_26_wire_logic_cluster/lc_3/out
T_16_23_sp4_v_t_46
T_16_24_lc_trk_g3_6
T_16_24_wire_logic_cluster/lc_4/in_3

T_16_26_wire_logic_cluster/lc_3/out
T_17_23_sp4_v_t_47
T_17_24_lc_trk_g3_7
T_17_24_wire_logic_cluster/lc_1/in_3

End 

Net : this_ppu.M_this_state_q_srsts_i_a2_7Z0Z_16
T_15_25_wire_logic_cluster/lc_7/out
T_16_26_lc_trk_g3_7
T_16_26_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.mult1_un82_sum_axbxc3_0_0
T_12_20_wire_logic_cluster/lc_2/out
T_11_20_lc_trk_g3_2
T_11_20_wire_logic_cluster/lc_6/in_1

T_12_20_wire_logic_cluster/lc_2/out
T_11_19_lc_trk_g2_2
T_11_19_input_2_2
T_11_19_wire_logic_cluster/lc_2/in_2

End 

Net : this_ppu.M_state_qZ0Z_6
T_15_18_wire_logic_cluster/lc_3/out
T_14_17_lc_trk_g2_3
T_14_17_wire_logic_cluster/lc_7/in_0

T_15_18_wire_logic_cluster/lc_3/out
T_15_15_sp4_v_t_46
T_12_19_sp4_h_l_4
T_12_19_lc_trk_g0_1
T_12_19_input_2_3
T_12_19_wire_logic_cluster/lc_3/in_2

T_15_18_wire_logic_cluster/lc_3/out
T_15_19_lc_trk_g0_3
T_15_19_wire_logic_cluster/lc_4/in_1

T_15_18_wire_logic_cluster/lc_3/out
T_13_18_sp4_h_l_3
T_16_18_sp4_v_t_38
T_16_20_lc_trk_g2_3
T_16_20_wire_logic_cluster/lc_7/in_0

End 

Net : M_this_ppu_map_addr_6
T_14_21_wire_logic_cluster/lc_5/out
T_12_21_sp4_h_l_7
T_11_21_sp4_v_t_36
T_10_22_lc_trk_g2_4
T_10_22_input_2_4
T_10_22_wire_logic_cluster/lc_4/in_2

T_14_21_wire_logic_cluster/lc_5/out
T_14_21_sp12_h_l_1
T_25_21_sp12_v_t_22
T_25_31_lc_trk_g2_5
T_25_31_input0_1
T_25_31_wire_bram/ram/RADDR_6
T_25_29_upADDR_6
T_25_29_wire_bram/ram/RADDR_6

T_14_21_wire_logic_cluster/lc_5/out
T_14_21_sp12_h_l_1
T_25_21_sp12_v_t_22
T_25_31_lc_trk_g2_5
T_25_31_input0_1
T_25_31_wire_bram/ram/RADDR_6

End 

Net : this_ppu.M_last_q_0
T_17_20_wire_logic_cluster/lc_3/out
T_17_16_sp4_v_t_43
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_7/in_3

End 

Net : M_this_data_count_qZ0Z_5
T_15_24_wire_logic_cluster/lc_6/out
T_15_25_lc_trk_g0_6
T_15_25_wire_logic_cluster/lc_7/in_1

T_15_24_wire_logic_cluster/lc_6/out
T_14_24_lc_trk_g2_6
T_14_24_wire_logic_cluster/lc_5/in_1

T_15_24_wire_logic_cluster/lc_6/out
T_15_24_lc_trk_g3_6
T_15_24_wire_logic_cluster/lc_6/in_3

End 

Net : this_ppu.M_oam_cache_read_data_15
T_12_19_wire_logic_cluster/lc_6/out
T_12_19_sp4_h_l_1
T_15_19_sp4_v_t_43
T_14_20_lc_trk_g3_3
T_14_20_wire_logic_cluster/lc_0/in_0

End 

Net : M_this_data_count_qZ0Z_9
T_16_25_wire_logic_cluster/lc_1/out
T_15_25_lc_trk_g2_1
T_15_25_input_2_7
T_15_25_wire_logic_cluster/lc_7/in_2

T_16_25_wire_logic_cluster/lc_1/out
T_15_25_sp4_h_l_10
T_14_25_lc_trk_g0_2
T_14_25_wire_logic_cluster/lc_1/in_1

T_16_25_wire_logic_cluster/lc_1/out
T_16_25_lc_trk_g3_1
T_16_25_wire_logic_cluster/lc_1/in_3

End 

Net : GB_BUFFER_M_this_reset_cond_out_g_0_THRU_CO
T_15_15_wire_logic_cluster/lc_5/out
T_15_8_sp12_v_t_22
T_15_20_sp12_v_t_22
T_15_29_sp4_v_t_36
T_15_33_span4_horz_r_0
T_16_33_lc_trk_g1_4
T_16_33_wire_gbuf/in

End 

Net : M_this_ppu_map_addr_3
T_14_18_wire_logic_cluster/lc_4/out
T_14_19_lc_trk_g0_4
T_14_19_input_2_6
T_14_19_wire_logic_cluster/lc_6/in_2

T_14_18_wire_logic_cluster/lc_4/out
T_7_18_sp12_h_l_0
T_10_18_lc_trk_g0_0
T_10_18_wire_logic_cluster/lc_7/in_1

T_14_18_wire_logic_cluster/lc_4/out
T_15_18_sp12_h_l_0
T_26_18_sp12_v_t_23
T_26_26_sp4_v_t_37
T_26_30_sp4_v_t_45
T_25_31_lc_trk_g3_5
T_25_31_input0_4
T_25_31_wire_bram/ram/RADDR_3
T_25_29_upADDR_3
T_25_29_wire_bram/ram/RADDR_3

T_14_18_wire_logic_cluster/lc_4/out
T_15_18_sp12_h_l_0
T_26_18_sp12_v_t_23
T_26_26_sp4_v_t_37
T_26_30_sp4_v_t_45
T_25_31_lc_trk_g3_5
T_25_31_input0_4
T_25_31_wire_bram/ram/RADDR_3

T_14_18_wire_logic_cluster/lc_4/out
T_14_18_lc_trk_g1_4
T_14_18_wire_logic_cluster/lc_4/in_1

End 

Net : N_620_g
T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_27_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_27_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_14_wire_logic_cluster/lc_5/s_r

End 

Net : this_vga_signals.g0_1
T_11_18_wire_logic_cluster/lc_2/out
T_11_16_sp12_v_t_23
T_12_16_sp12_h_l_0
T_16_16_lc_trk_g1_3
T_16_16_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals.g0_2
T_16_16_wire_logic_cluster/lc_5/out
T_16_9_sp12_v_t_22
T_16_20_lc_trk_g2_2
T_16_20_wire_logic_cluster/lc_6/in_0

End 

Net : this_ppu.un1_M_surface_y_d_cry_0
T_14_21_wire_logic_cluster/lc_1/cout
T_14_21_wire_logic_cluster/lc_2/in_3

Net : M_this_state_qZ0Z_7
T_19_24_wire_logic_cluster/lc_0/out
T_18_23_lc_trk_g2_0
T_18_23_wire_logic_cluster/lc_5/in_1

T_19_24_wire_logic_cluster/lc_0/out
T_20_23_lc_trk_g2_0
T_20_23_wire_logic_cluster/lc_3/in_1

T_19_24_wire_logic_cluster/lc_0/out
T_19_22_sp4_v_t_45
T_16_22_sp4_h_l_8
T_17_22_lc_trk_g2_0
T_17_22_wire_logic_cluster/lc_2/in_0

T_19_24_wire_logic_cluster/lc_0/out
T_19_22_sp4_v_t_45
T_16_22_sp4_h_l_8
T_17_22_lc_trk_g2_0
T_17_22_wire_logic_cluster/lc_7/in_3

T_19_24_wire_logic_cluster/lc_0/out
T_19_24_lc_trk_g1_0
T_19_24_wire_logic_cluster/lc_0/in_3

End 

Net : this_ppu.N_1269_cascade_
T_17_17_wire_logic_cluster/lc_0/ltout
T_17_17_wire_logic_cluster/lc_1/in_2

End 

Net : M_this_data_count_qZ0Z_4
T_15_24_wire_logic_cluster/lc_5/out
T_15_25_lc_trk_g1_5
T_15_25_wire_logic_cluster/lc_7/in_3

T_15_24_wire_logic_cluster/lc_5/out
T_14_24_lc_trk_g3_5
T_14_24_input_2_4
T_14_24_wire_logic_cluster/lc_4/in_2

T_15_24_wire_logic_cluster/lc_5/out
T_15_24_lc_trk_g1_5
T_15_24_wire_logic_cluster/lc_5/in_3

End 

Net : this_spr_ram.mem_WE_14
T_24_15_wire_logic_cluster/lc_2/out
T_24_14_sp4_v_t_36
T_24_10_sp4_v_t_41
T_24_6_sp4_v_t_42
T_25_6_sp4_h_l_7
T_25_6_lc_trk_g0_2
T_25_6_wire_bram/ram/WCLKE

T_24_15_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_44
T_24_8_sp4_v_t_40
T_24_4_sp4_v_t_36
T_25_4_sp4_h_l_6
T_25_4_lc_trk_g1_3
T_25_4_wire_bram/ram/WCLKE

End 

Net : this_ppu.M_state_qZ0Z_4
T_13_18_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g2_2
T_14_17_wire_logic_cluster/lc_7/in_3

T_13_18_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_37
T_14_20_lc_trk_g0_5
T_14_20_wire_logic_cluster/lc_4/in_3

T_13_18_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_37
T_11_21_sp4_h_l_0
T_10_17_sp4_v_t_40
T_9_20_lc_trk_g3_0
T_9_20_input_2_3
T_9_20_wire_logic_cluster/lc_3/in_2

T_13_18_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_37
T_11_21_sp4_h_l_0
T_10_17_sp4_v_t_40
T_9_20_lc_trk_g3_0
T_9_20_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_2/out
T_13_15_sp4_v_t_44
T_14_19_sp4_h_l_9
T_15_19_lc_trk_g2_1
T_15_19_wire_logic_cluster/lc_6/in_1

T_13_18_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_37
T_15_17_sp4_h_l_0
T_15_17_lc_trk_g0_5
T_15_17_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_37
T_14_20_lc_trk_g0_5
T_14_20_wire_logic_cluster/lc_7/in_0

End 

Net : M_this_ppu_map_addr_7
T_14_21_wire_logic_cluster/lc_6/out
T_15_18_sp4_v_t_37
T_12_22_sp4_h_l_5
T_8_22_sp4_h_l_8
T_10_22_lc_trk_g3_5
T_10_22_wire_logic_cluster/lc_5/in_1

T_14_21_wire_logic_cluster/lc_6/out
T_13_21_sp12_h_l_0
T_24_21_sp12_v_t_23
T_24_27_sp4_v_t_39
T_25_31_sp4_h_l_2
T_25_31_lc_trk_g1_7
T_25_31_input0_0
T_25_31_wire_bram/ram/RADDR_7
T_25_29_upADDR_7
T_25_29_wire_bram/ram/RADDR_7

T_14_21_wire_logic_cluster/lc_6/out
T_13_21_sp12_h_l_0
T_24_21_sp12_v_t_23
T_24_27_sp4_v_t_39
T_25_31_sp4_h_l_2
T_25_31_lc_trk_g1_7
T_25_31_input0_0
T_25_31_wire_bram/ram/RADDR_7

End 

Net : un1_M_this_spr_address_q_cry_12
T_22_15_wire_logic_cluster/lc_4/cout
T_22_15_wire_logic_cluster/lc_5/in_3

End 

Net : M_this_spr_ram_write_en_0_i_1_0
T_22_23_wire_logic_cluster/lc_7/out
T_22_18_sp12_v_t_22
T_22_6_sp12_v_t_22
T_22_14_lc_trk_g3_1
T_22_14_input_2_0
T_22_14_wire_logic_cluster/lc_0/in_2

T_22_23_wire_logic_cluster/lc_7/out
T_22_18_sp12_v_t_22
T_22_6_sp12_v_t_22
T_22_14_lc_trk_g2_1
T_22_14_wire_logic_cluster/lc_0/in_3

End 

Net : this_ppu_un1_M_this_state_q_7_i_0_0_0_cascade_
T_23_23_wire_logic_cluster/lc_0/ltout
T_23_23_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.g0_0_x2
T_17_19_wire_logic_cluster/lc_4/out
T_17_17_sp4_v_t_37
T_18_21_sp4_h_l_0
T_20_21_lc_trk_g2_5
T_20_21_input_2_5
T_20_21_wire_logic_cluster/lc_5/in_2

End 

Net : M_pcounter_q_ret_1_RNIOILK7
T_13_17_wire_logic_cluster/lc_3/out
T_13_14_sp4_v_t_46
T_12_15_lc_trk_g3_6
T_12_15_wire_logic_cluster/lc_3/in_0

T_13_17_wire_logic_cluster/lc_3/out
T_13_14_sp4_v_t_46
T_13_15_lc_trk_g2_6
T_13_15_wire_logic_cluster/lc_5/in_1

T_13_17_wire_logic_cluster/lc_3/out
T_13_16_lc_trk_g0_3
T_13_16_wire_logic_cluster/lc_1/in_0

T_13_17_wire_logic_cluster/lc_3/out
T_13_16_lc_trk_g0_3
T_13_16_wire_logic_cluster/lc_6/in_1

T_13_17_wire_logic_cluster/lc_3/out
T_14_17_lc_trk_g0_3
T_14_17_wire_logic_cluster/lc_6/in_1

T_13_17_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g3_3
T_13_17_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.N_2_0
T_13_17_wire_logic_cluster/lc_5/out
T_13_17_lc_trk_g1_5
T_13_17_wire_logic_cluster/lc_3/in_3

End 

Net : this_ppu.un3_M_screen_y_d_0_c2
T_15_20_wire_logic_cluster/lc_1/out
T_15_18_sp4_v_t_47
T_14_22_lc_trk_g2_2
T_14_22_wire_logic_cluster/lc_5/in_3

End 

Net : M_this_ppu_map_addr_4
T_14_18_wire_logic_cluster/lc_2/out
T_14_16_sp12_v_t_23
T_14_20_lc_trk_g3_0
T_14_20_wire_logic_cluster/lc_0/in_1

T_14_18_wire_logic_cluster/lc_2/out
T_14_16_sp12_v_t_23
T_15_28_sp12_h_l_0
T_22_28_sp4_h_l_9
T_25_28_sp4_v_t_44
T_25_31_lc_trk_g1_4
T_25_31_input0_3
T_25_31_wire_bram/ram/RADDR_4
T_25_29_upADDR_4
T_25_29_wire_bram/ram/RADDR_4

T_14_18_wire_logic_cluster/lc_2/out
T_14_16_sp12_v_t_23
T_15_28_sp12_h_l_0
T_22_28_sp4_h_l_9
T_25_28_sp4_v_t_44
T_25_31_lc_trk_g1_4
T_25_31_input0_3
T_25_31_wire_bram/ram/RADDR_4

T_14_18_wire_logic_cluster/lc_2/out
T_14_18_lc_trk_g3_2
T_14_18_wire_logic_cluster/lc_2/in_1

End 

Net : un1_M_this_spr_address_q_cry_11
T_22_15_wire_logic_cluster/lc_3/cout
T_22_15_wire_logic_cluster/lc_4/in_3

Net : this_ppu.M_state_qZ0Z_2
T_13_18_wire_logic_cluster/lc_7/out
T_14_15_sp4_v_t_39
T_15_19_sp4_h_l_8
T_16_19_lc_trk_g3_0
T_16_19_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_7/out
T_14_17_sp4_v_t_47
T_11_21_sp4_h_l_10
T_10_21_lc_trk_g0_2
T_10_21_input_2_0
T_10_21_wire_logic_cluster/lc_0/in_2

T_13_18_wire_logic_cluster/lc_7/out
T_12_19_lc_trk_g1_7
T_12_19_wire_logic_cluster/lc_3/in_1

T_13_18_wire_logic_cluster/lc_7/out
T_14_15_sp4_v_t_39
T_15_19_sp4_h_l_8
T_11_19_sp4_h_l_4
T_11_19_lc_trk_g1_1
T_11_19_wire_logic_cluster/lc_1/in_3

T_13_18_wire_logic_cluster/lc_7/out
T_14_15_sp4_v_t_39
T_15_19_sp4_h_l_8
T_11_19_sp4_h_l_4
T_10_15_sp4_v_t_44
T_9_17_lc_trk_g0_2
T_9_17_wire_logic_cluster/lc_0/in_0

End 

Net : un1_M_this_ext_address_q_cry_10
T_26_22_wire_logic_cluster/lc_2/cout
T_26_22_wire_logic_cluster/lc_3/in_3

Net : un1_M_this_ext_address_q_cry_10_c_RNIEGOAZ0
T_26_22_wire_logic_cluster/lc_3/out
T_26_23_lc_trk_g1_3
T_26_23_wire_logic_cluster/lc_2/in_0

End 

Net : read_data_RNI4PFJ1_0
T_23_23_wire_logic_cluster/lc_6/out
T_14_23_sp12_h_l_0
T_25_11_sp12_v_t_23
T_25_13_sp4_v_t_43
T_25_9_sp4_v_t_44
T_25_5_sp4_v_t_44
T_25_7_lc_trk_g2_1
T_25_7_input0_1
T_25_7_wire_bram/ram/RADDR_6

T_23_23_wire_logic_cluster/lc_6/out
T_14_23_sp12_h_l_0
T_25_11_sp12_v_t_23
T_25_13_sp4_v_t_43
T_25_9_sp4_v_t_44
T_26_9_sp4_h_l_9
T_25_9_lc_trk_g0_1
T_25_9_input0_1
T_25_9_wire_bram/ram/RADDR_6

T_23_23_wire_logic_cluster/lc_6/out
T_14_23_sp12_h_l_0
T_13_23_sp4_h_l_1
T_12_23_sp4_v_t_42
T_9_27_sp4_h_l_0
T_8_27_sp4_v_t_37
T_8_29_lc_trk_g3_0
T_8_29_input0_1
T_8_29_wire_bram/ram/RADDR_6

T_23_23_wire_logic_cluster/lc_6/out
T_14_23_sp12_h_l_0
T_13_23_sp4_h_l_1
T_12_23_sp4_v_t_42
T_9_27_sp4_h_l_0
T_8_27_sp4_v_t_37
T_8_31_lc_trk_g1_0
T_8_31_input0_1
T_8_31_wire_bram/ram/RADDR_6

T_23_23_wire_logic_cluster/lc_6/out
T_14_23_sp12_h_l_0
T_25_11_sp12_v_t_23
T_25_13_sp4_v_t_43
T_25_9_sp4_v_t_44
T_25_11_lc_trk_g2_1
T_25_11_input0_1
T_25_11_wire_bram/ram/RADDR_6

T_23_23_wire_logic_cluster/lc_6/out
T_14_23_sp12_h_l_0
T_13_23_sp4_h_l_1
T_12_23_sp4_v_t_42
T_9_27_sp4_h_l_0
T_8_27_lc_trk_g1_0
T_8_27_input0_1
T_8_27_wire_bram/ram/RADDR_6

T_23_23_wire_logic_cluster/lc_6/out
T_14_23_sp12_h_l_0
T_25_11_sp12_v_t_23
T_25_13_sp4_v_t_43
T_25_15_lc_trk_g3_6
T_25_15_input0_1
T_25_15_wire_bram/ram/RADDR_6

T_23_23_wire_logic_cluster/lc_6/out
T_14_23_sp12_h_l_0
T_25_11_sp12_v_t_23
T_25_0_span12_vert_20
T_25_5_lc_trk_g3_4
T_25_5_input0_1
T_25_5_wire_bram/ram/RADDR_6

T_23_23_wire_logic_cluster/lc_6/out
T_14_23_sp12_h_l_0
T_25_11_sp12_v_t_23
T_25_0_span12_vert_20
T_25_3_lc_trk_g3_0
T_25_3_input0_1
T_25_3_wire_bram/ram/RADDR_6

T_23_23_wire_logic_cluster/lc_6/out
T_14_23_sp12_h_l_0
T_25_11_sp12_v_t_23
T_25_19_lc_trk_g3_0
T_25_19_input0_1
T_25_19_wire_bram/ram/RADDR_6

T_23_23_wire_logic_cluster/lc_6/out
T_14_23_sp12_h_l_0
T_25_11_sp12_v_t_23
T_25_17_lc_trk_g3_4
T_25_17_input0_1
T_25_17_wire_bram/ram/RADDR_6

T_23_23_wire_logic_cluster/lc_6/out
T_14_23_sp12_h_l_0
T_25_11_sp12_v_t_23
T_25_13_lc_trk_g3_4
T_25_13_input0_1
T_25_13_wire_bram/ram/RADDR_6

T_23_23_wire_logic_cluster/lc_6/out
T_22_23_sp4_h_l_4
T_25_23_sp4_v_t_44
T_25_27_lc_trk_g0_1
T_25_27_input0_1
T_25_27_wire_bram/ram/RADDR_6

T_23_23_wire_logic_cluster/lc_6/out
T_23_21_sp4_v_t_41
T_24_21_sp4_h_l_4
T_25_21_lc_trk_g3_4
T_25_21_input0_1
T_25_21_wire_bram/ram/RADDR_6

T_23_23_wire_logic_cluster/lc_6/out
T_23_21_sp4_v_t_41
T_24_25_sp4_h_l_10
T_25_25_lc_trk_g3_2
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6

T_23_23_wire_logic_cluster/lc_6/out
T_22_23_sp12_h_l_0
T_25_23_lc_trk_g1_0
T_25_23_input0_1
T_25_23_wire_bram/ram/RADDR_6

End 

Net : M_this_spr_ram_write_data_1
T_22_22_wire_logic_cluster/lc_2/out
T_17_22_sp12_h_l_0
T_5_22_sp12_h_l_0
T_10_22_sp4_h_l_7
T_9_22_sp4_v_t_42
T_9_26_sp4_v_t_42
T_8_29_lc_trk_g3_2
T_8_29_wire_bram/ram/WDATA_11

T_22_22_wire_logic_cluster/lc_2/out
T_22_19_sp4_v_t_44
T_22_15_sp4_v_t_44
T_22_11_sp4_v_t_44
T_22_7_sp4_v_t_44
T_22_3_sp4_v_t_44
T_23_3_sp4_h_l_2
T_25_3_lc_trk_g2_7
T_25_3_wire_bram/ram/WDATA_11

T_22_22_wire_logic_cluster/lc_2/out
T_22_19_sp4_v_t_44
T_22_15_sp4_v_t_44
T_22_11_sp4_v_t_44
T_22_7_sp4_v_t_44
T_23_7_sp4_h_l_2
T_25_7_lc_trk_g2_7
T_25_7_wire_bram/ram/WDATA_11

T_22_22_wire_logic_cluster/lc_2/out
T_22_19_sp4_v_t_44
T_22_15_sp4_v_t_44
T_22_11_sp4_v_t_44
T_23_11_sp4_h_l_2
T_25_11_lc_trk_g2_7
T_25_11_wire_bram/ram/WDATA_11

T_22_22_wire_logic_cluster/lc_2/out
T_22_19_sp4_v_t_44
T_23_23_sp4_h_l_3
T_22_23_sp4_v_t_44
T_23_27_sp4_h_l_3
T_25_27_lc_trk_g3_6
T_25_27_wire_bram/ram/WDATA_11

T_22_22_wire_logic_cluster/lc_2/out
T_22_19_sp4_v_t_44
T_22_15_sp4_v_t_44
T_23_15_sp4_h_l_2
T_25_15_lc_trk_g2_7
T_25_15_wire_bram/ram/WDATA_11

T_22_22_wire_logic_cluster/lc_2/out
T_22_19_sp4_v_t_44
T_23_23_sp4_h_l_3
T_25_23_lc_trk_g3_6
T_25_23_wire_bram/ram/WDATA_11

T_22_22_wire_logic_cluster/lc_2/out
T_22_19_sp4_v_t_44
T_23_19_sp4_h_l_2
T_25_19_lc_trk_g2_7
T_25_19_wire_bram/ram/WDATA_11

End 

Net : un1_M_this_ext_address_q_cry_11
T_26_22_wire_logic_cluster/lc_3/cout
T_26_22_wire_logic_cluster/lc_4/in_3

Net : un1_M_this_ext_address_q_cry_11_c_RNIGJPAZ0
T_26_22_wire_logic_cluster/lc_4/out
T_26_23_lc_trk_g0_4
T_26_23_wire_logic_cluster/lc_3/in_3

End 

Net : this_ppu.offset_x_cry_0
T_14_19_wire_logic_cluster/lc_0/cout
T_14_19_wire_logic_cluster/lc_1/in_3

Net : this_vga_signals_M_lcounter_q_0
T_16_17_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g0_4
T_16_17_wire_logic_cluster/lc_7/in_1

T_16_17_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_41
T_17_20_lc_trk_g1_4
T_17_20_wire_logic_cluster/lc_3/in_0

T_16_17_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_41
T_17_20_lc_trk_g1_4
T_17_20_wire_logic_cluster/lc_2/in_3

T_16_17_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g0_4
T_16_17_wire_logic_cluster/lc_4/in_0

End 

Net : un1_M_this_spr_address_q_cry_10
T_22_15_wire_logic_cluster/lc_2/cout
T_22_15_wire_logic_cluster/lc_3/in_3

Net : un1_M_this_ext_address_q_cry_9_c_RNI55NHZ0
T_26_22_wire_logic_cluster/lc_2/out
T_26_23_lc_trk_g0_2
T_26_23_wire_logic_cluster/lc_0/in_0

End 

Net : un1_M_this_ext_address_q_cry_9
T_26_22_wire_logic_cluster/lc_1/cout
T_26_22_wire_logic_cluster/lc_2/in_3

Net : this_spr_ram.mem_WE_10
T_24_16_wire_logic_cluster/lc_4/out
T_22_16_sp4_h_l_5
T_25_12_sp4_v_t_46
T_26_12_sp4_h_l_11
T_25_12_lc_trk_g1_3
T_25_12_wire_bram/ram/WCLKE

T_24_16_wire_logic_cluster/lc_4/out
T_22_16_sp4_h_l_5
T_25_12_sp4_v_t_46
T_25_14_lc_trk_g3_3
T_25_14_wire_bram/ram/WCLKE

End 

Net : read_data_RNI7SFJ1_3
T_13_22_wire_logic_cluster/lc_4/out
T_14_22_sp12_h_l_0
T_25_10_sp12_v_t_23
T_25_10_sp4_v_t_45
T_25_6_sp4_v_t_41
T_25_7_lc_trk_g3_1
T_25_7_input2_6
T_25_7_wire_bram/ram/RADDR_9

T_13_22_wire_logic_cluster/lc_4/out
T_13_14_sp12_v_t_23
T_14_14_sp12_h_l_0
T_25_2_sp12_v_t_23
T_25_9_lc_trk_g3_3
T_25_9_input2_6
T_25_9_wire_bram/ram/RADDR_9

T_13_22_wire_logic_cluster/lc_4/out
T_13_14_sp12_v_t_23
T_14_14_sp12_h_l_0
T_25_2_sp12_v_t_23
T_25_5_lc_trk_g3_3
T_25_5_input2_6
T_25_5_wire_bram/ram/RADDR_9

T_13_22_wire_logic_cluster/lc_4/out
T_13_14_sp12_v_t_23
T_14_14_sp12_h_l_0
T_25_2_sp12_v_t_23
T_25_3_lc_trk_g3_7
T_25_3_input2_6
T_25_3_wire_bram/ram/RADDR_9

T_13_22_wire_logic_cluster/lc_4/out
T_14_22_sp12_h_l_0
T_25_10_sp12_v_t_23
T_25_10_sp4_v_t_45
T_25_11_lc_trk_g3_5
T_25_11_input2_6
T_25_11_wire_bram/ram/RADDR_9

T_13_22_wire_logic_cluster/lc_4/out
T_13_21_sp4_v_t_40
T_10_25_sp4_h_l_10
T_9_25_sp4_v_t_47
T_9_29_sp4_v_t_36
T_8_31_lc_trk_g1_1
T_8_31_input2_6
T_8_31_wire_bram/ram/RADDR_9

T_13_22_wire_logic_cluster/lc_4/out
T_13_21_sp4_v_t_40
T_10_25_sp4_h_l_10
T_9_25_sp4_v_t_47
T_8_27_lc_trk_g2_2
T_8_27_input2_6
T_8_27_wire_bram/ram/RADDR_9

T_13_22_wire_logic_cluster/lc_4/out
T_13_21_sp4_v_t_40
T_10_25_sp4_h_l_10
T_9_25_sp4_v_t_47
T_8_29_lc_trk_g2_2
T_8_29_input2_6
T_8_29_wire_bram/ram/RADDR_9

T_13_22_wire_logic_cluster/lc_4/out
T_14_22_sp12_h_l_0
T_25_10_sp12_v_t_23
T_25_21_lc_trk_g3_3
T_25_21_input2_6
T_25_21_wire_bram/ram/RADDR_9

T_13_22_wire_logic_cluster/lc_4/out
T_14_22_sp12_h_l_0
T_25_10_sp12_v_t_23
T_25_19_lc_trk_g3_7
T_25_19_input2_6
T_25_19_wire_bram/ram/RADDR_9

T_13_22_wire_logic_cluster/lc_4/out
T_14_22_sp12_h_l_0
T_25_10_sp12_v_t_23
T_25_17_lc_trk_g3_3
T_25_17_input2_6
T_25_17_wire_bram/ram/RADDR_9

T_13_22_wire_logic_cluster/lc_4/out
T_14_22_sp12_h_l_0
T_25_10_sp12_v_t_23
T_25_15_lc_trk_g3_7
T_25_15_input2_6
T_25_15_wire_bram/ram/RADDR_9

T_13_22_wire_logic_cluster/lc_4/out
T_14_22_sp12_h_l_0
T_25_10_sp12_v_t_23
T_25_13_lc_trk_g3_3
T_25_13_input2_6
T_25_13_wire_bram/ram/RADDR_9

T_13_22_wire_logic_cluster/lc_4/out
T_14_22_sp12_h_l_0
T_25_22_sp12_v_t_23
T_25_23_lc_trk_g3_7
T_25_23_input2_6
T_25_23_wire_bram/ram/RADDR_9

T_13_22_wire_logic_cluster/lc_4/out
T_14_22_sp12_h_l_0
T_25_22_sp12_v_t_23
T_25_25_lc_trk_g3_3
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9

T_13_22_wire_logic_cluster/lc_4/out
T_14_22_sp12_h_l_0
T_25_22_sp12_v_t_23
T_25_27_lc_trk_g3_7
T_25_27_input2_6
T_25_27_wire_bram/ram/RADDR_9

End 

Net : M_this_map_ram_read_data_3
T_25_29_wire_bram/ram/RDATA_13
T_25_27_sp12_v_t_23
T_14_27_sp12_h_l_0
T_13_15_sp12_v_t_23
T_13_22_lc_trk_g2_3
T_13_22_wire_logic_cluster/lc_4/in_3

T_25_29_wire_bram/ram/RDATA_13
T_26_29_sp4_h_l_4
T_28_29_lc_trk_g3_1
T_28_29_wire_logic_cluster/lc_1/in_3

End 

Net : this_ppu.N_856_0
T_21_22_wire_logic_cluster/lc_1/out
T_21_19_sp4_v_t_42
T_22_23_sp4_h_l_1
T_23_23_lc_trk_g3_1
T_23_23_wire_logic_cluster/lc_0/in_0

T_21_22_wire_logic_cluster/lc_1/out
T_20_23_lc_trk_g1_1
T_20_23_wire_logic_cluster/lc_7/in_3

End 

Net : this_ppu.M_oam_cache_read_data_i_16
T_7_19_wire_logic_cluster/lc_0/out
T_7_19_lc_trk_g0_0
T_7_19_input_2_0
T_7_19_wire_logic_cluster/lc_0/in_2

End 

Net : this_ppu.offset_y_cry_0
T_7_19_wire_logic_cluster/lc_0/cout
T_7_19_wire_logic_cluster/lc_1/in_3

Net : this_ppu.M_oam_cache_read_data_16
T_7_19_wire_logic_cluster/lc_3/out
T_7_19_lc_trk_g2_3
T_7_19_wire_logic_cluster/lc_0/in_3

T_7_19_wire_logic_cluster/lc_3/out
T_7_10_sp12_v_t_22
T_8_22_sp12_h_l_1
T_13_22_lc_trk_g0_5
T_13_22_wire_logic_cluster/lc_2/in_3

End 

Net : N_778_0
T_17_24_wire_logic_cluster/lc_5/out
T_17_23_sp4_v_t_42
T_17_27_lc_trk_g0_7
T_17_27_wire_logic_cluster/lc_4/in_3

T_17_24_wire_logic_cluster/lc_5/out
T_17_23_sp4_v_t_42
T_16_26_lc_trk_g3_2
T_16_26_wire_logic_cluster/lc_4/in_1

T_17_24_wire_logic_cluster/lc_5/out
T_17_23_sp4_v_t_42
T_16_26_lc_trk_g3_2
T_16_26_wire_logic_cluster/lc_2/in_3

T_17_24_wire_logic_cluster/lc_5/out
T_17_23_sp4_v_t_42
T_16_26_lc_trk_g3_2
T_16_26_input_2_7
T_16_26_wire_logic_cluster/lc_7/in_2

T_17_24_wire_logic_cluster/lc_5/out
T_17_23_sp4_v_t_42
T_17_26_lc_trk_g1_2
T_17_26_wire_logic_cluster/lc_0/in_3

T_17_24_wire_logic_cluster/lc_5/out
T_17_25_lc_trk_g1_5
T_17_25_wire_logic_cluster/lc_3/in_3

End 

Net : M_this_oam_ram_write_data_6
T_11_23_wire_logic_cluster/lc_0/out
T_10_23_sp4_h_l_8
T_6_23_sp4_h_l_11
T_9_23_sp4_v_t_41
T_8_24_lc_trk_g3_1
T_8_24_wire_bram/ram/WDATA_6

End 

Net : M_this_oam_ram_write_data_0_sqmuxa
T_17_27_wire_logic_cluster/lc_4/out
T_10_27_sp12_h_l_0
T_11_27_sp4_h_l_3
T_10_23_sp4_v_t_38
T_11_23_sp4_h_l_8
T_11_23_lc_trk_g0_5
T_11_23_wire_logic_cluster/lc_0/in_3

T_17_27_wire_logic_cluster/lc_4/out
T_10_27_sp12_h_l_0
T_11_27_sp4_h_l_3
T_10_23_sp4_v_t_38
T_11_23_sp4_h_l_8
T_11_23_lc_trk_g0_5
T_11_23_wire_logic_cluster/lc_2/in_3

T_17_27_wire_logic_cluster/lc_4/out
T_10_27_sp12_h_l_0
T_11_27_sp4_h_l_3
T_10_23_sp4_v_t_38
T_11_23_sp4_h_l_8
T_10_23_lc_trk_g0_0
T_10_23_wire_logic_cluster/lc_1/in_1

T_17_27_wire_logic_cluster/lc_4/out
T_10_27_sp12_h_l_0
T_11_27_sp4_h_l_3
T_10_23_sp4_v_t_38
T_10_24_lc_trk_g2_6
T_10_24_wire_logic_cluster/lc_3/in_3

T_17_27_wire_logic_cluster/lc_4/out
T_10_27_sp12_h_l_0
T_11_27_sp4_h_l_3
T_10_23_sp4_v_t_38
T_10_24_lc_trk_g2_6
T_10_24_wire_logic_cluster/lc_7/in_3

T_17_27_wire_logic_cluster/lc_4/out
T_17_26_sp4_v_t_40
T_14_26_sp4_h_l_5
T_13_22_sp4_v_t_47
T_12_23_lc_trk_g3_7
T_12_23_wire_logic_cluster/lc_5/in_3

T_17_27_wire_logic_cluster/lc_4/out
T_17_26_sp4_v_t_40
T_14_26_sp4_h_l_5
T_10_26_sp4_h_l_1
T_10_26_lc_trk_g0_4
T_10_26_wire_logic_cluster/lc_5/in_3

T_17_27_wire_logic_cluster/lc_4/out
T_17_25_sp4_v_t_37
T_14_25_sp4_h_l_6
T_16_25_lc_trk_g2_3
T_16_25_wire_logic_cluster/lc_5/in_0

T_17_27_wire_logic_cluster/lc_4/out
T_17_25_sp4_v_t_37
T_14_25_sp4_h_l_6
T_10_25_sp4_h_l_9
T_12_25_lc_trk_g2_4
T_12_25_wire_logic_cluster/lc_6/in_0

T_17_27_wire_logic_cluster/lc_4/out
T_17_25_sp4_v_t_37
T_14_25_sp4_h_l_6
T_10_25_sp4_h_l_9
T_11_25_lc_trk_g2_1
T_11_25_wire_logic_cluster/lc_7/in_0

T_17_27_wire_logic_cluster/lc_4/out
T_17_26_sp4_v_t_40
T_14_26_sp4_h_l_5
T_13_22_sp4_v_t_47
T_12_23_lc_trk_g3_7
T_12_23_wire_logic_cluster/lc_3/in_3

T_17_27_wire_logic_cluster/lc_4/out
T_17_25_sp4_v_t_37
T_14_25_sp4_h_l_6
T_10_25_sp4_h_l_9
T_12_25_lc_trk_g2_4
T_12_25_wire_logic_cluster/lc_3/in_3

T_17_27_wire_logic_cluster/lc_4/out
T_17_25_sp4_v_t_37
T_14_25_sp4_h_l_6
T_10_25_sp4_h_l_9
T_10_25_lc_trk_g0_4
T_10_25_wire_logic_cluster/lc_5/in_3

T_17_27_wire_logic_cluster/lc_4/out
T_17_26_sp4_v_t_40
T_14_26_sp4_h_l_5
T_13_22_sp4_v_t_47
T_13_23_lc_trk_g2_7
T_13_23_wire_logic_cluster/lc_3/in_0

T_17_27_wire_logic_cluster/lc_4/out
T_17_26_sp4_v_t_40
T_14_26_sp4_h_l_5
T_13_22_sp4_v_t_47
T_13_23_lc_trk_g2_7
T_13_23_wire_logic_cluster/lc_5/in_0

T_17_27_wire_logic_cluster/lc_4/out
T_17_25_sp4_v_t_37
T_14_25_sp4_h_l_6
T_10_25_sp4_h_l_9
T_12_25_lc_trk_g2_4
T_12_25_wire_logic_cluster/lc_7/in_3

T_17_27_wire_logic_cluster/lc_4/out
T_17_25_sp4_v_t_37
T_14_25_sp4_h_l_6
T_10_25_sp4_h_l_9
T_12_25_lc_trk_g2_4
T_12_25_wire_logic_cluster/lc_1/in_3

T_17_27_wire_logic_cluster/lc_4/out
T_17_25_sp4_v_t_37
T_14_25_sp4_h_l_6
T_10_25_sp4_h_l_9
T_11_25_lc_trk_g2_1
T_11_25_wire_logic_cluster/lc_0/in_3

T_17_27_wire_logic_cluster/lc_4/out
T_10_27_sp12_h_l_0
T_13_27_lc_trk_g1_0
T_13_27_wire_logic_cluster/lc_0/in_3

T_17_27_wire_logic_cluster/lc_4/out
T_17_26_sp4_v_t_40
T_14_26_sp4_h_l_5
T_13_22_sp4_v_t_47
T_13_23_lc_trk_g2_7
T_13_23_wire_logic_cluster/lc_2/in_3

T_17_27_wire_logic_cluster/lc_4/out
T_17_26_sp4_v_t_40
T_14_26_sp4_h_l_5
T_13_22_sp4_v_t_47
T_13_23_lc_trk_g2_7
T_13_23_wire_logic_cluster/lc_4/in_3

T_17_27_wire_logic_cluster/lc_4/out
T_17_25_sp4_v_t_37
T_14_25_sp4_h_l_6
T_10_25_sp4_h_l_9
T_11_25_lc_trk_g2_1
T_11_25_wire_logic_cluster/lc_2/in_3

T_17_27_wire_logic_cluster/lc_4/out
T_17_25_sp4_v_t_37
T_14_25_sp4_h_l_6
T_10_25_sp4_h_l_9
T_11_25_lc_trk_g2_1
T_11_25_wire_logic_cluster/lc_6/in_3

T_17_27_wire_logic_cluster/lc_4/out
T_17_25_sp4_v_t_37
T_14_25_sp4_h_l_6
T_10_25_sp4_h_l_9
T_10_25_lc_trk_g0_4
T_10_25_wire_logic_cluster/lc_1/in_3

T_17_27_wire_logic_cluster/lc_4/out
T_17_25_sp4_v_t_37
T_14_25_sp4_h_l_6
T_10_25_sp4_h_l_9
T_10_25_lc_trk_g0_4
T_10_25_wire_logic_cluster/lc_6/in_0

T_17_27_wire_logic_cluster/lc_4/out
T_17_26_sp4_v_t_40
T_14_26_sp4_h_l_5
T_10_26_sp4_h_l_1
T_10_26_lc_trk_g0_4
T_10_26_wire_logic_cluster/lc_4/in_0

T_17_27_wire_logic_cluster/lc_4/out
T_10_27_sp12_h_l_0
T_11_27_lc_trk_g0_4
T_11_27_wire_logic_cluster/lc_3/in_3

T_17_27_wire_logic_cluster/lc_4/out
T_17_26_sp4_v_t_40
T_14_26_sp4_h_l_5
T_10_26_sp4_h_l_1
T_9_26_lc_trk_g0_1
T_9_26_wire_logic_cluster/lc_5/in_0

T_17_27_wire_logic_cluster/lc_4/out
T_17_26_sp4_v_t_40
T_14_26_sp4_h_l_5
T_10_26_sp4_h_l_1
T_9_26_lc_trk_g0_1
T_9_26_wire_logic_cluster/lc_3/in_0

T_17_27_wire_logic_cluster/lc_4/out
T_17_26_sp4_v_t_40
T_14_26_sp4_h_l_5
T_10_26_sp4_h_l_1
T_9_26_lc_trk_g0_1
T_9_26_wire_logic_cluster/lc_1/in_0

T_17_27_wire_logic_cluster/lc_4/out
T_17_26_sp4_v_t_40
T_14_26_sp4_h_l_5
T_10_26_sp4_h_l_1
T_9_26_lc_trk_g0_1
T_9_26_wire_logic_cluster/lc_0/in_1

T_17_27_wire_logic_cluster/lc_4/out
T_17_26_sp4_v_t_40
T_14_26_sp4_h_l_5
T_10_26_sp4_h_l_5
T_9_22_sp4_v_t_47
T_8_26_lc_trk_g2_2
T_8_26_wire_bram/ram/WCLKE

T_17_27_wire_logic_cluster/lc_4/out
T_17_26_sp4_v_t_40
T_14_26_sp4_h_l_5
T_10_26_sp4_h_l_5
T_9_22_sp4_v_t_47
T_8_24_lc_trk_g2_2
T_8_24_wire_bram/ram/WCLKE

T_17_27_wire_logic_cluster/lc_4/out
T_10_27_sp12_h_l_0
T_9_27_lc_trk_g1_0
T_9_27_wire_logic_cluster/lc_6/in_3

End 

Net : un1_M_this_spr_address_q_cry_9
T_22_15_wire_logic_cluster/lc_1/cout
T_22_15_wire_logic_cluster/lc_2/in_3

Net : un1_M_this_map_address_q_cry_3
T_24_23_wire_logic_cluster/lc_3/cout
T_24_23_wire_logic_cluster/lc_4/in_3

Net : un1_M_this_map_address_q_cry_2
T_24_23_wire_logic_cluster/lc_2/cout
T_24_23_wire_logic_cluster/lc_3/in_3

Net : M_this_map_address_q_RNO_1Z0Z_3
T_24_23_wire_logic_cluster/lc_3/out
T_23_24_lc_trk_g0_3
T_23_24_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_map_address_q_RNO_1Z0Z_4
T_24_23_wire_logic_cluster/lc_4/out
T_23_24_lc_trk_g0_4
T_23_24_wire_logic_cluster/lc_7/in_3

End 

Net : M_this_ppu_map_addr_8
T_14_21_wire_logic_cluster/lc_7/out
T_14_18_sp4_v_t_38
T_11_22_sp4_h_l_8
T_10_22_lc_trk_g1_0
T_10_22_wire_logic_cluster/lc_6/in_1

T_14_21_wire_logic_cluster/lc_7/out
T_14_16_sp12_v_t_22
T_15_28_sp12_h_l_1
T_26_28_sp12_v_t_22
T_26_27_sp4_v_t_46
T_25_31_lc_trk_g2_3
T_25_31_input2_7
T_25_31_wire_bram/ram/RADDR_8
T_25_29_upADDR_8
T_25_29_wire_bram/ram/RADDR_8

T_14_21_wire_logic_cluster/lc_7/out
T_14_16_sp12_v_t_22
T_15_28_sp12_h_l_1
T_26_28_sp12_v_t_22
T_26_27_sp4_v_t_46
T_25_31_lc_trk_g2_3
T_25_31_input2_7
T_25_31_wire_bram/ram/RADDR_8

End 

Net : this_ppu.N_79_0
T_16_22_wire_logic_cluster/lc_0/out
T_16_20_sp4_v_t_45
T_13_20_sp4_h_l_2
T_9_20_sp4_h_l_10
T_9_20_lc_trk_g0_7
T_9_20_wire_logic_cluster/lc_3/in_0

T_16_22_wire_logic_cluster/lc_0/out
T_17_19_sp4_v_t_41
T_16_20_lc_trk_g3_1
T_16_20_wire_logic_cluster/lc_3/in_3

T_16_22_wire_logic_cluster/lc_0/out
T_16_20_sp4_v_t_45
T_13_20_sp4_h_l_2
T_9_20_sp4_h_l_10
T_9_20_lc_trk_g0_7
T_9_20_wire_logic_cluster/lc_2/in_3

T_16_22_wire_logic_cluster/lc_0/out
T_16_20_sp4_v_t_45
T_16_16_sp4_v_t_46
T_15_17_lc_trk_g3_6
T_15_17_wire_logic_cluster/lc_2/in_3

T_16_22_wire_logic_cluster/lc_0/out
T_16_20_sp4_v_t_45
T_13_20_sp4_h_l_2
T_14_20_lc_trk_g2_2
T_14_20_wire_logic_cluster/lc_7/in_3

T_16_22_wire_logic_cluster/lc_0/out
T_16_22_sp4_h_l_5
T_15_18_sp4_v_t_40
T_15_14_sp4_v_t_36
T_14_17_lc_trk_g2_4
T_14_17_wire_logic_cluster/lc_1/in_3

T_16_22_wire_logic_cluster/lc_0/out
T_16_20_sp4_v_t_45
T_16_16_sp4_v_t_46
T_16_19_lc_trk_g1_6
T_16_19_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.M_state_d30_i_i_o2_4
T_16_24_wire_logic_cluster/lc_0/out
T_17_20_sp4_v_t_36
T_16_22_lc_trk_g0_1
T_16_22_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.M_pixel_cnt_qZ0Z_5
T_16_24_wire_logic_cluster/lc_3/out
T_16_24_lc_trk_g1_3
T_16_24_wire_logic_cluster/lc_0/in_0

T_16_24_wire_logic_cluster/lc_3/out
T_16_23_lc_trk_g1_3
T_16_23_wire_logic_cluster/lc_5/in_1

T_16_24_wire_logic_cluster/lc_3/out
T_16_24_lc_trk_g1_3
T_16_24_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_map_address_qc_7_1
T_27_25_wire_logic_cluster/lc_5/out
T_27_26_lc_trk_g1_5
T_27_26_wire_logic_cluster/lc_2/in_0

End 

Net : N_801_0
T_22_24_wire_logic_cluster/lc_3/out
T_23_21_sp4_v_t_47
T_24_25_sp4_h_l_4
T_26_25_lc_trk_g2_1
T_26_25_wire_logic_cluster/lc_4/in_3

T_22_24_wire_logic_cluster/lc_3/out
T_23_21_sp4_v_t_47
T_24_25_sp4_h_l_4
T_27_21_sp4_v_t_47
T_27_24_lc_trk_g0_7
T_27_24_wire_logic_cluster/lc_0/in_3

T_22_24_wire_logic_cluster/lc_3/out
T_23_21_sp4_v_t_47
T_24_25_sp4_h_l_4
T_26_25_lc_trk_g2_1
T_26_25_wire_logic_cluster/lc_5/in_0

T_22_24_wire_logic_cluster/lc_3/out
T_16_24_sp12_h_l_1
T_26_24_lc_trk_g0_6
T_26_24_wire_logic_cluster/lc_5/in_3

T_22_24_wire_logic_cluster/lc_3/out
T_23_21_sp4_v_t_47
T_24_25_sp4_h_l_4
T_24_25_lc_trk_g1_1
T_24_25_wire_logic_cluster/lc_0/in_0

End 

Net : N_1068
T_26_25_wire_logic_cluster/lc_4/out
T_27_25_lc_trk_g0_4
T_27_25_wire_logic_cluster/lc_5/in_3

End 

Net : N_231
T_16_24_wire_logic_cluster/lc_5/out
T_16_20_sp4_v_t_47
T_16_24_sp4_v_t_43
T_16_25_lc_trk_g3_3
T_16_25_wire_logic_cluster/lc_0/cen

T_16_24_wire_logic_cluster/lc_5/out
T_16_20_sp4_v_t_47
T_16_24_sp4_v_t_43
T_16_25_lc_trk_g3_3
T_16_25_wire_logic_cluster/lc_0/cen

T_16_24_wire_logic_cluster/lc_5/out
T_16_20_sp4_v_t_47
T_16_24_sp4_v_t_43
T_15_25_lc_trk_g3_3
T_15_25_wire_logic_cluster/lc_0/cen

T_16_24_wire_logic_cluster/lc_5/out
T_16_20_sp4_v_t_47
T_16_24_sp4_v_t_43
T_15_25_lc_trk_g3_3
T_15_25_wire_logic_cluster/lc_0/cen

T_16_24_wire_logic_cluster/lc_5/out
T_16_20_sp4_v_t_47
T_16_24_sp4_v_t_43
T_15_25_lc_trk_g3_3
T_15_25_wire_logic_cluster/lc_0/cen

T_16_24_wire_logic_cluster/lc_5/out
T_16_20_sp4_v_t_47
T_16_24_sp4_v_t_43
T_15_25_lc_trk_g3_3
T_15_25_wire_logic_cluster/lc_0/cen

T_16_24_wire_logic_cluster/lc_5/out
T_16_20_sp4_v_t_47
T_16_24_sp4_v_t_43
T_15_25_lc_trk_g3_3
T_15_25_wire_logic_cluster/lc_0/cen

T_16_24_wire_logic_cluster/lc_5/out
T_16_22_sp4_v_t_39
T_15_24_lc_trk_g0_2
T_15_24_wire_logic_cluster/lc_0/cen

T_16_24_wire_logic_cluster/lc_5/out
T_16_22_sp4_v_t_39
T_15_24_lc_trk_g0_2
T_15_24_wire_logic_cluster/lc_0/cen

T_16_24_wire_logic_cluster/lc_5/out
T_16_22_sp4_v_t_39
T_15_24_lc_trk_g0_2
T_15_24_wire_logic_cluster/lc_0/cen

T_16_24_wire_logic_cluster/lc_5/out
T_16_22_sp4_v_t_39
T_15_24_lc_trk_g0_2
T_15_24_wire_logic_cluster/lc_0/cen

T_16_24_wire_logic_cluster/lc_5/out
T_16_22_sp4_v_t_39
T_15_24_lc_trk_g0_2
T_15_24_wire_logic_cluster/lc_0/cen

T_16_24_wire_logic_cluster/lc_5/out
T_16_22_sp4_v_t_39
T_15_24_lc_trk_g0_2
T_15_24_wire_logic_cluster/lc_0/cen

T_16_24_wire_logic_cluster/lc_5/out
T_16_22_sp4_v_t_39
T_15_24_lc_trk_g0_2
T_15_24_wire_logic_cluster/lc_0/cen

End 

Net : this_ppu.N_229_1_0
T_18_24_wire_logic_cluster/lc_5/out
T_17_24_sp4_h_l_2
T_16_24_lc_trk_g1_2
T_16_24_wire_logic_cluster/lc_5/in_0

End 

Net : this_ppu.M_pixel_cnt_qZ0Z_2
T_16_24_wire_logic_cluster/lc_2/out
T_16_24_lc_trk_g3_2
T_16_24_wire_logic_cluster/lc_0/in_1

T_16_24_wire_logic_cluster/lc_2/out
T_16_23_lc_trk_g0_2
T_16_23_input_2_2
T_16_23_wire_logic_cluster/lc_2/in_2

T_16_24_wire_logic_cluster/lc_2/out
T_16_24_lc_trk_g3_2
T_16_24_wire_logic_cluster/lc_2/in_1

End 

Net : this_spr_ram.mem_WE_8
T_24_15_wire_logic_cluster/lc_1/out
T_25_13_sp4_v_t_46
T_25_17_sp4_v_t_42
T_25_18_lc_trk_g2_2
T_25_18_wire_bram/ram/WCLKE

T_24_15_wire_logic_cluster/lc_1/out
T_24_12_sp4_v_t_42
T_25_16_sp4_h_l_7
T_25_16_lc_trk_g0_2
T_25_16_wire_bram/ram/WCLKE

End 

Net : M_this_data_count_qZ0Z_6
T_15_24_wire_logic_cluster/lc_7/out
T_16_23_sp4_v_t_47
T_16_26_lc_trk_g1_7
T_16_26_wire_logic_cluster/lc_3/in_1

T_15_24_wire_logic_cluster/lc_7/out
T_14_24_lc_trk_g3_7
T_14_24_input_2_6
T_14_24_wire_logic_cluster/lc_6/in_2

T_15_24_wire_logic_cluster/lc_7/out
T_15_24_lc_trk_g1_7
T_15_24_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_map_ram_read_data_0
T_25_30_wire_bram/ram/RDATA_1
T_24_30_sp12_h_l_0
T_23_18_sp12_v_t_23
T_23_23_lc_trk_g2_7
T_23_23_wire_logic_cluster/lc_6/in_1

T_25_30_wire_bram/ram/RDATA_1
T_24_30_sp12_h_l_0
T_12_30_sp12_h_l_0
T_15_30_sp4_h_l_5
T_14_26_sp4_v_t_47
T_14_27_lc_trk_g3_7
T_14_27_wire_logic_cluster/lc_0/in_0

End 

Net : un1_M_this_map_address_q_cry_8
T_24_24_wire_logic_cluster/lc_0/cout
T_24_24_wire_logic_cluster/lc_1/in_3

End 

Net : this_ppu.M_pixel_cnt_qZ0Z_6
T_16_24_wire_logic_cluster/lc_6/out
T_16_24_lc_trk_g2_6
T_16_24_input_2_0
T_16_24_wire_logic_cluster/lc_0/in_2

T_16_24_wire_logic_cluster/lc_6/out
T_16_22_sp4_v_t_41
T_16_23_lc_trk_g3_1
T_16_23_input_2_6
T_16_23_wire_logic_cluster/lc_6/in_2

T_16_24_wire_logic_cluster/lc_6/out
T_16_24_lc_trk_g2_6
T_16_24_input_2_6
T_16_24_wire_logic_cluster/lc_6/in_2

End 

Net : un1_M_this_spr_address_q_cry_8
T_22_15_wire_logic_cluster/lc_0/cout
T_22_15_wire_logic_cluster/lc_1/in_3

Net : bfn_26_22_0_
T_26_22_wire_logic_cluster/carry_in_mux/cout
T_26_22_wire_logic_cluster/lc_0/in_3

Net : un1_M_this_ext_address_q_cry_7_c_RNIQ14FZ0
T_26_22_wire_logic_cluster/lc_0/out
T_27_22_lc_trk_g0_0
T_27_22_wire_logic_cluster/lc_0/in_0

End 

Net : un1_M_this_map_address_q_cry_1
T_24_23_wire_logic_cluster/lc_1/cout
T_24_23_wire_logic_cluster/lc_2/in_3

Net : M_this_map_address_q_RNO_1Z0Z_2
T_24_23_wire_logic_cluster/lc_2/out
T_23_24_lc_trk_g1_2
T_23_24_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.N_753_0
T_17_22_wire_logic_cluster/lc_0/out
T_17_18_sp12_v_t_23
T_18_18_sp12_h_l_0
T_23_18_lc_trk_g0_4
T_23_18_wire_logic_cluster/lc_1/in_3

T_17_22_wire_logic_cluster/lc_0/out
T_17_20_sp4_v_t_45
T_14_20_sp4_h_l_2
T_15_20_lc_trk_g3_2
T_15_20_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.M_state_qZ0Z_0
T_13_20_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g1_1
T_13_20_wire_logic_cluster/lc_5/in_1

T_13_20_wire_logic_cluster/lc_1/out
T_14_18_sp4_v_t_46
T_15_22_sp4_h_l_11
T_16_22_lc_trk_g2_3
T_16_22_input_2_5
T_16_22_wire_logic_cluster/lc_5/in_2

T_13_20_wire_logic_cluster/lc_1/out
T_13_20_sp4_h_l_7
T_12_16_sp4_v_t_37
T_11_19_lc_trk_g2_5
T_11_19_wire_logic_cluster/lc_1/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g0_1
T_14_20_input_2_7
T_14_20_wire_logic_cluster/lc_7/in_2

End 

Net : this_ppu.N_1257
T_22_22_wire_logic_cluster/lc_1/out
T_21_22_lc_trk_g3_1
T_21_22_wire_logic_cluster/lc_2/in_0

T_22_22_wire_logic_cluster/lc_1/out
T_21_22_lc_trk_g3_1
T_21_22_wire_logic_cluster/lc_4/in_0

End 

Net : this_ppu.N_1278
T_21_22_wire_logic_cluster/lc_2/out
T_21_23_lc_trk_g0_2
T_21_23_wire_logic_cluster/lc_0/in_0

T_21_22_wire_logic_cluster/lc_2/out
T_21_23_lc_trk_g0_2
T_21_23_wire_logic_cluster/lc_3/in_1

T_21_22_wire_logic_cluster/lc_2/out
T_20_23_lc_trk_g1_2
T_20_23_wire_logic_cluster/lc_6/in_1

T_21_22_wire_logic_cluster/lc_2/out
T_20_23_lc_trk_g1_2
T_20_23_wire_logic_cluster/lc_4/in_3

End 

Net : this_ppu.M_this_state_q_srsts_0_0_a2_1_sxZ0Z_0
T_22_23_wire_logic_cluster/lc_5/out
T_22_22_lc_trk_g1_5
T_22_22_wire_logic_cluster/lc_1/in_3

End 

Net : this_ppu.M_pixel_cnt_qZ0Z_1
T_16_24_wire_logic_cluster/lc_1/out
T_16_24_lc_trk_g2_1
T_16_24_wire_logic_cluster/lc_0/in_3

T_16_24_wire_logic_cluster/lc_1/out
T_16_23_lc_trk_g1_1
T_16_23_wire_logic_cluster/lc_1/in_1

T_16_24_wire_logic_cluster/lc_1/out
T_16_24_lc_trk_g2_1
T_16_24_input_2_1
T_16_24_wire_logic_cluster/lc_1/in_2

End 

Net : M_this_ppu_spr_addr_3
T_13_22_wire_logic_cluster/lc_2/out
T_13_12_sp12_v_t_23
T_14_24_sp12_h_l_0
T_25_12_sp12_v_t_23
T_25_10_sp4_v_t_47
T_25_6_sp4_v_t_47
T_25_9_lc_trk_g1_7
T_25_9_input0_4
T_25_9_wire_bram/ram/RADDR_3

T_13_22_wire_logic_cluster/lc_2/out
T_13_12_sp12_v_t_23
T_14_24_sp12_h_l_0
T_25_12_sp12_v_t_23
T_25_10_sp4_v_t_47
T_25_6_sp4_v_t_47
T_25_7_lc_trk_g3_7
T_25_7_input0_4
T_25_7_wire_bram/ram/RADDR_3

T_13_22_wire_logic_cluster/lc_2/out
T_13_12_sp12_v_t_23
T_14_24_sp12_h_l_0
T_25_12_sp12_v_t_23
T_25_10_sp4_v_t_47
T_25_11_lc_trk_g3_7
T_25_11_input0_4
T_25_11_wire_bram/ram/RADDR_3

T_13_22_wire_logic_cluster/lc_2/out
T_13_20_sp12_v_t_23
T_14_20_sp12_h_l_0
T_25_20_sp12_v_t_23
T_25_21_lc_trk_g3_7
T_25_21_input0_4
T_25_21_wire_bram/ram/RADDR_3

T_13_22_wire_logic_cluster/lc_2/out
T_13_20_sp12_v_t_23
T_14_20_sp12_h_l_0
T_25_20_sp12_v_t_23
T_25_23_lc_trk_g3_3
T_25_23_input0_4
T_25_23_wire_bram/ram/RADDR_3

T_13_22_wire_logic_cluster/lc_2/out
T_13_12_sp12_v_t_23
T_14_24_sp12_h_l_0
T_25_12_sp12_v_t_23
T_25_19_lc_trk_g3_3
T_25_19_input0_4
T_25_19_wire_bram/ram/RADDR_3

T_13_22_wire_logic_cluster/lc_2/out
T_13_20_sp12_v_t_23
T_14_20_sp12_h_l_0
T_25_20_sp12_v_t_23
T_25_25_lc_trk_g3_7
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3

T_13_22_wire_logic_cluster/lc_2/out
T_13_12_sp12_v_t_23
T_14_24_sp12_h_l_0
T_25_12_sp12_v_t_23
T_25_17_lc_trk_g3_7
T_25_17_input0_4
T_25_17_wire_bram/ram/RADDR_3

T_13_22_wire_logic_cluster/lc_2/out
T_13_20_sp12_v_t_23
T_14_20_sp12_h_l_0
T_25_20_sp12_v_t_23
T_25_27_lc_trk_g3_3
T_25_27_input0_4
T_25_27_wire_bram/ram/RADDR_3

T_13_22_wire_logic_cluster/lc_2/out
T_13_12_sp12_v_t_23
T_14_24_sp12_h_l_0
T_25_12_sp12_v_t_23
T_25_15_lc_trk_g3_3
T_25_15_input0_4
T_25_15_wire_bram/ram/RADDR_3

T_13_22_wire_logic_cluster/lc_2/out
T_13_12_sp12_v_t_23
T_14_24_sp12_h_l_0
T_25_12_sp12_v_t_23
T_25_13_lc_trk_g3_7
T_25_13_input0_4
T_25_13_wire_bram/ram/RADDR_3

T_13_22_wire_logic_cluster/lc_2/out
T_13_12_sp12_v_t_23
T_14_12_sp12_h_l_0
T_25_0_span12_vert_23
T_25_5_lc_trk_g3_7
T_25_5_input0_4
T_25_5_wire_bram/ram/RADDR_3

T_13_22_wire_logic_cluster/lc_2/out
T_13_12_sp12_v_t_23
T_14_12_sp12_h_l_0
T_25_0_span12_vert_23
T_25_3_lc_trk_g3_3
T_25_3_input0_4
T_25_3_wire_bram/ram/RADDR_3

T_13_22_wire_logic_cluster/lc_2/out
T_13_21_sp4_v_t_36
T_10_25_sp4_h_l_6
T_9_25_sp4_v_t_43
T_9_29_sp4_v_t_43
T_8_31_lc_trk_g0_6
T_8_31_input0_4
T_8_31_wire_bram/ram/RADDR_3

T_13_22_wire_logic_cluster/lc_2/out
T_13_21_sp4_v_t_36
T_10_25_sp4_h_l_6
T_9_25_sp4_v_t_43
T_6_29_sp4_h_l_6
T_8_29_lc_trk_g3_3
T_8_29_input0_4
T_8_29_wire_bram/ram/RADDR_3

T_13_22_wire_logic_cluster/lc_2/out
T_13_21_sp4_v_t_36
T_10_25_sp4_h_l_6
T_9_25_sp4_v_t_43
T_8_27_lc_trk_g0_6
T_8_27_input0_4
T_8_27_wire_bram/ram/RADDR_3

End 

Net : this_spr_ram.mem_WE_12
T_24_14_wire_logic_cluster/lc_0/out
T_25_11_sp4_v_t_41
T_25_7_sp4_v_t_42
T_25_10_lc_trk_g0_2
T_25_10_wire_bram/ram/WCLKE

T_24_14_wire_logic_cluster/lc_0/out
T_25_11_sp4_v_t_41
T_25_7_sp4_v_t_42
T_25_8_lc_trk_g2_2
T_25_8_wire_bram/ram/WCLKE

End 

Net : M_this_ppu_spr_addr_5
T_7_19_wire_logic_cluster/lc_2/out
T_7_17_sp12_v_t_23
T_7_5_sp12_v_t_23
T_8_5_sp12_h_l_0
T_20_5_sp12_h_l_0
T_25_5_lc_trk_g0_4
T_25_5_input0_2
T_25_5_wire_bram/ram/RADDR_5

T_7_19_wire_logic_cluster/lc_2/out
T_2_19_sp12_h_l_0
T_13_7_sp12_v_t_23
T_14_7_sp12_h_l_0
T_26_7_sp12_h_l_0
T_25_7_lc_trk_g0_0
T_25_7_input0_2
T_25_7_wire_bram/ram/RADDR_5

T_7_19_wire_logic_cluster/lc_2/out
T_2_19_sp12_h_l_0
T_13_7_sp12_v_t_23
T_14_7_sp12_h_l_0
T_25_0_span12_vert_12
T_25_3_lc_trk_g2_0
T_25_3_input0_2
T_25_3_wire_bram/ram/RADDR_5

T_7_19_wire_logic_cluster/lc_2/out
T_7_17_sp12_v_t_23
T_8_17_sp12_h_l_0
T_20_17_sp12_h_l_0
T_25_17_lc_trk_g0_4
T_25_17_input0_2
T_25_17_wire_bram/ram/RADDR_5

T_7_19_wire_logic_cluster/lc_2/out
T_2_19_sp12_h_l_0
T_14_19_sp12_h_l_0
T_25_19_sp12_v_t_23
T_25_21_lc_trk_g2_4
T_25_21_input0_2
T_25_21_wire_bram/ram/RADDR_5

T_7_19_wire_logic_cluster/lc_2/out
T_2_19_sp12_h_l_0
T_14_19_sp12_h_l_0
T_25_7_sp12_v_t_23
T_25_15_lc_trk_g2_0
T_25_15_input0_2
T_25_15_wire_bram/ram/RADDR_5

T_7_19_wire_logic_cluster/lc_2/out
T_2_19_sp12_h_l_0
T_14_19_sp12_h_l_0
T_25_19_sp12_v_t_23
T_25_23_lc_trk_g2_0
T_25_23_input0_2
T_25_23_wire_bram/ram/RADDR_5

T_7_19_wire_logic_cluster/lc_2/out
T_2_19_sp12_h_l_0
T_14_19_sp12_h_l_0
T_25_7_sp12_v_t_23
T_25_13_lc_trk_g2_4
T_25_13_input0_2
T_25_13_wire_bram/ram/RADDR_5

T_7_19_wire_logic_cluster/lc_2/out
T_2_19_sp12_h_l_0
T_14_19_sp12_h_l_0
T_25_19_sp12_v_t_23
T_25_25_lc_trk_g2_4
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5

T_7_19_wire_logic_cluster/lc_2/out
T_2_19_sp12_h_l_0
T_14_19_sp12_h_l_0
T_25_7_sp12_v_t_23
T_25_11_lc_trk_g2_0
T_25_11_input0_2
T_25_11_wire_bram/ram/RADDR_5

T_7_19_wire_logic_cluster/lc_2/out
T_2_19_sp12_h_l_0
T_14_19_sp12_h_l_0
T_25_19_sp12_v_t_23
T_25_27_lc_trk_g2_0
T_25_27_input0_2
T_25_27_wire_bram/ram/RADDR_5

T_7_19_wire_logic_cluster/lc_2/out
T_7_9_sp12_v_t_23
T_8_9_sp12_h_l_0
T_20_9_sp12_h_l_0
T_25_9_lc_trk_g0_4
T_25_9_input0_2
T_25_9_wire_bram/ram/RADDR_5

T_7_19_wire_logic_cluster/lc_2/out
T_2_19_sp12_h_l_0
T_14_19_sp12_h_l_0
T_26_19_sp12_h_l_0
T_25_19_lc_trk_g0_0
T_25_19_input0_2
T_25_19_wire_bram/ram/RADDR_5

T_7_19_wire_logic_cluster/lc_2/out
T_8_18_sp4_v_t_37
T_8_22_sp4_v_t_45
T_8_26_sp4_v_t_45
T_8_30_sp4_v_t_41
T_8_31_lc_trk_g3_1
T_8_31_input0_2
T_8_31_wire_bram/ram/RADDR_5

T_7_19_wire_logic_cluster/lc_2/out
T_8_18_sp4_v_t_37
T_8_22_sp4_v_t_45
T_8_26_sp4_v_t_45
T_8_27_lc_trk_g3_5
T_8_27_input0_2
T_8_27_wire_bram/ram/RADDR_5

T_7_19_wire_logic_cluster/lc_2/out
T_8_18_sp4_v_t_37
T_8_22_sp4_v_t_45
T_8_26_sp4_v_t_45
T_8_29_lc_trk_g1_5
T_8_29_input0_2
T_8_29_wire_bram/ram/RADDR_5

End 

Net : M_this_ppu_spr_addr_0
T_14_18_wire_logic_cluster/lc_6/out
T_5_18_sp12_h_l_0
T_16_6_sp12_v_t_23
T_17_6_sp12_h_l_0
T_22_6_sp4_h_l_7
T_26_6_sp4_h_l_3
T_25_6_sp4_v_t_38
T_25_7_lc_trk_g3_6
T_25_7_input0_7
T_25_7_wire_bram/ram/RADDR_0

T_14_18_wire_logic_cluster/lc_6/out
T_14_12_sp12_v_t_23
T_15_24_sp12_h_l_0
T_22_24_sp4_h_l_9
T_25_20_sp4_v_t_44
T_25_16_sp4_v_t_40
T_25_12_sp4_v_t_40
T_25_15_lc_trk_g1_0
T_25_15_input0_7
T_25_15_wire_bram/ram/RADDR_0

T_14_18_wire_logic_cluster/lc_6/out
T_14_12_sp12_v_t_23
T_15_24_sp12_h_l_0
T_22_24_sp4_h_l_9
T_25_20_sp4_v_t_44
T_25_16_sp4_v_t_40
T_25_20_sp4_v_t_40
T_25_21_lc_trk_g3_0
T_25_21_input0_7
T_25_21_wire_bram/ram/RADDR_0

T_14_18_wire_logic_cluster/lc_6/out
T_14_12_sp12_v_t_23
T_15_24_sp12_h_l_0
T_22_24_sp4_h_l_9
T_25_20_sp4_v_t_44
T_25_16_sp4_v_t_40
T_25_12_sp4_v_t_40
T_25_13_lc_trk_g3_0
T_25_13_input0_7
T_25_13_wire_bram/ram/RADDR_0

T_14_18_wire_logic_cluster/lc_6/out
T_5_18_sp12_h_l_0
T_16_6_sp12_v_t_23
T_17_6_sp12_h_l_0
T_22_6_sp4_h_l_7
T_25_2_sp4_v_t_36
T_25_3_lc_trk_g3_4
T_25_3_input0_7
T_25_3_wire_bram/ram/RADDR_0

T_14_18_wire_logic_cluster/lc_6/out
T_5_18_sp12_h_l_0
T_16_6_sp12_v_t_23
T_17_6_sp12_h_l_0
T_22_6_sp4_h_l_7
T_25_2_sp4_v_t_36
T_25_5_lc_trk_g1_4
T_25_5_input0_7
T_25_5_wire_bram/ram/RADDR_0

T_14_18_wire_logic_cluster/lc_6/out
T_14_17_sp4_v_t_44
T_14_21_sp4_v_t_44
T_14_25_sp4_v_t_40
T_14_29_sp4_v_t_36
T_10_33_span4_horz_r_0
T_10_31_sp4_v_t_36
T_7_31_sp4_h_l_1
T_8_31_lc_trk_g2_1
T_8_31_input0_7
T_8_31_wire_bram/ram/RADDR_0

T_14_18_wire_logic_cluster/lc_6/out
T_14_12_sp12_v_t_23
T_15_24_sp12_h_l_0
T_22_24_sp4_h_l_9
T_25_20_sp4_v_t_44
T_25_16_sp4_v_t_40
T_25_19_lc_trk_g1_0
T_25_19_input0_7
T_25_19_wire_bram/ram/RADDR_0

T_14_18_wire_logic_cluster/lc_6/out
T_14_12_sp12_v_t_23
T_15_24_sp12_h_l_0
T_22_24_sp4_h_l_9
T_25_20_sp4_v_t_44
T_25_16_sp4_v_t_40
T_25_17_lc_trk_g3_0
T_25_17_input0_7
T_25_17_wire_bram/ram/RADDR_0

T_14_18_wire_logic_cluster/lc_6/out
T_14_12_sp12_v_t_23
T_15_24_sp12_h_l_0
T_14_24_sp4_h_l_1
T_10_24_sp4_h_l_9
T_9_24_sp4_v_t_44
T_8_27_lc_trk_g3_4
T_8_27_input0_7
T_8_27_wire_bram/ram/RADDR_0

T_14_18_wire_logic_cluster/lc_6/out
T_14_12_sp12_v_t_23
T_15_24_sp12_h_l_0
T_22_24_sp4_h_l_9
T_25_24_sp4_v_t_44
T_25_27_lc_trk_g1_4
T_25_27_input0_7
T_25_27_wire_bram/ram/RADDR_0

T_14_18_wire_logic_cluster/lc_6/out
T_14_12_sp12_v_t_23
T_15_12_sp12_h_l_0
T_22_12_sp4_h_l_9
T_25_8_sp4_v_t_38
T_25_9_lc_trk_g3_6
T_25_9_input0_7
T_25_9_wire_bram/ram/RADDR_0

T_14_18_wire_logic_cluster/lc_6/out
T_14_12_sp12_v_t_23
T_15_24_sp12_h_l_0
T_22_24_sp4_h_l_9
T_25_20_sp4_v_t_44
T_25_23_lc_trk_g1_4
T_25_23_input0_7
T_25_23_wire_bram/ram/RADDR_0

T_14_18_wire_logic_cluster/lc_6/out
T_14_12_sp12_v_t_23
T_15_12_sp12_h_l_0
T_22_12_sp4_h_l_9
T_25_8_sp4_v_t_38
T_25_11_lc_trk_g1_6
T_25_11_input0_7
T_25_11_wire_bram/ram/RADDR_0

T_14_18_wire_logic_cluster/lc_6/out
T_14_12_sp12_v_t_23
T_15_24_sp12_h_l_0
T_22_24_sp4_h_l_9
T_25_24_sp4_v_t_44
T_25_25_lc_trk_g3_4
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0

T_14_18_wire_logic_cluster/lc_6/out
T_14_17_sp4_v_t_44
T_14_21_sp4_v_t_44
T_14_25_sp4_v_t_40
T_11_29_sp4_h_l_10
T_7_29_sp4_h_l_6
T_8_29_lc_trk_g3_6
T_8_29_input0_7
T_8_29_wire_bram/ram/RADDR_0

End 

Net : M_this_ppu_spr_addr_2
T_14_19_wire_logic_cluster/lc_2/out
T_15_19_sp4_h_l_4
T_19_19_sp4_h_l_0
T_22_15_sp4_v_t_43
T_23_15_sp4_h_l_6
T_26_11_sp4_v_t_43
T_23_11_sp4_h_l_6
T_26_7_sp4_v_t_43
T_23_7_sp4_h_l_6
T_25_7_lc_trk_g2_3
T_25_7_input0_5
T_25_7_wire_bram/ram/RADDR_2

T_14_19_wire_logic_cluster/lc_2/out
T_14_17_sp12_v_t_23
T_14_5_sp12_v_t_23
T_15_5_sp12_h_l_0
T_22_5_sp4_h_l_9
T_25_1_sp4_v_t_44
T_25_3_lc_trk_g2_1
T_25_3_input0_5
T_25_3_wire_bram/ram/RADDR_2

T_14_19_wire_logic_cluster/lc_2/out
T_15_19_sp4_h_l_4
T_19_19_sp4_h_l_0
T_22_15_sp4_v_t_43
T_23_15_sp4_h_l_6
T_26_11_sp4_v_t_43
T_23_11_sp4_h_l_6
T_26_7_sp4_v_t_43
T_25_9_lc_trk_g1_6
T_25_9_input0_5
T_25_9_wire_bram/ram/RADDR_2

T_14_19_wire_logic_cluster/lc_2/out
T_15_19_sp4_h_l_4
T_19_19_sp4_h_l_0
T_22_15_sp4_v_t_43
T_23_15_sp4_h_l_6
T_26_11_sp4_v_t_43
T_23_11_sp4_h_l_6
T_25_11_lc_trk_g2_3
T_25_11_input0_5
T_25_11_wire_bram/ram/RADDR_2

T_14_19_wire_logic_cluster/lc_2/out
T_14_17_sp12_v_t_23
T_14_23_sp4_v_t_39
T_11_27_sp4_h_l_2
T_10_27_sp4_v_t_45
T_7_31_sp4_h_l_8
T_8_31_lc_trk_g3_0
T_8_31_input0_5
T_8_31_wire_bram/ram/RADDR_2

T_14_19_wire_logic_cluster/lc_2/out
T_15_19_sp4_h_l_4
T_19_19_sp4_h_l_0
T_22_15_sp4_v_t_43
T_23_15_sp4_h_l_6
T_26_11_sp4_v_t_43
T_25_13_lc_trk_g1_6
T_25_13_input0_5
T_25_13_wire_bram/ram/RADDR_2

T_14_19_wire_logic_cluster/lc_2/out
T_15_19_sp4_h_l_4
T_19_19_sp4_h_l_0
T_23_19_sp4_h_l_8
T_26_19_sp4_v_t_45
T_26_23_sp4_v_t_45
T_25_25_lc_trk_g0_3
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2

T_14_19_wire_logic_cluster/lc_2/out
T_15_19_sp4_h_l_4
T_19_19_sp4_h_l_0
T_23_19_sp4_h_l_8
T_26_19_sp4_v_t_45
T_26_23_sp4_v_t_46
T_25_27_lc_trk_g2_3
T_25_27_input0_5
T_25_27_wire_bram/ram/RADDR_2

T_14_19_wire_logic_cluster/lc_2/out
T_15_19_sp4_h_l_4
T_19_19_sp4_h_l_0
T_23_19_sp4_h_l_8
T_26_19_sp4_v_t_45
T_23_23_sp4_h_l_1
T_25_23_lc_trk_g3_4
T_25_23_input0_5
T_25_23_wire_bram/ram/RADDR_2

T_14_19_wire_logic_cluster/lc_2/out
T_14_17_sp12_v_t_23
T_14_23_sp4_v_t_39
T_11_27_sp4_h_l_2
T_7_27_sp4_h_l_10
T_8_27_lc_trk_g3_2
T_8_27_input0_5
T_8_27_wire_bram/ram/RADDR_2

T_14_19_wire_logic_cluster/lc_2/out
T_14_17_sp12_v_t_23
T_14_5_sp12_v_t_23
T_15_5_sp12_h_l_0
T_25_5_lc_trk_g0_7
T_25_5_input0_5
T_25_5_wire_bram/ram/RADDR_2

T_14_19_wire_logic_cluster/lc_2/out
T_15_19_sp4_h_l_4
T_19_19_sp4_h_l_0
T_23_19_sp4_h_l_8
T_26_15_sp4_v_t_39
T_25_17_lc_trk_g1_2
T_25_17_input0_5
T_25_17_wire_bram/ram/RADDR_2

T_14_19_wire_logic_cluster/lc_2/out
T_15_19_sp4_h_l_4
T_19_19_sp4_h_l_0
T_23_19_sp4_h_l_8
T_26_19_sp4_v_t_45
T_25_21_lc_trk_g0_3
T_25_21_input0_5
T_25_21_wire_bram/ram/RADDR_2

T_14_19_wire_logic_cluster/lc_2/out
T_15_19_sp4_h_l_4
T_19_19_sp4_h_l_0
T_22_15_sp4_v_t_43
T_23_15_sp4_h_l_6
T_25_15_lc_trk_g2_3
T_25_15_input0_5
T_25_15_wire_bram/ram/RADDR_2

T_14_19_wire_logic_cluster/lc_2/out
T_14_17_sp12_v_t_23
T_3_29_sp12_h_l_0
T_8_29_lc_trk_g1_4
T_8_29_input0_5
T_8_29_wire_bram/ram/RADDR_2

T_14_19_wire_logic_cluster/lc_2/out
T_15_19_sp4_h_l_4
T_19_19_sp4_h_l_0
T_23_19_sp4_h_l_8
T_25_19_lc_trk_g2_5
T_25_19_input0_5
T_25_19_wire_bram/ram/RADDR_2

End 

Net : this_ppu.M_this_state_q_srsts_0_0_0_tz_0_0
T_21_22_wire_logic_cluster/lc_6/out
T_21_22_lc_trk_g2_6
T_21_22_wire_logic_cluster/lc_5/in_3

End 

Net : this_ppu.N_430_1_0
T_18_23_wire_logic_cluster/lc_1/out
T_18_21_sp4_v_t_47
T_19_25_sp4_h_l_4
T_22_21_sp4_v_t_47
T_21_22_lc_trk_g3_7
T_21_22_wire_logic_cluster/lc_6/in_0

T_18_23_wire_logic_cluster/lc_1/out
T_14_23_sp12_h_l_1
T_21_23_lc_trk_g0_1
T_21_23_wire_logic_cluster/lc_4/in_1

T_18_23_wire_logic_cluster/lc_1/out
T_19_23_lc_trk_g0_1
T_19_23_wire_logic_cluster/lc_6/in_1

T_18_23_wire_logic_cluster/lc_1/out
T_18_21_sp4_v_t_47
T_19_25_sp4_h_l_4
T_22_21_sp4_v_t_47
T_21_22_lc_trk_g3_7
T_21_22_wire_logic_cluster/lc_3/in_1

T_18_23_wire_logic_cluster/lc_1/out
T_18_21_sp4_v_t_47
T_19_25_sp4_h_l_4
T_21_25_lc_trk_g3_1
T_21_25_wire_logic_cluster/lc_3/in_3

T_18_23_wire_logic_cluster/lc_1/out
T_17_23_sp4_h_l_10
T_20_19_sp4_v_t_41
T_20_22_lc_trk_g0_1
T_20_22_input_2_5
T_20_22_wire_logic_cluster/lc_5/in_2

T_18_23_wire_logic_cluster/lc_1/out
T_14_23_sp12_h_l_1
T_20_23_lc_trk_g1_6
T_20_23_wire_logic_cluster/lc_5/in_0

T_18_23_wire_logic_cluster/lc_1/out
T_14_23_sp12_h_l_1
T_21_23_lc_trk_g0_1
T_21_23_wire_logic_cluster/lc_3/in_0

T_18_23_wire_logic_cluster/lc_1/out
T_14_23_sp12_h_l_1
T_20_23_lc_trk_g1_6
T_20_23_wire_logic_cluster/lc_2/in_1

T_18_23_wire_logic_cluster/lc_1/out
T_14_23_sp12_h_l_1
T_20_23_lc_trk_g1_6
T_20_23_wire_logic_cluster/lc_0/in_1

T_18_23_wire_logic_cluster/lc_1/out
T_14_23_sp12_h_l_1
T_20_23_lc_trk_g1_6
T_20_23_wire_logic_cluster/lc_6/in_3

T_18_23_wire_logic_cluster/lc_1/out
T_19_24_lc_trk_g2_1
T_19_24_wire_logic_cluster/lc_0/in_1

T_18_23_wire_logic_cluster/lc_1/out
T_19_24_lc_trk_g2_1
T_19_24_wire_logic_cluster/lc_2/in_1

T_18_23_wire_logic_cluster/lc_1/out
T_18_23_lc_trk_g0_1
T_18_23_input_2_3
T_18_23_wire_logic_cluster/lc_3/in_2

T_18_23_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g1_1
T_18_22_wire_logic_cluster/lc_7/in_3

End 

Net : N_1075_cascade_
T_27_24_wire_logic_cluster/lc_0/ltout
T_27_24_wire_logic_cluster/lc_1/in_2

End 

Net : M_this_map_address_qc_1_0
T_27_24_wire_logic_cluster/lc_1/out
T_27_23_lc_trk_g0_1
T_27_23_wire_logic_cluster/lc_3/in_0

End 

Net : this_ppu.M_pixel_cnt_q_600_1
T_16_20_wire_logic_cluster/lc_3/out
T_16_19_sp4_v_t_38
T_16_22_lc_trk_g0_6
T_16_22_wire_logic_cluster/lc_2/in_0

End 

Net : bfn_22_15_0_
T_22_15_wire_logic_cluster/carry_in_mux/cout
T_22_15_wire_logic_cluster/lc_0/in_3

Net : M_this_map_address_qc_1_1
T_26_24_wire_logic_cluster/lc_6/out
T_25_24_sp4_h_l_4
T_24_24_lc_trk_g0_4
T_24_24_wire_logic_cluster/lc_1/in_1

End 

Net : N_1276
T_22_23_wire_logic_cluster/lc_6/out
T_22_21_sp4_v_t_41
T_23_25_sp4_h_l_4
T_26_21_sp4_v_t_41
T_26_24_lc_trk_g0_1
T_26_24_wire_logic_cluster/lc_6/in_1

T_22_23_wire_logic_cluster/lc_6/out
T_22_21_sp4_v_t_41
T_23_25_sp4_h_l_4
T_26_21_sp4_v_t_41
T_26_25_lc_trk_g1_4
T_26_25_wire_logic_cluster/lc_6/in_3

T_22_23_wire_logic_cluster/lc_6/out
T_22_21_sp4_v_t_41
T_23_25_sp4_h_l_4
T_27_25_sp4_h_l_4
T_27_25_lc_trk_g0_1
T_27_25_wire_logic_cluster/lc_5/in_0

T_22_23_wire_logic_cluster/lc_6/out
T_22_20_sp4_v_t_36
T_23_24_sp4_h_l_1
T_27_24_sp4_h_l_1
T_27_24_lc_trk_g0_4
T_27_24_wire_logic_cluster/lc_1/in_1

T_22_23_wire_logic_cluster/lc_6/out
T_22_21_sp4_v_t_41
T_23_25_sp4_h_l_4
T_24_25_lc_trk_g2_4
T_24_25_wire_logic_cluster/lc_1/in_1

End 

Net : N_229
T_18_24_wire_logic_cluster/lc_6/out
T_19_21_sp4_v_t_37
T_16_25_sp4_h_l_5
T_16_25_lc_trk_g1_0
T_16_25_wire_logic_cluster/lc_1/in_0

T_18_24_wire_logic_cluster/lc_6/out
T_19_21_sp4_v_t_37
T_16_25_sp4_h_l_5
T_15_25_lc_trk_g0_5
T_15_25_wire_logic_cluster/lc_1/in_0

T_18_24_wire_logic_cluster/lc_6/out
T_19_21_sp4_v_t_37
T_16_25_sp4_h_l_5
T_15_25_lc_trk_g0_5
T_15_25_wire_logic_cluster/lc_3/in_0

T_18_24_wire_logic_cluster/lc_6/out
T_19_21_sp4_v_t_37
T_16_25_sp4_h_l_5
T_15_25_lc_trk_g0_5
T_15_25_wire_logic_cluster/lc_2/in_1

T_18_24_wire_logic_cluster/lc_6/out
T_19_21_sp4_v_t_37
T_16_25_sp4_h_l_5
T_15_25_lc_trk_g0_5
T_15_25_wire_logic_cluster/lc_4/in_1

T_18_24_wire_logic_cluster/lc_6/out
T_19_21_sp4_v_t_37
T_16_25_sp4_h_l_5
T_15_25_lc_trk_g0_5
T_15_25_wire_logic_cluster/lc_6/in_1

T_18_24_wire_logic_cluster/lc_6/out
T_19_21_sp4_v_t_37
T_16_25_sp4_h_l_5
T_16_25_lc_trk_g1_0
T_16_25_wire_logic_cluster/lc_0/in_3

T_18_24_wire_logic_cluster/lc_6/out
T_16_24_sp4_h_l_9
T_15_24_lc_trk_g1_1
T_15_24_wire_logic_cluster/lc_2/in_0

T_18_24_wire_logic_cluster/lc_6/out
T_16_24_sp4_h_l_9
T_15_24_lc_trk_g1_1
T_15_24_wire_logic_cluster/lc_4/in_0

T_18_24_wire_logic_cluster/lc_6/out
T_16_24_sp4_h_l_9
T_15_24_lc_trk_g1_1
T_15_24_wire_logic_cluster/lc_6/in_0

T_18_24_wire_logic_cluster/lc_6/out
T_16_24_sp4_h_l_9
T_15_24_lc_trk_g1_1
T_15_24_wire_logic_cluster/lc_5/in_1

T_18_24_wire_logic_cluster/lc_6/out
T_16_24_sp4_h_l_9
T_15_24_lc_trk_g1_1
T_15_24_wire_logic_cluster/lc_1/in_3

T_18_24_wire_logic_cluster/lc_6/out
T_16_24_sp4_h_l_9
T_15_24_lc_trk_g1_1
T_15_24_wire_logic_cluster/lc_3/in_3

T_18_24_wire_logic_cluster/lc_6/out
T_16_24_sp4_h_l_9
T_15_24_lc_trk_g1_1
T_15_24_wire_logic_cluster/lc_7/in_3

End 

Net : un1_M_this_ext_address_q_cry_6
T_26_21_wire_logic_cluster/lc_6/cout
T_26_21_wire_logic_cluster/lc_7/in_3

Net : un1_M_this_ext_address_q_cry_6_THRU_CO
T_26_21_wire_logic_cluster/lc_7/out
T_26_20_sp4_v_t_46
T_26_23_lc_trk_g0_6
T_26_23_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.M_hcounter_q_esr_RNIRSG13Z0Z_9_cascade_
T_13_19_wire_logic_cluster/lc_1/ltout
T_13_19_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.N_1307_1
T_13_19_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g2_2
T_12_18_wire_logic_cluster/lc_4/cen

End 

Net : this_ppu.N_1263_cascade_
T_21_23_wire_logic_cluster/lc_5/ltout
T_21_23_wire_logic_cluster/lc_6/in_2

End 

Net : this_ppu.N_1176_1
T_21_23_wire_logic_cluster/lc_6/out
T_20_23_lc_trk_g2_6
T_20_23_wire_logic_cluster/lc_2/in_0

T_21_23_wire_logic_cluster/lc_6/out
T_20_23_lc_trk_g2_6
T_20_23_wire_logic_cluster/lc_5/in_1

End 

Net : this_ppu.M_this_state_q_srsts_0_0_a2_1_xZ0Z_0
T_22_21_wire_logic_cluster/lc_5/out
T_22_20_sp4_v_t_42
T_21_23_lc_trk_g3_2
T_21_23_wire_logic_cluster/lc_5/in_0

End 

Net : this_vga_signals.N_3_0_cascade_
T_13_17_wire_logic_cluster/lc_2/ltout
T_13_17_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_oam_ram_write_data_5
T_10_23_wire_logic_cluster/lc_1/out
T_10_20_sp4_v_t_42
T_7_24_sp4_h_l_0
T_8_24_lc_trk_g3_0
T_8_24_wire_bram/ram/WDATA_5

End 

Net : M_this_oam_ram_write_data_7
T_11_23_wire_logic_cluster/lc_2/out
T_11_20_sp4_v_t_44
T_8_24_sp4_h_l_2
T_8_24_lc_trk_g0_7
T_8_24_wire_bram/ram/WDATA_7

End 

Net : N_1258
T_22_23_wire_logic_cluster/lc_0/out
T_23_23_lc_trk_g0_0
T_23_23_input_2_0
T_23_23_wire_logic_cluster/lc_0/in_2

T_22_23_wire_logic_cluster/lc_0/out
T_22_19_sp12_v_t_23
T_22_26_lc_trk_g2_3
T_22_26_wire_logic_cluster/lc_3/in_0

T_22_23_wire_logic_cluster/lc_0/out
T_22_23_lc_trk_g0_0
T_22_23_wire_logic_cluster/lc_3/in_1

T_22_23_wire_logic_cluster/lc_0/out
T_22_21_sp4_v_t_45
T_23_25_sp4_h_l_8
T_24_25_lc_trk_g3_0
T_24_25_wire_logic_cluster/lc_0/in_1

T_22_23_wire_logic_cluster/lc_0/out
T_23_21_sp4_v_t_44
T_24_25_sp4_h_l_3
T_27_25_sp4_v_t_38
T_27_26_lc_trk_g3_6
T_27_26_wire_logic_cluster/lc_2/in_3

T_22_23_wire_logic_cluster/lc_0/out
T_22_23_sp4_h_l_5
T_25_19_sp4_v_t_40
T_24_22_lc_trk_g3_0
T_24_22_wire_logic_cluster/lc_7/in_0

T_22_23_wire_logic_cluster/lc_0/out
T_22_21_sp4_v_t_45
T_23_25_sp4_h_l_8
T_24_25_lc_trk_g3_0
T_24_25_wire_logic_cluster/lc_5/in_0

T_22_23_wire_logic_cluster/lc_0/out
T_22_23_sp4_h_l_5
T_25_23_sp4_v_t_40
T_24_24_lc_trk_g3_0
T_24_24_input_2_1
T_24_24_wire_logic_cluster/lc_1/in_2

T_22_23_wire_logic_cluster/lc_0/out
T_22_23_sp4_h_l_5
T_25_23_sp4_v_t_40
T_24_26_lc_trk_g3_0
T_24_26_wire_logic_cluster/lc_2/in_3

T_22_23_wire_logic_cluster/lc_0/out
T_22_23_sp4_h_l_5
T_26_23_sp4_h_l_8
T_27_23_lc_trk_g2_0
T_27_23_wire_logic_cluster/lc_3/in_3

T_22_23_wire_logic_cluster/lc_0/out
T_23_24_lc_trk_g3_0
T_23_24_wire_logic_cluster/lc_7/in_0

T_22_23_wire_logic_cluster/lc_0/out
T_23_24_lc_trk_g3_0
T_23_24_wire_logic_cluster/lc_0/in_3

T_22_23_wire_logic_cluster/lc_0/out
T_23_24_lc_trk_g3_0
T_23_24_wire_logic_cluster/lc_4/in_3

End 

Net : M_this_spr_ram_write_data_0
T_19_26_wire_logic_cluster/lc_3/out
T_19_26_sp4_h_l_11
T_23_26_sp4_h_l_11
T_26_22_sp4_v_t_46
T_26_18_sp4_v_t_46
T_26_14_sp4_v_t_46
T_26_10_sp4_v_t_46
T_26_6_sp4_v_t_46
T_26_2_sp4_v_t_46
T_25_4_lc_trk_g2_3
T_25_4_wire_bram/ram/WDATA_3

T_19_26_wire_logic_cluster/lc_3/out
T_19_26_sp4_h_l_11
T_23_26_sp4_h_l_11
T_26_22_sp4_v_t_46
T_26_18_sp4_v_t_46
T_26_14_sp4_v_t_46
T_26_10_sp4_v_t_46
T_26_6_sp4_v_t_46
T_25_8_lc_trk_g2_3
T_25_8_wire_bram/ram/WDATA_3

T_19_26_wire_logic_cluster/lc_3/out
T_19_26_sp4_h_l_11
T_23_26_sp4_h_l_11
T_26_22_sp4_v_t_46
T_26_18_sp4_v_t_46
T_26_14_sp4_v_t_46
T_26_10_sp4_v_t_46
T_25_12_lc_trk_g2_3
T_25_12_wire_bram/ram/WDATA_3

T_19_26_wire_logic_cluster/lc_3/out
T_19_26_sp4_h_l_11
T_23_26_sp4_h_l_11
T_26_22_sp4_v_t_46
T_26_18_sp4_v_t_46
T_26_14_sp4_v_t_46
T_25_16_lc_trk_g2_3
T_25_16_wire_bram/ram/WDATA_3

T_19_26_wire_logic_cluster/lc_3/out
T_19_26_sp4_h_l_11
T_18_26_sp4_v_t_46
T_15_30_sp4_h_l_4
T_11_30_sp4_h_l_4
T_7_30_sp4_h_l_7
T_8_30_lc_trk_g2_7
T_8_30_wire_bram/ram/WDATA_3

T_19_26_wire_logic_cluster/lc_3/out
T_19_26_sp4_h_l_11
T_23_26_sp4_h_l_11
T_26_22_sp4_v_t_46
T_26_18_sp4_v_t_46
T_25_20_lc_trk_g2_3
T_25_20_wire_bram/ram/WDATA_3

T_19_26_wire_logic_cluster/lc_3/out
T_19_26_sp4_h_l_11
T_23_26_sp4_h_l_11
T_26_26_sp4_v_t_41
T_25_28_lc_trk_g1_4
T_25_28_wire_bram/ram/WDATA_3

T_19_26_wire_logic_cluster/lc_3/out
T_19_26_sp4_h_l_11
T_23_26_sp4_h_l_11
T_26_22_sp4_v_t_46
T_25_24_lc_trk_g2_3
T_25_24_wire_bram/ram/WDATA_3

End 

Net : this_ppu.N_1322_cascade_
T_19_26_wire_logic_cluster/lc_2/ltout
T_19_26_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_spr_ram_write_data_2
T_20_26_wire_logic_cluster/lc_2/out
T_15_26_sp12_h_l_0
T_26_14_sp12_v_t_23
T_26_12_sp4_v_t_47
T_26_8_sp4_v_t_36
T_26_4_sp4_v_t_41
T_25_6_lc_trk_g1_4
T_25_6_wire_bram/ram/WDATA_3

T_20_26_wire_logic_cluster/lc_2/out
T_15_26_sp12_h_l_0
T_26_14_sp12_v_t_23
T_26_12_sp4_v_t_47
T_26_8_sp4_v_t_36
T_25_10_lc_trk_g0_1
T_25_10_wire_bram/ram/WDATA_3

T_20_26_wire_logic_cluster/lc_2/out
T_15_26_sp12_h_l_0
T_26_14_sp12_v_t_23
T_26_12_sp4_v_t_47
T_25_14_lc_trk_g0_1
T_25_14_wire_bram/ram/WDATA_3

T_20_26_wire_logic_cluster/lc_2/out
T_20_22_sp4_v_t_41
T_21_22_sp4_h_l_4
T_24_18_sp4_v_t_41
T_25_18_sp4_h_l_9
T_25_18_lc_trk_g1_4
T_25_18_wire_bram/ram/WDATA_3

T_20_26_wire_logic_cluster/lc_2/out
T_20_16_sp12_v_t_23
T_9_28_sp12_h_l_0
T_8_28_sp12_v_t_23
T_8_32_lc_trk_g3_0
T_8_32_wire_bram/ram/WDATA_3

T_20_26_wire_logic_cluster/lc_2/out
T_20_16_sp12_v_t_23
T_9_28_sp12_h_l_0
T_8_28_lc_trk_g1_0
T_8_28_wire_bram/ram/WDATA_3

T_20_26_wire_logic_cluster/lc_2/out
T_20_22_sp4_v_t_41
T_21_22_sp4_h_l_4
T_25_22_sp4_h_l_0
T_25_22_lc_trk_g0_5
T_25_22_wire_bram/ram/WDATA_3

T_20_26_wire_logic_cluster/lc_2/out
T_15_26_sp12_h_l_0
T_25_26_lc_trk_g0_7
T_25_26_wire_bram/ram/WDATA_3

End 

Net : M_this_data_count_qZ0Z_7
T_16_25_wire_logic_cluster/lc_0/out
T_16_26_lc_trk_g1_0
T_16_26_wire_logic_cluster/lc_3/in_0

T_16_25_wire_logic_cluster/lc_0/out
T_15_25_sp4_h_l_8
T_14_21_sp4_v_t_45
T_14_24_lc_trk_g1_5
T_14_24_wire_logic_cluster/lc_7/in_1

T_16_25_wire_logic_cluster/lc_0/out
T_16_25_lc_trk_g3_0
T_16_25_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.M_oam_cache_read_data_i_17
T_7_18_wire_logic_cluster/lc_7/out
T_7_19_lc_trk_g1_7
T_7_19_wire_logic_cluster/lc_1/in_1

End 

Net : this_ppu.oam_cache.M_oam_cache_read_data_17
T_7_18_wire_logic_cluster/lc_6/out
T_7_18_lc_trk_g2_6
T_7_18_wire_logic_cluster/lc_7/in_3

End 

Net : un1_M_this_map_address_q_cry_0
T_24_23_wire_logic_cluster/lc_0/cout
T_24_23_wire_logic_cluster/lc_1/in_3

Net : un1_M_this_map_address_q_cry_0_THRU_CO
T_24_23_wire_logic_cluster/lc_1/out
T_24_22_lc_trk_g1_1
T_24_22_wire_logic_cluster/lc_7/in_3

End 

Net : this_ppu.M_state_qZ0Z_11
T_16_19_wire_logic_cluster/lc_0/out
T_16_19_lc_trk_g0_0
T_16_19_input_2_2
T_16_19_wire_logic_cluster/lc_2/in_2

T_16_19_wire_logic_cluster/lc_0/out
T_16_15_sp12_v_t_23
T_16_21_lc_trk_g3_4
T_16_21_wire_logic_cluster/lc_6/in_1

T_16_19_wire_logic_cluster/lc_0/out
T_15_19_lc_trk_g3_0
T_15_19_wire_logic_cluster/lc_2/in_3

T_16_19_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g0_0
T_16_18_wire_logic_cluster/lc_0/in_0

T_16_19_wire_logic_cluster/lc_0/out
T_16_15_sp12_v_t_23
T_16_22_lc_trk_g3_3
T_16_22_wire_logic_cluster/lc_6/in_0

T_16_19_wire_logic_cluster/lc_0/out
T_15_19_lc_trk_g3_0
T_15_19_wire_logic_cluster/lc_3/in_0

End 

Net : this_spr_ram.mem_WE_4
T_24_19_wire_logic_cluster/lc_6/out
T_25_18_sp4_v_t_45
T_25_22_sp4_v_t_46
T_25_24_lc_trk_g3_3
T_25_24_wire_bram/ram/WCLKE

T_24_19_wire_logic_cluster/lc_6/out
T_25_18_sp4_v_t_45
T_25_22_sp4_v_t_46
T_25_26_lc_trk_g1_3
T_25_26_wire_bram/ram/WCLKE

End 

Net : M_this_map_address_qc_0_1
T_26_25_wire_logic_cluster/lc_6/out
T_25_25_sp4_h_l_4
T_24_25_lc_trk_g0_4
T_24_25_wire_logic_cluster/lc_5/in_3

End 

Net : N_1078_cascade_
T_26_25_wire_logic_cluster/lc_5/ltout
T_26_25_wire_logic_cluster/lc_6/in_2

End 

Net : this_ppu.N_1184_7_cascade_
T_11_19_wire_logic_cluster/lc_0/ltout
T_11_19_wire_logic_cluster/lc_1/in_2

End 

Net : N_296_0
T_21_23_wire_logic_cluster/lc_2/out
T_21_23_sp4_h_l_9
T_24_23_sp4_v_t_39
T_24_27_sp4_v_t_40
T_23_29_lc_trk_g1_5
T_23_29_wire_logic_cluster/lc_1/in_3

T_21_23_wire_logic_cluster/lc_2/out
T_21_23_sp4_h_l_9
T_24_23_sp4_v_t_39
T_24_27_sp4_v_t_40
T_24_29_lc_trk_g3_5
T_24_29_wire_logic_cluster/lc_0/in_0

T_21_23_wire_logic_cluster/lc_2/out
T_22_22_sp4_v_t_37
T_22_26_sp4_v_t_45
T_22_29_lc_trk_g1_5
T_22_29_wire_logic_cluster/lc_3/in_3

T_21_23_wire_logic_cluster/lc_2/out
T_21_23_sp4_h_l_9
T_24_23_sp4_v_t_39
T_24_27_sp4_v_t_40
T_24_30_lc_trk_g0_0
T_24_30_wire_logic_cluster/lc_5/in_1

T_21_23_wire_logic_cluster/lc_2/out
T_21_23_sp4_h_l_9
T_24_23_sp4_v_t_39
T_24_27_lc_trk_g1_2
T_24_27_wire_logic_cluster/lc_6/in_3

T_21_23_wire_logic_cluster/lc_2/out
T_21_23_sp4_h_l_9
T_24_23_sp4_v_t_39
T_24_27_sp4_v_t_40
T_24_28_lc_trk_g3_0
T_24_28_wire_logic_cluster/lc_6/in_3

T_21_23_wire_logic_cluster/lc_2/out
T_21_23_sp4_h_l_9
T_24_23_sp4_v_t_39
T_24_27_sp4_v_t_40
T_24_29_lc_trk_g3_5
T_24_29_wire_logic_cluster/lc_5/in_3

T_21_23_wire_logic_cluster/lc_2/out
T_21_23_sp4_h_l_9
T_24_23_sp4_v_t_39
T_24_27_sp4_v_t_40
T_24_30_lc_trk_g0_0
T_24_30_wire_logic_cluster/lc_7/in_1

T_21_23_wire_logic_cluster/lc_2/out
T_22_22_sp4_v_t_37
T_22_26_sp4_v_t_45
T_23_30_sp4_h_l_2
T_26_30_sp4_v_t_39
T_25_32_lc_trk_g0_2
T_25_32_wire_bram/ram/WCLKE

T_21_23_wire_logic_cluster/lc_2/out
T_22_22_sp4_v_t_37
T_22_26_sp4_v_t_37
T_23_30_sp4_h_l_6
T_25_30_lc_trk_g3_3
T_25_30_wire_bram/ram/WCLKE

End 

Net : N_918_0
T_23_29_wire_logic_cluster/lc_1/out
T_23_26_sp4_v_t_42
T_24_30_sp4_h_l_7
T_25_30_lc_trk_g2_7
T_25_30_wire_bram/ram/WDATA_5

End 

Net : this_ppu.M_state_d30_i_i_o2_3
T_16_21_wire_logic_cluster/lc_2/out
T_16_22_lc_trk_g1_2
T_16_22_wire_logic_cluster/lc_0/in_3

End 

Net : this_ppu.M_pixel_cnt_qZ0Z_0
T_16_21_wire_logic_cluster/lc_1/out
T_16_21_lc_trk_g2_1
T_16_21_wire_logic_cluster/lc_2/in_3

T_16_21_wire_logic_cluster/lc_1/out
T_16_19_sp4_v_t_47
T_16_23_lc_trk_g1_2
T_16_23_wire_logic_cluster/lc_0/in_1

T_16_21_wire_logic_cluster/lc_1/out
T_16_21_lc_trk_g2_1
T_16_21_wire_logic_cluster/lc_1/in_0

End 

Net : N_1081_cascade_
T_26_24_wire_logic_cluster/lc_5/ltout
T_26_24_wire_logic_cluster/lc_6/in_2

End 

Net : this_ppu.N_1263
T_21_23_wire_logic_cluster/lc_5/out
T_21_22_sp4_v_t_42
T_21_25_lc_trk_g1_2
T_21_25_wire_logic_cluster/lc_4/in_3

T_21_23_wire_logic_cluster/lc_5/out
T_20_23_lc_trk_g2_5
T_20_23_wire_logic_cluster/lc_0/in_3

End 

Net : this_ppu.M_state_qZ0Z_10
T_15_19_wire_logic_cluster/lc_3/out
T_16_19_lc_trk_g0_3
T_16_19_wire_logic_cluster/lc_2/in_3

T_15_19_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g0_3
T_14_20_wire_logic_cluster/lc_4/in_1

T_15_19_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g1_3
T_14_20_wire_logic_cluster/lc_7/in_1

T_15_19_wire_logic_cluster/lc_3/out
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_0/in_0

End 

Net : this_ppu.M_pixel_cnt_qZ0Z_7
T_16_22_wire_logic_cluster/lc_1/out
T_16_21_lc_trk_g0_1
T_16_21_wire_logic_cluster/lc_2/in_1

T_16_22_wire_logic_cluster/lc_1/out
T_16_23_lc_trk_g0_1
T_16_23_wire_logic_cluster/lc_7/in_0

End 

Net : N_1242
T_22_26_wire_logic_cluster/lc_3/out
T_22_25_sp12_v_t_22
T_23_25_sp12_h_l_1
T_26_25_lc_trk_g0_1
T_26_25_wire_logic_cluster/lc_6/in_1

T_22_26_wire_logic_cluster/lc_3/out
T_22_25_lc_trk_g0_3
T_22_25_wire_logic_cluster/lc_2/in_1

T_22_26_wire_logic_cluster/lc_3/out
T_22_25_sp12_v_t_22
T_23_25_sp12_h_l_1
T_27_25_lc_trk_g0_2
T_27_25_wire_logic_cluster/lc_5/in_1

T_22_26_wire_logic_cluster/lc_3/out
T_16_26_sp12_h_l_1
T_27_14_sp12_v_t_22
T_27_24_lc_trk_g3_5
T_27_24_wire_logic_cluster/lc_1/in_3

T_22_26_wire_logic_cluster/lc_3/out
T_23_26_sp4_h_l_6
T_26_22_sp4_v_t_43
T_26_24_lc_trk_g3_6
T_26_24_wire_logic_cluster/lc_6/in_3

T_22_26_wire_logic_cluster/lc_3/out
T_23_23_sp4_v_t_47
T_23_24_lc_trk_g3_7
T_23_24_wire_logic_cluster/lc_5/in_1

T_22_26_wire_logic_cluster/lc_3/out
T_23_25_lc_trk_g2_3
T_23_25_wire_logic_cluster/lc_6/in_3

T_22_26_wire_logic_cluster/lc_3/out
T_23_25_lc_trk_g3_3
T_23_25_wire_logic_cluster/lc_3/in_1

T_22_26_wire_logic_cluster/lc_3/out
T_22_25_sp12_v_t_22
T_23_25_sp12_h_l_1
T_24_25_lc_trk_g1_5
T_24_25_wire_logic_cluster/lc_1/in_3

T_22_26_wire_logic_cluster/lc_3/out
T_23_23_sp4_v_t_47
T_23_24_lc_trk_g3_7
T_23_24_input_2_6
T_23_24_wire_logic_cluster/lc_6/in_2

End 

Net : this_ppu.un1_M_surface_y_d_cry_0_0_c_THRU_CO
T_14_21_wire_logic_cluster/lc_0/cout
T_14_21_wire_logic_cluster/lc_1/in_3

Net : this_spr_ram.mem_WE_6
T_24_19_wire_logic_cluster/lc_5/out
T_22_19_sp4_h_l_7
T_25_19_sp4_v_t_42
T_25_20_lc_trk_g2_2
T_25_20_wire_bram/ram/WCLKE

T_24_19_wire_logic_cluster/lc_5/out
T_22_19_sp4_h_l_7
T_25_19_sp4_v_t_42
T_25_22_lc_trk_g0_2
T_25_22_wire_bram/ram/WCLKE

End 

Net : un1_M_this_spr_address_q_cry_6
T_22_14_wire_logic_cluster/lc_6/cout
T_22_14_wire_logic_cluster/lc_7/in_3

Net : this_ppu.offset_x_cry_1
T_14_19_wire_logic_cluster/lc_1/cout
T_14_19_wire_logic_cluster/lc_2/in_3

Net : M_this_ctrl_flags_qZ0Z_4
T_26_23_wire_logic_cluster/lc_4/out
T_24_23_sp4_h_l_5
T_23_23_lc_trk_g1_5
T_23_23_wire_logic_cluster/lc_4/in_0

T_26_23_wire_logic_cluster/lc_4/out
T_26_23_lc_trk_g1_4
T_26_23_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_map_address_qc_3_1
T_22_25_wire_logic_cluster/lc_3/out
T_22_22_sp4_v_t_46
T_23_22_sp4_h_l_4
T_24_22_lc_trk_g2_4
T_24_22_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_map_address_qc_3_0_cascade_
T_22_25_wire_logic_cluster/lc_2/ltout
T_22_25_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_oam_ram_write_data_9
T_10_24_wire_logic_cluster/lc_7/out
T_10_23_sp4_v_t_46
T_7_23_sp4_h_l_5
T_8_23_lc_trk_g2_5
T_8_23_wire_bram/ram/WDATA_9

End 

Net : M_this_oam_ram_write_data_10
T_10_24_wire_logic_cluster/lc_3/out
T_11_23_sp4_v_t_39
T_8_23_sp4_h_l_2
T_8_23_lc_trk_g1_7
T_8_23_wire_bram/ram/WDATA_10

End 

Net : this_ppu.M_this_state_q_srsts_i_a2_9Z0Z_16
T_15_24_wire_logic_cluster/lc_0/out
T_16_24_lc_trk_g0_0
T_16_24_wire_logic_cluster/lc_4/in_0

T_15_24_wire_logic_cluster/lc_0/out
T_15_24_sp4_h_l_5
T_17_24_lc_trk_g3_0
T_17_24_input_2_1
T_17_24_wire_logic_cluster/lc_1/in_2

End 

Net : M_this_data_count_qZ0Z_2
T_15_24_wire_logic_cluster/lc_3/out
T_15_24_lc_trk_g1_3
T_15_24_wire_logic_cluster/lc_0/in_0

T_15_24_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g3_3
T_14_24_input_2_2
T_14_24_wire_logic_cluster/lc_2/in_2

T_15_24_wire_logic_cluster/lc_3/out
T_15_24_lc_trk_g1_3
T_15_24_wire_logic_cluster/lc_3/in_1

End 

Net : this_ppu.N_1002_0
T_17_23_wire_logic_cluster/lc_1/out
T_17_23_sp4_h_l_7
T_20_19_sp4_v_t_42
T_20_22_lc_trk_g0_2
T_20_22_wire_logic_cluster/lc_5/in_1

T_17_23_wire_logic_cluster/lc_1/out
T_18_23_lc_trk_g1_1
T_18_23_wire_logic_cluster/lc_2/in_0

T_17_23_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g2_1
T_18_22_wire_logic_cluster/lc_7/in_0

T_17_23_wire_logic_cluster/lc_1/out
T_18_23_lc_trk_g1_1
T_18_23_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_ppu_vram_addr_3
T_15_21_wire_logic_cluster/lc_7/out
T_16_18_sp4_v_t_39
T_13_18_sp4_h_l_8
T_15_18_lc_trk_g3_5
T_15_18_wire_logic_cluster/lc_2/in_0

T_15_21_wire_logic_cluster/lc_7/out
T_16_18_sp4_v_t_39
T_16_19_lc_trk_g2_7
T_16_19_wire_logic_cluster/lc_3/in_0

T_15_21_wire_logic_cluster/lc_7/out
T_15_21_lc_trk_g0_7
T_15_21_wire_logic_cluster/lc_2/in_1

T_15_21_wire_logic_cluster/lc_7/out
T_16_18_sp4_v_t_39
T_13_22_sp4_h_l_7
T_9_22_sp4_h_l_3
T_8_22_lc_trk_g1_3
T_8_22_input0_4
T_8_22_wire_bram/ram/WADDR_3

T_15_21_wire_logic_cluster/lc_7/out
T_15_21_lc_trk_g0_7
T_15_21_input_2_5
T_15_21_wire_logic_cluster/lc_5/in_2

T_15_21_wire_logic_cluster/lc_7/out
T_15_21_lc_trk_g0_7
T_15_21_input_2_7
T_15_21_wire_logic_cluster/lc_7/in_2

End 

Net : un1_M_this_spr_address_q_cry_5
T_22_14_wire_logic_cluster/lc_5/cout
T_22_14_wire_logic_cluster/lc_6/in_3

Net : un1_M_this_ext_address_q_cry_4
T_26_21_wire_logic_cluster/lc_4/cout
T_26_21_wire_logic_cluster/lc_5/in_3

Net : un1_M_this_ext_address_q_cry_4_THRU_CO
T_26_21_wire_logic_cluster/lc_5/out
T_27_22_lc_trk_g3_5
T_27_22_wire_logic_cluster/lc_6/in_0

End 

Net : M_this_state_qZ0Z_3
T_21_22_wire_logic_cluster/lc_3/out
T_22_23_lc_trk_g2_3
T_22_23_wire_logic_cluster/lc_0/in_1

T_21_22_wire_logic_cluster/lc_3/out
T_21_22_sp4_h_l_11
T_20_22_sp4_v_t_46
T_19_24_lc_trk_g0_0
T_19_24_wire_logic_cluster/lc_7/in_1

T_21_22_wire_logic_cluster/lc_3/out
T_22_21_sp4_v_t_39
T_22_24_lc_trk_g0_7
T_22_24_wire_logic_cluster/lc_3/in_0

T_21_22_wire_logic_cluster/lc_3/out
T_22_23_lc_trk_g2_3
T_22_23_wire_logic_cluster/lc_6/in_1

T_21_22_wire_logic_cluster/lc_3/out
T_21_22_lc_trk_g1_3
T_21_22_wire_logic_cluster/lc_3/in_3

T_21_22_wire_logic_cluster/lc_3/out
T_15_22_sp12_h_l_1
T_3_22_sp12_h_l_1
T_11_22_lc_trk_g1_2
T_11_22_input_2_3
T_11_22_wire_logic_cluster/lc_3/in_2

End 

Net : this_ppu.M_this_state_q_srsts_i_a2_8Z0Z_16
T_15_25_wire_logic_cluster/lc_5/out
T_16_24_lc_trk_g2_5
T_16_24_wire_logic_cluster/lc_4/in_1

T_15_25_wire_logic_cluster/lc_5/out
T_15_24_sp4_v_t_42
T_16_24_sp4_h_l_7
T_17_24_lc_trk_g2_7
T_17_24_wire_logic_cluster/lc_1/in_0

End 

Net : M_this_data_count_qZ0Z_1
T_15_24_wire_logic_cluster/lc_2/out
T_15_24_lc_trk_g3_2
T_15_24_wire_logic_cluster/lc_0/in_1

T_15_24_wire_logic_cluster/lc_2/out
T_14_24_lc_trk_g2_2
T_14_24_wire_logic_cluster/lc_1/in_1

T_15_24_wire_logic_cluster/lc_2/out
T_15_24_lc_trk_g3_2
T_15_24_wire_logic_cluster/lc_2/in_3

End 

Net : M_this_data_count_qZ0Z_12
T_15_25_wire_logic_cluster/lc_3/out
T_15_25_lc_trk_g0_3
T_15_25_wire_logic_cluster/lc_5/in_0

T_15_25_wire_logic_cluster/lc_3/out
T_14_25_lc_trk_g2_3
T_14_25_wire_logic_cluster/lc_4/in_1

T_15_25_wire_logic_cluster/lc_3/out
T_15_25_lc_trk_g0_3
T_15_25_input_2_3
T_15_25_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_data_count_qZ0Z_3
T_15_24_wire_logic_cluster/lc_4/out
T_15_24_lc_trk_g0_4
T_15_24_input_2_0
T_15_24_wire_logic_cluster/lc_0/in_2

T_15_24_wire_logic_cluster/lc_4/out
T_14_24_lc_trk_g2_4
T_14_24_wire_logic_cluster/lc_3/in_1

T_15_24_wire_logic_cluster/lc_4/out
T_15_24_lc_trk_g0_4
T_15_24_input_2_4
T_15_24_wire_logic_cluster/lc_4/in_2

End 

Net : this_ppu.M_screen_y_qZ0Z_3
T_14_22_wire_logic_cluster/lc_5/out
T_14_18_sp4_v_t_47
T_15_18_sp4_h_l_3
T_15_18_lc_trk_g1_6
T_15_18_wire_logic_cluster/lc_2/in_1

T_14_22_wire_logic_cluster/lc_5/out
T_14_21_sp4_v_t_42
T_15_21_sp4_h_l_0
T_16_21_lc_trk_g3_0
T_16_21_wire_logic_cluster/lc_5/in_0

T_14_22_wire_logic_cluster/lc_5/out
T_14_20_sp4_v_t_39
T_15_20_sp4_h_l_2
T_15_20_lc_trk_g0_7
T_15_20_wire_logic_cluster/lc_2/in_1

T_14_22_wire_logic_cluster/lc_5/out
T_13_22_sp4_h_l_2
T_16_18_sp4_v_t_45
T_16_19_lc_trk_g3_5
T_16_19_wire_logic_cluster/lc_3/in_1

T_14_22_wire_logic_cluster/lc_5/out
T_14_22_lc_trk_g1_5
T_14_22_wire_logic_cluster/lc_5/in_1

End 

Net : un1_M_this_ext_address_q_cry_1
T_26_21_wire_logic_cluster/lc_1/cout
T_26_21_wire_logic_cluster/lc_2/in_3

Net : un1_M_this_ext_address_q_cry_1_THRU_CO
T_26_21_wire_logic_cluster/lc_2/out
T_26_17_sp4_v_t_41
T_26_18_lc_trk_g3_1
T_26_18_wire_logic_cluster/lc_2/in_0

End 

Net : N_923_0
T_24_29_wire_logic_cluster/lc_0/out
T_25_27_sp4_v_t_44
T_25_31_lc_trk_g0_1
T_25_31_wire_bram/ram/WDATA_9

End 

Net : M_this_data_count_qZ0Z_11
T_15_25_wire_logic_cluster/lc_1/out
T_15_25_lc_trk_g3_1
T_15_25_wire_logic_cluster/lc_5/in_1

T_15_25_wire_logic_cluster/lc_1/out
T_14_25_lc_trk_g3_1
T_14_25_wire_logic_cluster/lc_3/in_1

T_15_25_wire_logic_cluster/lc_1/out
T_15_25_lc_trk_g3_1
T_15_25_wire_logic_cluster/lc_1/in_3

End 

Net : M_pcounter_q_ret_1_RNIOILK7_cascade_
T_13_17_wire_logic_cluster/lc_3/ltout
T_13_17_wire_logic_cluster/lc_4/in_2

End 

Net : un1_M_this_ext_address_q_cry_5
T_26_21_wire_logic_cluster/lc_5/cout
T_26_21_wire_logic_cluster/lc_6/in_3

Net : un1_M_this_ext_address_q_cry_5_THRU_CO
T_26_21_wire_logic_cluster/lc_6/out
T_27_22_lc_trk_g2_6
T_27_22_wire_logic_cluster/lc_7/in_3

End 

Net : M_this_data_count_qZ0Z_13
T_15_25_wire_logic_cluster/lc_4/out
T_15_25_lc_trk_g3_4
T_15_25_input_2_5
T_15_25_wire_logic_cluster/lc_5/in_2

T_15_25_wire_logic_cluster/lc_4/out
T_14_25_lc_trk_g2_4
T_14_25_wire_logic_cluster/lc_5/in_1

End 

Net : this_ppu.N_1166
T_21_23_wire_logic_cluster/lc_4/out
T_21_23_lc_trk_g1_4
T_21_23_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_data_count_qZ0Z_0
T_15_24_wire_logic_cluster/lc_1/out
T_15_24_lc_trk_g2_1
T_15_24_wire_logic_cluster/lc_0/in_3

T_15_24_wire_logic_cluster/lc_1/out
T_14_24_lc_trk_g2_1
T_14_24_wire_logic_cluster/lc_0/in_1

T_15_24_wire_logic_cluster/lc_1/out
T_15_24_lc_trk_g2_1
T_15_24_wire_logic_cluster/lc_1/in_0

End 

Net : N_922_0
T_24_30_wire_logic_cluster/lc_5/out
T_25_29_sp4_v_t_43
T_25_32_lc_trk_g0_3
T_25_32_wire_bram/ram/WDATA_5

End 

Net : N_169_0
T_22_29_wire_logic_cluster/lc_3/out
T_22_26_sp4_v_t_46
T_23_30_sp4_h_l_5
T_25_30_lc_trk_g3_0
T_25_30_wire_bram/ram/WDATA_1

End 

Net : un1_M_this_spr_address_q_cry_4
T_22_14_wire_logic_cluster/lc_4/cout
T_22_14_wire_logic_cluster/lc_5/in_3

Net : this_vga_signals.N_3_0
T_13_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_4
T_16_17_lc_trk_g3_1
T_16_17_wire_logic_cluster/lc_1/in_3

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g3_2
T_13_17_wire_logic_cluster/lc_6/in_3

End 

Net : M_this_data_count_qZ0Z_10
T_15_25_wire_logic_cluster/lc_2/out
T_15_25_lc_trk_g0_2
T_15_25_wire_logic_cluster/lc_5/in_3

T_15_25_wire_logic_cluster/lc_2/out
T_14_25_lc_trk_g3_2
T_14_25_wire_logic_cluster/lc_2/in_1

End 

Net : N_921_0
T_24_27_wire_logic_cluster/lc_6/out
T_25_26_sp4_v_t_45
T_25_30_sp4_v_t_41
T_25_32_lc_trk_g3_4
T_25_32_wire_bram/ram/WDATA_1

End 

Net : M_this_oam_ram_write_data_4
T_12_23_wire_logic_cluster/lc_5/out
T_10_23_sp4_h_l_7
T_9_23_sp4_v_t_36
T_8_24_lc_trk_g2_4
T_8_24_wire_bram/ram/WDATA_4

End 

Net : this_ppu.N_787_0
T_18_24_wire_logic_cluster/lc_3/out
T_19_24_sp4_h_l_6
T_22_20_sp4_v_t_37
T_22_23_lc_trk_g1_5
T_22_23_wire_logic_cluster/lc_5/in_1

T_18_24_wire_logic_cluster/lc_3/out
T_19_24_sp4_h_l_6
T_22_20_sp4_v_t_37
T_22_21_lc_trk_g3_5
T_22_21_wire_logic_cluster/lc_5/in_1

T_18_24_wire_logic_cluster/lc_3/out
T_18_24_sp4_h_l_11
T_14_24_sp4_h_l_2
T_16_24_lc_trk_g3_7
T_16_24_wire_logic_cluster/lc_5/in_1

T_18_24_wire_logic_cluster/lc_3/out
T_19_24_sp4_h_l_6
T_18_20_sp4_v_t_46
T_17_21_lc_trk_g3_6
T_17_21_wire_logic_cluster/lc_7/in_0

T_18_24_wire_logic_cluster/lc_3/out
T_18_24_sp4_h_l_11
T_21_20_sp4_v_t_40
T_20_22_lc_trk_g0_5
T_20_22_wire_logic_cluster/lc_6/in_3

T_18_24_wire_logic_cluster/lc_3/out
T_18_24_sp4_h_l_11
T_20_24_lc_trk_g3_6
T_20_24_wire_logic_cluster/lc_2/in_1

T_18_24_wire_logic_cluster/lc_3/out
T_17_23_lc_trk_g3_3
T_17_23_wire_logic_cluster/lc_1/in_1

T_18_24_wire_logic_cluster/lc_3/out
T_19_24_sp4_h_l_6
T_21_24_lc_trk_g3_3
T_21_24_wire_logic_cluster/lc_5/in_3

End 

Net : this_ppu.M_this_state_q_srsts_0_0_a3_1_2_1Z0Z_0
T_20_22_wire_logic_cluster/lc_3/out
T_21_19_sp4_v_t_47
T_21_22_lc_trk_g1_7
T_21_22_input_2_6
T_21_22_wire_logic_cluster/lc_6/in_2

End 

Net : this_ppu.N_1278_cascade_
T_21_22_wire_logic_cluster/lc_2/ltout
T_21_22_wire_logic_cluster/lc_3/in_2

End 

Net : this_ppu.N_1149_cascade_
T_21_22_wire_logic_cluster/lc_4/ltout
T_21_22_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_oam_ram_write_data_3
T_12_23_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_46
T_9_24_sp4_h_l_4
T_8_24_lc_trk_g1_4
T_8_24_wire_bram/ram/WDATA_3

End 

Net : M_this_oam_ram_write_data_2
T_16_25_wire_logic_cluster/lc_5/out
T_16_24_sp4_v_t_42
T_13_24_sp4_h_l_7
T_9_24_sp4_h_l_3
T_8_24_lc_trk_g1_3
T_8_24_wire_bram/ram/WDATA_2

End 

Net : M_this_oam_ram_write_data_24
T_10_26_wire_logic_cluster/lc_5/out
T_10_25_sp4_v_t_42
T_7_25_sp4_h_l_1
T_8_25_lc_trk_g3_1
T_8_25_wire_bram/ram/WDATA_8

End 

Net : M_this_oam_ram_write_data_15
T_11_25_wire_logic_cluster/lc_7/out
T_11_23_sp4_v_t_43
T_8_23_sp4_h_l_0
T_8_23_lc_trk_g0_5
T_8_23_wire_bram/ram/WDATA_15

End 

Net : M_this_oam_ram_write_data_1
T_12_25_wire_logic_cluster/lc_6/out
T_12_24_sp4_v_t_44
T_9_24_sp4_h_l_9
T_8_24_lc_trk_g0_1
T_8_24_wire_bram/ram/WDATA_1

End 

Net : N_1709_0
T_16_26_wire_logic_cluster/lc_4/out
T_17_25_sp4_v_t_41
T_14_25_sp4_h_l_10
T_13_25_sp4_v_t_47
T_13_21_sp4_v_t_43
T_12_24_lc_trk_g3_3
T_12_24_wire_logic_cluster/lc_3/cen

T_16_26_wire_logic_cluster/lc_4/out
T_17_25_sp4_v_t_41
T_14_25_sp4_h_l_10
T_13_25_sp4_v_t_47
T_12_27_lc_trk_g2_2
T_12_27_wire_logic_cluster/lc_0/cen

T_16_26_wire_logic_cluster/lc_4/out
T_17_25_sp4_v_t_41
T_14_25_sp4_h_l_10
T_13_21_sp4_v_t_47
T_12_23_lc_trk_g2_2
T_12_23_wire_logic_cluster/lc_0/cen

T_16_26_wire_logic_cluster/lc_4/out
T_17_25_sp4_v_t_41
T_14_25_sp4_h_l_10
T_13_21_sp4_v_t_47
T_12_23_lc_trk_g2_2
T_12_23_wire_logic_cluster/lc_0/cen

T_16_26_wire_logic_cluster/lc_4/out
T_16_25_sp4_v_t_40
T_13_25_sp4_h_l_5
T_12_21_sp4_v_t_47
T_11_23_lc_trk_g2_2
T_11_23_wire_logic_cluster/lc_7/cen

T_16_26_wire_logic_cluster/lc_4/out
T_16_25_sp4_v_t_40
T_13_25_sp4_h_l_5
T_12_21_sp4_v_t_47
T_11_23_lc_trk_g2_2
T_11_23_wire_logic_cluster/lc_7/cen

T_16_26_wire_logic_cluster/lc_4/out
T_17_25_sp4_v_t_41
T_14_25_sp4_h_l_10
T_13_25_lc_trk_g0_2
T_13_25_wire_logic_cluster/lc_1/cen

T_16_26_wire_logic_cluster/lc_4/out
T_17_25_sp4_v_t_41
T_14_25_sp4_h_l_10
T_13_25_lc_trk_g0_2
T_13_25_wire_logic_cluster/lc_1/cen

End 

Net : this_ppu.M_pixel_cnt_qZ0Z_4
T_16_24_wire_logic_cluster/lc_7/out
T_16_19_sp12_v_t_22
T_16_22_lc_trk_g2_2
T_16_22_input_2_0
T_16_22_wire_logic_cluster/lc_0/in_2

T_16_24_wire_logic_cluster/lc_7/out
T_16_23_lc_trk_g1_7
T_16_23_input_2_4
T_16_23_wire_logic_cluster/lc_4/in_2

T_16_24_wire_logic_cluster/lc_7/out
T_16_24_lc_trk_g2_7
T_16_24_input_2_7
T_16_24_wire_logic_cluster/lc_7/in_2

End 

Net : un1_M_this_spr_address_q_cry_3
T_22_14_wire_logic_cluster/lc_3/cout
T_22_14_wire_logic_cluster/lc_4/in_3

Net : N_794_0
T_19_24_wire_logic_cluster/lc_7/out
T_20_21_sp4_v_t_39
T_21_25_sp4_h_l_8
T_22_25_lc_trk_g3_0
T_22_25_wire_logic_cluster/lc_2/in_3

T_19_24_wire_logic_cluster/lc_7/out
T_20_21_sp4_v_t_39
T_21_25_sp4_h_l_8
T_23_25_lc_trk_g3_5
T_23_25_wire_logic_cluster/lc_6/in_0

T_19_24_wire_logic_cluster/lc_7/out
T_20_21_sp4_v_t_39
T_21_25_sp4_h_l_8
T_23_25_lc_trk_g3_5
T_23_25_wire_logic_cluster/lc_3/in_3

T_19_24_wire_logic_cluster/lc_7/out
T_17_24_sp12_h_l_1
T_23_24_lc_trk_g0_6
T_23_24_wire_logic_cluster/lc_5/in_3

T_19_24_wire_logic_cluster/lc_7/out
T_17_24_sp12_h_l_1
T_23_24_lc_trk_g0_6
T_23_24_wire_logic_cluster/lc_6/in_0

End 

Net : un1_M_this_ext_address_q_cry_2_THRU_CO
T_26_21_wire_logic_cluster/lc_3/out
T_27_22_lc_trk_g3_3
T_27_22_wire_logic_cluster/lc_4/in_0

End 

Net : un1_M_this_ext_address_q_cry_2
T_26_21_wire_logic_cluster/lc_2/cout
T_26_21_wire_logic_cluster/lc_3/in_3

Net : this_ppu.oam_cache.M_oam_cache_write_data_20
T_12_21_wire_logic_cluster/lc_1/out
T_12_19_sp4_v_t_47
T_9_19_sp4_h_l_10
T_8_19_sp4_v_t_47
T_8_20_lc_trk_g3_7
T_8_20_wire_bram/ram/WDATA_4

End 

Net : M_this_oam_ram_write_data_8
T_10_25_wire_logic_cluster/lc_5/out
T_10_23_sp4_v_t_39
T_7_23_sp4_h_l_2
T_8_23_lc_trk_g2_2
T_8_23_wire_bram/ram/WDATA_8

End 

Net : M_this_oam_ram_write_data_21
T_12_25_wire_logic_cluster/lc_3/out
T_12_22_sp4_v_t_46
T_9_26_sp4_h_l_11
T_8_26_lc_trk_g0_3
T_8_26_wire_bram/ram/WDATA_5

End 

Net : N_1701_0
T_17_24_wire_logic_cluster/lc_6/out
T_17_24_sp4_h_l_1
T_16_20_sp4_v_t_43
T_13_24_sp4_h_l_6
T_9_24_sp4_h_l_6
T_11_24_lc_trk_g3_3
T_11_24_wire_logic_cluster/lc_1/cen

T_17_24_wire_logic_cluster/lc_6/out
T_17_24_sp4_h_l_1
T_16_20_sp4_v_t_43
T_13_24_sp4_h_l_6
T_9_24_sp4_h_l_6
T_11_24_lc_trk_g3_3
T_11_24_wire_logic_cluster/lc_1/cen

T_17_24_wire_logic_cluster/lc_6/out
T_17_24_sp4_h_l_1
T_16_20_sp4_v_t_43
T_13_24_sp4_h_l_6
T_9_24_sp4_h_l_6
T_11_24_lc_trk_g3_3
T_11_24_wire_logic_cluster/lc_1/cen

T_17_24_wire_logic_cluster/lc_6/out
T_17_24_sp4_h_l_1
T_16_20_sp4_v_t_43
T_13_24_sp4_h_l_6
T_9_24_sp4_h_l_6
T_11_24_lc_trk_g3_3
T_11_24_wire_logic_cluster/lc_1/cen

T_17_24_wire_logic_cluster/lc_6/out
T_17_24_sp4_h_l_1
T_16_20_sp4_v_t_43
T_13_24_sp4_h_l_6
T_9_24_sp4_h_l_6
T_11_24_lc_trk_g3_3
T_11_24_wire_logic_cluster/lc_1/cen

T_17_24_wire_logic_cluster/lc_6/out
T_17_24_sp4_h_l_1
T_16_20_sp4_v_t_43
T_13_24_sp4_h_l_6
T_13_24_lc_trk_g1_3
T_13_24_wire_logic_cluster/lc_1/cen

T_17_24_wire_logic_cluster/lc_6/out
T_17_24_sp4_h_l_1
T_16_20_sp4_v_t_43
T_13_24_sp4_h_l_6
T_13_24_lc_trk_g1_3
T_13_24_wire_logic_cluster/lc_1/cen

T_17_24_wire_logic_cluster/lc_6/out
T_18_23_sp4_v_t_45
T_15_23_sp4_h_l_2
T_14_23_lc_trk_g0_2
T_14_23_wire_logic_cluster/lc_0/cen

End 

Net : this_ppu.N_229_1_0_cascade_
T_18_24_wire_logic_cluster/lc_5/ltout
T_18_24_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_oam_address_qZ0Z_0
T_17_25_wire_logic_cluster/lc_3/out
T_18_24_sp4_v_t_39
T_17_27_lc_trk_g2_7
T_17_27_wire_logic_cluster/lc_4/in_1

T_17_25_wire_logic_cluster/lc_3/out
T_17_22_sp4_v_t_46
T_17_24_lc_trk_g2_3
T_17_24_wire_logic_cluster/lc_6/in_1

T_17_25_wire_logic_cluster/lc_3/out
T_16_26_lc_trk_g1_3
T_16_26_wire_logic_cluster/lc_4/in_0

T_17_25_wire_logic_cluster/lc_3/out
T_17_22_sp4_v_t_46
T_17_24_lc_trk_g2_3
T_17_24_wire_logic_cluster/lc_0/in_1

T_17_25_wire_logic_cluster/lc_3/out
T_16_26_lc_trk_g0_3
T_16_26_wire_logic_cluster/lc_2/in_1

T_17_25_wire_logic_cluster/lc_3/out
T_16_26_lc_trk_g1_3
T_16_26_wire_logic_cluster/lc_7/in_3

T_17_25_wire_logic_cluster/lc_3/out
T_17_26_lc_trk_g1_3
T_17_26_wire_logic_cluster/lc_0/in_0

T_17_25_wire_logic_cluster/lc_3/out
T_17_25_lc_trk_g1_3
T_17_25_wire_logic_cluster/lc_3/in_1

End 

Net : this_ppu.M_pixel_cnt_qZ0Z_3
T_16_19_wire_logic_cluster/lc_6/out
T_16_18_sp4_v_t_44
T_16_22_lc_trk_g1_1
T_16_22_wire_logic_cluster/lc_0/in_0

T_16_19_wire_logic_cluster/lc_6/out
T_16_13_sp12_v_t_23
T_16_23_lc_trk_g2_4
T_16_23_wire_logic_cluster/lc_3/in_1

T_16_19_wire_logic_cluster/lc_6/out
T_16_19_lc_trk_g2_6
T_16_19_wire_logic_cluster/lc_6/in_0

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_2
T_18_21_wire_logic_cluster/lc_2/cout
T_18_21_wire_logic_cluster/lc_3/in_3

Net : un1_M_this_ext_address_q_cry_3
T_26_21_wire_logic_cluster/lc_3/cout
T_26_21_wire_logic_cluster/lc_4/in_3

Net : un1_M_this_ext_address_q_cry_3_THRU_CO
T_26_21_wire_logic_cluster/lc_4/out
T_27_22_lc_trk_g2_4
T_27_22_wire_logic_cluster/lc_5/in_3

End 

Net : M_this_oam_ram_write_data_14
T_13_23_wire_logic_cluster/lc_5/out
T_5_23_sp12_h_l_1
T_8_23_lc_trk_g1_1
T_8_23_wire_bram/ram/WDATA_14

End 

Net : M_this_oam_ram_write_data_12
T_13_23_wire_logic_cluster/lc_3/out
T_7_23_sp12_h_l_1
T_8_23_lc_trk_g1_5
T_8_23_wire_bram/ram/WDATA_12

End 

Net : this_ppu.un30_0_a2_i_0
T_14_20_wire_logic_cluster/lc_3/out
T_14_19_sp12_v_t_22
T_14_22_sp4_v_t_42
T_15_22_sp4_h_l_7
T_16_22_lc_trk_g2_7
T_16_22_wire_logic_cluster/lc_6/in_3

End 

Net : this_ppu.M_state_qZ0Z_1
T_11_18_wire_logic_cluster/lc_4/out
T_11_16_sp4_v_t_37
T_12_20_sp4_h_l_0
T_14_20_lc_trk_g3_5
T_14_20_wire_logic_cluster/lc_3/in_1

T_11_18_wire_logic_cluster/lc_4/out
T_11_16_sp4_v_t_37
T_12_20_sp4_h_l_0
T_15_16_sp4_v_t_37
T_15_19_lc_trk_g1_5
T_15_19_wire_logic_cluster/lc_2/in_0

T_11_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_8
T_13_18_lc_trk_g2_0
T_13_18_wire_logic_cluster/lc_1/in_3

T_11_18_wire_logic_cluster/lc_4/out
T_12_18_sp4_h_l_8
T_13_18_lc_trk_g2_0
T_13_18_wire_logic_cluster/lc_7/in_3

End 

Net : un1_M_this_spr_address_q_cry_2
T_22_14_wire_logic_cluster/lc_2/cout
T_22_14_wire_logic_cluster/lc_3/in_3

Net : this_ppu.M_state_qZ0Z_9
T_15_17_wire_logic_cluster/lc_3/out
T_15_16_sp4_v_t_38
T_12_20_sp4_h_l_3
T_14_20_lc_trk_g3_6
T_14_20_input_2_3
T_14_20_wire_logic_cluster/lc_3/in_2

T_15_17_wire_logic_cluster/lc_3/out
T_15_16_sp4_v_t_38
T_15_19_lc_trk_g1_6
T_15_19_wire_logic_cluster/lc_2/in_1

T_15_17_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g3_3
T_16_18_input_2_6
T_16_18_wire_logic_cluster/lc_6/in_2

T_15_17_wire_logic_cluster/lc_3/out
T_16_14_sp4_v_t_47
T_16_18_sp4_v_t_43
T_16_21_lc_trk_g1_3
T_16_21_wire_logic_cluster/lc_6/in_0

T_15_17_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g2_3
T_16_18_wire_logic_cluster/lc_0/in_1

T_15_17_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g0_3
T_15_18_wire_logic_cluster/lc_4/in_3

T_15_17_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g2_3
T_16_18_wire_logic_cluster/lc_2/in_1

End 

Net : this_ppu.N_1162
T_19_23_wire_logic_cluster/lc_6/out
T_20_23_lc_trk_g0_6
T_20_23_wire_logic_cluster/lc_4/in_0

End 

Net : M_this_oam_ram_write_data_11
T_13_23_wire_logic_cluster/lc_2/out
T_8_23_sp12_h_l_0
T_8_23_lc_trk_g0_3
T_8_23_wire_bram/ram/WDATA_11

End 

Net : M_this_oam_ram_write_data_13
T_13_23_wire_logic_cluster/lc_4/out
T_6_23_sp12_h_l_0
T_8_23_lc_trk_g0_7
T_8_23_wire_bram/ram/WDATA_13

End 

Net : M_this_oam_ram_write_data_29
T_12_25_wire_logic_cluster/lc_1/out
T_8_25_sp12_h_l_1
T_8_25_lc_trk_g1_2
T_8_25_wire_bram/ram/WDATA_13

End 

Net : M_this_oam_ram_write_data_22
T_13_27_wire_logic_cluster/lc_0/out
T_13_27_sp4_h_l_5
T_9_27_sp4_h_l_1
T_8_23_sp4_v_t_43
T_8_26_lc_trk_g1_3
T_8_26_wire_bram/ram/WDATA_6

End 

Net : M_this_oam_ram_write_data_25
T_12_25_wire_logic_cluster/lc_7/out
T_2_25_sp12_h_l_1
T_8_25_lc_trk_g1_6
T_8_25_wire_bram/ram/WDATA_9

End 

Net : M_this_oam_ram_write_data_26
T_11_25_wire_logic_cluster/lc_0/out
T_8_25_sp12_h_l_0
T_8_25_lc_trk_g1_3
T_8_25_wire_bram/ram/WDATA_10

End 

Net : this_ppu.N_999_0
T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp4_h_l_8
T_16_20_lc_trk_g3_0
T_16_20_wire_logic_cluster/lc_3/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_13_20_sp4_h_l_0
T_16_20_sp4_v_t_37
T_16_22_lc_trk_g3_0
T_16_22_wire_logic_cluster/lc_5/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_13_20_sp4_h_l_0
T_16_20_sp4_v_t_37
T_16_22_lc_trk_g3_0
T_16_22_wire_logic_cluster/lc_1/in_0

End 

Net : N_919_0
T_24_28_wire_logic_cluster/lc_6/out
T_25_29_lc_trk_g3_6
T_25_29_wire_bram/ram/WDATA_9

End 

Net : N_920_0
T_24_29_wire_logic_cluster/lc_5/out
T_25_29_lc_trk_g0_5
T_25_29_wire_bram/ram/WDATA_13

End 

Net : this_vga_signals.M_pcounter_q_ret_RNIB85CZ0Z3_cascade_
T_13_17_wire_logic_cluster/lc_1/ltout
T_13_17_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_1
T_18_21_wire_logic_cluster/lc_1/cout
T_18_21_wire_logic_cluster/lc_2/in_3

Net : N_924_0
T_24_30_wire_logic_cluster/lc_7/out
T_25_31_lc_trk_g2_7
T_25_31_wire_bram/ram/WDATA_13

End 

Net : this_ppu.oam_cache.M_oam_cache_read_data_4
T_9_18_wire_logic_cluster/lc_7/out
T_7_18_sp4_h_l_11
T_10_18_sp4_v_t_41
T_11_22_sp4_h_l_10
T_13_22_lc_trk_g2_7
T_13_22_wire_logic_cluster/lc_7/in_0

End 

Net : N_1005_0
T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_16_16_sp12_h_l_1
T_20_16_sp4_h_l_4
T_23_12_sp4_v_t_41
T_22_14_lc_trk_g0_4
T_22_14_wire_logic_cluster/lc_0/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_16_16_sp12_h_l_1
T_20_16_sp4_h_l_4
T_23_12_sp4_v_t_41
T_22_14_lc_trk_g1_4
T_22_14_wire_logic_cluster/lc_1/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_16_16_sp12_h_l_1
T_20_16_sp4_h_l_4
T_23_12_sp4_v_t_41
T_22_14_lc_trk_g0_4
T_22_14_wire_logic_cluster/lc_2/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_16_16_sp12_h_l_1
T_20_16_sp4_h_l_4
T_23_12_sp4_v_t_41
T_22_14_lc_trk_g1_4
T_22_14_wire_logic_cluster/lc_3/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_16_16_sp12_h_l_1
T_20_16_sp4_h_l_4
T_23_12_sp4_v_t_41
T_22_14_lc_trk_g0_4
T_22_14_wire_logic_cluster/lc_4/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_16_16_sp12_h_l_1
T_20_16_sp4_h_l_4
T_23_12_sp4_v_t_41
T_22_14_lc_trk_g1_4
T_22_14_wire_logic_cluster/lc_5/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_16_16_sp12_h_l_1
T_20_16_sp4_h_l_4
T_23_12_sp4_v_t_41
T_22_14_lc_trk_g0_4
T_22_14_wire_logic_cluster/lc_6/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_16_16_sp12_h_l_1
T_20_16_sp4_h_l_4
T_23_12_sp4_v_t_41
T_22_14_lc_trk_g1_4
T_22_14_wire_logic_cluster/lc_7/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_16_19_sp4_v_t_46
T_17_19_sp4_h_l_11
T_20_15_sp4_v_t_40
T_21_15_sp4_h_l_10
T_22_15_lc_trk_g2_2
T_22_15_wire_logic_cluster/lc_2/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_16_19_sp4_v_t_46
T_17_19_sp4_h_l_11
T_20_15_sp4_v_t_40
T_21_15_sp4_h_l_10
T_22_15_lc_trk_g3_2
T_22_15_wire_logic_cluster/lc_3/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_16_19_sp4_v_t_46
T_17_19_sp4_h_l_11
T_20_15_sp4_v_t_40
T_21_15_sp4_h_l_10
T_22_15_lc_trk_g2_2
T_22_15_wire_logic_cluster/lc_4/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_16_19_sp4_v_t_46
T_17_19_sp4_h_l_11
T_20_15_sp4_v_t_40
T_21_15_sp4_h_l_10
T_22_15_lc_trk_g2_2
T_22_15_wire_logic_cluster/lc_0/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_16_19_sp4_v_t_46
T_17_19_sp4_h_l_11
T_20_15_sp4_v_t_40
T_21_15_sp4_h_l_10
T_22_15_lc_trk_g3_2
T_22_15_wire_logic_cluster/lc_1/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_16_19_sp4_v_t_46
T_17_19_sp4_h_l_11
T_20_15_sp4_v_t_40
T_21_15_sp4_h_l_10
T_22_15_lc_trk_g2_2
T_22_15_wire_logic_cluster/lc_5/in_1

T_15_23_wire_logic_cluster/lc_5/out
T_15_23_sp12_h_l_1
T_17_23_lc_trk_g0_6
T_17_23_input_2_2
T_17_23_wire_logic_cluster/lc_2/in_2

T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_15_25_lc_trk_g2_6
T_15_25_input_2_4
T_15_25_wire_logic_cluster/lc_4/in_2

End 

Net : this_ppu.N_1158_cascade_
T_21_25_wire_logic_cluster/lc_3/ltout
T_21_25_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_warmup_qZ0Z_1
T_7_22_wire_logic_cluster/lc_5/out
T_8_22_sp4_h_l_10
T_9_22_lc_trk_g3_2
T_9_22_wire_logic_cluster/lc_0/in_1

T_7_22_wire_logic_cluster/lc_5/out
T_7_22_lc_trk_g1_5
T_7_22_wire_logic_cluster/lc_5/in_3

End 

Net : un1_M_this_warmup_d_cry_26
T_9_25_wire_logic_cluster/lc_1/cout
T_9_25_wire_logic_cluster/lc_2/in_3

End 

Net : un1_M_this_map_address_q_axb_0
T_23_23_wire_logic_cluster/lc_5/out
T_24_22_sp4_v_t_43
T_24_26_lc_trk_g0_6
T_24_26_wire_logic_cluster/lc_2/in_0

End 

Net : this_ppu_un1_M_this_state_q_7_i_0_0_0
T_23_23_wire_logic_cluster/lc_0/out
T_23_23_lc_trk_g1_0
T_23_23_wire_logic_cluster/lc_5/in_0

End 

Net : un1_M_this_spr_address_q_cry_1
T_22_14_wire_logic_cluster/lc_1/cout
T_22_14_wire_logic_cluster/lc_2/in_3

Net : un1_M_this_ext_address_q_cry_0_THRU_CO
T_26_21_wire_logic_cluster/lc_1/out
T_27_22_lc_trk_g3_1
T_27_22_wire_logic_cluster/lc_2/in_0

End 

Net : un1_M_this_ext_address_q_cry_0
T_26_21_wire_logic_cluster/lc_0/cout
T_26_21_wire_logic_cluster/lc_1/in_3

Net : M_this_warmup_qZ0Z_0
T_7_22_wire_logic_cluster/lc_0/out
T_7_22_sp4_h_l_5
T_9_22_lc_trk_g2_0
T_9_22_input_2_0
T_9_22_wire_logic_cluster/lc_0/in_2

T_7_22_wire_logic_cluster/lc_0/out
T_7_22_sp4_h_l_5
T_7_22_lc_trk_g1_0
T_7_22_wire_logic_cluster/lc_5/in_0

T_7_22_wire_logic_cluster/lc_0/out
T_7_22_sp4_h_l_5
T_7_22_lc_trk_g1_0
T_7_22_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_oam_ram_write_data_30
T_11_25_wire_logic_cluster/lc_6/out
T_9_25_sp4_h_l_9
T_8_25_lc_trk_g1_1
T_8_25_wire_bram/ram/WDATA_14

End 

Net : M_this_oam_ram_write_data_27
T_11_25_wire_logic_cluster/lc_2/out
T_9_25_sp4_h_l_1
T_8_25_lc_trk_g0_1
T_8_25_wire_bram/ram/WDATA_11

End 

Net : M_this_oam_ram_write_data_31
T_10_25_wire_logic_cluster/lc_6/out
T_9_25_sp4_h_l_4
T_8_25_lc_trk_g1_4
T_8_25_wire_bram/ram/WDATA_15

End 

Net : M_this_oam_ram_write_data_28
T_10_25_wire_logic_cluster/lc_1/out
T_9_25_sp4_h_l_10
T_8_25_lc_trk_g0_2
T_8_25_wire_bram/ram/WDATA_12

End 

Net : M_this_oam_ram_write_data_16
T_10_26_wire_logic_cluster/lc_4/out
T_9_26_sp4_h_l_0
T_8_26_lc_trk_g0_0
T_8_26_wire_bram/ram/WDATA_0

End 

Net : M_this_map_address_qc_5_0
T_23_24_wire_logic_cluster/lc_5/out
T_23_24_lc_trk_g1_5
T_23_24_wire_logic_cluster/lc_4/in_0

End 

Net : this_ppu.offset_y_cry_1
T_7_19_wire_logic_cluster/lc_1/cout
T_7_19_wire_logic_cluster/lc_2/in_3

End 

Net : this_ppu.oam_cache.N_586_0
T_10_16_wire_logic_cluster/lc_1/out
T_10_14_sp4_v_t_47
T_7_18_sp4_h_l_10
T_8_18_lc_trk_g2_2
T_8_18_wire_bram/ram/WDATA_0

End 

Net : M_this_map_address_qc_4_0
T_23_25_wire_logic_cluster/lc_6/out
T_23_23_sp4_v_t_41
T_23_24_lc_trk_g3_1
T_23_24_wire_logic_cluster/lc_0/in_0

End 

Net : N_1725_0
T_17_22_wire_logic_cluster/lc_2/out
T_17_18_sp4_v_t_41
T_18_22_sp4_h_l_10
T_14_22_sp4_h_l_10
T_15_22_lc_trk_g2_2
T_15_22_wire_logic_cluster/lc_1/cen

T_17_22_wire_logic_cluster/lc_2/out
T_17_18_sp4_v_t_41
T_18_22_sp4_h_l_10
T_14_22_sp4_h_l_10
T_15_22_lc_trk_g2_2
T_15_22_wire_logic_cluster/lc_1/cen

T_17_22_wire_logic_cluster/lc_2/out
T_17_18_sp4_v_t_41
T_18_22_sp4_h_l_10
T_14_22_sp4_h_l_10
T_15_22_lc_trk_g2_2
T_15_22_wire_logic_cluster/lc_1/cen

T_17_22_wire_logic_cluster/lc_2/out
T_17_18_sp4_v_t_41
T_18_22_sp4_h_l_10
T_14_22_sp4_h_l_10
T_15_22_lc_trk_g2_2
T_15_22_wire_logic_cluster/lc_1/cen

T_17_22_wire_logic_cluster/lc_2/out
T_17_18_sp4_v_t_41
T_18_22_sp4_h_l_10
T_14_22_sp4_h_l_10
T_15_22_lc_trk_g2_2
T_15_22_wire_logic_cluster/lc_1/cen

T_17_22_wire_logic_cluster/lc_2/out
T_17_18_sp4_v_t_41
T_18_22_sp4_h_l_10
T_14_22_sp4_h_l_10
T_15_22_lc_trk_g2_2
T_15_22_wire_logic_cluster/lc_1/cen

T_17_22_wire_logic_cluster/lc_2/out
T_17_18_sp4_v_t_41
T_18_22_sp4_h_l_10
T_14_22_sp4_h_l_10
T_15_22_lc_trk_g2_2
T_15_22_wire_logic_cluster/lc_1/cen

T_17_22_wire_logic_cluster/lc_2/out
T_17_18_sp4_v_t_41
T_18_22_sp4_h_l_10
T_14_22_sp4_h_l_10
T_15_22_lc_trk_g2_2
T_15_22_wire_logic_cluster/lc_1/cen

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_0
T_18_21_wire_logic_cluster/lc_0/cout
T_18_21_wire_logic_cluster/lc_1/in_3

Net : this_ppu.N_1202
T_15_17_wire_logic_cluster/lc_2/out
T_15_16_sp4_v_t_36
T_15_19_lc_trk_g0_4
T_15_19_input_2_0
T_15_19_wire_logic_cluster/lc_0/in_2

End 

Net : un1_M_this_warmup_d_cry_25
T_9_25_wire_logic_cluster/lc_0/cout
T_9_25_wire_logic_cluster/lc_1/in_3

Net : this_ppu.oam_cache.N_581_0
T_14_22_wire_logic_cluster/lc_7/out
T_13_22_sp4_h_l_6
T_12_18_sp4_v_t_43
T_9_18_sp4_h_l_6
T_8_18_lc_trk_g1_6
T_8_18_wire_bram/ram/WDATA_1

End 

Net : M_this_oam_address_qZ0Z_1
T_17_26_wire_logic_cluster/lc_0/out
T_17_27_lc_trk_g0_0
T_17_27_wire_logic_cluster/lc_4/in_0

T_17_26_wire_logic_cluster/lc_0/out
T_17_23_sp4_v_t_40
T_17_24_lc_trk_g2_0
T_17_24_wire_logic_cluster/lc_6/in_0

T_17_26_wire_logic_cluster/lc_0/out
T_16_26_lc_trk_g2_0
T_16_26_input_2_4
T_16_26_wire_logic_cluster/lc_4/in_2

T_17_26_wire_logic_cluster/lc_0/out
T_17_23_sp4_v_t_40
T_17_24_lc_trk_g2_0
T_17_24_input_2_0
T_17_24_wire_logic_cluster/lc_0/in_2

T_17_26_wire_logic_cluster/lc_0/out
T_16_26_lc_trk_g2_0
T_16_26_wire_logic_cluster/lc_2/in_0

T_17_26_wire_logic_cluster/lc_0/out
T_16_26_lc_trk_g2_0
T_16_26_wire_logic_cluster/lc_7/in_1

T_17_26_wire_logic_cluster/lc_0/out
T_17_26_lc_trk_g0_0
T_17_26_input_2_0
T_17_26_wire_logic_cluster/lc_0/in_2

End 

Net : un1_M_this_spr_address_q_cry_0
T_22_14_wire_logic_cluster/lc_0/cout
T_22_14_wire_logic_cluster/lc_1/in_3

Net : M_this_vram_read_data_3
T_8_22_wire_bram/ram/RDATA_3
T_9_18_sp4_v_t_44
T_10_18_sp4_h_l_2
T_9_18_lc_trk_g1_2
T_9_18_wire_logic_cluster/lc_3/in_0

T_8_22_wire_bram/ram/RDATA_3
T_8_21_sp4_v_t_40
T_8_17_sp4_v_t_40
T_9_17_sp4_h_l_10
T_11_17_lc_trk_g3_7
T_11_17_wire_logic_cluster/lc_2/in_0

T_8_22_wire_bram/ram/RDATA_3
T_8_21_sp4_v_t_40
T_8_17_sp4_v_t_40
T_9_17_sp4_h_l_10
T_11_17_lc_trk_g3_7
T_11_17_wire_logic_cluster/lc_3/in_1

T_8_22_wire_bram/ram/RDATA_3
T_9_18_sp4_v_t_44
T_10_18_sp4_h_l_2
T_13_14_sp4_v_t_45
T_13_16_lc_trk_g3_0
T_13_16_wire_logic_cluster/lc_4/in_1

T_8_22_wire_bram/ram/RDATA_3
T_9_18_sp4_v_t_44
T_10_18_sp4_h_l_2
T_13_14_sp4_v_t_45
T_13_16_lc_trk_g3_0
T_13_16_wire_logic_cluster/lc_0/in_1

T_8_22_wire_bram/ram/RDATA_3
T_9_18_sp4_v_t_44
T_10_18_sp4_h_l_2
T_13_14_sp4_v_t_45
T_13_16_lc_trk_g3_0
T_13_16_input_2_5
T_13_16_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_vram_read_data_1
T_8_22_wire_bram/ram/RDATA_1
T_9_20_sp4_v_t_40
T_9_16_sp4_v_t_36
T_9_18_lc_trk_g3_1
T_9_18_wire_logic_cluster/lc_3/in_1

T_8_22_wire_bram/ram/RDATA_1
T_8_21_sp4_v_t_44
T_8_17_sp4_v_t_37
T_9_17_sp4_h_l_0
T_11_17_lc_trk_g2_5
T_11_17_wire_logic_cluster/lc_2/in_1

T_8_22_wire_bram/ram/RDATA_1
T_8_21_sp4_v_t_44
T_8_17_sp4_v_t_37
T_9_17_sp4_h_l_0
T_11_17_lc_trk_g2_5
T_11_17_input_2_3
T_11_17_wire_logic_cluster/lc_3/in_2

T_8_22_wire_bram/ram/RDATA_1
T_8_16_sp12_v_t_23
T_9_16_sp12_h_l_0
T_13_16_lc_trk_g1_3
T_13_16_wire_logic_cluster/lc_4/in_0

T_8_22_wire_bram/ram/RDATA_1
T_8_16_sp12_v_t_23
T_9_16_sp12_h_l_0
T_13_16_lc_trk_g1_3
T_13_16_wire_logic_cluster/lc_0/in_0

T_8_22_wire_bram/ram/RDATA_1
T_8_16_sp12_v_t_23
T_9_16_sp12_h_l_0
T_13_16_lc_trk_g1_3
T_13_16_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_ramdac.i2_mux_0
T_9_18_wire_logic_cluster/lc_3/out
T_9_17_sp12_v_t_22
T_10_17_sp12_h_l_1
T_14_17_lc_trk_g0_2
T_14_17_wire_logic_cluster/lc_6/in_0

End 

Net : this_vga_signals.N_1043_cascade_
T_17_20_wire_logic_cluster/lc_1/ltout
T_17_20_wire_logic_cluster/lc_2/in_2

End 

Net : this_ppu.N_1301_cascade_
T_16_24_wire_logic_cluster/lc_4/ltout
T_16_24_wire_logic_cluster/lc_5/in_2

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_23
T_14_22_wire_logic_cluster/lc_6/out
T_15_20_sp4_v_t_40
T_12_20_sp4_h_l_5
T_8_20_sp4_h_l_1
T_8_20_lc_trk_g1_4
T_8_20_wire_bram/ram/WDATA_7

End 

Net : this_ppu.M_this_state_q_srsts_i_i_0_1Z0Z_17_cascade_
T_19_23_wire_logic_cluster/lc_1/ltout
T_19_23_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_vram_read_data_2
T_8_22_wire_bram/ram/RDATA_2
T_8_18_sp4_v_t_47
T_9_18_sp4_h_l_3
T_9_18_lc_trk_g1_6
T_9_18_input_2_3
T_9_18_wire_logic_cluster/lc_3/in_2

T_8_22_wire_bram/ram/RDATA_2
T_8_18_sp4_v_t_47
T_9_18_sp4_h_l_3
T_12_14_sp4_v_t_38
T_11_17_lc_trk_g2_6
T_11_17_input_2_2
T_11_17_wire_logic_cluster/lc_2/in_2

T_8_22_wire_bram/ram/RDATA_2
T_8_18_sp4_v_t_47
T_9_18_sp4_h_l_3
T_12_14_sp4_v_t_38
T_11_17_lc_trk_g2_6
T_11_17_wire_logic_cluster/lc_3/in_3

T_8_22_wire_bram/ram/RDATA_2
T_8_20_sp4_v_t_39
T_8_16_sp4_v_t_40
T_9_16_sp4_h_l_5
T_13_16_sp4_h_l_5
T_13_16_lc_trk_g0_0
T_13_16_wire_logic_cluster/lc_5/in_1

T_8_22_wire_bram/ram/RDATA_2
T_8_20_sp4_v_t_39
T_8_16_sp4_v_t_40
T_9_16_sp4_h_l_5
T_13_16_sp4_h_l_5
T_13_16_lc_trk_g0_0
T_13_16_input_2_0
T_13_16_wire_logic_cluster/lc_0/in_2

End 

Net : M_this_vram_read_data_0
T_8_22_wire_bram/ram/RDATA_0
T_9_21_sp4_v_t_47
T_9_17_sp4_v_t_47
T_9_18_lc_trk_g3_7
T_9_18_wire_logic_cluster/lc_3/in_3

T_8_22_wire_bram/ram/RDATA_0
T_9_21_sp4_v_t_47
T_9_17_sp4_v_t_47
T_10_17_sp4_h_l_10
T_13_13_sp4_v_t_47
T_13_16_lc_trk_g0_7
T_13_16_wire_logic_cluster/lc_4/in_3

T_8_22_wire_bram/ram/RDATA_0
T_9_21_sp4_v_t_47
T_9_17_sp4_v_t_47
T_10_17_sp4_h_l_10
T_11_17_lc_trk_g3_2
T_11_17_wire_logic_cluster/lc_3/in_0

T_8_22_wire_bram/ram/RDATA_0
T_9_21_sp4_v_t_47
T_9_17_sp4_v_t_47
T_10_17_sp4_h_l_10
T_11_17_lc_trk_g3_2
T_11_17_wire_logic_cluster/lc_2/in_3

T_8_22_wire_bram/ram/RDATA_0
T_9_21_sp4_v_t_47
T_9_17_sp4_v_t_47
T_10_17_sp4_h_l_10
T_13_13_sp4_v_t_47
T_13_16_lc_trk_g0_7
T_13_16_wire_logic_cluster/lc_5/in_0

T_8_22_wire_bram/ram/RDATA_0
T_9_21_sp4_v_t_47
T_9_17_sp4_v_t_47
T_10_17_sp4_h_l_10
T_13_13_sp4_v_t_47
T_13_16_lc_trk_g0_7
T_13_16_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_oam_ram_read_data_30
T_8_25_wire_bram/ram/RDATA_14
T_9_21_sp4_v_t_38
T_10_21_sp4_h_l_3
T_14_21_sp4_h_l_3
T_13_21_lc_trk_g0_3
T_13_21_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_30
T_13_21_wire_logic_cluster/lc_0/out
T_14_19_sp4_v_t_44
T_11_19_sp4_h_l_9
T_7_19_sp4_h_l_5
T_8_19_lc_trk_g3_5
T_8_19_wire_bram/ram/WDATA_14

End 

Net : M_this_oam_ram_write_data_0
T_11_27_wire_logic_cluster/lc_3/out
T_11_24_sp4_v_t_46
T_8_24_sp4_h_l_11
T_8_24_lc_trk_g0_6
T_8_24_wire_bram/ram/WDATA_0

End 

Net : this_ppu.oam_cache.M_oam_cache_read_dataZ0Z_0
T_11_22_wire_logic_cluster/lc_1/out
T_12_19_sp4_v_t_43
T_13_23_sp4_h_l_0
T_17_23_sp4_h_l_0
T_21_23_sp4_h_l_3
T_23_23_lc_trk_g2_6
T_23_23_wire_logic_cluster/lc_6/in_0

End 

Net : bfn_9_25_0_
T_9_25_wire_logic_cluster/carry_in_mux/cout
T_9_25_wire_logic_cluster/lc_0/in_3

Net : M_this_spr_address_qZ0Z_12
T_22_15_wire_logic_cluster/lc_4/out
T_21_15_sp4_h_l_0
T_24_15_sp4_v_t_37
T_23_17_lc_trk_g1_0
T_23_17_wire_logic_cluster/lc_3/in_0

T_22_15_wire_logic_cluster/lc_4/out
T_21_15_sp4_h_l_0
T_24_15_sp4_v_t_37
T_24_19_lc_trk_g1_0
T_24_19_wire_logic_cluster/lc_7/in_0

T_22_15_wire_logic_cluster/lc_4/out
T_23_15_sp12_h_l_0
T_24_15_lc_trk_g0_4
T_24_15_wire_logic_cluster/lc_2/in_0

T_22_15_wire_logic_cluster/lc_4/out
T_21_15_sp4_h_l_0
T_24_15_sp4_v_t_37
T_24_16_lc_trk_g3_5
T_24_16_wire_logic_cluster/lc_4/in_0

T_22_15_wire_logic_cluster/lc_4/out
T_21_15_sp4_h_l_0
T_24_15_sp4_v_t_37
T_24_19_lc_trk_g1_0
T_24_19_wire_logic_cluster/lc_5/in_0

T_22_15_wire_logic_cluster/lc_4/out
T_22_14_sp4_v_t_40
T_23_14_sp4_h_l_10
T_24_14_lc_trk_g2_2
T_24_14_wire_logic_cluster/lc_0/in_0

T_22_15_wire_logic_cluster/lc_4/out
T_21_15_sp4_h_l_0
T_24_15_sp4_v_t_37
T_24_19_lc_trk_g1_0
T_24_19_wire_logic_cluster/lc_6/in_3

T_22_15_wire_logic_cluster/lc_4/out
T_23_15_sp12_h_l_0
T_24_15_lc_trk_g0_4
T_24_15_wire_logic_cluster/lc_1/in_1

T_22_15_wire_logic_cluster/lc_4/out
T_22_15_lc_trk_g3_4
T_22_15_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_spr_address_qZ0Z_13
T_22_15_wire_logic_cluster/lc_5/out
T_21_15_sp4_h_l_2
T_24_15_sp4_v_t_42
T_23_17_lc_trk_g0_7
T_23_17_input_2_3
T_23_17_wire_logic_cluster/lc_3/in_2

T_22_15_wire_logic_cluster/lc_5/out
T_21_15_sp4_h_l_2
T_24_15_sp4_v_t_42
T_24_19_lc_trk_g0_7
T_24_19_input_2_7
T_24_19_wire_logic_cluster/lc_7/in_2

T_22_15_wire_logic_cluster/lc_5/out
T_23_15_sp4_h_l_10
T_24_15_lc_trk_g2_2
T_24_15_input_2_2
T_24_15_wire_logic_cluster/lc_2/in_2

T_22_15_wire_logic_cluster/lc_5/out
T_21_15_sp4_h_l_2
T_24_15_sp4_v_t_42
T_24_16_lc_trk_g2_2
T_24_16_input_2_4
T_24_16_wire_logic_cluster/lc_4/in_2

T_22_15_wire_logic_cluster/lc_5/out
T_21_15_sp4_h_l_2
T_24_15_sp4_v_t_42
T_24_19_lc_trk_g0_7
T_24_19_wire_logic_cluster/lc_6/in_1

T_22_15_wire_logic_cluster/lc_5/out
T_21_15_sp4_h_l_2
T_24_15_sp4_v_t_42
T_24_19_lc_trk_g0_7
T_24_19_input_2_5
T_24_19_wire_logic_cluster/lc_5/in_2

T_22_15_wire_logic_cluster/lc_5/out
T_22_14_sp4_v_t_42
T_23_14_sp4_h_l_7
T_24_14_lc_trk_g3_7
T_24_14_input_2_0
T_24_14_wire_logic_cluster/lc_0/in_2

T_22_15_wire_logic_cluster/lc_5/out
T_23_15_sp4_h_l_10
T_24_15_lc_trk_g2_2
T_24_15_wire_logic_cluster/lc_1/in_3

T_22_15_wire_logic_cluster/lc_5/out
T_22_15_lc_trk_g2_5
T_22_15_wire_logic_cluster/lc_5/in_0

End 

Net : N_1717_0
T_17_22_wire_logic_cluster/lc_7/out
T_17_21_sp4_v_t_46
T_17_17_sp4_v_t_42
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_6/cen

T_17_22_wire_logic_cluster/lc_7/out
T_17_21_sp4_v_t_46
T_17_17_sp4_v_t_42
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_6/cen

T_17_22_wire_logic_cluster/lc_7/out
T_17_21_sp4_v_t_46
T_17_17_sp4_v_t_42
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_6/cen

T_17_22_wire_logic_cluster/lc_7/out
T_17_21_sp4_v_t_46
T_17_17_sp4_v_t_42
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_6/cen

T_17_22_wire_logic_cluster/lc_7/out
T_17_21_sp4_v_t_46
T_17_17_sp4_v_t_42
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_6/cen

T_17_22_wire_logic_cluster/lc_7/out
T_17_21_sp4_v_t_46
T_17_17_sp4_v_t_42
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_6/cen

T_17_22_wire_logic_cluster/lc_7/out
T_17_21_sp4_v_t_46
T_17_17_sp4_v_t_42
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_6/cen

T_17_22_wire_logic_cluster/lc_7/out
T_17_21_sp4_v_t_46
T_17_17_sp4_v_t_42
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_6/cen

End 

Net : N_1693_0
T_16_26_wire_logic_cluster/lc_7/out
T_16_26_sp4_h_l_3
T_12_26_sp4_h_l_6
T_12_26_lc_trk_g1_3
T_12_26_wire_logic_cluster/lc_3/cen

T_16_26_wire_logic_cluster/lc_7/out
T_16_26_sp4_h_l_3
T_12_26_sp4_h_l_6
T_12_26_lc_trk_g1_3
T_12_26_wire_logic_cluster/lc_3/cen

T_16_26_wire_logic_cluster/lc_7/out
T_17_23_sp4_v_t_39
T_14_27_sp4_h_l_2
T_13_27_lc_trk_g0_2
T_13_27_wire_logic_cluster/lc_2/cen

T_16_26_wire_logic_cluster/lc_7/out
T_16_26_sp4_h_l_3
T_12_26_sp4_h_l_11
T_11_26_lc_trk_g1_3
T_11_26_wire_logic_cluster/lc_6/cen

T_16_26_wire_logic_cluster/lc_7/out
T_16_26_sp4_h_l_3
T_12_26_sp4_h_l_11
T_11_26_lc_trk_g1_3
T_11_26_wire_logic_cluster/lc_6/cen

T_16_26_wire_logic_cluster/lc_7/out
T_16_26_sp4_h_l_3
T_12_26_sp4_h_l_11
T_11_26_lc_trk_g1_3
T_11_26_wire_logic_cluster/lc_6/cen

T_16_26_wire_logic_cluster/lc_7/out
T_16_26_sp4_h_l_3
T_12_26_sp4_h_l_11
T_11_26_lc_trk_g1_3
T_11_26_wire_logic_cluster/lc_6/cen

T_16_26_wire_logic_cluster/lc_7/out
T_16_26_sp4_h_l_3
T_12_26_sp4_h_l_11
T_11_26_lc_trk_g1_3
T_11_26_wire_logic_cluster/lc_6/cen

End 

Net : M_this_spr_address_qZ0Z_11
T_22_15_wire_logic_cluster/lc_3/out
T_22_15_sp4_h_l_11
T_26_15_sp4_h_l_7
T_25_15_sp4_v_t_36
T_24_19_lc_trk_g1_1
T_24_19_wire_logic_cluster/lc_7/in_1

T_22_15_wire_logic_cluster/lc_3/out
T_23_14_sp4_v_t_39
T_23_17_lc_trk_g1_7
T_23_17_wire_logic_cluster/lc_3/in_1

T_22_15_wire_logic_cluster/lc_3/out
T_22_15_sp4_h_l_11
T_26_15_sp4_h_l_7
T_25_15_sp4_v_t_42
T_24_16_lc_trk_g3_2
T_24_16_wire_logic_cluster/lc_4/in_1

T_22_15_wire_logic_cluster/lc_3/out
T_22_15_sp4_h_l_11
T_26_15_sp4_h_l_7
T_25_15_sp4_v_t_36
T_24_19_lc_trk_g1_1
T_24_19_wire_logic_cluster/lc_5/in_1

T_22_15_wire_logic_cluster/lc_3/out
T_22_15_sp4_h_l_11
T_24_15_lc_trk_g3_6
T_24_15_wire_logic_cluster/lc_2/in_1

T_22_15_wire_logic_cluster/lc_3/out
T_22_15_sp4_h_l_11
T_26_15_sp4_h_l_7
T_25_15_sp4_v_t_36
T_24_19_lc_trk_g1_1
T_24_19_input_2_6
T_24_19_wire_logic_cluster/lc_6/in_2

T_22_15_wire_logic_cluster/lc_3/out
T_22_15_sp4_h_l_11
T_25_11_sp4_v_t_46
T_24_14_lc_trk_g3_6
T_24_14_wire_logic_cluster/lc_0/in_1

T_22_15_wire_logic_cluster/lc_3/out
T_22_15_sp4_h_l_11
T_24_15_lc_trk_g3_6
T_24_15_input_2_1
T_24_15_wire_logic_cluster/lc_1/in_2

T_22_15_wire_logic_cluster/lc_3/out
T_22_15_sp4_h_l_11
T_22_15_lc_trk_g0_6
T_22_15_wire_logic_cluster/lc_3/in_1

End 

Net : this_ppu.N_767_0
T_17_24_wire_logic_cluster/lc_1/out
T_18_22_sp4_v_t_46
T_19_22_sp4_h_l_11
T_21_22_lc_trk_g3_6
T_21_22_wire_logic_cluster/lc_4/in_3

T_17_24_wire_logic_cluster/lc_1/out
T_18_22_sp4_v_t_46
T_19_22_sp4_h_l_11
T_21_22_lc_trk_g3_6
T_21_22_wire_logic_cluster/lc_5/in_0

End 

Net : M_this_ext_address_qZ0Z_0
T_24_21_wire_logic_cluster/lc_0/out
T_24_21_sp4_h_l_5
T_26_21_lc_trk_g2_0
T_26_21_input_2_0
T_26_21_wire_logic_cluster/lc_0/in_2

T_24_21_wire_logic_cluster/lc_0/out
T_24_21_sp4_h_l_5
T_24_21_lc_trk_g0_0
T_24_21_input_2_0
T_24_21_wire_logic_cluster/lc_0/in_2

T_24_21_wire_logic_cluster/lc_0/out
T_21_21_sp12_h_l_0
T_20_21_sp12_v_t_23
T_20_25_sp4_v_t_41
T_20_29_sp4_v_t_42
T_16_33_span4_horz_r_1
T_17_33_lc_trk_g1_5
T_17_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : this_ppu.M_state_q_srsts_1_8
T_15_19_wire_logic_cluster/lc_6/out
T_15_17_sp4_v_t_41
T_12_17_sp4_h_l_10
T_14_17_lc_trk_g3_7
T_14_17_wire_logic_cluster/lc_1/in_1

End 

Net : M_this_oam_ram_write_data_19
T_9_26_wire_logic_cluster/lc_5/out
T_8_26_lc_trk_g2_5
T_8_26_wire_bram/ram/WDATA_3

End 

Net : M_this_oam_ram_write_data_20
T_9_26_wire_logic_cluster/lc_3/out
T_8_26_lc_trk_g3_3
T_8_26_wire_bram/ram/WDATA_4

End 

Net : M_this_oam_ram_write_data_23
T_9_26_wire_logic_cluster/lc_1/out
T_8_26_lc_trk_g2_1
T_8_26_wire_bram/ram/WDATA_7

End 

Net : this_vga_ramdac.N_24_mux
T_13_16_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g1_4
T_13_15_wire_logic_cluster/lc_5/in_0

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_16
T_9_17_wire_logic_cluster/lc_7/out
T_9_16_sp4_v_t_46
T_6_20_sp4_h_l_11
T_8_20_lc_trk_g2_6
T_8_20_wire_bram/ram/WDATA_0

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_11
T_12_19_wire_logic_cluster/lc_4/out
T_12_17_sp4_v_t_37
T_9_17_sp4_h_l_6
T_8_17_lc_trk_g1_6
T_8_17_wire_bram/ram/WDATA_11

End 

Net : M_this_oam_ram_read_data_11
T_8_23_wire_bram/ram/RDATA_11
T_0_23_span12_horz_0
T_12_11_sp12_v_t_23
T_12_19_lc_trk_g3_0
T_12_19_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_ramdac.m16
T_11_17_wire_logic_cluster/lc_2/out
T_11_17_sp4_h_l_9
T_13_17_lc_trk_g2_4
T_13_17_wire_logic_cluster/lc_4/in_0

End 

Net : M_this_oam_ram_write_data_18
T_9_26_wire_logic_cluster/lc_0/out
T_8_26_lc_trk_g2_0
T_8_26_wire_bram/ram/WDATA_2

End 

Net : this_ppu.oam_cache.M_oam_cache_read_data_2
T_9_21_wire_logic_cluster/lc_1/out
T_10_21_sp4_h_l_2
T_13_21_sp4_v_t_42
T_13_22_lc_trk_g3_2
T_13_22_wire_logic_cluster/lc_3/in_0

End 

Net : this_ppu.oam_cache.N_569_0
T_11_19_wire_logic_cluster/lc_4/out
T_11_18_sp4_v_t_40
T_8_18_sp4_h_l_5
T_8_18_lc_trk_g1_0
T_8_18_wire_bram/ram/WDATA_5

End 

Net : this_ppu.oam_cache.N_575_0
T_11_19_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_42
T_8_18_sp4_h_l_7
T_8_18_lc_trk_g0_2
T_8_18_wire_bram/ram/WDATA_4

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_17
T_11_23_wire_logic_cluster/lc_7/out
T_9_23_sp12_h_l_1
T_8_11_sp12_v_t_22
T_8_20_lc_trk_g3_6
T_8_20_wire_bram/ram/WDATA_1

End 

Net : this_vga_signals.M_lcounter_q_e_1_0_cascade_
T_16_17_wire_logic_cluster/lc_3/ltout
T_16_17_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_oam_ram_read_data_29
T_8_25_wire_bram/ram/RDATA_13
T_8_23_sp12_v_t_23
T_9_23_sp12_h_l_0
T_10_23_lc_trk_g0_4
T_10_23_wire_logic_cluster/lc_3/in_1

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_29
T_10_23_wire_logic_cluster/lc_3/out
T_10_19_sp4_v_t_43
T_7_19_sp4_h_l_6
T_8_19_lc_trk_g3_6
T_8_19_wire_bram/ram/WDATA_13

End 

Net : M_this_map_address_qc_2_0
T_23_25_wire_logic_cluster/lc_3/out
T_24_26_lc_trk_g2_3
T_24_26_wire_logic_cluster/lc_2/in_1

End 

Net : M_this_warmup_qZ0Z_2
T_9_22_wire_logic_cluster/lc_1/out
T_9_22_lc_trk_g3_1
T_9_22_wire_logic_cluster/lc_1/in_1

End 

Net : M_this_oam_ram_read_data_14
T_8_23_wire_bram/ram/RDATA_14
T_8_20_sp4_v_t_42
T_8_16_sp4_v_t_42
T_9_16_sp4_h_l_7
T_11_16_lc_trk_g3_2
T_11_16_wire_logic_cluster/lc_6/in_1

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_27
T_11_22_wire_logic_cluster/lc_0/out
T_11_19_sp4_v_t_40
T_8_19_sp4_h_l_5
T_8_19_lc_trk_g1_0
T_8_19_wire_bram/ram/WDATA_11

End 

Net : M_this_oam_ram_read_data_27
T_8_25_wire_bram/ram/RDATA_11
T_8_24_sp4_v_t_40
T_9_24_sp4_h_l_10
T_12_20_sp4_v_t_47
T_11_22_lc_trk_g0_1
T_11_22_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_14
T_11_16_wire_logic_cluster/lc_6/out
T_11_13_sp4_v_t_36
T_8_17_sp4_h_l_1
T_8_17_lc_trk_g0_4
T_8_17_wire_bram/ram/WDATA_14

End 

Net : M_this_oam_ram_read_data_28
T_8_25_wire_bram/ram/RDATA_12
T_8_24_sp4_v_t_38
T_9_24_sp4_h_l_8
T_10_24_lc_trk_g3_0
T_10_24_wire_logic_cluster/lc_6/in_1

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_28
T_10_24_wire_logic_cluster/lc_6/out
T_9_24_sp12_h_l_0
T_8_12_sp12_v_t_23
T_8_19_lc_trk_g3_3
T_8_19_wire_bram/ram/WDATA_12

End 

Net : this_ppu.m13_0_i_1
T_14_20_wire_logic_cluster/lc_7/out
T_13_20_lc_trk_g2_7
T_13_20_wire_logic_cluster/lc_1/in_0

End 

Net : this_vga_ramdac.m19
T_11_17_wire_logic_cluster/lc_3/out
T_11_17_sp4_h_l_11
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_ext_address_qZ0Z_2
T_26_18_wire_logic_cluster/lc_2/out
T_26_17_sp4_v_t_36
T_26_21_lc_trk_g0_1
T_26_21_wire_logic_cluster/lc_2/in_1

T_26_18_wire_logic_cluster/lc_2/out
T_26_18_lc_trk_g0_2
T_26_18_input_2_2
T_26_18_wire_logic_cluster/lc_2/in_2

T_26_18_wire_logic_cluster/lc_2/out
T_26_17_sp4_v_t_36
T_26_21_sp4_v_t_36
T_26_25_sp4_v_t_41
T_26_29_sp4_v_t_42
T_22_33_span4_horz_r_1
T_22_33_lc_trk_g0_1
T_22_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_M_this_warmup_d_cry_23
T_9_24_wire_logic_cluster/lc_6/cout
T_9_24_wire_logic_cluster/lc_7/in_3

Net : this_ppu.M_this_state_q_srsts_i_i_0_0Z0Z_15
T_20_22_wire_logic_cluster/lc_7/out
T_20_23_lc_trk_g1_7
T_20_23_wire_logic_cluster/lc_7/in_1

End 

Net : this_ppu.N_235_2_0_cascade_
T_20_22_wire_logic_cluster/lc_6/ltout
T_20_22_wire_logic_cluster/lc_7/in_2

End 

Net : this_ppu_M_this_map_address_d_4_sqmuxa_0_a3_i_o3_i_a3_0
T_19_25_wire_logic_cluster/lc_5/out
T_11_25_sp12_h_l_1
T_15_25_lc_trk_g1_2
T_15_25_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.N_2_0_cascade_
T_13_17_wire_logic_cluster/lc_5/ltout
T_13_17_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_warmup_qZ0Z_3
T_9_22_wire_logic_cluster/lc_2/out
T_9_22_lc_trk_g1_2
T_9_22_wire_logic_cluster/lc_2/in_1

End 

Net : N_1415_cascade_
T_21_23_wire_logic_cluster/lc_1/ltout
T_21_23_wire_logic_cluster/lc_2/in_2

End 

Net : this_ppu.oam_cache.M_oam_cache_read_data_1
T_13_18_wire_logic_cluster/lc_5/out
T_14_17_sp4_v_t_43
T_14_21_sp4_v_t_43
T_13_22_lc_trk_g3_3
T_13_22_wire_logic_cluster/lc_1/in_3

End 

Net : un1_M_this_state_q_7_i_0_a3_0_0_cascade_
T_23_23_wire_logic_cluster/lc_4/ltout
T_23_23_wire_logic_cluster/lc_5/in_2

End 

Net : this_ppu.N_1425
T_20_24_wire_logic_cluster/lc_2/out
T_21_21_sp4_v_t_45
T_21_22_lc_trk_g3_5
T_21_22_wire_logic_cluster/lc_5/in_1

T_20_24_wire_logic_cluster/lc_2/out
T_19_24_lc_trk_g2_2
T_19_24_wire_logic_cluster/lc_0/in_0

T_20_24_wire_logic_cluster/lc_2/out
T_19_24_lc_trk_g2_2
T_19_24_wire_logic_cluster/lc_2/in_0

End 

Net : un1_M_this_warmup_d_cry_22
T_9_24_wire_logic_cluster/lc_5/cout
T_9_24_wire_logic_cluster/lc_6/in_3

Net : this_ppu.un1_M_pixel_cnt_d_1_sqmuxa_0_i_0_0
T_15_19_wire_logic_cluster/lc_2/out
T_16_18_sp4_v_t_37
T_16_22_lc_trk_g0_0
T_16_22_input_2_2
T_16_22_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_warmup_qZ0Z_4
T_9_22_wire_logic_cluster/lc_3/out
T_9_22_lc_trk_g1_3
T_9_22_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_oam_ram_read_data_24
T_8_25_wire_bram/ram/RDATA_8
T_8_25_sp4_h_l_3
T_11_21_sp4_v_t_44
T_11_17_sp4_v_t_40
T_10_19_lc_trk_g1_5
T_10_19_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_oam_ram_read_data_13
T_8_23_wire_bram/ram/RDATA_13
T_8_23_sp4_h_l_9
T_7_19_sp4_v_t_44
T_6_21_lc_trk_g0_2
T_6_21_wire_logic_cluster/lc_3/in_3

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_18
T_10_23_wire_logic_cluster/lc_0/out
T_11_20_sp4_v_t_41
T_8_20_sp4_h_l_10
T_8_20_lc_trk_g1_7
T_8_20_wire_bram/ram/WDATA_2

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_13
T_6_21_wire_logic_cluster/lc_3/out
T_6_17_sp4_v_t_43
T_7_17_sp4_h_l_6
T_8_17_lc_trk_g3_6
T_8_17_wire_bram/ram/WDATA_13

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_24
T_10_19_wire_logic_cluster/lc_5/out
T_9_19_sp4_h_l_2
T_8_19_lc_trk_g0_2
T_8_19_wire_bram/ram/WDATA_8

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_19
T_10_23_wire_logic_cluster/lc_6/out
T_10_20_sp4_v_t_36
T_7_20_sp4_h_l_1
T_8_20_lc_trk_g2_1
T_8_20_wire_bram/ram/WDATA_3

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_25
T_9_21_wire_logic_cluster/lc_7/out
T_10_19_sp4_v_t_42
T_7_19_sp4_h_l_7
T_8_19_lc_trk_g2_7
T_8_19_wire_bram/ram/WDATA_9

End 

Net : M_this_oam_ram_read_data_25
T_8_25_wire_bram/ram/RDATA_9
T_9_24_sp4_v_t_45
T_9_20_sp4_v_t_45
T_9_21_lc_trk_g3_5
T_9_21_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_ext_address_qZ0Z_1
T_27_22_wire_logic_cluster/lc_2/out
T_26_21_lc_trk_g2_2
T_26_21_wire_logic_cluster/lc_1/in_1

T_27_22_wire_logic_cluster/lc_2/out
T_27_22_lc_trk_g0_2
T_27_22_input_2_2
T_27_22_wire_logic_cluster/lc_2/in_2

T_27_22_wire_logic_cluster/lc_2/out
T_27_22_sp4_h_l_9
T_26_22_sp4_v_t_38
T_26_26_sp4_v_t_46
T_26_30_sp4_v_t_46
T_26_33_lc_trk_g0_6
T_26_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_M_this_warmup_d_cry_21
T_9_24_wire_logic_cluster/lc_4/cout
T_9_24_wire_logic_cluster/lc_5/in_3

Net : this_ppu.oam_cache.M_oam_cache_write_data_31
T_10_23_wire_logic_cluster/lc_5/out
T_11_19_sp4_v_t_46
T_8_19_sp4_h_l_11
T_8_19_lc_trk_g1_6
T_8_19_wire_bram/ram/WDATA_15

End 

Net : M_this_oam_ram_read_data_31
T_8_25_wire_bram/ram/RDATA_15
T_8_23_sp4_v_t_45
T_9_23_sp4_h_l_8
T_10_23_lc_trk_g2_0
T_10_23_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_map_address_qc_6_0_cascade_
T_23_24_wire_logic_cluster/lc_6/ltout
T_23_24_wire_logic_cluster/lc_7/in_2

End 

Net : M_this_warmup_qZ0Z_5
T_9_22_wire_logic_cluster/lc_4/out
T_9_22_lc_trk_g3_4
T_9_22_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_oam_ram_write_data_17
T_9_27_wire_logic_cluster/lc_6/out
T_8_26_lc_trk_g3_6
T_8_26_wire_bram/ram/WDATA_1

End 

Net : this_ppu.N_235_2_0
T_20_22_wire_logic_cluster/lc_6/out
T_19_23_lc_trk_g1_6
T_19_23_wire_logic_cluster/lc_2/in_1

End 

Net : M_this_data_count_q_s_13
T_14_25_wire_logic_cluster/lc_5/out
T_13_25_sp4_h_l_2
T_15_25_lc_trk_g3_7
T_15_25_wire_logic_cluster/lc_4/in_0

End 

Net : M_this_data_count_q_cry_12
T_14_25_wire_logic_cluster/lc_4/cout
T_14_25_wire_logic_cluster/lc_5/in_3

End 

Net : un1_M_this_warmup_d_cry_20
T_9_24_wire_logic_cluster/lc_3/cout
T_9_24_wire_logic_cluster/lc_4/in_3

Net : M_this_warmup_qZ0Z_6
T_9_22_wire_logic_cluster/lc_5/out
T_9_22_lc_trk_g1_5
T_9_22_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_ctrl_flags_qZ0Z_5
T_26_18_wire_logic_cluster/lc_1/out
T_22_18_sp12_h_l_1
T_10_18_sp12_h_l_1
T_16_18_lc_trk_g0_6
T_16_18_input_2_0
T_16_18_wire_logic_cluster/lc_0/in_2

T_26_18_wire_logic_cluster/lc_1/out
T_26_18_lc_trk_g1_1
T_26_18_wire_logic_cluster/lc_1/in_1

End 

Net : M_this_ext_address_qZ0Z_3
T_27_22_wire_logic_cluster/lc_4/out
T_26_21_lc_trk_g2_4
T_26_21_wire_logic_cluster/lc_3/in_1

T_27_22_wire_logic_cluster/lc_4/out
T_27_22_lc_trk_g0_4
T_27_22_input_2_4
T_27_22_wire_logic_cluster/lc_4/in_2

T_27_22_wire_logic_cluster/lc_4/out
T_26_22_sp4_h_l_0
T_29_22_sp4_v_t_37
T_30_26_sp4_h_l_0
T_33_26_span4_vert_t_14
T_33_28_lc_trk_g0_2
T_33_28_wire_io_cluster/io_0/D_OUT_0

End 

Net : M_this_map_ram_read_data_6
T_25_31_wire_bram/ram/RDATA_9
T_24_31_sp12_h_l_0
T_23_19_sp12_v_t_23
T_23_19_sp4_v_t_45
T_23_15_sp4_v_t_46
T_22_16_lc_trk_g3_6
T_22_16_wire_logic_cluster/lc_4/in_1

T_25_31_wire_bram/ram/RDATA_9
T_24_31_sp12_h_l_0
T_23_19_sp12_v_t_23
T_24_19_sp12_h_l_0
T_28_19_lc_trk_g1_3
T_28_19_wire_logic_cluster/lc_5/in_3

End 

Net : un1_M_this_warmup_d_cry_19
T_9_24_wire_logic_cluster/lc_2/cout
T_9_24_wire_logic_cluster/lc_3/in_3

Net : this_ppu.oam_cache.N_579_0
T_7_21_wire_logic_cluster/lc_6/out
T_7_18_sp4_v_t_36
T_8_18_sp4_h_l_1
T_8_18_lc_trk_g0_4
T_8_18_wire_bram/ram/WDATA_2

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_10
T_9_17_wire_logic_cluster/lc_6/out
T_8_17_lc_trk_g2_6
T_8_17_wire_bram/ram/WDATA_10

End 

Net : M_this_oam_ram_read_data_10
T_8_23_wire_bram/ram/RDATA_10
T_8_21_sp4_v_t_39
T_8_17_sp4_v_t_39
T_9_17_sp4_h_l_2
T_9_17_lc_trk_g0_7
T_9_17_wire_logic_cluster/lc_6/in_3

End 

Net : N_1058
T_23_23_wire_logic_cluster/lc_3/out
T_23_22_sp4_v_t_38
T_23_24_lc_trk_g3_3
T_23_24_input_2_0
T_23_24_wire_logic_cluster/lc_0/in_2

End 

Net : N_765_0_cascade_
T_18_24_wire_logic_cluster/lc_4/ltout
T_18_24_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_warmup_qZ0Z_7
T_9_22_wire_logic_cluster/lc_6/out
T_9_22_lc_trk_g1_6
T_9_22_wire_logic_cluster/lc_6/in_1

End 

Net : M_this_oam_ram_read_data_9
T_8_23_wire_bram/ram/RDATA_9
T_8_17_sp12_v_t_23
T_9_17_sp12_h_l_0
T_9_17_lc_trk_g1_3
T_9_17_wire_logic_cluster/lc_5/in_1

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_9
T_9_17_wire_logic_cluster/lc_5/out
T_8_17_lc_trk_g2_5
T_8_17_wire_bram/ram/WDATA_9

End 

Net : M_this_map_ram_read_data_7
T_25_31_wire_bram/ram/RDATA_13
T_25_21_sp12_v_t_23
T_25_9_sp12_v_t_23
T_25_13_sp4_v_t_41
T_22_17_sp4_h_l_9
T_23_17_lc_trk_g2_1
T_23_17_wire_logic_cluster/lc_4/in_1

T_25_31_wire_bram/ram/RDATA_13
T_25_21_sp12_v_t_23
T_25_9_sp12_v_t_23
T_25_13_sp4_v_t_41
T_22_17_sp4_h_l_9
T_25_17_sp4_v_t_44
T_24_19_lc_trk_g2_1
T_24_19_wire_logic_cluster/lc_4/in_3

End 

Net : M_this_oam_ram_read_data_26
T_8_25_wire_bram/ram/RDATA_10
T_8_21_sp4_v_t_47
T_5_21_sp4_h_l_4
T_7_21_lc_trk_g3_1
T_7_21_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_oam_ram_read_data_12
T_8_23_wire_bram/ram/RDATA_12
T_8_19_sp4_v_t_43
T_7_21_lc_trk_g0_6
T_7_21_wire_logic_cluster/lc_1/in_1

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_12
T_7_21_wire_logic_cluster/lc_1/out
T_8_17_sp4_v_t_38
T_9_17_sp4_h_l_3
T_8_17_lc_trk_g1_3
T_8_17_wire_bram/ram/WDATA_12

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_26
T_7_21_wire_logic_cluster/lc_7/out
T_8_18_sp4_v_t_39
T_8_19_lc_trk_g3_7
T_8_19_wire_bram/ram/WDATA_10

End 

Net : M_this_map_ram_read_data_5
T_25_32_wire_bram/ram/RDATA_5
T_25_28_sp4_v_t_41
T_25_24_sp4_v_t_37
T_25_20_sp4_v_t_38
T_25_16_sp4_v_t_43
T_22_16_sp4_h_l_6
T_22_16_lc_trk_g0_3
T_22_16_wire_logic_cluster/lc_0/in_1

T_25_32_wire_bram/ram/RDATA_5
T_25_28_sp4_v_t_41
T_25_24_sp4_v_t_37
T_25_20_sp4_v_t_38
T_26_20_sp4_h_l_3
T_29_16_sp4_v_t_38
T_28_19_lc_trk_g2_6
T_28_19_wire_logic_cluster/lc_6/in_0

End 

Net : M_this_ext_address_qZ0Z_4
T_27_22_wire_logic_cluster/lc_5/out
T_26_21_lc_trk_g2_5
T_26_21_wire_logic_cluster/lc_4/in_1

T_27_22_wire_logic_cluster/lc_5/out
T_27_22_lc_trk_g1_5
T_27_22_wire_logic_cluster/lc_5/in_1

T_27_22_wire_logic_cluster/lc_5/out
T_25_22_sp4_h_l_7
T_29_22_sp4_h_l_10
T_33_22_span4_horz_1
T_33_22_span4_vert_t_12
T_33_23_lc_trk_g1_4
T_33_23_wire_io_cluster/io_1/D_OUT_0

End 

Net : this_vga_ramdac.m6_cascade_
T_13_16_wire_logic_cluster/lc_5/ltout
T_13_16_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_ext_address_qZ0Z_7
T_26_23_wire_logic_cluster/lc_1/out
T_27_20_sp4_v_t_43
T_26_21_lc_trk_g3_3
T_26_21_wire_logic_cluster/lc_7/in_1

T_26_23_wire_logic_cluster/lc_1/out
T_26_23_lc_trk_g3_1
T_26_23_wire_logic_cluster/lc_1/in_1

T_26_23_wire_logic_cluster/lc_1/out
T_26_12_sp12_v_t_22
T_26_0_span12_vert_22
T_26_5_sp4_v_t_40
T_27_5_sp4_h_l_10
T_31_5_sp4_h_l_10
T_33_5_lc_trk_g1_2
T_33_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_M_this_warmup_d_cry_18
T_9_24_wire_logic_cluster/lc_1/cout
T_9_24_wire_logic_cluster/lc_2/in_3

Net : this_ppu.M_screen_y_qZ0Z_4
T_14_18_wire_logic_cluster/lc_0/out
T_14_18_sp4_h_l_5
T_18_18_sp4_h_l_8
T_22_18_sp4_h_l_8
T_22_18_lc_trk_g0_5
T_22_18_input_2_5
T_22_18_wire_logic_cluster/lc_5/in_2

T_14_18_wire_logic_cluster/lc_0/out
T_14_18_sp4_h_l_5
T_13_18_sp4_v_t_40
T_13_21_lc_trk_g1_0
T_13_21_wire_logic_cluster/lc_7/in_0

T_14_18_wire_logic_cluster/lc_0/out
T_15_16_sp4_v_t_44
T_15_20_lc_trk_g1_1
T_15_20_wire_logic_cluster/lc_3/in_3

T_14_18_wire_logic_cluster/lc_0/out
T_14_18_sp4_h_l_5
T_18_18_sp4_h_l_8
T_22_18_sp4_h_l_8
T_23_18_lc_trk_g2_0
T_23_18_wire_logic_cluster/lc_2/in_0

T_14_18_wire_logic_cluster/lc_0/out
T_14_18_sp4_h_l_5
T_18_18_sp4_h_l_8
T_22_18_sp4_h_l_8
T_23_18_lc_trk_g3_0
T_23_18_wire_logic_cluster/lc_1/in_0

T_14_18_wire_logic_cluster/lc_0/out
T_14_18_lc_trk_g3_0
T_14_18_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.oam_cache.mem_6
T_8_18_wire_bram/ram/RDATA_6
T_8_15_sp12_v_t_22
T_9_15_sp12_h_l_1
T_19_15_sp4_h_l_10
T_22_15_sp4_v_t_38
T_22_17_lc_trk_g2_3
T_22_17_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_warmup_qZ0Z_8
T_9_22_wire_logic_cluster/lc_7/out
T_9_22_lc_trk_g3_7
T_9_22_wire_logic_cluster/lc_7/in_1

End 

Net : this_ppu.M_screen_y_qZ0Z_5
T_23_18_wire_logic_cluster/lc_2/out
T_23_17_sp4_v_t_36
T_23_18_lc_trk_g2_4
T_23_18_wire_logic_cluster/lc_4/in_0

T_23_18_wire_logic_cluster/lc_2/out
T_22_17_lc_trk_g2_2
T_22_17_wire_logic_cluster/lc_5/in_1

T_23_18_wire_logic_cluster/lc_2/out
T_23_8_sp12_v_t_23
T_12_20_sp12_h_l_0
T_15_20_lc_trk_g0_0
T_15_20_wire_logic_cluster/lc_3/in_1

T_23_18_wire_logic_cluster/lc_2/out
T_23_17_sp4_v_t_36
T_23_18_lc_trk_g2_4
T_23_18_input_2_2
T_23_18_wire_logic_cluster/lc_2/in_2

T_23_18_wire_logic_cluster/lc_2/out
T_23_17_sp4_v_t_36
T_23_18_lc_trk_g3_4
T_23_18_input_2_1
T_23_18_wire_logic_cluster/lc_1/in_2

End 

Net : this_ppu.M_screen_y_qZ0Z_2
T_14_22_wire_logic_cluster/lc_3/out
T_15_19_sp4_v_t_47
T_15_20_lc_trk_g3_7
T_15_20_wire_logic_cluster/lc_5/in_3

T_14_22_wire_logic_cluster/lc_3/out
T_14_22_lc_trk_g0_3
T_14_22_wire_logic_cluster/lc_4/in_1

T_14_22_wire_logic_cluster/lc_3/out
T_14_22_lc_trk_g0_3
T_14_22_input_2_3
T_14_22_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_state_qZ0Z_1
T_20_23_wire_logic_cluster/lc_0/out
T_20_23_lc_trk_g1_0
T_20_23_wire_logic_cluster/lc_3/in_0

T_20_23_wire_logic_cluster/lc_0/out
T_20_23_sp4_h_l_5
T_24_23_sp4_h_l_1
T_27_19_sp4_v_t_42
T_27_15_sp4_v_t_47
T_26_18_lc_trk_g3_7
T_26_18_wire_logic_cluster/lc_1/in_3

T_20_23_wire_logic_cluster/lc_0/out
T_20_23_sp4_h_l_5
T_24_23_sp4_h_l_1
T_27_19_sp4_v_t_42
T_27_15_sp4_v_t_47
T_26_18_lc_trk_g3_7
T_26_18_wire_logic_cluster/lc_5/in_3

T_20_23_wire_logic_cluster/lc_0/out
T_20_23_sp4_h_l_5
T_24_23_sp4_h_l_1
T_26_23_lc_trk_g2_4
T_26_23_wire_logic_cluster/lc_4/in_0

T_20_23_wire_logic_cluster/lc_0/out
T_21_21_sp4_v_t_44
T_22_21_sp4_h_l_2
T_23_21_lc_trk_g3_2
T_23_21_wire_logic_cluster/lc_2/in_1

T_20_23_wire_logic_cluster/lc_0/out
T_20_23_lc_trk_g0_0
T_20_23_wire_logic_cluster/lc_0/in_0

End 

Net : N_815_0
T_20_23_wire_logic_cluster/lc_3/out
T_20_22_lc_trk_g1_3
T_20_22_wire_logic_cluster/lc_3/in_1

T_20_23_wire_logic_cluster/lc_3/out
T_21_22_lc_trk_g3_3
T_21_22_wire_logic_cluster/lc_7/in_1

T_20_23_wire_logic_cluster/lc_3/out
T_20_22_sp4_v_t_38
T_17_22_sp4_h_l_3
T_18_22_lc_trk_g3_3
T_18_22_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_ramdac.i2_mux_cascade_
T_13_16_wire_logic_cluster/lc_0/ltout
T_13_16_wire_logic_cluster/lc_1/in_2

End 

Net : M_this_ext_address_qZ0Z_5
T_27_22_wire_logic_cluster/lc_6/out
T_26_21_lc_trk_g2_6
T_26_21_wire_logic_cluster/lc_5/in_1

T_27_22_wire_logic_cluster/lc_6/out
T_27_22_lc_trk_g0_6
T_27_22_input_2_6
T_27_22_wire_logic_cluster/lc_6/in_2

T_27_22_wire_logic_cluster/lc_6/out
T_27_22_sp4_h_l_1
T_31_22_sp4_h_l_1
T_33_18_span4_vert_t_12
T_33_21_lc_trk_g0_4
T_33_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_1151_3
T_22_23_wire_logic_cluster/lc_3/out
T_21_22_lc_trk_g2_3
T_21_22_wire_logic_cluster/lc_6/in_1

T_22_23_wire_logic_cluster/lc_3/out
T_21_22_lc_trk_g2_3
T_21_22_input_2_7
T_21_22_wire_logic_cluster/lc_7/in_2

End 

Net : M_this_data_count_q_s_10
T_14_25_wire_logic_cluster/lc_2/out
T_15_25_sp4_h_l_4
T_15_25_lc_trk_g1_1
T_15_25_wire_logic_cluster/lc_2/in_0

End 

Net : M_this_data_count_q_cry_9
T_14_25_wire_logic_cluster/lc_1/cout
T_14_25_wire_logic_cluster/lc_2/in_3

Net : un1_M_this_warmup_d_cry_17
T_9_24_wire_logic_cluster/lc_0/cout
T_9_24_wire_logic_cluster/lc_1/in_3

Net : this_vga_signals.if_N_6_0_0_0
T_17_21_wire_logic_cluster/lc_1/out
T_16_20_lc_trk_g2_1
T_16_20_wire_logic_cluster/lc_5/in_0

End 

Net : this_ppu.M_screen_y_qZ0Z_6
T_23_18_wire_logic_cluster/lc_1/out
T_23_18_sp4_h_l_7
T_22_18_sp4_v_t_42
T_22_21_lc_trk_g1_2
T_22_21_wire_logic_cluster/lc_1/in_0

T_23_18_wire_logic_cluster/lc_1/out
T_23_18_sp4_h_l_7
T_22_18_sp4_v_t_42
T_22_21_lc_trk_g0_2
T_22_21_input_2_6
T_22_21_wire_logic_cluster/lc_6/in_2

T_23_18_wire_logic_cluster/lc_1/out
T_23_18_sp4_h_l_7
T_19_18_sp4_h_l_7
T_18_18_sp4_v_t_36
T_17_22_lc_trk_g1_1
T_17_22_input_2_0
T_17_22_wire_logic_cluster/lc_0/in_2

End 

Net : M_this_ext_address_qZ0Z_9
T_23_20_wire_logic_cluster/lc_0/out
T_24_18_sp4_v_t_44
T_25_22_sp4_h_l_3
T_26_22_lc_trk_g3_3
T_26_22_wire_logic_cluster/lc_1/in_1

T_23_20_wire_logic_cluster/lc_0/out
T_24_18_sp4_v_t_44
T_24_22_sp4_v_t_37
T_24_26_sp4_v_t_37
T_24_30_sp4_v_t_37
T_24_33_span4_horz_r_2
T_25_33_lc_trk_g0_6
T_25_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_21
T_9_21_wire_logic_cluster/lc_2/out
T_8_20_lc_trk_g3_2
T_8_20_wire_bram/ram/WDATA_5

End 

Net : this_ppu.oam_cache.N_577_0
T_9_17_wire_logic_cluster/lc_2/out
T_8_18_lc_trk_g1_2
T_8_18_wire_bram/ram/WDATA_3

End 

Net : M_this_oam_ram_read_data_8
T_8_23_wire_bram/ram/RDATA_8
T_9_20_sp4_v_t_39
T_9_16_sp4_v_t_47
T_9_17_lc_trk_g2_7
T_9_17_wire_logic_cluster/lc_4/in_3

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_8
T_9_17_wire_logic_cluster/lc_4/out
T_8_17_lc_trk_g2_4
T_8_17_wire_bram/ram/WDATA_8

End 

Net : this_ppu.oam_cache.N_561_0
T_7_17_wire_logic_cluster/lc_7/out
T_8_18_lc_trk_g2_7
T_8_18_wire_bram/ram/WDATA_7

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_22
T_9_21_wire_logic_cluster/lc_4/out
T_8_20_lc_trk_g2_4
T_8_20_wire_bram/ram/WDATA_6

End 

Net : this_ppu.oam_cache.N_567_0
T_9_17_wire_logic_cluster/lc_3/out
T_8_18_lc_trk_g1_3
T_8_18_wire_bram/ram/WDATA_6

End 

Net : N_1066
T_22_23_wire_logic_cluster/lc_4/out
T_23_24_lc_trk_g2_4
T_23_24_wire_logic_cluster/lc_7/in_1

End 

Net : un1_M_this_oam_address_q_c6
T_15_26_wire_logic_cluster/lc_2/out
T_14_26_lc_trk_g2_2
T_14_26_wire_logic_cluster/lc_5/in_3

End 

Net : un1_M_this_oam_address_q_c3
T_16_26_wire_logic_cluster/lc_2/out
T_15_26_lc_trk_g3_2
T_15_26_wire_logic_cluster/lc_2/in_3

T_16_26_wire_logic_cluster/lc_2/out
T_17_26_lc_trk_g0_2
T_17_26_wire_logic_cluster/lc_5/in_3

End 

Net : this_ppu.un1_M_oam_cache_cnt_q_cry_1_THRU_CO
T_10_17_wire_logic_cluster/lc_2/out
T_5_17_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_17_lc_trk_g2_0
T_16_17_wire_logic_cluster/lc_2/in_0

End 

Net : this_ppu.un1_M_oam_cache_cnt_q_cry_1
T_10_17_wire_logic_cluster/lc_1/cout
T_10_17_wire_logic_cluster/lc_2/in_3

Net : this_ppu.M_oam_cache_cnt_qZ1Z_0
T_10_21_wire_logic_cluster/lc_5/out
T_10_14_sp12_v_t_22
T_10_17_lc_trk_g2_2
T_10_17_input_2_0
T_10_17_wire_logic_cluster/lc_0/in_2

T_10_21_wire_logic_cluster/lc_5/out
T_10_14_sp12_v_t_22
T_10_19_lc_trk_g3_6
T_10_19_wire_logic_cluster/lc_2/in_3

T_10_21_wire_logic_cluster/lc_5/out
T_11_20_sp4_v_t_43
T_8_20_sp4_h_l_6
T_8_20_lc_trk_g0_3
T_8_20_input0_7
T_8_20_wire_bram/ram/WADDR_0
T_8_18_upADDR_0
T_8_18_wire_bram/ram/WADDR_0

T_10_21_wire_logic_cluster/lc_5/out
T_11_20_sp4_v_t_43
T_8_20_sp4_h_l_6
T_8_20_lc_trk_g0_3
T_8_20_input0_7
T_8_20_wire_bram/ram/WADDR_0

T_10_21_wire_logic_cluster/lc_5/out
T_10_21_lc_trk_g2_5
T_10_21_input_2_5
T_10_21_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_spr_address_qZ0Z_2
T_22_14_wire_logic_cluster/lc_2/out
T_22_4_sp12_v_t_23
T_11_16_sp12_h_l_0
T_10_16_sp12_v_t_23
T_11_28_sp12_h_l_0
T_10_28_sp4_h_l_1
T_9_28_sp4_v_t_36
T_6_32_sp4_h_l_1
T_8_32_lc_trk_g3_4
T_8_32_input0_5
T_8_32_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_2/out
T_22_4_sp12_v_t_23
T_11_16_sp12_h_l_0
T_10_16_sp12_v_t_23
T_11_28_sp12_h_l_0
T_10_28_sp4_h_l_1
T_9_28_sp4_v_t_36
T_8_30_lc_trk_g0_1
T_8_30_input0_5
T_8_30_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_2/out
T_23_14_sp4_h_l_4
T_26_10_sp4_v_t_47
T_23_10_sp4_h_l_4
T_26_6_sp4_v_t_47
T_23_6_sp4_h_l_4
T_26_2_sp4_v_t_41
T_25_4_lc_trk_g1_4
T_25_4_input0_5
T_25_4_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_2/out
T_22_14_lc_trk_g1_2
T_22_14_wire_logic_cluster/lc_2/in_1

T_22_14_wire_logic_cluster/lc_2/out
T_22_4_sp12_v_t_23
T_11_16_sp12_h_l_0
T_10_16_sp12_v_t_23
T_0_28_span12_horz_4
T_8_28_lc_trk_g1_4
T_8_28_input0_5
T_8_28_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_2/out
T_23_14_sp4_h_l_4
T_26_14_sp4_v_t_44
T_26_18_sp4_v_t_44
T_26_22_sp4_v_t_44
T_26_26_sp4_v_t_40
T_25_28_lc_trk_g0_5
T_25_28_input0_5
T_25_28_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_2/out
T_23_14_sp4_h_l_4
T_26_10_sp4_v_t_47
T_23_10_sp4_h_l_4
T_26_6_sp4_v_t_47
T_23_6_sp4_h_l_4
T_25_6_lc_trk_g2_1
T_25_6_input0_5
T_25_6_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_2/out
T_23_14_sp4_h_l_4
T_26_14_sp4_v_t_44
T_26_18_sp4_v_t_44
T_26_22_sp4_v_t_44
T_25_24_lc_trk_g2_1
T_25_24_input0_5
T_25_24_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_2/out
T_23_14_sp4_h_l_4
T_26_14_sp4_v_t_44
T_26_18_sp4_v_t_44
T_26_22_sp4_v_t_44
T_25_26_lc_trk_g2_1
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_2/out
T_23_14_sp4_h_l_4
T_26_10_sp4_v_t_47
T_23_10_sp4_h_l_4
T_26_6_sp4_v_t_47
T_25_8_lc_trk_g0_1
T_25_8_input0_5
T_25_8_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_2/out
T_23_14_sp4_h_l_4
T_26_14_sp4_v_t_44
T_26_18_sp4_v_t_44
T_25_20_lc_trk_g2_1
T_25_20_input0_5
T_25_20_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_2/out
T_23_14_sp4_h_l_4
T_26_14_sp4_v_t_44
T_26_18_sp4_v_t_44
T_25_22_lc_trk_g2_1
T_25_22_input0_5
T_25_22_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_2/out
T_23_14_sp4_h_l_4
T_26_10_sp4_v_t_47
T_23_10_sp4_h_l_4
T_25_10_lc_trk_g2_1
T_25_10_input0_5
T_25_10_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_2/out
T_23_14_sp4_h_l_4
T_26_14_sp4_v_t_44
T_25_16_lc_trk_g2_1
T_25_16_input0_5
T_25_16_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_2/out
T_23_14_sp4_h_l_4
T_26_10_sp4_v_t_47
T_25_12_lc_trk_g0_1
T_25_12_input0_5
T_25_12_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_2/out
T_23_14_sp4_h_l_4
T_26_14_sp4_v_t_44
T_25_18_lc_trk_g2_1
T_25_18_input0_5
T_25_18_wire_bram/ram/WADDR_2

T_22_14_wire_logic_cluster/lc_2/out
T_23_14_sp4_h_l_4
T_25_14_lc_trk_g2_1
T_25_14_input0_5
T_25_14_wire_bram/ram/WADDR_2

End 

Net : this_ppu.N_798_0_cascade_
T_16_19_wire_logic_cluster/lc_2/ltout
T_16_19_wire_logic_cluster/lc_3/in_2

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_15
T_9_17_wire_logic_cluster/lc_1/out
T_8_17_lc_trk_g2_1
T_8_17_wire_bram/ram/WDATA_15

End 

Net : M_this_oam_ram_read_data_15
T_8_23_wire_bram/ram/RDATA_15
T_9_20_sp4_v_t_41
T_9_16_sp4_v_t_37
T_9_17_lc_trk_g3_5
T_9_17_wire_logic_cluster/lc_1/in_1

End 

Net : this_ppu.M_screen_y_qZ0Z_1
T_14_22_wire_logic_cluster/lc_2/out
T_12_22_sp4_h_l_1
T_15_18_sp4_v_t_42
T_15_20_lc_trk_g2_7
T_15_20_wire_logic_cluster/lc_1/in_0

T_14_22_wire_logic_cluster/lc_2/out
T_12_22_sp4_h_l_1
T_15_18_sp4_v_t_42
T_14_20_lc_trk_g1_7
T_14_20_wire_logic_cluster/lc_1/in_1

T_14_22_wire_logic_cluster/lc_2/out
T_12_22_sp4_h_l_1
T_15_18_sp4_v_t_42
T_14_22_lc_trk_g1_7
T_14_22_wire_logic_cluster/lc_2/in_0

T_14_22_wire_logic_cluster/lc_2/out
T_12_22_sp4_h_l_1
T_15_18_sp4_v_t_42
T_14_22_lc_trk_g1_7
T_14_22_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_ppu_vram_addr_7
T_14_18_wire_logic_cluster/lc_1/out
T_15_16_sp4_v_t_46
T_15_20_sp4_v_t_42
T_15_21_lc_trk_g2_2
T_15_21_wire_logic_cluster/lc_1/in_1

T_14_18_wire_logic_cluster/lc_1/out
T_15_16_sp4_v_t_46
T_15_20_lc_trk_g1_3
T_15_20_wire_logic_cluster/lc_1/in_1

T_14_18_wire_logic_cluster/lc_1/out
T_14_18_sp4_h_l_7
T_10_18_sp4_h_l_7
T_9_18_sp4_v_t_42
T_8_22_lc_trk_g1_7
T_8_22_input0_0
T_8_22_wire_bram/ram/WADDR_7

T_14_18_wire_logic_cluster/lc_1/out
T_15_16_sp4_v_t_46
T_15_20_sp4_v_t_42
T_14_22_lc_trk_g0_7
T_14_22_wire_logic_cluster/lc_2/in_1

T_14_18_wire_logic_cluster/lc_1/out
T_15_16_sp4_v_t_46
T_15_20_sp4_v_t_39
T_14_22_lc_trk_g0_2
T_14_22_wire_logic_cluster/lc_3/in_3

T_14_18_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g3_1
T_14_18_wire_logic_cluster/lc_1/in_1

T_14_18_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g2_1
T_14_18_input_2_1
T_14_18_wire_logic_cluster/lc_1/in_2

End 

Net : this_ppu.oam_cache.mem_5
T_8_18_wire_bram/ram/RDATA_5
T_8_15_sp4_v_t_44
T_9_15_sp4_h_l_2
T_13_15_sp4_h_l_2
T_17_15_sp4_h_l_5
T_21_15_sp4_h_l_1
T_21_15_lc_trk_g1_4
T_21_15_wire_logic_cluster/lc_6/in_3

End 

Net : M_this_ext_address_qZ0Z_6
T_27_22_wire_logic_cluster/lc_7/out
T_26_21_lc_trk_g3_7
T_26_21_input_2_6
T_26_21_wire_logic_cluster/lc_6/in_2

T_27_22_wire_logic_cluster/lc_7/out
T_27_22_lc_trk_g3_7
T_27_22_wire_logic_cluster/lc_7/in_1

T_27_22_wire_logic_cluster/lc_7/out
T_27_17_sp12_v_t_22
T_28_17_sp12_h_l_1
T_33_17_lc_trk_g0_2
T_33_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : bfn_9_24_0_
T_9_24_wire_logic_cluster/carry_in_mux/cout
T_9_24_wire_logic_cluster/lc_0/in_3

Net : this_ppu.N_762_0
T_10_18_wire_logic_cluster/lc_2/out
T_11_18_sp4_h_l_4
T_15_18_sp4_h_l_7
T_15_18_lc_trk_g1_2
T_15_18_wire_logic_cluster/lc_3/in_0

T_10_18_wire_logic_cluster/lc_2/out
T_11_18_sp4_h_l_4
T_14_14_sp4_v_t_47
T_14_17_lc_trk_g0_7
T_14_17_input_2_1
T_14_17_wire_logic_cluster/lc_1/in_2

End 

Net : this_ppu.m62_0_a2_0_o2_1
T_10_19_wire_logic_cluster/lc_2/out
T_10_18_lc_trk_g1_2
T_10_18_wire_logic_cluster/lc_2/in_3

End 

Net : M_this_ppu_oam_addr_3
T_10_18_wire_logic_cluster/lc_3/out
T_10_17_sp4_v_t_38
T_10_19_lc_trk_g3_3
T_10_19_wire_logic_cluster/lc_2/in_0

T_10_18_wire_logic_cluster/lc_3/out
T_9_18_lc_trk_g3_3
T_9_18_wire_logic_cluster/lc_2/in_0

T_10_18_wire_logic_cluster/lc_3/out
T_11_15_sp4_v_t_47
T_8_19_sp4_h_l_3
T_9_19_lc_trk_g3_3
T_9_19_wire_logic_cluster/lc_4/in_0

T_10_18_wire_logic_cluster/lc_3/out
T_11_15_sp4_v_t_47
T_8_19_sp4_h_l_3
T_9_19_lc_trk_g3_3
T_9_19_wire_logic_cluster/lc_6/in_0

T_10_18_wire_logic_cluster/lc_3/out
T_10_17_sp4_v_t_38
T_10_21_sp4_v_t_46
T_7_25_sp4_h_l_4
T_8_25_lc_trk_g2_4
T_8_25_input0_4
T_8_25_wire_bram/ram/RADDR_3
T_8_23_upADDR_3
T_8_23_wire_bram/ram/RADDR_3

T_10_18_wire_logic_cluster/lc_3/out
T_10_19_lc_trk_g0_3
T_10_19_wire_logic_cluster/lc_3/in_0

T_10_18_wire_logic_cluster/lc_3/out
T_10_17_sp4_v_t_38
T_10_21_sp4_v_t_46
T_7_25_sp4_h_l_4
T_8_25_lc_trk_g2_4
T_8_25_input0_4
T_8_25_wire_bram/ram/RADDR_3

T_10_18_wire_logic_cluster/lc_3/out
T_10_18_lc_trk_g3_3
T_10_18_wire_logic_cluster/lc_3/in_1

End 

Net : N_1097
T_23_25_wire_logic_cluster/lc_0/out
T_24_26_lc_trk_g2_0
T_24_26_input_2_2
T_24_26_wire_logic_cluster/lc_2/in_2

End 

Net : this_ppu.N_1196_1
T_11_18_wire_logic_cluster/lc_1/out
T_11_18_sp4_h_l_7
T_13_18_lc_trk_g3_2
T_13_18_wire_logic_cluster/lc_7/in_0

T_11_18_wire_logic_cluster/lc_1/out
T_11_18_sp4_h_l_7
T_13_18_lc_trk_g2_2
T_13_18_wire_logic_cluster/lc_2/in_0

End 

Net : M_this_ppu_oam_addr_1
T_9_20_wire_logic_cluster/lc_7/out
T_9_17_sp4_v_t_38
T_9_18_lc_trk_g3_6
T_9_18_wire_logic_cluster/lc_2/in_3

T_9_20_wire_logic_cluster/lc_7/out
T_10_17_sp4_v_t_39
T_10_18_lc_trk_g3_7
T_10_18_wire_logic_cluster/lc_1/in_3

T_9_20_wire_logic_cluster/lc_7/out
T_9_19_lc_trk_g1_7
T_9_19_wire_logic_cluster/lc_3/in_3

T_9_20_wire_logic_cluster/lc_7/out
T_9_19_lc_trk_g1_7
T_9_19_input_2_0
T_9_19_wire_logic_cluster/lc_0/in_2

T_9_20_wire_logic_cluster/lc_7/out
T_9_19_sp4_v_t_46
T_9_23_sp4_v_t_46
T_8_25_lc_trk_g0_0
T_8_25_input0_6
T_8_25_wire_bram/ram/RADDR_1
T_8_23_upADDR_1
T_8_23_wire_bram/ram/RADDR_1

T_9_20_wire_logic_cluster/lc_7/out
T_9_19_sp4_v_t_46
T_9_23_sp4_v_t_46
T_8_25_lc_trk_g0_0
T_8_25_input0_6
T_8_25_wire_bram/ram/RADDR_1

T_9_20_wire_logic_cluster/lc_7/out
T_9_20_lc_trk_g1_7
T_9_20_wire_logic_cluster/lc_7/in_1

End 

Net : this_ppu.m35_i_0_a3_1_3
T_9_18_wire_logic_cluster/lc_2/out
T_9_18_sp4_h_l_9
T_11_18_lc_trk_g2_4
T_11_18_wire_logic_cluster/lc_1/in_3

End 

Net : M_this_map_address_qZ0Z_0
T_24_26_wire_logic_cluster/lc_2/out
T_24_22_sp4_v_t_41
T_24_23_lc_trk_g3_1
T_24_23_input_2_0
T_24_23_wire_logic_cluster/lc_0/in_2

T_24_26_wire_logic_cluster/lc_2/out
T_25_23_sp4_v_t_45
T_22_23_sp4_h_l_8
T_23_23_lc_trk_g2_0
T_23_23_wire_logic_cluster/lc_5/in_3

T_24_26_wire_logic_cluster/lc_2/out
T_23_25_lc_trk_g3_2
T_23_25_wire_logic_cluster/lc_3/in_0

T_24_26_wire_logic_cluster/lc_2/out
T_25_23_sp4_v_t_45
T_25_27_sp4_v_t_46
T_25_31_sp4_v_t_39
T_25_32_lc_trk_g2_7
T_25_32_input0_7
T_25_32_wire_bram/ram/WADDR_0
T_25_30_upADDR_0
T_25_30_wire_bram/ram/WADDR_0

T_24_26_wire_logic_cluster/lc_2/out
T_25_23_sp4_v_t_45
T_25_27_sp4_v_t_46
T_25_31_sp4_v_t_39
T_25_32_lc_trk_g2_7
T_25_32_input0_7
T_25_32_wire_bram/ram/WADDR_0

T_24_26_wire_logic_cluster/lc_2/out
T_25_23_sp4_v_t_45
T_22_23_sp4_h_l_8
T_23_23_lc_trk_g2_0
T_23_23_wire_logic_cluster/lc_1/in_1

End 

Net : this_ppu.M_oam_cache_cnt_qZ0Z_2
T_16_17_wire_logic_cluster/lc_2/out
T_16_14_sp4_v_t_44
T_13_18_sp4_h_l_2
T_9_18_sp4_h_l_10
T_10_18_lc_trk_g3_2
T_10_18_input_2_1
T_10_18_wire_logic_cluster/lc_1/in_2

T_16_17_wire_logic_cluster/lc_2/out
T_11_17_sp12_h_l_0
T_10_17_lc_trk_g0_0
T_10_17_input_2_2
T_10_17_wire_logic_cluster/lc_2/in_2

T_16_17_wire_logic_cluster/lc_2/out
T_16_16_sp4_v_t_36
T_13_20_sp4_h_l_6
T_9_20_sp4_h_l_6
T_8_20_lc_trk_g1_6
T_8_20_input0_5
T_8_20_wire_bram/ram/WADDR_2
T_8_18_upADDR_2
T_8_18_wire_bram/ram/WADDR_2

T_16_17_wire_logic_cluster/lc_2/out
T_16_16_sp4_v_t_36
T_13_20_sp4_h_l_6
T_9_20_sp4_h_l_6
T_8_20_lc_trk_g1_6
T_8_20_input0_5
T_8_20_wire_bram/ram/WADDR_2

T_16_17_wire_logic_cluster/lc_2/out
T_16_17_lc_trk_g0_2
T_16_17_input_2_2
T_16_17_wire_logic_cluster/lc_2/in_2

End 

Net : this_ppu.m62_0_a2_0_o2_0_cascade_
T_10_18_wire_logic_cluster/lc_1/ltout
T_10_18_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_data_count_q_cry_8_THRU_CO
T_14_25_wire_logic_cluster/lc_1/out
T_14_25_sp4_h_l_7
T_16_25_lc_trk_g2_2
T_16_25_wire_logic_cluster/lc_1/in_1

End 

Net : M_this_data_count_q_cry_8
T_14_25_wire_logic_cluster/lc_0/cout
T_14_25_wire_logic_cluster/lc_1/in_3

Net : M_this_status_flags_qZ0Z_0
T_9_25_wire_logic_cluster/lc_3/out
T_9_24_sp4_v_t_38
T_9_20_sp4_v_t_43
T_10_20_sp4_h_l_11
T_11_20_lc_trk_g3_3
T_11_20_input_2_0
T_11_20_wire_logic_cluster/lc_0/in_2

T_9_25_wire_logic_cluster/lc_3/out
T_9_25_sp4_h_l_11
T_13_25_sp4_h_l_11
T_16_21_sp4_v_t_46
T_16_17_sp4_v_t_39
T_15_19_lc_trk_g1_2
T_15_19_input_2_3
T_15_19_wire_logic_cluster/lc_3/in_2

T_9_25_wire_logic_cluster/lc_3/out
T_9_25_lc_trk_g1_3
T_9_25_wire_logic_cluster/lc_3/in_3

T_9_25_wire_logic_cluster/lc_3/out
T_3_25_sp12_h_l_1
T_14_25_sp12_v_t_22
T_14_27_lc_trk_g2_5
T_14_27_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_data_count_q_cry_6_THRU_CO
T_14_24_wire_logic_cluster/lc_7/out
T_14_24_sp4_h_l_3
T_17_24_sp4_v_t_38
T_16_25_lc_trk_g2_6
T_16_25_wire_logic_cluster/lc_0/in_0

End 

Net : M_this_data_count_q_cry_6
T_14_24_wire_logic_cluster/lc_6/cout
T_14_24_wire_logic_cluster/lc_7/in_3

Net : this_ppu.M_oam_cache_cnt_qZ0Z_3
T_10_19_wire_logic_cluster/lc_4/out
T_9_19_sp4_h_l_0
T_10_19_lc_trk_g2_0
T_10_19_input_2_2
T_10_19_wire_logic_cluster/lc_2/in_2

T_10_19_wire_logic_cluster/lc_4/out
T_10_11_sp12_v_t_23
T_10_17_lc_trk_g2_4
T_10_17_wire_logic_cluster/lc_3/in_1

T_10_19_wire_logic_cluster/lc_4/out
T_9_19_sp4_h_l_0
T_8_19_sp4_v_t_37
T_8_20_lc_trk_g3_5
T_8_20_input0_4
T_8_20_wire_bram/ram/WADDR_3
T_8_18_upADDR_3
T_8_18_wire_bram/ram/WADDR_3

T_10_19_wire_logic_cluster/lc_4/out
T_9_19_sp4_h_l_0
T_8_19_sp4_v_t_37
T_8_20_lc_trk_g3_5
T_8_20_input0_4
T_8_20_wire_bram/ram/WADDR_3

T_10_19_wire_logic_cluster/lc_4/out
T_9_19_sp4_h_l_0
T_10_19_lc_trk_g2_0
T_10_19_input_2_4
T_10_19_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_warmup_qZ0Z_9
T_9_23_wire_logic_cluster/lc_0/out
T_9_23_lc_trk_g3_0
T_9_23_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_ctrl_flags_qZ0Z_6
T_26_18_wire_logic_cluster/lc_5/out
T_24_18_sp4_h_l_7
T_20_18_sp4_h_l_10
T_16_18_sp4_h_l_10
T_15_18_sp4_v_t_41
T_15_19_lc_trk_g3_1
T_15_19_input_2_6
T_15_19_wire_logic_cluster/lc_6/in_2

T_26_18_wire_logic_cluster/lc_5/out
T_24_18_sp4_h_l_7
T_20_18_sp4_h_l_10
T_16_18_sp4_h_l_10
T_15_14_sp4_v_t_47
T_15_17_lc_trk_g1_7
T_15_17_wire_logic_cluster/lc_2/in_0

T_26_18_wire_logic_cluster/lc_5/out
T_26_18_lc_trk_g3_5
T_26_18_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_data_count_q_cry_10
T_14_25_wire_logic_cluster/lc_2/cout
T_14_25_wire_logic_cluster/lc_3/in_3

Net : M_this_data_count_q_cry_11
T_14_25_wire_logic_cluster/lc_3/cout
T_14_25_wire_logic_cluster/lc_4/in_3

Net : M_this_data_count_q_cry_11_THRU_CO
T_14_25_wire_logic_cluster/lc_4/out
T_15_25_lc_trk_g0_4
T_15_25_wire_logic_cluster/lc_3/in_3

End 

Net : M_this_data_count_q_cry_10_THRU_CO
T_14_25_wire_logic_cluster/lc_3/out
T_15_25_lc_trk_g1_3
T_15_25_wire_logic_cluster/lc_1/in_1

End 

Net : this_ppu.oam_cache.M_oam_cache_read_data_18
T_7_19_wire_logic_cluster/lc_5/out
T_7_19_lc_trk_g1_5
T_7_19_wire_logic_cluster/lc_2/in_0

End 

Net : this_ppu.N_430_1_0_cascade_
T_18_23_wire_logic_cluster/lc_1/ltout
T_18_23_wire_logic_cluster/lc_2/in_2

End 

Net : this_ppu.M_oam_cache_cnt_qZ0Z_1
T_10_19_wire_logic_cluster/lc_0/out
T_10_16_sp4_v_t_40
T_10_17_lc_trk_g2_0
T_10_17_wire_logic_cluster/lc_1/in_1

T_10_19_wire_logic_cluster/lc_0/out
T_11_16_sp4_v_t_41
T_10_18_lc_trk_g1_4
T_10_18_wire_logic_cluster/lc_1/in_0

T_10_19_wire_logic_cluster/lc_0/out
T_10_16_sp4_v_t_40
T_7_20_sp4_h_l_10
T_8_20_lc_trk_g2_2
T_8_20_input0_6
T_8_20_wire_bram/ram/WADDR_1
T_8_18_upADDR_1
T_8_18_wire_bram/ram/WADDR_1

T_10_19_wire_logic_cluster/lc_0/out
T_10_16_sp4_v_t_40
T_7_20_sp4_h_l_10
T_8_20_lc_trk_g2_2
T_8_20_input0_6
T_8_20_wire_bram/ram/WADDR_1

T_10_19_wire_logic_cluster/lc_0/out
T_10_19_lc_trk_g0_0
T_10_19_wire_logic_cluster/lc_0/in_0

End 

Net : M_this_warmup_qZ0Z_10
T_9_23_wire_logic_cluster/lc_1/out
T_9_23_lc_trk_g3_1
T_9_23_wire_logic_cluster/lc_1/in_1

End 

Net : un1_M_this_oam_address_q_c5
T_17_25_wire_logic_cluster/lc_5/out
T_17_25_lc_trk_g2_5
T_17_25_wire_logic_cluster/lc_4/in_3

End 

Net : un1_M_this_oam_address_q_c2
T_17_24_wire_logic_cluster/lc_0/out
T_17_25_lc_trk_g0_0
T_17_25_wire_logic_cluster/lc_5/in_1

T_17_24_wire_logic_cluster/lc_0/out
T_17_22_sp4_v_t_45
T_17_26_lc_trk_g1_0
T_17_26_wire_logic_cluster/lc_4/in_3

T_17_24_wire_logic_cluster/lc_0/out
T_17_25_lc_trk_g0_0
T_17_25_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_ppu_oam_addr_2
T_10_18_wire_logic_cluster/lc_4/out
T_9_18_lc_trk_g3_4
T_9_18_wire_logic_cluster/lc_2/in_1

T_10_18_wire_logic_cluster/lc_4/out
T_10_18_lc_trk_g0_4
T_10_18_wire_logic_cluster/lc_1/in_1

T_10_18_wire_logic_cluster/lc_4/out
T_11_17_sp4_v_t_41
T_11_21_sp4_v_t_37
T_8_25_sp4_h_l_0
T_8_25_lc_trk_g0_5
T_8_25_input0_5
T_8_25_wire_bram/ram/RADDR_2
T_8_23_upADDR_2
T_8_23_wire_bram/ram/RADDR_2

T_10_18_wire_logic_cluster/lc_4/out
T_9_19_lc_trk_g0_4
T_9_19_wire_logic_cluster/lc_1/in_1

T_10_18_wire_logic_cluster/lc_4/out
T_9_19_lc_trk_g1_4
T_9_19_wire_logic_cluster/lc_6/in_1

T_10_18_wire_logic_cluster/lc_4/out
T_10_19_lc_trk_g0_4
T_10_19_wire_logic_cluster/lc_3/in_1

T_10_18_wire_logic_cluster/lc_4/out
T_9_19_lc_trk_g1_4
T_9_19_wire_logic_cluster/lc_4/in_3

T_10_18_wire_logic_cluster/lc_4/out
T_11_17_sp4_v_t_41
T_11_21_sp4_v_t_37
T_8_25_sp4_h_l_0
T_8_25_lc_trk_g0_5
T_8_25_input0_5
T_8_25_wire_bram/ram/RADDR_2

T_10_18_wire_logic_cluster/lc_4/out
T_10_18_lc_trk_g0_4
T_10_18_wire_logic_cluster/lc_4/in_0

T_10_18_wire_logic_cluster/lc_4/out
T_10_18_lc_trk_g0_4
T_10_18_wire_logic_cluster/lc_3/in_3

End 

Net : M_this_spr_address_qZ0Z_10
T_22_15_wire_logic_cluster/lc_2/out
T_17_15_sp12_h_l_0
T_5_15_sp12_h_l_0
T_4_15_sp12_v_t_23
T_4_23_sp4_v_t_37
T_5_27_sp4_h_l_6
T_8_27_sp4_v_t_46
T_8_31_sp4_v_t_46
T_8_32_lc_trk_g3_6
T_8_32_input2_5
T_8_32_wire_bram/ram/WADDR_10

T_22_15_wire_logic_cluster/lc_2/out
T_17_15_sp12_h_l_0
T_5_15_sp12_h_l_0
T_4_15_sp12_v_t_23
T_4_23_sp4_v_t_37
T_5_27_sp4_h_l_6
T_8_27_sp4_v_t_46
T_8_30_lc_trk_g1_6
T_8_30_input2_5
T_8_30_wire_bram/ram/WADDR_10

T_22_15_wire_logic_cluster/lc_2/out
T_17_15_sp12_h_l_0
T_5_15_sp12_h_l_0
T_4_15_sp12_v_t_23
T_4_23_sp4_v_t_37
T_5_27_sp4_h_l_6
T_8_27_sp4_v_t_46
T_8_28_lc_trk_g3_6
T_8_28_input2_5
T_8_28_wire_bram/ram/WADDR_10

T_22_15_wire_logic_cluster/lc_2/out
T_22_12_sp4_v_t_44
T_22_16_sp4_v_t_37
T_22_20_sp4_v_t_45
T_22_24_sp4_v_t_41
T_23_28_sp4_h_l_10
T_26_24_sp4_v_t_41
T_25_26_lc_trk_g1_4
T_25_26_input2_5
T_25_26_wire_bram/ram/WADDR_10

T_22_15_wire_logic_cluster/lc_2/out
T_22_12_sp4_v_t_44
T_22_16_sp4_v_t_37
T_22_20_sp4_v_t_45
T_22_24_sp4_v_t_41
T_23_28_sp4_h_l_10
T_25_28_lc_trk_g2_7
T_25_28_input2_5
T_25_28_wire_bram/ram/WADDR_10

T_22_15_wire_logic_cluster/lc_2/out
T_22_12_sp4_v_t_44
T_22_8_sp4_v_t_40
T_22_4_sp4_v_t_45
T_23_4_sp4_h_l_8
T_26_4_sp4_v_t_45
T_25_6_lc_trk_g0_3
T_25_6_input2_5
T_25_6_wire_bram/ram/WADDR_10

T_22_15_wire_logic_cluster/lc_2/out
T_22_12_sp4_v_t_44
T_22_8_sp4_v_t_40
T_22_4_sp4_v_t_45
T_23_4_sp4_h_l_8
T_25_4_lc_trk_g2_5
T_25_4_input2_5
T_25_4_wire_bram/ram/WADDR_10

T_22_15_wire_logic_cluster/lc_2/out
T_22_12_sp4_v_t_44
T_22_16_sp4_v_t_37
T_22_20_sp4_v_t_45
T_23_24_sp4_h_l_8
T_25_24_lc_trk_g2_5
T_25_24_input2_5
T_25_24_wire_bram/ram/WADDR_10

T_22_15_wire_logic_cluster/lc_2/out
T_22_12_sp4_v_t_44
T_22_8_sp4_v_t_40
T_23_8_sp4_h_l_10
T_26_8_sp4_v_t_38
T_25_10_lc_trk_g0_3
T_25_10_input2_5
T_25_10_wire_bram/ram/WADDR_10

T_22_15_wire_logic_cluster/lc_2/out
T_22_12_sp4_v_t_44
T_22_16_sp4_v_t_37
T_23_20_sp4_h_l_0
T_26_20_sp4_v_t_37
T_25_22_lc_trk_g1_0
T_25_22_input2_5
T_25_22_wire_bram/ram/WADDR_10

T_22_15_wire_logic_cluster/lc_2/out
T_22_12_sp4_v_t_44
T_22_16_sp4_v_t_37
T_23_16_sp4_h_l_0
T_26_12_sp4_v_t_37
T_25_14_lc_trk_g1_0
T_25_14_input2_5
T_25_14_wire_bram/ram/WADDR_10

T_22_15_wire_logic_cluster/lc_2/out
T_22_12_sp4_v_t_44
T_22_16_sp4_v_t_37
T_23_16_sp4_h_l_0
T_26_16_sp4_v_t_40
T_25_18_lc_trk_g0_5
T_25_18_input2_5
T_25_18_wire_bram/ram/WADDR_10

T_22_15_wire_logic_cluster/lc_2/out
T_22_12_sp4_v_t_44
T_22_8_sp4_v_t_40
T_23_8_sp4_h_l_10
T_25_8_lc_trk_g2_7
T_25_8_input2_5
T_25_8_wire_bram/ram/WADDR_10

T_22_15_wire_logic_cluster/lc_2/out
T_22_12_sp4_v_t_44
T_22_16_sp4_v_t_37
T_23_20_sp4_h_l_0
T_25_20_lc_trk_g2_5
T_25_20_input2_5
T_25_20_wire_bram/ram/WADDR_10

T_22_15_wire_logic_cluster/lc_2/out
T_22_12_sp4_v_t_44
T_22_16_sp4_v_t_37
T_23_16_sp4_h_l_0
T_25_16_lc_trk_g2_5
T_25_16_input2_5
T_25_16_wire_bram/ram/WADDR_10

T_22_15_wire_logic_cluster/lc_2/out
T_22_15_lc_trk_g1_2
T_22_15_wire_logic_cluster/lc_2/in_1

T_22_15_wire_logic_cluster/lc_2/out
T_22_12_sp4_v_t_44
T_23_12_sp4_h_l_2
T_25_12_lc_trk_g2_7
T_25_12_input2_5
T_25_12_wire_bram/ram/WADDR_10

End 

Net : un1_M_this_warmup_d_cry_15
T_9_23_wire_logic_cluster/lc_6/cout
T_9_23_wire_logic_cluster/lc_7/in_3

Net : M_this_ppu_oam_addr_4
T_9_19_wire_logic_cluster/lc_7/out
T_9_18_lc_trk_g1_7
T_9_18_input_2_2
T_9_18_wire_logic_cluster/lc_2/in_2

T_9_19_wire_logic_cluster/lc_7/out
T_10_18_lc_trk_g2_7
T_10_18_wire_logic_cluster/lc_2/in_1

T_9_19_wire_logic_cluster/lc_7/out
T_10_19_lc_trk_g0_7
T_10_19_input_2_3
T_10_19_wire_logic_cluster/lc_3/in_2

T_9_19_wire_logic_cluster/lc_7/out
T_9_18_sp4_v_t_46
T_9_22_sp4_v_t_39
T_8_25_lc_trk_g2_7
T_8_25_input0_3
T_8_25_wire_bram/ram/RADDR_4
T_8_23_upADDR_4
T_8_23_wire_bram/ram/RADDR_4

T_9_19_wire_logic_cluster/lc_7/out
T_9_18_sp4_v_t_46
T_9_22_sp4_v_t_39
T_8_25_lc_trk_g2_7
T_8_25_input0_3
T_8_25_wire_bram/ram/RADDR_4

T_9_19_wire_logic_cluster/lc_7/out
T_9_19_lc_trk_g3_7
T_9_19_wire_logic_cluster/lc_7/in_1

T_9_19_wire_logic_cluster/lc_7/out
T_10_18_lc_trk_g2_7
T_10_18_input_2_5
T_10_18_wire_logic_cluster/lc_5/in_2

End 

Net : this_ppu.un1_M_oam_cache_cnt_q_cry_2_THRU_CO
T_10_17_wire_logic_cluster/lc_3/out
T_10_16_sp12_v_t_22
T_10_19_lc_trk_g2_2
T_10_19_wire_logic_cluster/lc_4/in_0

End 

Net : this_ppu.un1_M_pixel_cnt_q_1_cry_2_s1_THRU_CO
T_16_23_wire_logic_cluster/lc_3/out
T_16_20_sp4_v_t_46
T_16_16_sp4_v_t_42
T_16_19_lc_trk_g0_2
T_16_19_input_2_6
T_16_19_wire_logic_cluster/lc_6/in_2

End 

Net : this_ppu.un1_M_oam_cache_cnt_q_cry_2
T_10_17_wire_logic_cluster/lc_2/cout
T_10_17_wire_logic_cluster/lc_3/in_3

Net : this_ppu.un1_M_pixel_cnt_q_1_cry_2_s1
T_16_23_wire_logic_cluster/lc_2/cout
T_16_23_wire_logic_cluster/lc_3/in_3

Net : M_this_ext_address_qZ0Z_13
T_26_18_wire_logic_cluster/lc_0/out
T_27_18_sp4_h_l_0
T_26_18_sp4_v_t_43
T_26_22_lc_trk_g0_6
T_26_22_wire_logic_cluster/lc_5/in_1

T_26_18_wire_logic_cluster/lc_0/out
T_27_18_sp4_h_l_0
T_26_18_sp4_v_t_43
T_27_18_sp4_h_l_11
T_31_18_sp4_h_l_7
T_33_18_span4_vert_t_13
T_33_21_lc_trk_g0_5
T_33_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : M_this_warmup_qZ0Z_11
T_9_23_wire_logic_cluster/lc_2/out
T_9_23_lc_trk_g1_2
T_9_23_wire_logic_cluster/lc_2/in_1

End 

Net : N_1423
T_18_25_wire_logic_cluster/lc_2/out
T_18_22_sp4_v_t_44
T_15_26_sp4_h_l_2
T_14_26_lc_trk_g0_2
T_14_26_wire_logic_cluster/lc_5/in_1

T_18_25_wire_logic_cluster/lc_2/out
T_13_25_sp12_h_l_0
T_15_25_lc_trk_g1_7
T_15_25_input_2_6
T_15_25_wire_logic_cluster/lc_6/in_2

T_18_25_wire_logic_cluster/lc_2/out
T_18_24_sp4_v_t_36
T_17_26_lc_trk_g0_1
T_17_26_wire_logic_cluster/lc_5/in_0

T_18_25_wire_logic_cluster/lc_2/out
T_18_24_sp4_v_t_36
T_17_26_lc_trk_g0_1
T_17_26_wire_logic_cluster/lc_4/in_1

T_18_25_wire_logic_cluster/lc_2/out
T_18_24_sp4_v_t_36
T_17_26_lc_trk_g0_1
T_17_26_wire_logic_cluster/lc_0/in_1

T_18_25_wire_logic_cluster/lc_2/out
T_17_25_lc_trk_g3_2
T_17_25_wire_logic_cluster/lc_3/in_0

T_18_25_wire_logic_cluster/lc_2/out
T_17_25_lc_trk_g3_2
T_17_25_wire_logic_cluster/lc_7/in_0

T_18_25_wire_logic_cluster/lc_2/out
T_17_25_lc_trk_g3_2
T_17_25_wire_logic_cluster/lc_4/in_1

T_18_25_wire_logic_cluster/lc_2/out
T_17_25_lc_trk_g3_2
T_17_25_wire_logic_cluster/lc_6/in_3

End 

Net : M_this_map_address_qZ0Z_5
T_27_26_wire_logic_cluster/lc_2/out
T_27_23_sp4_v_t_44
T_24_23_sp4_h_l_3
T_24_23_lc_trk_g1_6
T_24_23_input_2_5
T_24_23_wire_logic_cluster/lc_5/in_2

T_27_26_wire_logic_cluster/lc_2/out
T_26_25_lc_trk_g3_2
T_26_25_wire_logic_cluster/lc_4/in_1

T_27_26_wire_logic_cluster/lc_2/out
T_27_26_sp4_h_l_9
T_26_26_sp4_v_t_38
T_26_30_sp4_v_t_38
T_25_32_lc_trk_g1_3
T_25_32_input0_2
T_25_32_wire_bram/ram/WADDR_5
T_25_30_upADDR_5
T_25_30_wire_bram/ram/WADDR_5

T_27_26_wire_logic_cluster/lc_2/out
T_27_26_sp4_h_l_9
T_26_26_sp4_v_t_38
T_26_30_sp4_v_t_38
T_25_32_lc_trk_g1_3
T_25_32_input0_2
T_25_32_wire_bram/ram/WADDR_5

End 

Net : M_this_map_address_qZ0Z_1
T_24_22_wire_logic_cluster/lc_7/out
T_24_21_sp4_v_t_46
T_21_25_sp4_h_l_11
T_22_25_lc_trk_g3_3
T_22_25_wire_logic_cluster/lc_2/in_0

T_24_22_wire_logic_cluster/lc_7/out
T_24_23_lc_trk_g1_7
T_24_23_wire_logic_cluster/lc_1/in_1

T_24_22_wire_logic_cluster/lc_7/out
T_14_22_sp12_h_l_1
T_25_22_sp12_v_t_22
T_25_32_lc_trk_g3_5
T_25_32_input0_6
T_25_32_wire_bram/ram/WADDR_1
T_25_30_upADDR_1
T_25_30_wire_bram/ram/WADDR_1

T_24_22_wire_logic_cluster/lc_7/out
T_14_22_sp12_h_l_1
T_25_22_sp12_v_t_22
T_25_32_lc_trk_g3_5
T_25_32_input0_6
T_25_32_wire_bram/ram/WADDR_1

T_24_22_wire_logic_cluster/lc_7/out
T_24_22_lc_trk_g2_7
T_24_22_input_2_7
T_24_22_wire_logic_cluster/lc_7/in_2

End 

Net : M_this_ext_address_qZ0Z_8
T_27_22_wire_logic_cluster/lc_0/out
T_26_22_lc_trk_g3_0
T_26_22_wire_logic_cluster/lc_0/in_1

T_27_22_wire_logic_cluster/lc_0/out
T_27_18_sp12_v_t_23
T_16_30_sp12_h_l_0
T_17_30_sp4_h_l_3
T_16_30_sp4_v_t_38
T_16_33_lc_trk_g1_6
T_16_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : M_this_ppu_oam_addr_0
T_9_20_wire_logic_cluster/lc_0/out
T_10_19_lc_trk_g3_0
T_10_19_wire_logic_cluster/lc_2/in_1

T_9_20_wire_logic_cluster/lc_0/out
T_9_18_sp4_v_t_45
T_10_18_sp4_h_l_8
T_11_18_lc_trk_g2_0
T_11_18_wire_logic_cluster/lc_1/in_1

T_9_20_wire_logic_cluster/lc_0/out
T_9_19_lc_trk_g1_0
T_9_19_wire_logic_cluster/lc_3/in_0

T_9_20_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_44
T_9_20_lc_trk_g2_1
T_9_20_wire_logic_cluster/lc_4/in_3

T_9_20_wire_logic_cluster/lc_0/out
T_9_19_lc_trk_g1_0
T_9_19_wire_logic_cluster/lc_0/in_1

T_9_20_wire_logic_cluster/lc_0/out
T_9_18_sp4_v_t_45
T_9_22_sp4_v_t_46
T_8_25_lc_trk_g3_6
T_8_25_input0_7
T_8_25_wire_bram/ram/RADDR_0
T_8_23_upADDR_0
T_8_23_wire_bram/ram/RADDR_0

T_9_20_wire_logic_cluster/lc_0/out
T_9_18_sp4_v_t_45
T_9_22_sp4_v_t_46
T_8_25_lc_trk_g3_6
T_8_25_input0_7
T_8_25_wire_bram/ram/RADDR_0

T_9_20_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_44
T_9_20_lc_trk_g2_1
T_9_20_wire_logic_cluster/lc_0/in_1

T_9_20_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_44
T_9_20_lc_trk_g2_1
T_9_20_input_2_7
T_9_20_wire_logic_cluster/lc_7/in_2

End 

Net : this_ppu.oam_cache.M_oam_cache_read_data_3
T_13_21_wire_logic_cluster/lc_4/out
T_13_22_lc_trk_g1_4
T_13_22_wire_logic_cluster/lc_4/in_1

End 

Net : this_vga_signals.M_pcounter_q_i_2_1
T_16_17_wire_logic_cluster/lc_1/out
T_12_17_sp12_h_l_1
T_13_17_lc_trk_g0_5
T_13_17_wire_logic_cluster/lc_1/in_0

T_16_17_wire_logic_cluster/lc_1/out
T_16_15_sp4_v_t_47
T_16_19_sp4_v_t_43
T_13_23_sp4_h_l_11
T_13_23_lc_trk_g0_6
T_13_23_wire_logic_cluster/lc_0/in_0

End 

Net : N_778_0_cascade_
T_17_24_wire_logic_cluster/lc_5/ltout
T_17_24_wire_logic_cluster/lc_6/in_2

End 

Net : un1_M_this_warmup_d_cry_14
T_9_23_wire_logic_cluster/lc_5/cout
T_9_23_wire_logic_cluster/lc_6/in_3

Net : M_this_data_count_q_s_8
T_14_25_wire_logic_cluster/lc_0/out
T_15_25_lc_trk_g0_0
T_15_25_wire_logic_cluster/lc_6/in_0

End 

Net : bfn_14_25_0_
T_14_25_wire_logic_cluster/carry_in_mux/cout
T_14_25_wire_logic_cluster/lc_0/in_3

Net : N_1416_cascade_
T_22_23_wire_logic_cluster/lc_2/ltout
T_22_23_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_state_qZ0Z_2
T_21_25_wire_logic_cluster/lc_4/out
T_22_21_sp4_v_t_44
T_22_23_lc_trk_g2_1
T_22_23_wire_logic_cluster/lc_2/in_3

T_21_25_wire_logic_cluster/lc_4/out
T_21_25_lc_trk_g0_4
T_21_25_wire_logic_cluster/lc_3/in_1

T_21_25_wire_logic_cluster/lc_4/out
T_20_25_sp4_h_l_0
T_23_21_sp4_v_t_43
T_23_22_lc_trk_g3_3
T_23_22_wire_logic_cluster/lc_3/in_3

End 

Net : M_this_warmup_qZ0Z_12
T_9_23_wire_logic_cluster/lc_3/out
T_9_23_lc_trk_g1_3
T_9_23_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_spr_address_qZ0Z_3
T_22_14_wire_logic_cluster/lc_3/out
T_22_5_sp12_v_t_22
T_11_17_sp12_h_l_1
T_10_17_sp12_v_t_22
T_10_24_sp4_v_t_38
T_10_28_sp4_v_t_46
T_7_32_sp4_h_l_4
T_8_32_lc_trk_g2_4
T_8_32_input0_4
T_8_32_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_3/out
T_22_5_sp12_v_t_22
T_11_17_sp12_h_l_1
T_10_17_sp12_v_t_22
T_10_24_sp4_v_t_38
T_7_28_sp4_h_l_3
T_8_28_lc_trk_g3_3
T_8_28_input0_4
T_8_28_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_3/out
T_22_5_sp12_v_t_22
T_11_17_sp12_h_l_1
T_10_17_sp12_v_t_22
T_10_26_sp4_v_t_36
T_7_30_sp4_h_l_1
T_8_30_lc_trk_g3_1
T_8_30_input0_4
T_8_30_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_lc_trk_g1_3
T_22_14_wire_logic_cluster/lc_3/in_1

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_11
T_25_14_sp4_v_t_41
T_25_18_sp4_v_t_42
T_25_22_sp4_v_t_42
T_25_26_sp4_v_t_42
T_25_28_lc_trk_g3_7
T_25_28_input0_4
T_25_28_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_11
T_25_14_sp4_v_t_41
T_25_18_sp4_v_t_42
T_25_22_sp4_v_t_42
T_25_24_lc_trk_g3_7
T_25_24_input0_4
T_25_24_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_11
T_25_14_sp4_v_t_41
T_25_18_sp4_v_t_42
T_25_22_sp4_v_t_47
T_25_26_lc_trk_g0_2
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_11
T_25_10_sp4_v_t_46
T_25_6_sp4_v_t_46
T_25_2_sp4_v_t_46
T_25_4_lc_trk_g3_3
T_25_4_input0_4
T_25_4_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_11
T_25_10_sp4_v_t_46
T_25_6_sp4_v_t_46
T_26_6_sp4_h_l_11
T_25_6_lc_trk_g1_3
T_25_6_input0_4
T_25_6_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_11
T_25_14_sp4_v_t_41
T_25_18_sp4_v_t_42
T_25_20_lc_trk_g3_7
T_25_20_input0_4
T_25_20_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_11
T_25_14_sp4_v_t_41
T_25_18_sp4_v_t_42
T_25_22_lc_trk_g1_7
T_25_22_input0_4
T_25_22_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_11
T_25_10_sp4_v_t_46
T_25_6_sp4_v_t_46
T_25_8_lc_trk_g3_3
T_25_8_input0_4
T_25_8_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_11
T_25_10_sp4_v_t_46
T_26_10_sp4_h_l_11
T_25_10_lc_trk_g1_3
T_25_10_input0_4
T_25_10_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_11
T_25_14_sp4_v_t_41
T_25_16_lc_trk_g2_4
T_25_16_input0_4
T_25_16_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_11
T_25_10_sp4_v_t_46
T_25_12_lc_trk_g3_3
T_25_12_input0_4
T_25_12_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_11
T_25_14_sp4_v_t_41
T_25_18_lc_trk_g0_4
T_25_18_input0_4
T_25_18_wire_bram/ram/WADDR_3

T_22_14_wire_logic_cluster/lc_3/out
T_16_14_sp12_h_l_1
T_25_14_lc_trk_g1_5
T_25_14_input0_4
T_25_14_wire_bram/ram/WADDR_3

End 

Net : M_this_spr_address_qZ0Z_4
T_22_14_wire_logic_cluster/lc_4/out
T_22_6_sp12_v_t_23
T_11_18_sp12_h_l_0
T_10_18_sp12_v_t_23
T_10_24_sp4_v_t_39
T_10_28_sp4_v_t_39
T_7_32_sp4_h_l_7
T_8_32_lc_trk_g2_7
T_8_32_input0_3
T_8_32_wire_bram/ram/WADDR_4

T_22_14_wire_logic_cluster/lc_4/out
T_22_6_sp12_v_t_23
T_11_18_sp12_h_l_0
T_10_18_sp12_v_t_23
T_10_24_sp4_v_t_39
T_7_28_sp4_h_l_7
T_8_28_lc_trk_g2_7
T_8_28_input0_3
T_8_28_wire_bram/ram/WADDR_4

T_22_14_wire_logic_cluster/lc_4/out
T_22_6_sp12_v_t_23
T_11_18_sp12_h_l_0
T_10_18_sp12_v_t_23
T_10_26_sp4_v_t_37
T_7_30_sp4_h_l_5
T_8_30_lc_trk_g2_5
T_8_30_input0_3
T_8_30_wire_bram/ram/WADDR_4

T_22_14_wire_logic_cluster/lc_4/out
T_23_14_sp4_h_l_8
T_26_10_sp4_v_t_45
T_23_10_sp4_h_l_2
T_26_6_sp4_v_t_45
T_23_6_sp4_h_l_8
T_26_2_sp4_v_t_45
T_25_4_lc_trk_g0_3
T_25_4_input0_3
T_25_4_wire_bram/ram/WADDR_4

T_22_14_wire_logic_cluster/lc_4/out
T_23_14_sp4_h_l_8
T_26_14_sp4_v_t_45
T_26_18_sp4_v_t_41
T_26_22_sp4_v_t_37
T_26_26_sp4_v_t_45
T_25_28_lc_trk_g0_3
T_25_28_input0_3
T_25_28_wire_bram/ram/WADDR_4

T_22_14_wire_logic_cluster/lc_4/out
T_22_14_lc_trk_g3_4
T_22_14_wire_logic_cluster/lc_4/in_1

T_22_14_wire_logic_cluster/lc_4/out
T_23_14_sp4_h_l_8
T_26_10_sp4_v_t_45
T_23_10_sp4_h_l_2
T_26_6_sp4_v_t_45
T_23_6_sp4_h_l_8
T_25_6_lc_trk_g2_5
T_25_6_input0_3
T_25_6_wire_bram/ram/WADDR_4

T_22_14_wire_logic_cluster/lc_4/out
T_23_14_sp4_h_l_8
T_26_14_sp4_v_t_45
T_26_18_sp4_v_t_41
T_26_22_sp4_v_t_37
T_25_24_lc_trk_g1_0
T_25_24_input0_3
T_25_24_wire_bram/ram/WADDR_4

T_22_14_wire_logic_cluster/lc_4/out
T_23_14_sp4_h_l_8
T_26_14_sp4_v_t_45
T_26_18_sp4_v_t_41
T_26_22_sp4_v_t_37
T_25_26_lc_trk_g1_0
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4

T_22_14_wire_logic_cluster/lc_4/out
T_23_14_sp4_h_l_8
T_26_10_sp4_v_t_45
T_23_10_sp4_h_l_2
T_26_6_sp4_v_t_45
T_25_8_lc_trk_g0_3
T_25_8_input0_3
T_25_8_wire_bram/ram/WADDR_4

T_22_14_wire_logic_cluster/lc_4/out
T_23_14_sp4_h_l_8
T_26_14_sp4_v_t_45
T_26_18_sp4_v_t_45
T_25_20_lc_trk_g0_3
T_25_20_input0_3
T_25_20_wire_bram/ram/WADDR_4

T_22_14_wire_logic_cluster/lc_4/out
T_23_14_sp4_h_l_8
T_26_14_sp4_v_t_45
T_26_18_sp4_v_t_41
T_25_22_lc_trk_g1_4
T_25_22_input0_3
T_25_22_wire_bram/ram/WADDR_4

T_22_14_wire_logic_cluster/lc_4/out
T_23_14_sp4_h_l_8
T_26_14_sp4_v_t_45
T_23_18_sp4_h_l_8
T_25_18_lc_trk_g2_5
T_25_18_input0_3
T_25_18_wire_bram/ram/WADDR_4

T_22_14_wire_logic_cluster/lc_4/out
T_23_14_sp4_h_l_8
T_26_10_sp4_v_t_45
T_23_10_sp4_h_l_2
T_25_10_lc_trk_g2_7
T_25_10_input0_3
T_25_10_wire_bram/ram/WADDR_4

T_22_14_wire_logic_cluster/lc_4/out
T_23_14_sp4_h_l_8
T_26_14_sp4_v_t_45
T_25_16_lc_trk_g0_3
T_25_16_input0_3
T_25_16_wire_bram/ram/WADDR_4

T_22_14_wire_logic_cluster/lc_4/out
T_23_14_sp4_h_l_8
T_26_10_sp4_v_t_45
T_25_12_lc_trk_g0_3
T_25_12_input0_3
T_25_12_wire_bram/ram/WADDR_4

T_22_14_wire_logic_cluster/lc_4/out
T_23_14_sp4_h_l_8
T_25_14_lc_trk_g2_5
T_25_14_input0_3
T_25_14_wire_bram/ram/WADDR_4

End 

Net : M_this_spr_address_qZ0Z_5
T_22_14_wire_logic_cluster/lc_5/out
T_22_14_sp12_h_l_1
T_21_14_sp12_v_t_22
T_10_26_sp12_h_l_1
T_10_26_sp4_h_l_0
T_9_26_sp4_v_t_37
T_6_30_sp4_h_l_0
T_8_30_lc_trk_g3_5
T_8_30_input0_2
T_8_30_wire_bram/ram/WADDR_5

T_22_14_wire_logic_cluster/lc_5/out
T_22_14_sp12_h_l_1
T_21_14_sp12_v_t_22
T_10_26_sp12_h_l_1
T_10_26_sp4_h_l_0
T_9_26_sp4_v_t_37
T_9_30_sp4_v_t_45
T_8_32_lc_trk_g2_0
T_8_32_input0_2
T_8_32_wire_bram/ram/WADDR_5

T_22_14_wire_logic_cluster/lc_5/out
T_22_14_sp12_h_l_1
T_21_14_sp12_v_t_22
T_10_26_sp12_h_l_1
T_10_26_sp4_h_l_0
T_9_26_sp4_v_t_37
T_8_28_lc_trk_g0_0
T_8_28_input0_2
T_8_28_wire_bram/ram/WADDR_5

T_22_14_wire_logic_cluster/lc_5/out
T_22_14_lc_trk_g1_5
T_22_14_wire_logic_cluster/lc_5/in_1

T_22_14_wire_logic_cluster/lc_5/out
T_22_12_sp4_v_t_39
T_23_16_sp4_h_l_8
T_26_16_sp4_v_t_36
T_26_20_sp4_v_t_36
T_25_22_lc_trk_g1_1
T_25_22_input0_2
T_25_22_wire_bram/ram/WADDR_5

T_22_14_wire_logic_cluster/lc_5/out
T_22_12_sp4_v_t_39
T_23_16_sp4_h_l_8
T_26_16_sp4_v_t_36
T_26_20_sp4_v_t_36
T_25_24_lc_trk_g1_1
T_25_24_input0_2
T_25_24_wire_bram/ram/WADDR_5

T_22_14_wire_logic_cluster/lc_5/out
T_14_14_sp12_h_l_1
T_25_14_sp12_v_t_22
T_25_26_sp12_v_t_22
T_25_28_lc_trk_g3_5
T_25_28_input0_2
T_25_28_wire_bram/ram/WADDR_5

T_22_14_wire_logic_cluster/lc_5/out
T_14_14_sp12_h_l_1
T_25_2_sp12_v_t_22
T_25_6_lc_trk_g3_1
T_25_6_input0_2
T_25_6_wire_bram/ram/WADDR_5

T_22_14_wire_logic_cluster/lc_5/out
T_14_14_sp12_h_l_1
T_25_14_sp12_v_t_22
T_25_26_lc_trk_g3_1
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5

T_22_14_wire_logic_cluster/lc_5/out
T_14_14_sp12_h_l_1
T_25_2_sp12_v_t_22
T_25_4_lc_trk_g3_5
T_25_4_input0_2
T_25_4_wire_bram/ram/WADDR_5

T_22_14_wire_logic_cluster/lc_5/out
T_22_12_sp4_v_t_39
T_23_16_sp4_h_l_8
T_26_16_sp4_v_t_36
T_25_18_lc_trk_g1_1
T_25_18_input0_2
T_25_18_wire_bram/ram/WADDR_5

T_22_14_wire_logic_cluster/lc_5/out
T_22_12_sp4_v_t_39
T_23_16_sp4_h_l_8
T_26_16_sp4_v_t_36
T_25_20_lc_trk_g1_1
T_25_20_input0_2
T_25_20_wire_bram/ram/WADDR_5

T_22_14_wire_logic_cluster/lc_5/out
T_22_10_sp4_v_t_47
T_23_10_sp4_h_l_3
T_26_6_sp4_v_t_38
T_25_8_lc_trk_g1_3
T_25_8_input0_2
T_25_8_wire_bram/ram/WADDR_5

T_22_14_wire_logic_cluster/lc_5/out
T_22_12_sp4_v_t_39
T_23_16_sp4_h_l_8
T_25_16_lc_trk_g3_5
T_25_16_input0_2
T_25_16_wire_bram/ram/WADDR_5

T_22_14_wire_logic_cluster/lc_5/out
T_22_12_sp4_v_t_39
T_23_12_sp4_h_l_7
T_25_12_lc_trk_g2_2
T_25_12_input0_2
T_25_12_wire_bram/ram/WADDR_5

T_22_14_wire_logic_cluster/lc_5/out
T_22_10_sp4_v_t_47
T_23_10_sp4_h_l_3
T_25_10_lc_trk_g2_6
T_25_10_input0_2
T_25_10_wire_bram/ram/WADDR_5

T_22_14_wire_logic_cluster/lc_5/out
T_22_14_sp12_h_l_1
T_25_14_lc_trk_g1_1
T_25_14_input0_2
T_25_14_wire_bram/ram/WADDR_5

End 

Net : M_this_spr_address_qZ0Z_0
T_22_14_wire_logic_cluster/lc_0/out
T_19_14_sp12_h_l_0
T_18_14_sp12_v_t_23
T_7_26_sp12_h_l_0
T_6_26_sp4_h_l_1
T_9_26_sp4_v_t_36
T_6_30_sp4_h_l_1
T_8_30_lc_trk_g3_4
T_8_30_input0_7
T_8_30_wire_bram/ram/WADDR_0

T_22_14_wire_logic_cluster/lc_0/out
T_19_14_sp12_h_l_0
T_18_14_sp12_v_t_23
T_7_26_sp12_h_l_0
T_6_26_sp4_h_l_1
T_9_26_sp4_v_t_36
T_9_30_sp4_v_t_44
T_8_32_lc_trk_g2_1
T_8_32_input0_7
T_8_32_wire_bram/ram/WADDR_0

T_22_14_wire_logic_cluster/lc_0/out
T_19_14_sp12_h_l_0
T_18_14_sp12_v_t_23
T_7_26_sp12_h_l_0
T_6_26_sp4_h_l_1
T_9_26_sp4_v_t_36
T_8_28_lc_trk_g0_1
T_8_28_input0_7
T_8_28_wire_bram/ram/WADDR_0

T_22_14_wire_logic_cluster/lc_0/out
T_22_14_lc_trk_g1_0
T_22_14_wire_logic_cluster/lc_0/in_1

T_22_14_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_45
T_23_12_sp4_h_l_1
T_26_8_sp4_v_t_42
T_23_8_sp4_h_l_1
T_26_4_sp4_v_t_42
T_23_4_sp4_h_l_7
T_25_4_lc_trk_g3_2
T_25_4_input0_7
T_25_4_wire_bram/ram/WADDR_0

T_22_14_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_45
T_23_16_sp4_h_l_2
T_26_16_sp4_v_t_39
T_26_20_sp4_v_t_39
T_26_24_sp4_v_t_47
T_25_26_lc_trk_g0_1
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0

T_22_14_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_45
T_23_16_sp4_h_l_2
T_26_16_sp4_v_t_39
T_26_20_sp4_v_t_39
T_26_24_sp4_v_t_39
T_25_28_lc_trk_g1_2
T_25_28_input0_7
T_25_28_wire_bram/ram/WADDR_0

T_22_14_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_45
T_23_12_sp4_h_l_1
T_26_8_sp4_v_t_42
T_23_8_sp4_h_l_1
T_26_4_sp4_v_t_42
T_25_6_lc_trk_g0_7
T_25_6_input0_7
T_25_6_wire_bram/ram/WADDR_0

T_22_14_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_45
T_23_16_sp4_h_l_2
T_26_16_sp4_v_t_39
T_26_20_sp4_v_t_39
T_25_22_lc_trk_g1_2
T_25_22_input0_7
T_25_22_wire_bram/ram/WADDR_0

T_22_14_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_45
T_23_16_sp4_h_l_2
T_26_16_sp4_v_t_39
T_26_20_sp4_v_t_39
T_25_24_lc_trk_g1_2
T_25_24_input0_7
T_25_24_wire_bram/ram/WADDR_0

T_22_14_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_45
T_23_12_sp4_h_l_1
T_26_8_sp4_v_t_42
T_23_8_sp4_h_l_1
T_25_8_lc_trk_g3_4
T_25_8_input0_7
T_25_8_wire_bram/ram/WADDR_0

T_22_14_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_45
T_23_16_sp4_h_l_2
T_26_16_sp4_v_t_39
T_25_18_lc_trk_g1_2
T_25_18_input0_7
T_25_18_wire_bram/ram/WADDR_0

T_22_14_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_45
T_23_12_sp4_h_l_1
T_26_8_sp4_v_t_42
T_25_10_lc_trk_g0_7
T_25_10_input0_7
T_25_10_wire_bram/ram/WADDR_0

T_22_14_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_45
T_23_16_sp4_h_l_2
T_26_16_sp4_v_t_39
T_25_20_lc_trk_g1_2
T_25_20_input0_7
T_25_20_wire_bram/ram/WADDR_0

T_22_14_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_45
T_23_16_sp4_h_l_2
T_25_16_lc_trk_g2_7
T_25_16_input0_7
T_25_16_wire_bram/ram/WADDR_0

T_22_14_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_45
T_23_12_sp4_h_l_1
T_25_12_lc_trk_g3_4
T_25_12_input0_7
T_25_12_wire_bram/ram/WADDR_0

T_22_14_wire_logic_cluster/lc_0/out
T_19_14_sp12_h_l_0
T_25_14_lc_trk_g0_7
T_25_14_input0_7
T_25_14_wire_bram/ram/WADDR_0

End 

Net : M_this_spr_address_qZ0Z_7
T_22_14_wire_logic_cluster/lc_7/out
T_20_14_sp12_h_l_1
T_19_14_sp12_v_t_22
T_8_26_sp12_h_l_1
T_10_26_sp4_h_l_2
T_9_26_sp4_v_t_39
T_6_30_sp4_h_l_7
T_8_30_lc_trk_g2_2
T_8_30_input0_0
T_8_30_wire_bram/ram/WADDR_7

T_22_14_wire_logic_cluster/lc_7/out
T_20_14_sp12_h_l_1
T_19_14_sp12_v_t_22
T_8_26_sp12_h_l_1
T_10_26_sp4_h_l_2
T_9_26_sp4_v_t_39
T_9_30_sp4_v_t_40
T_8_32_lc_trk_g1_5
T_8_32_input0_0
T_8_32_wire_bram/ram/WADDR_7

T_22_14_wire_logic_cluster/lc_7/out
T_20_14_sp12_h_l_1
T_19_14_sp12_v_t_22
T_8_26_sp12_h_l_1
T_10_26_sp4_h_l_2
T_9_26_sp4_v_t_45
T_8_28_lc_trk_g2_0
T_8_28_input0_0
T_8_28_wire_bram/ram/WADDR_7

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_25_14_sp4_v_t_45
T_25_10_sp4_v_t_41
T_25_6_sp4_v_t_37
T_25_2_sp4_v_t_45
T_25_4_lc_trk_g2_0
T_25_4_input0_0
T_25_4_wire_bram/ram/WADDR_7

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_25_14_sp4_v_t_45
T_25_18_sp4_v_t_41
T_25_22_sp4_v_t_41
T_25_26_sp4_v_t_41
T_25_28_lc_trk_g2_4
T_25_28_input0_0
T_25_28_wire_bram/ram/WADDR_7

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_25_14_sp4_v_t_45
T_25_10_sp4_v_t_41
T_25_6_sp4_v_t_37
T_26_6_sp4_h_l_0
T_25_6_lc_trk_g0_0
T_25_6_input0_0
T_25_6_wire_bram/ram/WADDR_7

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_25_14_sp4_v_t_45
T_25_10_sp4_v_t_41
T_25_6_sp4_v_t_37
T_25_8_lc_trk_g2_0
T_25_8_input0_0
T_25_8_wire_bram/ram/WADDR_7

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_25_14_sp4_v_t_45
T_25_18_sp4_v_t_41
T_25_22_sp4_v_t_41
T_25_24_lc_trk_g2_4
T_25_24_input0_0
T_25_24_wire_bram/ram/WADDR_7

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_25_14_sp4_v_t_45
T_25_18_sp4_v_t_41
T_25_22_sp4_v_t_41
T_25_26_lc_trk_g0_4
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_lc_trk_g3_7
T_22_14_wire_logic_cluster/lc_7/in_1

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_25_14_sp4_v_t_45
T_25_10_sp4_v_t_41
T_26_10_sp4_h_l_9
T_25_10_lc_trk_g1_1
T_25_10_input0_0
T_25_10_wire_bram/ram/WADDR_7

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_25_14_sp4_v_t_45
T_25_10_sp4_v_t_41
T_25_12_lc_trk_g2_4
T_25_12_input0_0
T_25_12_wire_bram/ram/WADDR_7

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_25_14_sp4_v_t_45
T_25_18_sp4_v_t_41
T_25_20_lc_trk_g2_4
T_25_20_input0_0
T_25_20_wire_bram/ram/WADDR_7

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_25_14_sp4_v_t_45
T_25_18_sp4_v_t_41
T_25_22_lc_trk_g0_4
T_25_22_input0_0
T_25_22_wire_bram/ram/WADDR_7

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_25_14_sp4_v_t_45
T_25_16_lc_trk_g2_0
T_25_16_input0_0
T_25_16_wire_bram/ram/WADDR_7

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_25_14_sp4_v_t_45
T_25_18_lc_trk_g0_0
T_25_18_input0_0
T_25_18_wire_bram/ram/WADDR_7

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_26_14_sp4_h_l_6
T_25_14_lc_trk_g0_6
T_25_14_input0_0
T_25_14_wire_bram/ram/WADDR_7

End 

Net : this_ppu.un1_M_pixel_cnt_q_1_cry_3_s1
T_16_23_wire_logic_cluster/lc_3/cout
T_16_23_wire_logic_cluster/lc_4/in_3

Net : this_ppu.un1_M_pixel_cnt_q_1_cry_3_s1_THRU_CO
T_16_23_wire_logic_cluster/lc_4/out
T_16_22_sp4_v_t_40
T_16_24_lc_trk_g3_5
T_16_24_wire_logic_cluster/lc_7/in_1

End 

Net : this_vga_signals.M_pcounter_qZ0Z_0
T_14_17_wire_logic_cluster/lc_5/out
T_13_17_lc_trk_g2_5
T_13_17_wire_logic_cluster/lc_5/in_0

T_14_17_wire_logic_cluster/lc_5/out
T_13_17_lc_trk_g3_5
T_13_17_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_5/out
T_14_16_sp4_v_t_42
T_14_20_sp4_v_t_42
T_13_23_lc_trk_g3_2
T_13_23_wire_logic_cluster/lc_0/in_1

T_14_17_wire_logic_cluster/lc_5/out
T_14_17_lc_trk_g2_5
T_14_17_wire_logic_cluster/lc_5/in_0

End 

Net : this_ppu.oam_cache.mem_11
T_8_17_wire_bram/ram/RDATA_11
T_7_17_sp4_h_l_0
T_11_17_sp4_h_l_0
T_14_17_sp4_v_t_40
T_13_18_lc_trk_g3_0
T_13_18_wire_logic_cluster/lc_4/in_3

End 

Net : this_ppu.oam_cache.mem_14
T_8_17_wire_bram/ram/RDATA_14
T_8_6_sp12_v_t_22
T_9_18_sp12_h_l_1
T_13_18_lc_trk_g1_2
T_13_18_wire_logic_cluster/lc_0/in_3

End 

Net : un1_M_this_warmup_d_cry_13
T_9_23_wire_logic_cluster/lc_4/cout
T_9_23_wire_logic_cluster/lc_5/in_3

Net : this_vga_signals.N_811_0
T_11_17_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g2_6
T_10_17_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.M_pcounter_q_0Z0Z_1
T_13_23_wire_logic_cluster/lc_0/out
T_13_20_sp4_v_t_40
T_13_16_sp4_v_t_40
T_13_17_lc_trk_g3_0
T_13_17_wire_logic_cluster/lc_2/in_3

End 

Net : this_ppu.oam_cache.mem_15
T_8_17_wire_bram/ram/RDATA_15
T_8_15_sp4_v_t_45
T_9_19_sp4_h_l_8
T_13_19_sp4_h_l_4
T_12_19_lc_trk_g1_4
T_12_19_wire_logic_cluster/lc_6/in_3

End 

Net : this_ppu.oam_cache.mem_8
T_8_17_wire_bram/ram/RDATA_8
T_8_15_sp4_v_t_43
T_9_19_sp4_h_l_6
T_13_19_sp4_h_l_6
T_13_19_lc_trk_g1_3
T_13_19_wire_logic_cluster/lc_3/in_3

End 

Net : this_ppu.oam_cache.mem_3
T_8_18_wire_bram/ram/RDATA_3
T_9_17_sp4_v_t_41
T_10_21_sp4_h_l_4
T_14_21_sp4_h_l_4
T_13_21_lc_trk_g1_4
T_13_21_wire_logic_cluster/lc_4/in_3

End 

Net : M_this_warmup_qZ0Z_13
T_9_23_wire_logic_cluster/lc_4/out
T_9_23_lc_trk_g3_4
T_9_23_wire_logic_cluster/lc_4/in_1

End 

Net : this_vga_signals.N_1417
T_13_17_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g1_6
T_13_17_input_2_5
T_13_17_wire_logic_cluster/lc_5/in_2

T_13_17_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g1_6
T_13_17_wire_logic_cluster/lc_3/in_0

T_13_17_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g1_6
T_14_17_input_2_5
T_14_17_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_map_address_qZ0Z_2
T_23_24_wire_logic_cluster/lc_0/out
T_24_23_lc_trk_g3_0
T_24_23_wire_logic_cluster/lc_2/in_1

T_23_24_wire_logic_cluster/lc_0/out
T_23_25_lc_trk_g1_0
T_23_25_wire_logic_cluster/lc_6/in_1

T_23_24_wire_logic_cluster/lc_0/out
T_23_20_sp12_v_t_23
T_24_32_sp12_h_l_0
T_25_32_lc_trk_g1_4
T_25_32_input0_5
T_25_32_wire_bram/ram/WADDR_2
T_25_30_upADDR_2
T_25_30_wire_bram/ram/WADDR_2

T_23_24_wire_logic_cluster/lc_0/out
T_23_20_sp12_v_t_23
T_24_32_sp12_h_l_0
T_25_32_lc_trk_g1_4
T_25_32_input0_5
T_25_32_wire_bram/ram/WADDR_2

End 

Net : this_ppu.un1_M_pixel_cnt_q_1_cry_6_s1
T_16_23_wire_logic_cluster/lc_6/cout
T_16_23_wire_logic_cluster/lc_7/in_3

End 

Net : this_ppu.un1_M_pixel_cnt_q_1_cry_5_s1_THRU_CO
T_16_23_wire_logic_cluster/lc_6/out
T_16_24_lc_trk_g1_6
T_16_24_wire_logic_cluster/lc_6/in_1

End 

Net : this_ppu.un1_M_pixel_cnt_q_1_cry_5_s1
T_16_23_wire_logic_cluster/lc_5/cout
T_16_23_wire_logic_cluster/lc_6/in_3

Net : M_this_data_tmp_qZ0Z_2
T_13_25_wire_logic_cluster/lc_7/out
T_13_25_sp4_h_l_3
T_17_25_sp4_h_l_6
T_16_25_lc_trk_g0_6
T_16_25_wire_logic_cluster/lc_5/in_3

End 

Net : M_this_spr_address_qZ0Z_8
T_22_15_wire_logic_cluster/lc_0/out
T_22_3_sp12_v_t_23
T_22_15_sp12_v_t_23
T_11_27_sp12_h_l_0
T_10_27_sp4_h_l_1
T_9_27_sp4_v_t_42
T_9_31_sp4_v_t_42
T_8_32_lc_trk_g3_2
T_8_32_input2_7
T_8_32_wire_bram/ram/WADDR_8

T_22_15_wire_logic_cluster/lc_0/out
T_22_3_sp12_v_t_23
T_22_15_sp12_v_t_23
T_11_27_sp12_h_l_0
T_10_27_sp4_h_l_1
T_9_27_sp4_v_t_42
T_8_28_lc_trk_g3_2
T_8_28_input2_7
T_8_28_wire_bram/ram/WADDR_8

T_22_15_wire_logic_cluster/lc_0/out
T_22_3_sp12_v_t_23
T_22_15_sp12_v_t_23
T_11_27_sp12_h_l_0
T_10_27_sp4_h_l_1
T_9_27_sp4_v_t_42
T_8_30_lc_trk_g3_2
T_8_30_input2_7
T_8_30_wire_bram/ram/WADDR_8

T_22_15_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_40
T_23_16_sp4_h_l_5
T_26_16_sp4_v_t_47
T_23_20_sp4_h_l_10
T_26_20_sp4_v_t_38
T_26_24_sp4_v_t_38
T_25_26_lc_trk_g0_3
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8

T_22_15_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_40
T_23_12_sp4_h_l_5
T_26_8_sp4_v_t_46
T_23_8_sp4_h_l_5
T_26_4_sp4_v_t_46
T_23_4_sp4_h_l_11
T_25_4_lc_trk_g3_6
T_25_4_input2_7
T_25_4_wire_bram/ram/WADDR_8

T_22_15_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_40
T_23_16_sp4_h_l_5
T_26_16_sp4_v_t_47
T_26_20_sp4_v_t_43
T_26_24_sp4_v_t_44
T_25_28_lc_trk_g2_1
T_25_28_input2_7
T_25_28_wire_bram/ram/WADDR_8

T_22_15_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_40
T_23_16_sp4_h_l_5
T_26_16_sp4_v_t_47
T_23_20_sp4_h_l_10
T_26_20_sp4_v_t_38
T_25_22_lc_trk_g0_3
T_25_22_input2_7
T_25_22_wire_bram/ram/WADDR_8

T_22_15_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_40
T_23_12_sp4_h_l_5
T_26_8_sp4_v_t_46
T_23_8_sp4_h_l_5
T_26_4_sp4_v_t_46
T_25_6_lc_trk_g2_3
T_25_6_input2_7
T_25_6_wire_bram/ram/WADDR_8

T_22_15_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_40
T_23_16_sp4_h_l_5
T_26_16_sp4_v_t_47
T_26_20_sp4_v_t_43
T_25_24_lc_trk_g1_6
T_25_24_input2_7
T_25_24_wire_bram/ram/WADDR_8

T_22_15_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_40
T_23_16_sp4_h_l_5
T_26_16_sp4_v_t_47
T_23_20_sp4_h_l_10
T_25_20_lc_trk_g2_7
T_25_20_input2_7
T_25_20_wire_bram/ram/WADDR_8

T_22_15_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_40
T_23_12_sp4_h_l_5
T_26_8_sp4_v_t_46
T_23_8_sp4_h_l_5
T_25_8_lc_trk_g3_0
T_25_8_input2_7
T_25_8_wire_bram/ram/WADDR_8

T_22_15_wire_logic_cluster/lc_0/out
T_22_15_lc_trk_g3_0
T_22_15_wire_logic_cluster/lc_0/in_1

T_22_15_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_40
T_23_16_sp4_h_l_5
T_26_12_sp4_v_t_46
T_25_14_lc_trk_g2_3
T_25_14_input2_7
T_25_14_wire_bram/ram/WADDR_8

T_22_15_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_40
T_23_16_sp4_h_l_5
T_26_16_sp4_v_t_47
T_25_18_lc_trk_g0_1
T_25_18_input2_7
T_25_18_wire_bram/ram/WADDR_8

T_22_15_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_40
T_23_12_sp4_h_l_5
T_26_8_sp4_v_t_46
T_25_10_lc_trk_g2_3
T_25_10_input2_7
T_25_10_wire_bram/ram/WADDR_8

T_22_15_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_40
T_23_16_sp4_h_l_5
T_25_16_lc_trk_g3_0
T_25_16_input2_7
T_25_16_wire_bram/ram/WADDR_8

T_22_15_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_40
T_23_12_sp4_h_l_5
T_25_12_lc_trk_g3_0
T_25_12_input2_7
T_25_12_wire_bram/ram/WADDR_8

End 

Net : M_this_spr_address_qZ0Z_9
T_22_15_wire_logic_cluster/lc_1/out
T_18_15_sp12_h_l_1
T_17_15_sp12_v_t_22
T_6_27_sp12_h_l_1
T_10_27_sp4_h_l_4
T_9_27_sp4_v_t_47
T_9_31_sp4_v_t_43
T_8_32_lc_trk_g3_3
T_8_32_input2_6
T_8_32_wire_bram/ram/WADDR_9

T_22_15_wire_logic_cluster/lc_1/out
T_18_15_sp12_h_l_1
T_17_15_sp12_v_t_22
T_6_27_sp12_h_l_1
T_10_27_sp4_h_l_4
T_9_27_sp4_v_t_47
T_8_30_lc_trk_g3_7
T_8_30_input2_6
T_8_30_wire_bram/ram/WADDR_9

T_22_15_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_42
T_23_16_sp4_h_l_7
T_26_16_sp4_v_t_37
T_26_20_sp4_v_t_45
T_26_24_sp4_v_t_46
T_23_28_sp4_h_l_4
T_25_28_lc_trk_g3_1
T_25_28_input2_6
T_25_28_wire_bram/ram/WADDR_9

T_22_15_wire_logic_cluster/lc_1/out
T_22_4_sp12_v_t_22
T_22_16_sp12_v_t_22
T_11_28_sp12_h_l_1
T_0_28_span12_horz_5
T_8_28_lc_trk_g1_5
T_8_28_input2_6
T_8_28_wire_bram/ram/WADDR_9

T_22_15_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_42
T_23_16_sp4_h_l_7
T_26_16_sp4_v_t_37
T_26_20_sp4_v_t_45
T_26_24_sp4_v_t_46
T_25_26_lc_trk_g0_0
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9

T_22_15_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_42
T_23_12_sp4_h_l_0
T_26_8_sp4_v_t_43
T_23_8_sp4_h_l_0
T_26_4_sp4_v_t_43
T_25_6_lc_trk_g0_6
T_25_6_input2_6
T_25_6_wire_bram/ram/WADDR_9

T_22_15_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_42
T_23_16_sp4_h_l_7
T_26_12_sp4_v_t_42
T_26_16_sp4_v_t_38
T_25_18_lc_trk_g1_3
T_25_18_input2_6
T_25_18_wire_bram/ram/WADDR_9

T_22_15_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_42
T_23_16_sp4_h_l_7
T_26_16_sp4_v_t_37
T_26_20_sp4_v_t_45
T_25_22_lc_trk_g2_0
T_25_22_input2_6
T_25_22_wire_bram/ram/WADDR_9

T_22_15_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_42
T_23_16_sp4_h_l_7
T_26_16_sp4_v_t_37
T_26_20_sp4_v_t_45
T_25_24_lc_trk_g2_0
T_25_24_input2_6
T_25_24_wire_bram/ram/WADDR_9

T_22_15_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_42
T_23_12_sp4_h_l_0
T_26_8_sp4_v_t_43
T_23_8_sp4_h_l_0
T_25_8_lc_trk_g3_5
T_25_8_input2_6
T_25_8_wire_bram/ram/WADDR_9

T_22_15_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_42
T_23_16_sp4_h_l_7
T_26_12_sp4_v_t_42
T_25_14_lc_trk_g1_7
T_25_14_input2_6
T_25_14_wire_bram/ram/WADDR_9

T_22_15_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_42
T_23_16_sp4_h_l_7
T_26_16_sp4_v_t_42
T_25_20_lc_trk_g1_7
T_25_20_input2_6
T_25_20_wire_bram/ram/WADDR_9

T_22_15_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_42
T_23_12_sp4_h_l_0
T_26_8_sp4_v_t_43
T_25_10_lc_trk_g0_6
T_25_10_input2_6
T_25_10_wire_bram/ram/WADDR_9

T_22_15_wire_logic_cluster/lc_1/out
T_22_15_lc_trk_g3_1
T_22_15_wire_logic_cluster/lc_1/in_1

T_22_15_wire_logic_cluster/lc_1/out
T_22_4_sp12_v_t_22
T_23_4_sp12_h_l_1
T_25_4_lc_trk_g0_6
T_25_4_input2_6
T_25_4_wire_bram/ram/WADDR_9

T_22_15_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_42
T_23_16_sp4_h_l_7
T_25_16_lc_trk_g2_2
T_25_16_input2_6
T_25_16_wire_bram/ram/WADDR_9

T_22_15_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_42
T_23_12_sp4_h_l_0
T_25_12_lc_trk_g3_5
T_25_12_input2_6
T_25_12_wire_bram/ram/WADDR_9

End 

Net : M_this_ext_address_qZ0Z_10
T_26_23_wire_logic_cluster/lc_0/out
T_26_22_lc_trk_g1_0
T_26_22_wire_logic_cluster/lc_2/in_1

T_26_23_wire_logic_cluster/lc_0/out
T_25_23_sp4_h_l_8
T_21_23_sp4_h_l_4
T_20_23_sp4_v_t_41
T_20_27_sp4_v_t_42
T_20_31_sp4_v_t_38
T_20_33_lc_trk_g0_3
T_20_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_1062_cascade_
T_23_24_wire_logic_cluster/lc_3/ltout
T_23_24_wire_logic_cluster/lc_4/in_2

End 

Net : un1_M_this_warmup_d_cry_12
T_9_23_wire_logic_cluster/lc_3/cout
T_9_23_wire_logic_cluster/lc_4/in_3

Net : this_ppu.oam_cache.mem_0
T_8_18_wire_bram/ram/RDATA_0
T_8_18_sp4_h_l_3
T_11_18_sp4_v_t_45
T_11_22_lc_trk_g0_0
T_11_22_wire_logic_cluster/lc_1/in_1

End 

Net : M_this_warmup_qZ0Z_14
T_9_23_wire_logic_cluster/lc_5/out
T_9_23_lc_trk_g1_5
T_9_23_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_map_address_qZ0Z_3
T_23_24_wire_logic_cluster/lc_4/out
T_24_23_lc_trk_g2_4
T_24_23_wire_logic_cluster/lc_3/in_1

T_23_24_wire_logic_cluster/lc_4/out
T_23_24_lc_trk_g1_4
T_23_24_wire_logic_cluster/lc_5/in_0

T_23_24_wire_logic_cluster/lc_4/out
T_22_24_sp4_h_l_0
T_25_24_sp4_v_t_40
T_25_28_sp4_v_t_36
T_25_32_lc_trk_g1_1
T_25_32_input0_4
T_25_32_wire_bram/ram/WADDR_3
T_25_30_upADDR_3
T_25_30_wire_bram/ram/WADDR_3

T_23_24_wire_logic_cluster/lc_4/out
T_22_24_sp4_h_l_0
T_25_24_sp4_v_t_40
T_25_28_sp4_v_t_36
T_25_32_lc_trk_g1_1
T_25_32_input0_4
T_25_32_wire_bram/ram/WADDR_3

End 

Net : M_this_ext_address_qZ0Z_14
T_26_18_wire_logic_cluster/lc_6/out
T_26_12_sp12_v_t_23
T_26_22_lc_trk_g3_4
T_26_22_wire_logic_cluster/lc_6/in_1

T_26_18_wire_logic_cluster/lc_6/out
T_26_16_sp4_v_t_41
T_27_16_sp4_h_l_9
T_31_16_sp4_h_l_9
T_33_16_lc_trk_g0_1
T_33_16_wire_io_cluster/io_1/D_OUT_0

End 

Net : M_this_map_address_qZ0Z_6
T_24_25_wire_logic_cluster/lc_1/out
T_24_21_sp4_v_t_39
T_24_23_lc_trk_g3_2
T_24_23_wire_logic_cluster/lc_6/in_1

T_24_25_wire_logic_cluster/lc_1/out
T_25_23_sp4_v_t_46
T_25_27_sp4_v_t_39
T_25_31_sp4_v_t_40
T_25_32_lc_trk_g3_0
T_25_32_input0_1
T_25_32_wire_bram/ram/WADDR_6
T_25_30_upADDR_6
T_25_30_wire_bram/ram/WADDR_6

T_24_25_wire_logic_cluster/lc_1/out
T_25_23_sp4_v_t_46
T_25_27_sp4_v_t_39
T_25_31_sp4_v_t_40
T_25_32_lc_trk_g3_0
T_25_32_input0_1
T_25_32_wire_bram/ram/WADDR_6

T_24_25_wire_logic_cluster/lc_1/out
T_24_25_lc_trk_g3_1
T_24_25_input_2_0
T_24_25_wire_logic_cluster/lc_0/in_2

End 

Net : this_ppu.un1_M_pixel_cnt_q_1_cry_4_s1
T_16_23_wire_logic_cluster/lc_4/cout
T_16_23_wire_logic_cluster/lc_5/in_3

Net : this_ppu.un1_M_pixel_cnt_q_1_cry_4_s1_THRU_CO
T_16_23_wire_logic_cluster/lc_5/out
T_16_24_lc_trk_g0_5
T_16_24_input_2_3
T_16_24_wire_logic_cluster/lc_3/in_2

End 

Net : un1_M_this_oam_address_q_c5_cascade_
T_17_25_wire_logic_cluster/lc_5/ltout
T_17_25_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_ext_address_qZ0Z_11
T_26_23_wire_logic_cluster/lc_2/out
T_26_22_lc_trk_g0_2
T_26_22_wire_logic_cluster/lc_3/in_1

T_26_23_wire_logic_cluster/lc_2/out
T_26_22_sp4_v_t_36
T_26_26_sp4_v_t_36
T_27_30_sp4_h_l_1
T_30_30_sp4_v_t_43
T_30_33_lc_trk_g0_3
T_30_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : led_c_1
T_21_22_wire_logic_cluster/lc_5/out
T_22_23_lc_trk_g2_5
T_22_23_wire_logic_cluster/lc_2/in_1

T_21_22_wire_logic_cluster/lc_5/out
T_21_21_sp4_v_t_42
T_21_25_lc_trk_g0_7
T_21_25_wire_logic_cluster/lc_0/in_3

T_21_22_wire_logic_cluster/lc_5/out
T_21_23_lc_trk_g1_5
T_21_23_wire_logic_cluster/lc_5/in_3

T_21_22_wire_logic_cluster/lc_5/out
T_21_21_sp4_v_t_42
T_20_24_lc_trk_g3_2
T_20_24_wire_logic_cluster/lc_0/in_3

T_21_22_wire_logic_cluster/lc_5/out
T_21_21_sp4_v_t_42
T_20_24_lc_trk_g3_2
T_20_24_wire_logic_cluster/lc_4/in_3

T_21_22_wire_logic_cluster/lc_5/out
T_21_22_lc_trk_g2_5
T_21_22_wire_logic_cluster/lc_2/in_3

T_21_22_wire_logic_cluster/lc_5/out
T_21_22_lc_trk_g2_5
T_21_22_wire_logic_cluster/lc_6/in_3

T_21_22_wire_logic_cluster/lc_5/out
T_21_15_sp12_v_t_22
T_21_3_sp12_v_t_22
T_21_4_sp4_v_t_44
T_22_4_sp4_h_l_2
T_26_4_sp4_h_l_5
T_30_4_sp4_h_l_5
T_33_4_lc_trk_g1_0
T_33_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : this_ppu.un1_M_oam_cache_cnt_q_cry_0_THRU_CO
T_10_17_wire_logic_cluster/lc_1/out
T_10_15_sp4_v_t_47
T_10_19_lc_trk_g0_2
T_10_19_input_2_0
T_10_19_wire_logic_cluster/lc_0/in_2

End 

Net : this_ppu.un1_M_oam_cache_cnt_q_cry_0
T_10_17_wire_logic_cluster/lc_0/cout
T_10_17_wire_logic_cluster/lc_1/in_3

Net : un1_M_this_warmup_d_cry_11
T_9_23_wire_logic_cluster/lc_2/cout
T_9_23_wire_logic_cluster/lc_3/in_3

Net : this_ppu.oam_cache.mem_7
T_8_18_wire_bram/ram/RDATA_7
T_7_18_sp4_h_l_8
T_10_14_sp4_v_t_39
T_10_17_lc_trk_g0_7
T_10_17_wire_logic_cluster/lc_6/in_3

End 

Net : this_ppu.oam_cache.mem_13
T_8_17_wire_bram/ram/RDATA_13
T_9_17_sp4_h_l_4
T_12_17_sp4_v_t_41
T_12_21_lc_trk_g0_4
T_12_21_wire_logic_cluster/lc_3/in_3

End 

Net : this_ppu.oam_cache.mem_12
T_8_17_wire_bram/ram/RDATA_12
T_8_17_sp4_h_l_11
T_11_17_sp4_v_t_46
T_11_19_lc_trk_g3_3
T_11_19_wire_logic_cluster/lc_3/in_3

End 

Net : M_this_warmup_qZ0Z_15
T_9_23_wire_logic_cluster/lc_6/out
T_9_23_lc_trk_g1_6
T_9_23_wire_logic_cluster/lc_6/in_1

End 

Net : M_this_spr_address_qZ0Z_1
T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp12_v_t_22
T_22_23_sp12_v_t_22
T_22_24_sp4_v_t_44
T_19_24_sp4_h_l_3
T_23_24_sp4_h_l_11
T_26_20_sp4_v_t_40
T_25_22_lc_trk_g1_5
T_25_22_input0_6
T_25_22_wire_bram/ram/WADDR_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp12_v_t_22
T_11_23_sp12_h_l_1
T_10_23_sp12_v_t_22
T_10_24_sp4_v_t_44
T_7_28_sp4_h_l_2
T_8_28_lc_trk_g2_2
T_8_28_input0_6
T_8_28_wire_bram/ram/WADDR_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp12_v_t_22
T_11_23_sp12_h_l_1
T_10_23_sp12_v_t_22
T_10_26_sp4_v_t_42
T_7_30_sp4_h_l_0
T_8_30_lc_trk_g2_0
T_8_30_input0_6
T_8_30_wire_bram/ram/WADDR_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp12_v_t_22
T_11_23_sp12_h_l_1
T_10_23_sp12_v_t_22
T_10_28_sp4_v_t_40
T_7_32_sp4_h_l_5
T_8_32_lc_trk_g3_5
T_8_32_input0_6
T_8_32_wire_bram/ram/WADDR_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_14_lc_trk_g1_1
T_22_14_wire_logic_cluster/lc_1/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp12_v_t_22
T_22_23_sp12_v_t_22
T_22_24_sp4_v_t_44
T_19_24_sp4_h_l_3
T_23_24_sp4_h_l_11
T_25_24_lc_trk_g2_6
T_25_24_input0_6
T_25_24_wire_bram/ram/WADDR_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp12_v_t_22
T_22_23_sp12_v_t_22
T_22_24_sp4_v_t_44
T_23_28_sp4_h_l_3
T_25_28_lc_trk_g2_6
T_25_28_input0_6
T_25_28_wire_bram/ram/WADDR_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp12_v_t_22
T_22_23_sp12_v_t_22
T_22_26_sp4_v_t_42
T_23_26_sp4_h_l_7
T_25_26_lc_trk_g2_2
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_10_sp4_v_t_39
T_22_6_sp4_v_t_39
T_23_6_sp4_h_l_2
T_26_6_sp4_v_t_42
T_25_8_lc_trk_g1_7
T_25_8_input0_6
T_25_8_wire_bram/ram/WADDR_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_10_sp4_v_t_39
T_22_6_sp4_v_t_39
T_23_6_sp4_h_l_2
T_26_6_sp4_v_t_42
T_25_10_lc_trk_g1_7
T_25_10_input0_6
T_25_10_wire_bram/ram/WADDR_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_47
T_22_16_sp4_v_t_43
T_23_20_sp4_h_l_6
T_26_16_sp4_v_t_43
T_25_18_lc_trk_g0_6
T_25_18_input0_6
T_25_18_wire_bram/ram/WADDR_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_3_sp12_v_t_22
T_22_4_sp4_v_t_44
T_23_4_sp4_h_l_9
T_25_4_lc_trk_g2_4
T_25_4_input0_6
T_25_4_wire_bram/ram/WADDR_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_10_sp4_v_t_39
T_22_6_sp4_v_t_39
T_23_6_sp4_h_l_2
T_25_6_lc_trk_g3_7
T_25_6_input0_6
T_25_6_wire_bram/ram/WADDR_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_47
T_22_16_sp4_v_t_43
T_23_20_sp4_h_l_6
T_25_20_lc_trk_g3_3
T_25_20_input0_6
T_25_20_wire_bram/ram/WADDR_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_47
T_22_16_sp4_v_t_43
T_23_16_sp4_h_l_11
T_25_16_lc_trk_g2_6
T_25_16_input0_6
T_25_16_wire_bram/ram/WADDR_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_47
T_23_12_sp4_h_l_3
T_25_12_lc_trk_g2_6
T_25_12_input0_6
T_25_12_wire_bram/ram/WADDR_1

T_22_14_wire_logic_cluster/lc_1/out
T_23_14_sp4_h_l_2
T_25_14_lc_trk_g3_7
T_25_14_input0_6
T_25_14_wire_bram/ram/WADDR_1

End 

Net : M_this_map_address_qZ0Z_4
T_23_24_wire_logic_cluster/lc_7/out
T_24_23_lc_trk_g2_7
T_24_23_wire_logic_cluster/lc_4/in_1

T_23_24_wire_logic_cluster/lc_7/out
T_23_24_sp4_h_l_3
T_26_24_sp4_v_t_45
T_26_28_sp4_v_t_46
T_25_32_lc_trk_g2_3
T_25_32_input0_3
T_25_32_wire_bram/ram/WADDR_4
T_25_30_upADDR_4
T_25_30_wire_bram/ram/WADDR_4

T_23_24_wire_logic_cluster/lc_7/out
T_23_24_sp4_h_l_3
T_26_24_sp4_v_t_45
T_26_28_sp4_v_t_46
T_25_32_lc_trk_g2_3
T_25_32_input0_3
T_25_32_wire_bram/ram/WADDR_4

T_23_24_wire_logic_cluster/lc_7/out
T_23_24_lc_trk_g2_7
T_23_24_wire_logic_cluster/lc_6/in_3

End 

Net : this_ppu.oam_cache.mem_10
T_8_17_wire_bram/ram/RDATA_10
T_9_16_sp4_v_t_43
T_10_16_sp4_h_l_6
T_10_16_lc_trk_g0_3
T_10_16_wire_logic_cluster/lc_4/in_3

End 

Net : this_ppu.oam_cache.mem_2
T_8_18_wire_bram/ram/RDATA_2
T_8_17_sp4_v_t_42
T_9_21_sp4_h_l_7
T_9_21_lc_trk_g0_2
T_9_21_wire_logic_cluster/lc_1/in_3

End 

Net : this_ppu.oam_cache.mem_1
T_8_18_wire_bram/ram/RDATA_1
T_7_18_sp4_h_l_4
T_11_18_sp4_h_l_0
T_13_18_lc_trk_g3_5
T_13_18_wire_logic_cluster/lc_5/in_3

End 

Net : M_this_data_count_q_cry_5_THRU_CO
T_14_24_wire_logic_cluster/lc_6/out
T_15_24_lc_trk_g1_6
T_15_24_wire_logic_cluster/lc_7/in_0

End 

Net : M_this_data_count_q_cry_5
T_14_24_wire_logic_cluster/lc_5/cout
T_14_24_wire_logic_cluster/lc_6/in_3

Net : M_this_spr_address_qZ0Z_6
T_22_14_wire_logic_cluster/lc_6/out
T_21_14_sp12_h_l_0
T_9_14_sp12_h_l_0
T_8_14_sp12_v_t_23
T_8_26_sp12_v_t_23
T_8_28_sp4_v_t_43
T_8_32_lc_trk_g1_6
T_8_32_input0_1
T_8_32_wire_bram/ram/WADDR_6

T_22_14_wire_logic_cluster/lc_6/out
T_21_14_sp12_h_l_0
T_9_14_sp12_h_l_0
T_8_14_sp12_v_t_23
T_8_26_sp12_v_t_23
T_8_28_lc_trk_g3_4
T_8_28_input0_1
T_8_28_wire_bram/ram/WADDR_6

T_22_14_wire_logic_cluster/lc_6/out
T_21_14_sp12_h_l_0
T_9_14_sp12_h_l_0
T_8_14_sp12_v_t_23
T_8_26_sp12_v_t_23
T_8_30_lc_trk_g3_0
T_8_30_input0_1
T_8_30_wire_bram/ram/WADDR_6

T_22_14_wire_logic_cluster/lc_6/out
T_22_14_sp4_h_l_1
T_25_14_sp4_v_t_43
T_25_18_sp4_v_t_43
T_25_22_sp4_v_t_39
T_25_26_sp4_v_t_47
T_25_28_lc_trk_g3_2
T_25_28_input0_1
T_25_28_wire_bram/ram/WADDR_6

T_22_14_wire_logic_cluster/lc_6/out
T_22_14_lc_trk_g1_6
T_22_14_wire_logic_cluster/lc_6/in_1

T_22_14_wire_logic_cluster/lc_6/out
T_22_14_sp4_h_l_1
T_25_14_sp4_v_t_43
T_25_18_sp4_v_t_43
T_25_22_sp4_v_t_39
T_25_24_lc_trk_g3_2
T_25_24_input0_1
T_25_24_wire_bram/ram/WADDR_6

T_22_14_wire_logic_cluster/lc_6/out
T_22_14_sp4_h_l_1
T_25_14_sp4_v_t_43
T_25_18_sp4_v_t_43
T_25_22_sp4_v_t_39
T_25_26_lc_trk_g1_2
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6

T_22_14_wire_logic_cluster/lc_6/out
T_22_14_sp4_h_l_1
T_25_10_sp4_v_t_36
T_25_6_sp4_v_t_44
T_25_2_sp4_v_t_37
T_25_4_lc_trk_g3_0
T_25_4_input0_1
T_25_4_wire_bram/ram/WADDR_6

T_22_14_wire_logic_cluster/lc_6/out
T_22_14_sp4_h_l_1
T_25_10_sp4_v_t_36
T_25_6_sp4_v_t_44
T_26_6_sp4_h_l_9
T_25_6_lc_trk_g0_1
T_25_6_input0_1
T_25_6_wire_bram/ram/WADDR_6

T_22_14_wire_logic_cluster/lc_6/out
T_22_14_sp4_h_l_1
T_25_14_sp4_v_t_43
T_25_18_sp4_v_t_43
T_25_20_lc_trk_g3_6
T_25_20_input0_1
T_25_20_wire_bram/ram/WADDR_6

T_22_14_wire_logic_cluster/lc_6/out
T_22_14_sp4_h_l_1
T_25_14_sp4_v_t_43
T_25_18_sp4_v_t_43
T_25_22_lc_trk_g1_6
T_25_22_input0_1
T_25_22_wire_bram/ram/WADDR_6

T_22_14_wire_logic_cluster/lc_6/out
T_22_14_sp4_h_l_1
T_25_10_sp4_v_t_36
T_25_6_sp4_v_t_44
T_25_8_lc_trk_g2_1
T_25_8_input0_1
T_25_8_wire_bram/ram/WADDR_6

T_22_14_wire_logic_cluster/lc_6/out
T_22_14_sp4_h_l_1
T_25_10_sp4_v_t_36
T_26_10_sp4_h_l_6
T_25_10_lc_trk_g1_6
T_25_10_input0_1
T_25_10_wire_bram/ram/WADDR_6

T_22_14_wire_logic_cluster/lc_6/out
T_22_14_sp4_h_l_1
T_25_14_sp4_v_t_43
T_25_16_lc_trk_g3_6
T_25_16_input0_1
T_25_16_wire_bram/ram/WADDR_6

T_22_14_wire_logic_cluster/lc_6/out
T_22_14_sp4_h_l_1
T_25_10_sp4_v_t_36
T_25_12_lc_trk_g2_1
T_25_12_input0_1
T_25_12_wire_bram/ram/WADDR_6

T_22_14_wire_logic_cluster/lc_6/out
T_22_14_sp4_h_l_1
T_25_14_sp4_v_t_43
T_25_18_lc_trk_g1_6
T_25_18_input0_1
T_25_18_wire_bram/ram/WADDR_6

T_22_14_wire_logic_cluster/lc_6/out
T_21_14_sp12_h_l_0
T_25_14_lc_trk_g0_3
T_25_14_input0_1
T_25_14_wire_bram/ram/WADDR_6

End 

Net : this_ppu.M_oam_cache_cnt_qZ0Z_4
T_10_17_wire_logic_cluster/lc_4/out
T_10_15_sp4_v_t_37
T_10_18_lc_trk_g1_5
T_10_18_wire_logic_cluster/lc_2/in_0

T_10_17_wire_logic_cluster/lc_4/out
T_11_15_sp4_v_t_36
T_10_17_lc_trk_g1_1
T_10_17_wire_logic_cluster/lc_4/in_0

End 

Net : M_this_ext_address_qZ0Z_12
T_26_23_wire_logic_cluster/lc_3/out
T_26_22_lc_trk_g0_3
T_26_22_wire_logic_cluster/lc_4/in_1

T_26_23_wire_logic_cluster/lc_3/out
T_27_20_sp4_v_t_47
T_28_24_sp4_h_l_10
T_32_24_sp4_h_l_1
T_33_24_lc_trk_g1_4
T_33_24_wire_io_cluster/io_1/D_OUT_0

End 

Net : M_this_data_tmp_qZ0Z_5
T_12_24_wire_logic_cluster/lc_3/out
T_12_23_sp4_v_t_38
T_9_23_sp4_h_l_9
T_10_23_lc_trk_g3_1
T_10_23_wire_logic_cluster/lc_1/in_3

End 

Net : M_this_ext_address_qZ0Z_15
T_26_18_wire_logic_cluster/lc_3/out
T_27_18_sp4_h_l_6
T_26_18_sp4_v_t_37
T_26_22_lc_trk_g0_0
T_26_22_wire_logic_cluster/lc_7/in_1

T_26_18_wire_logic_cluster/lc_3/out
T_20_18_sp12_h_l_1
T_31_6_sp12_v_t_22
T_32_6_sp12_h_l_1
T_33_6_lc_trk_g1_2
T_33_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_M_this_warmup_d_cry_10
T_9_23_wire_logic_cluster/lc_1/cout
T_9_23_wire_logic_cluster/lc_2/in_3

Net : M_this_warmup_qZ0Z_16
T_9_23_wire_logic_cluster/lc_7/out
T_9_23_lc_trk_g3_7
T_9_23_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_map_address_qZ0Z_9
T_24_24_wire_logic_cluster/lc_1/out
T_25_24_sp4_h_l_2
T_26_24_lc_trk_g2_2
T_26_24_wire_logic_cluster/lc_5/in_1

T_24_24_wire_logic_cluster/lc_1/out
T_25_21_sp4_v_t_43
T_25_25_sp4_v_t_44
T_25_29_sp4_v_t_37
T_25_32_lc_trk_g1_5
T_25_32_input2_6
T_25_32_wire_bram/ram/WADDR_9
T_25_30_upADDR_9
T_25_30_wire_bram/ram/WADDR_9

T_24_24_wire_logic_cluster/lc_1/out
T_25_21_sp4_v_t_43
T_25_25_sp4_v_t_44
T_25_29_sp4_v_t_37
T_25_32_lc_trk_g1_5
T_25_32_input2_6
T_25_32_wire_bram/ram/WADDR_9

T_24_24_wire_logic_cluster/lc_1/out
T_24_24_lc_trk_g0_1
T_24_24_wire_logic_cluster/lc_1/in_0

End 

Net : this_ppu.oam_cache.mem_17
T_8_20_wire_bram/ram/RDATA_1
T_8_17_sp4_v_t_36
T_7_18_lc_trk_g2_4
T_7_18_wire_logic_cluster/lc_6/in_0

End 

Net : M_this_map_address_qZ0Z_7
T_27_23_wire_logic_cluster/lc_3/out
T_25_23_sp4_h_l_3
T_24_23_lc_trk_g1_3
T_24_23_wire_logic_cluster/lc_7/in_1

T_27_23_wire_logic_cluster/lc_3/out
T_27_24_lc_trk_g0_3
T_27_24_wire_logic_cluster/lc_0/in_1

T_27_23_wire_logic_cluster/lc_3/out
T_27_20_sp4_v_t_46
T_27_24_sp4_v_t_46
T_27_28_sp4_v_t_42
T_24_32_sp4_h_l_0
T_25_32_lc_trk_g2_0
T_25_32_input0_0
T_25_32_wire_bram/ram/WADDR_7
T_25_30_upADDR_7
T_25_30_wire_bram/ram/WADDR_7

T_27_23_wire_logic_cluster/lc_3/out
T_27_20_sp4_v_t_46
T_27_24_sp4_v_t_46
T_27_28_sp4_v_t_42
T_24_32_sp4_h_l_0
T_25_32_lc_trk_g2_0
T_25_32_input0_0
T_25_32_wire_bram/ram/WADDR_7

T_27_23_wire_logic_cluster/lc_3/out
T_27_23_lc_trk_g0_3
T_27_23_input_2_3
T_27_23_wire_logic_cluster/lc_3/in_2

End 

Net : this_ppu.oam_cache.mem_9
T_8_17_wire_bram/ram/RDATA_9
T_7_17_sp12_h_l_0
T_13_17_lc_trk_g0_7
T_13_17_wire_logic_cluster/lc_0/in_3

End 

Net : un1_M_this_warmup_d_cry_9
T_9_23_wire_logic_cluster/lc_0/cout
T_9_23_wire_logic_cluster/lc_1/in_3

Net : M_this_data_tmp_qZ0Z_11
T_11_24_wire_logic_cluster/lc_1/out
T_10_24_sp4_h_l_10
T_13_20_sp4_v_t_47
T_13_23_lc_trk_g0_7
T_13_23_wire_logic_cluster/lc_2/in_1

End 

Net : M_this_map_address_qZ0Z_8
T_24_25_wire_logic_cluster/lc_5/out
T_25_25_sp4_h_l_10
T_26_25_lc_trk_g2_2
T_26_25_wire_logic_cluster/lc_5/in_3

T_24_25_wire_logic_cluster/lc_5/out
T_25_24_sp4_v_t_43
T_25_28_sp4_v_t_43
T_25_32_lc_trk_g1_6
T_25_32_input2_7
T_25_32_wire_bram/ram/WADDR_8
T_25_30_upADDR_8
T_25_30_wire_bram/ram/WADDR_8

T_24_25_wire_logic_cluster/lc_5/out
T_25_24_sp4_v_t_43
T_25_28_sp4_v_t_43
T_25_32_lc_trk_g1_6
T_25_32_input2_7
T_25_32_wire_bram/ram/WADDR_8

T_24_25_wire_logic_cluster/lc_5/out
T_24_24_lc_trk_g0_5
T_24_24_wire_logic_cluster/lc_0/in_1

T_24_25_wire_logic_cluster/lc_5/out
T_24_25_lc_trk_g2_5
T_24_25_input_2_5
T_24_25_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_data_count_q_cry_4
T_14_24_wire_logic_cluster/lc_4/cout
T_14_24_wire_logic_cluster/lc_5/in_3

Net : M_this_data_count_q_cry_4_THRU_CO
T_14_24_wire_logic_cluster/lc_5/out
T_15_24_lc_trk_g0_5
T_15_24_wire_logic_cluster/lc_6/in_1

End 

Net : un1_M_this_state_q_11_0_0_cascade_
T_21_24_wire_logic_cluster/lc_5/ltout
T_21_24_wire_logic_cluster/lc_6/in_2

End 

Net : this_ppu.un1_M_this_state_q_11_0_0Z0Z_0_cascade_
T_21_25_wire_logic_cluster/lc_0/ltout
T_21_25_wire_logic_cluster/lc_1/in_2

End 

Net : this_ppu.un1_M_this_state_q_11_0_0Z0Z_1
T_21_25_wire_logic_cluster/lc_1/out
T_21_24_lc_trk_g1_1
T_21_24_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_ppu_vram_addr_0
T_16_21_wire_logic_cluster/lc_3/out
T_16_21_lc_trk_g3_3
T_16_21_wire_logic_cluster/lc_7/in_3

T_16_21_wire_logic_cluster/lc_3/out
T_16_18_sp4_v_t_46
T_13_22_sp4_h_l_11
T_9_22_sp4_h_l_11
T_8_22_lc_trk_g0_3
T_8_22_input0_7
T_8_22_wire_bram/ram/WADDR_0

T_16_21_wire_logic_cluster/lc_3/out
T_16_21_lc_trk_g3_3
T_16_21_wire_logic_cluster/lc_4/in_0

T_16_21_wire_logic_cluster/lc_3/out
T_16_21_lc_trk_g3_3
T_16_21_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_data_count_q_cry_3_THRU_CO
T_14_24_wire_logic_cluster/lc_4/out
T_15_24_lc_trk_g1_4
T_15_24_wire_logic_cluster/lc_5/in_0

End 

Net : this_ppu.un1_M_pixel_cnt_q_1_cry_1_s1_THRU_CO
T_16_23_wire_logic_cluster/lc_2/out
T_16_24_lc_trk_g0_2
T_16_24_input_2_2
T_16_24_wire_logic_cluster/lc_2/in_2

End 

Net : this_ppu.un1_M_pixel_cnt_q_1_cry_1_s1
T_16_23_wire_logic_cluster/lc_1/cout
T_16_23_wire_logic_cluster/lc_2/in_3

Net : M_this_data_count_q_cry_3
T_14_24_wire_logic_cluster/lc_3/cout
T_14_24_wire_logic_cluster/lc_4/in_3

Net : M_this_ppu_vram_addr_1
T_16_21_wire_logic_cluster/lc_4/out
T_16_21_lc_trk_g0_4
T_16_21_wire_logic_cluster/lc_7/in_1

T_16_21_wire_logic_cluster/lc_4/out
T_14_21_sp4_h_l_5
T_10_21_sp4_h_l_8
T_9_21_sp4_v_t_45
T_8_22_lc_trk_g3_5
T_8_22_input0_6
T_8_22_wire_bram/ram/WADDR_1

T_16_21_wire_logic_cluster/lc_4/out
T_16_21_lc_trk_g0_4
T_16_21_input_2_4
T_16_21_wire_logic_cluster/lc_4/in_2

End 

Net : bfn_9_23_0_
T_9_23_wire_logic_cluster/carry_in_mux/cout
T_9_23_wire_logic_cluster/lc_0/in_3

Net : this_ppu.un1_M_pixel_cnt_q_1_cry_0_s1
T_16_23_wire_logic_cluster/lc_0/cout
T_16_23_wire_logic_cluster/lc_1/in_3

Net : this_ppu.un1_M_pixel_cnt_q_1_cry_0_s1_THRU_CO
T_16_23_wire_logic_cluster/lc_1/out
T_16_24_lc_trk_g1_1
T_16_24_wire_logic_cluster/lc_1/in_1

End 

Net : M_this_data_tmp_qZ0Z_22
T_13_27_wire_logic_cluster/lc_1/out
T_13_27_lc_trk_g2_1
T_13_27_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_data_tmp_qZ0Z_6
T_11_23_wire_logic_cluster/lc_1/out
T_11_23_lc_trk_g2_1
T_11_23_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_oam_address_qZ0Z_2
T_17_26_wire_logic_cluster/lc_4/out
T_16_26_lc_trk_g2_4
T_16_26_input_2_2
T_16_26_wire_logic_cluster/lc_2/in_2

T_17_26_wire_logic_cluster/lc_4/out
T_10_26_sp12_h_l_0
T_0_26_span12_horz_7
T_8_26_lc_trk_g0_7
T_8_26_input0_7
T_8_26_wire_bram/ram/WADDR_0
T_8_24_upADDR_0
T_8_24_wire_bram/ram/WADDR_0

T_17_26_wire_logic_cluster/lc_4/out
T_17_25_lc_trk_g0_4
T_17_25_wire_logic_cluster/lc_5/in_3

T_17_26_wire_logic_cluster/lc_4/out
T_10_26_sp12_h_l_0
T_0_26_span12_horz_7
T_8_26_lc_trk_g0_7
T_8_26_input0_7
T_8_26_wire_bram/ram/WADDR_0

T_17_26_wire_logic_cluster/lc_4/out
T_17_26_lc_trk_g0_4
T_17_26_wire_logic_cluster/lc_4/in_0

T_17_26_wire_logic_cluster/lc_4/out
T_17_25_lc_trk_g0_4
T_17_25_wire_logic_cluster/lc_7/in_3

End 

Net : M_this_warmup_qZ0Z_17
T_9_24_wire_logic_cluster/lc_0/out
T_9_24_lc_trk_g3_0
T_9_24_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_12_18_0_
T_12_18_wire_logic_cluster/carry_in_mux/cout
T_12_18_wire_logic_cluster/lc_0/in_3

End 

Net : this_ppu.N_79_0_cascade_
T_16_22_wire_logic_cluster/lc_0/ltout
T_16_22_wire_logic_cluster/lc_1/in_2

End 

Net : M_this_data_count_q_cry_1_THRU_CO
T_14_24_wire_logic_cluster/lc_2/out
T_15_24_lc_trk_g1_2
T_15_24_wire_logic_cluster/lc_3/in_0

End 

Net : M_this_data_count_q_cry_1
T_14_24_wire_logic_cluster/lc_1/cout
T_14_24_wire_logic_cluster/lc_2/in_3

Net : M_this_warmup_qZ0Z_18
T_9_24_wire_logic_cluster/lc_1/out
T_9_24_lc_trk_g3_1
T_9_24_wire_logic_cluster/lc_1/in_1

End 

Net : M_this_data_count_q_cry_2
T_14_24_wire_logic_cluster/lc_2/cout
T_14_24_wire_logic_cluster/lc_3/in_3

Net : M_this_data_count_q_cry_2_THRU_CO
T_14_24_wire_logic_cluster/lc_3/out
T_15_24_lc_trk_g0_3
T_15_24_wire_logic_cluster/lc_4/in_3

End 

Net : M_this_scroll_qZ0Z_1
T_15_22_wire_logic_cluster/lc_1/out
T_15_20_sp4_v_t_47
T_14_21_lc_trk_g3_7
T_14_21_input_2_2
T_14_21_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_oam_address_qZ0Z_5
T_17_25_wire_logic_cluster/lc_4/out
T_16_25_sp4_h_l_0
T_15_25_sp4_v_t_43
T_15_26_lc_trk_g3_3
T_15_26_input_2_2
T_15_26_wire_logic_cluster/lc_2/in_2

T_17_25_wire_logic_cluster/lc_4/out
T_10_25_sp12_h_l_0
T_9_25_sp12_v_t_23
T_9_23_sp4_v_t_47
T_8_26_lc_trk_g3_7
T_8_26_input0_4
T_8_26_wire_bram/ram/WADDR_3
T_8_24_upADDR_3
T_8_24_wire_bram/ram/WADDR_3

T_17_25_wire_logic_cluster/lc_4/out
T_10_25_sp12_h_l_0
T_9_25_sp12_v_t_23
T_9_23_sp4_v_t_47
T_8_26_lc_trk_g3_7
T_8_26_input0_4
T_8_26_wire_bram/ram/WADDR_3

T_17_25_wire_logic_cluster/lc_4/out
T_17_25_lc_trk_g2_4
T_17_25_wire_logic_cluster/lc_4/in_0

T_17_25_wire_logic_cluster/lc_4/out
T_17_25_lc_trk_g2_4
T_17_25_wire_logic_cluster/lc_6/in_0

End 

Net : M_this_oam_address_qZ0Z_3
T_17_25_wire_logic_cluster/lc_7/out
T_17_22_sp4_v_t_38
T_14_26_sp4_h_l_8
T_15_26_lc_trk_g3_0
T_15_26_wire_logic_cluster/lc_2/in_1

T_17_25_wire_logic_cluster/lc_7/out
T_7_25_sp12_h_l_1
T_9_25_sp4_h_l_2
T_8_25_sp4_v_t_45
T_8_26_lc_trk_g3_5
T_8_26_input0_6
T_8_26_wire_bram/ram/WADDR_1
T_8_24_upADDR_1
T_8_24_wire_bram/ram/WADDR_1

T_17_25_wire_logic_cluster/lc_7/out
T_7_25_sp12_h_l_1
T_9_25_sp4_h_l_2
T_8_25_sp4_v_t_45
T_8_26_lc_trk_g3_5
T_8_26_input0_6
T_8_26_wire_bram/ram/WADDR_1

T_17_25_wire_logic_cluster/lc_7/out
T_17_25_lc_trk_g2_7
T_17_25_wire_logic_cluster/lc_5/in_0

T_17_25_wire_logic_cluster/lc_7/out
T_17_26_lc_trk_g1_7
T_17_26_wire_logic_cluster/lc_5/in_1

T_17_25_wire_logic_cluster/lc_7/out
T_17_25_lc_trk_g2_7
T_17_25_input_2_7
T_17_25_wire_logic_cluster/lc_7/in_2

End 

Net : un1_M_this_warmup_d_cry_7
T_9_22_wire_logic_cluster/lc_6/cout
T_9_22_wire_logic_cluster/lc_7/in_3

Net : this_ppu.oam_cache.M_oam_cache_read_dataZ0Z_7
T_10_17_wire_logic_cluster/lc_6/out
T_0_17_span12_horz_0
T_13_17_sp12_h_l_0
T_22_17_sp4_h_l_11
T_23_17_lc_trk_g3_3
T_23_17_wire_logic_cluster/lc_4/in_0

End 

Net : this_ppu.oam_cache.mem_4
T_8_18_wire_bram/ram/RDATA_4
T_9_18_lc_trk_g1_3
T_9_18_wire_logic_cluster/lc_7/in_3

End 

Net : this_ppu.oam_cache.mem_18
T_8_20_wire_bram/ram/RDATA_2
T_7_19_lc_trk_g3_5
T_7_19_wire_logic_cluster/lc_5/in_3

End 

Net : this_ppu.oam_cache.mem_16
T_8_20_wire_bram/ram/RDATA_0
T_7_19_lc_trk_g3_7
T_7_19_wire_logic_cluster/lc_3/in_3

End 

Net : M_this_warmup_qZ0Z_19
T_9_24_wire_logic_cluster/lc_2/out
T_9_24_lc_trk_g1_2
T_9_24_wire_logic_cluster/lc_2/in_1

End 

Net : M_this_ppu_oam_addr_5
T_10_18_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g0_5
T_11_18_wire_logic_cluster/lc_1/in_0

T_10_18_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_42
T_10_21_sp4_v_t_47
T_7_25_sp4_h_l_3
T_8_25_lc_trk_g3_3
T_8_25_input0_2
T_8_25_wire_bram/ram/RADDR_5
T_8_23_upADDR_5
T_8_23_wire_bram/ram/RADDR_5

T_10_18_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_42
T_10_21_sp4_v_t_47
T_7_25_sp4_h_l_3
T_8_25_lc_trk_g3_3
T_8_25_input0_2
T_8_25_wire_bram/ram/RADDR_5

T_10_18_wire_logic_cluster/lc_5/out
T_10_18_lc_trk_g3_5
T_10_18_wire_logic_cluster/lc_6/in_0

T_10_18_wire_logic_cluster/lc_5/out
T_10_18_lc_trk_g3_5
T_10_18_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_data_tmp_qZ0Z_4
T_12_23_wire_logic_cluster/lc_6/out
T_12_23_lc_trk_g2_6
T_12_23_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_data_tmp_qZ0Z_9
T_11_24_wire_logic_cluster/lc_7/out
T_10_24_lc_trk_g2_7
T_10_24_wire_logic_cluster/lc_7/in_0

End 

Net : M_this_data_tmp_qZ0Z_1
T_13_25_wire_logic_cluster/lc_4/out
T_12_25_lc_trk_g3_4
T_12_25_wire_logic_cluster/lc_6/in_3

End 

Net : M_this_data_tmp_qZ0Z_15
T_11_24_wire_logic_cluster/lc_5/out
T_11_25_lc_trk_g1_5
T_11_25_wire_logic_cluster/lc_7/in_3

End 

Net : M_this_data_count_q_cry_0_THRU_CO
T_14_24_wire_logic_cluster/lc_1/out
T_15_24_lc_trk_g0_1
T_15_24_wire_logic_cluster/lc_2/in_1

End 

Net : M_this_data_count_q_cry_0
T_14_24_wire_logic_cluster/lc_0/cout
T_14_24_wire_logic_cluster/lc_1/in_3

Net : M_this_data_tmp_qZ0Z_17
T_11_26_wire_logic_cluster/lc_1/out
T_11_23_sp4_v_t_42
T_8_27_sp4_h_l_0
T_9_27_lc_trk_g3_0
T_9_27_wire_logic_cluster/lc_6/in_1

End 

Net : M_this_data_tmp_qZ0Z_21
T_12_26_wire_logic_cluster/lc_0/out
T_12_25_lc_trk_g0_0
T_12_25_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_data_tmp_qZ0Z_0
T_12_27_wire_logic_cluster/lc_3/out
T_11_27_lc_trk_g3_3
T_11_27_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_data_tmp_qZ0Z_10
T_11_24_wire_logic_cluster/lc_4/out
T_10_24_lc_trk_g2_4
T_10_24_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_data_tmp_qZ0Z_3
T_12_23_wire_logic_cluster/lc_4/out
T_12_23_lc_trk_g0_4
T_12_23_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_data_tmp_qZ0Z_8
T_11_24_wire_logic_cluster/lc_6/out
T_10_25_lc_trk_g0_6
T_10_25_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_oam_address_qZ0Z_4
T_17_26_wire_logic_cluster/lc_5/out
T_9_26_sp12_h_l_1
T_15_26_lc_trk_g0_6
T_15_26_wire_logic_cluster/lc_2/in_0

T_17_26_wire_logic_cluster/lc_5/out
T_17_25_lc_trk_g0_5
T_17_25_input_2_5
T_17_25_wire_logic_cluster/lc_5/in_2

T_17_26_wire_logic_cluster/lc_5/out
T_9_26_sp12_h_l_1
T_8_26_lc_trk_g0_1
T_8_26_input0_5
T_8_26_wire_bram/ram/WADDR_2
T_8_24_upADDR_2
T_8_24_wire_bram/ram/WADDR_2

T_17_26_wire_logic_cluster/lc_5/out
T_9_26_sp12_h_l_1
T_8_26_lc_trk_g0_1
T_8_26_input0_5
T_8_26_wire_bram/ram/WADDR_2

T_17_26_wire_logic_cluster/lc_5/out
T_17_26_lc_trk_g2_5
T_17_26_input_2_5
T_17_26_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_data_tmp_qZ0Z_7
T_11_23_wire_logic_cluster/lc_3/out
T_11_23_lc_trk_g0_3
T_11_23_wire_logic_cluster/lc_2/in_1

End 

Net : un1_M_this_warmup_d_cry_6
T_9_22_wire_logic_cluster/lc_5/cout
T_9_22_wire_logic_cluster/lc_6/in_3

Net : this_vga_signals.un1_M_hcounter_d_cry_7
T_12_17_wire_logic_cluster/lc_6/cout
T_12_17_wire_logic_cluster/lc_7/in_3

Net : M_this_warmup_qZ0Z_20
T_9_24_wire_logic_cluster/lc_3/out
T_9_24_lc_trk_g1_3
T_9_24_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_scroll_qZ0Z_5
T_15_22_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_43
T_13_21_sp4_h_l_0
T_14_21_lc_trk_g2_0
T_14_21_input_2_6
T_14_21_wire_logic_cluster/lc_6/in_2

T_15_22_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_43
T_17_21_sp4_h_l_11
T_21_21_sp4_h_l_2
T_24_17_sp4_v_t_45
T_23_18_lc_trk_g3_5
T_23_18_input_2_4
T_23_18_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_scroll_qZ0Z_0
T_15_22_wire_logic_cluster/lc_0/out
T_14_21_lc_trk_g3_0
T_14_21_input_2_1
T_14_21_wire_logic_cluster/lc_1/in_2

End 

Net : this_ppu.M_this_state_q_srsts_0_i_a3_0_0Z0Z_8
T_20_24_wire_logic_cluster/lc_4/out
T_19_24_lc_trk_g2_4
T_19_24_input_2_2
T_19_24_wire_logic_cluster/lc_2/in_2

End 

Net : this_ppu.M_this_state_q_srsts_0_i_a3_0_0Z0Z_7
T_20_24_wire_logic_cluster/lc_0/out
T_19_24_lc_trk_g2_0
T_19_24_input_2_0
T_19_24_wire_logic_cluster/lc_0/in_2

End 

Net : M_this_data_tmp_qZ0Z_14
T_13_24_wire_logic_cluster/lc_5/out
T_13_23_lc_trk_g1_5
T_13_23_wire_logic_cluster/lc_5/in_3

End 

Net : M_this_data_tmp_qZ0Z_12
T_13_24_wire_logic_cluster/lc_4/out
T_13_23_lc_trk_g0_4
T_13_23_wire_logic_cluster/lc_3/in_3

End 

Net : M_this_oam_address_qZ0Z_6
T_17_25_wire_logic_cluster/lc_6/out
T_17_22_sp4_v_t_36
T_14_26_sp4_h_l_1
T_10_26_sp4_h_l_4
T_6_26_sp4_h_l_7
T_8_26_lc_trk_g3_2
T_8_26_input0_3
T_8_26_wire_bram/ram/WADDR_4
T_8_24_upADDR_4
T_8_24_wire_bram/ram/WADDR_4

T_17_25_wire_logic_cluster/lc_6/out
T_17_22_sp4_v_t_36
T_14_26_sp4_h_l_1
T_10_26_sp4_h_l_4
T_6_26_sp4_h_l_7
T_8_26_lc_trk_g3_2
T_8_26_input0_3
T_8_26_wire_bram/ram/WADDR_4

T_17_25_wire_logic_cluster/lc_6/out
T_17_22_sp4_v_t_36
T_14_26_sp4_h_l_1
T_14_26_lc_trk_g1_4
T_14_26_wire_logic_cluster/lc_5/in_0

T_17_25_wire_logic_cluster/lc_6/out
T_17_25_lc_trk_g1_6
T_17_25_wire_logic_cluster/lc_6/in_1

End 

Net : this_vga_signals.un1_M_hcounter_d_cry_6
T_12_17_wire_logic_cluster/lc_5/cout
T_12_17_wire_logic_cluster/lc_6/in_3

Net : un1_M_this_warmup_d_cry_5
T_9_22_wire_logic_cluster/lc_4/cout
T_9_22_wire_logic_cluster/lc_5/in_3

Net : M_this_data_tmp_qZ0Z_13
T_14_23_wire_logic_cluster/lc_1/out
T_13_23_lc_trk_g2_1
T_13_23_wire_logic_cluster/lc_4/in_1

End 

Net : this_ppu.un1_M_oam_cache_cnt_q_cry_3
T_10_17_wire_logic_cluster/lc_3/cout
T_10_17_wire_logic_cluster/lc_4/in_3

End 

Net : M_this_warmup_qZ0Z_21
T_9_24_wire_logic_cluster/lc_4/out
T_9_24_lc_trk_g3_4
T_9_24_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_scroll_qZ0Z_4
T_15_22_wire_logic_cluster/lc_4/out
T_15_20_sp4_v_t_37
T_14_21_lc_trk_g2_5
T_14_21_input_2_5
T_14_21_wire_logic_cluster/lc_5/in_2

T_15_22_wire_logic_cluster/lc_4/out
T_15_21_sp4_v_t_40
T_12_21_sp4_h_l_11
T_13_21_lc_trk_g2_3
T_13_21_input_2_7
T_13_21_wire_logic_cluster/lc_7/in_2

End 

Net : M_this_data_tmp_qZ0Z_20
T_11_26_wire_logic_cluster/lc_3/out
T_9_26_sp4_h_l_3
T_9_26_lc_trk_g0_6
T_9_26_wire_logic_cluster/lc_3/in_3

End 

Net : M_this_data_tmp_qZ0Z_23
T_12_26_wire_logic_cluster/lc_7/out
T_10_26_sp4_h_l_11
T_9_26_lc_trk_g1_3
T_9_26_wire_logic_cluster/lc_1/in_3

End 

Net : M_this_data_tmp_qZ0Z_19
T_11_26_wire_logic_cluster/lc_2/out
T_9_26_sp4_h_l_1
T_9_26_lc_trk_g0_4
T_9_26_wire_logic_cluster/lc_5/in_3

End 

Net : M_this_data_tmp_qZ0Z_18
T_11_26_wire_logic_cluster/lc_7/out
T_10_26_sp4_h_l_6
T_9_26_lc_trk_g1_6
T_9_26_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_data_tmp_qZ0Z_16
T_11_26_wire_logic_cluster/lc_0/out
T_10_26_lc_trk_g3_0
T_10_26_wire_logic_cluster/lc_4/in_3

End 

Net : un1_M_this_warmup_d_cry_4
T_9_22_wire_logic_cluster/lc_3/cout
T_9_22_wire_logic_cluster/lc_4/in_3

Net : this_vga_signals.un1_M_hcounter_d_cry_5
T_12_17_wire_logic_cluster/lc_4/cout
T_12_17_wire_logic_cluster/lc_5/in_3

Net : M_this_warmup_qZ0Z_22
T_9_24_wire_logic_cluster/lc_5/out
T_9_24_lc_trk_g1_5
T_9_24_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_scroll_qZ0Z_2
T_15_22_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g3_2
T_14_21_input_2_3
T_14_21_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_substate_qZ0
T_21_24_wire_logic_cluster/lc_6/out
T_20_24_lc_trk_g2_6
T_20_24_wire_logic_cluster/lc_0/in_0

T_21_24_wire_logic_cluster/lc_6/out
T_20_24_lc_trk_g2_6
T_20_24_wire_logic_cluster/lc_4/in_0

T_21_24_wire_logic_cluster/lc_6/out
T_21_23_lc_trk_g0_6
T_21_23_wire_logic_cluster/lc_7/in_3

T_21_24_wire_logic_cluster/lc_6/out
T_22_24_lc_trk_g1_6
T_22_24_wire_logic_cluster/lc_4/in_3

T_21_24_wire_logic_cluster/lc_6/out
T_21_21_sp4_v_t_36
T_20_23_lc_trk_g0_1
T_20_23_wire_logic_cluster/lc_4/in_1

T_21_24_wire_logic_cluster/lc_6/out
T_21_24_lc_trk_g1_6
T_21_24_wire_logic_cluster/lc_6/in_1

End 

Net : un1_M_this_warmup_d_cry_3
T_9_22_wire_logic_cluster/lc_2/cout
T_9_22_wire_logic_cluster/lc_3/in_3

Net : this_vga_signals.un1_M_hcounter_d_cry_4
T_12_17_wire_logic_cluster/lc_3/cout
T_12_17_wire_logic_cluster/lc_4/in_3

Net : this_ppu.M_this_state_q_srsts_0_i_a3_0_0Z0Z_3
T_21_23_wire_logic_cluster/lc_7/out
T_21_22_lc_trk_g0_7
T_21_22_wire_logic_cluster/lc_3/in_0

End 

Net : M_this_scroll_qZ0Z_12
T_17_18_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_40
T_15_18_sp4_h_l_5
T_14_18_sp4_v_t_40
T_13_22_lc_trk_g1_5
T_13_22_input_2_0
T_13_22_wire_logic_cluster/lc_0/in_2

End 

Net : M_this_warmup_qZ0Z_23
T_9_24_wire_logic_cluster/lc_6/out
T_9_24_lc_trk_g1_6
T_9_24_wire_logic_cluster/lc_6/in_1

End 

Net : this_ppu.m35_i_0_a3_0_cascade_
T_13_18_wire_logic_cluster/lc_1/ltout
T_13_18_wire_logic_cluster/lc_2/in_2

End 

Net : this_ppu.M_oam_curr_qZ0Z_6
T_10_18_wire_logic_cluster/lc_6/out
T_10_18_sp4_h_l_1
T_14_18_sp4_h_l_1
T_13_18_lc_trk_g1_1
T_13_18_wire_logic_cluster/lc_1/in_1

T_10_18_wire_logic_cluster/lc_6/out
T_10_18_sp4_h_l_1
T_14_18_sp4_h_l_1
T_13_18_lc_trk_g1_1
T_13_18_wire_logic_cluster/lc_7/in_1

T_10_18_wire_logic_cluster/lc_6/out
T_10_18_lc_trk_g0_6
T_10_18_input_2_6
T_10_18_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_scroll_qZ0Z_3
T_15_22_wire_logic_cluster/lc_3/out
T_14_21_lc_trk_g3_3
T_14_21_input_2_4
T_14_21_wire_logic_cluster/lc_4/in_2

T_15_22_wire_logic_cluster/lc_3/out
T_16_21_lc_trk_g2_3
T_16_21_input_2_5
T_16_21_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_ppu_vram_addr_2
T_15_21_wire_logic_cluster/lc_0/out
T_15_21_lc_trk_g0_0
T_15_21_wire_logic_cluster/lc_2/in_0

T_15_21_wire_logic_cluster/lc_0/out
T_14_21_sp4_h_l_8
T_10_21_sp4_h_l_11
T_9_21_sp4_v_t_46
T_8_22_lc_trk_g3_6
T_8_22_input0_5
T_8_22_wire_bram/ram/WADDR_2

T_15_21_wire_logic_cluster/lc_0/out
T_15_21_lc_trk_g0_0
T_15_21_wire_logic_cluster/lc_5/in_1

T_15_21_wire_logic_cluster/lc_0/out
T_15_21_lc_trk_g0_0
T_15_21_wire_logic_cluster/lc_7/in_1

T_15_21_wire_logic_cluster/lc_0/out
T_15_21_lc_trk_g0_0
T_15_21_input_2_0
T_15_21_wire_logic_cluster/lc_0/in_2

End 

Net : un1_M_this_warmup_d_cry_2
T_9_22_wire_logic_cluster/lc_1/cout
T_9_22_wire_logic_cluster/lc_2/in_3

Net : this_vga_signals.un1_M_hcounter_d_cry_3
T_12_17_wire_logic_cluster/lc_2/cout
T_12_17_wire_logic_cluster/lc_3/in_3

Net : M_this_warmup_qZ0Z_24
T_9_24_wire_logic_cluster/lc_7/out
T_9_24_lc_trk_g3_7
T_9_24_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_ppu_vram_addr_6
T_15_21_wire_logic_cluster/lc_6/out
T_13_21_sp4_h_l_9
T_9_21_sp4_h_l_0
T_8_21_sp4_v_t_43
T_8_22_lc_trk_g2_3
T_8_22_input0_1
T_8_22_wire_bram/ram/WADDR_6

T_15_21_wire_logic_cluster/lc_6/out
T_15_21_lc_trk_g1_6
T_15_21_wire_logic_cluster/lc_6/in_1

End 

Net : this_delay_clk.M_pipe_qZ0Z_3
T_11_21_wire_logic_cluster/lc_0/out
T_11_19_sp4_v_t_45
T_12_23_sp4_h_l_8
T_16_23_sp4_h_l_8
T_17_23_lc_trk_g2_0
T_17_23_wire_logic_cluster/lc_3/in_3

End 

Net : M_this_ppu_vram_addr_5
T_15_21_wire_logic_cluster/lc_4/out
T_14_21_sp4_h_l_0
T_10_21_sp4_h_l_0
T_9_21_sp4_v_t_43
T_8_22_lc_trk_g3_3
T_8_22_input0_2
T_8_22_wire_bram/ram/WADDR_5

T_15_21_wire_logic_cluster/lc_4/out
T_15_21_lc_trk_g1_4
T_15_21_wire_logic_cluster/lc_4/in_1

T_15_21_wire_logic_cluster/lc_4/out
T_15_21_lc_trk_g1_4
T_15_21_wire_logic_cluster/lc_6/in_3

End 

Net : this_ppu_M_this_substate_d_0_sqmuxa_3_0_a3_0_a3_1
T_22_24_wire_logic_cluster/lc_4/out
T_21_24_lc_trk_g3_4
T_21_24_wire_logic_cluster/lc_6/in_3

End 

Net : M_this_ppu_vram_addr_4
T_15_21_wire_logic_cluster/lc_3/out
T_16_18_sp4_v_t_47
T_13_22_sp4_h_l_10
T_9_22_sp4_h_l_1
T_8_22_lc_trk_g0_1
T_8_22_input0_3
T_8_22_wire_bram/ram/WADDR_4

T_15_21_wire_logic_cluster/lc_3/out
T_15_21_lc_trk_g1_3
T_15_21_wire_logic_cluster/lc_5/in_3

T_15_21_wire_logic_cluster/lc_3/out
T_15_21_lc_trk_g1_3
T_15_21_wire_logic_cluster/lc_3/in_1

T_15_21_wire_logic_cluster/lc_3/out
T_15_21_lc_trk_g1_3
T_15_21_input_2_4
T_15_21_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.un1_M_hcounter_d_cry_2
T_12_17_wire_logic_cluster/lc_1/cout
T_12_17_wire_logic_cluster/lc_2/in_3

Net : un1_M_this_warmup_d_cry_1
T_9_22_wire_logic_cluster/lc_0/cout
T_9_22_wire_logic_cluster/lc_1/in_3

Net : M_this_scroll_qZ0Z_9
T_17_18_wire_logic_cluster/lc_7/out
T_17_18_sp4_h_l_3
T_13_18_sp4_h_l_11
T_14_18_lc_trk_g2_3
T_14_18_wire_logic_cluster/lc_3/in_0

End 

Net : M_this_scroll_qZ0Z_14
T_17_18_wire_logic_cluster/lc_4/out
T_16_18_sp4_h_l_0
T_12_18_sp4_h_l_0
T_14_18_lc_trk_g3_5
T_14_18_input_2_4
T_14_18_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_scroll_qZ0Z_15
T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_12_18_sp4_h_l_2
T_14_18_lc_trk_g3_7
T_14_18_input_2_2
T_14_18_wire_logic_cluster/lc_2/in_2

End 

Net : this_delay_clk.M_pipe_qZ0Z_2
T_10_19_wire_logic_cluster/lc_6/out
T_8_19_sp4_h_l_9
T_11_19_sp4_v_t_44
T_11_21_lc_trk_g2_1
T_11_21_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_scroll_qZ0Z_6
T_15_22_wire_logic_cluster/lc_6/out
T_14_21_lc_trk_g3_6
T_14_21_input_2_7
T_14_21_wire_logic_cluster/lc_7/in_2

T_15_22_wire_logic_cluster/lc_6/out
T_16_21_sp4_v_t_45
T_17_21_sp4_h_l_8
T_21_21_sp4_h_l_8
T_22_21_lc_trk_g3_0
T_22_21_input_2_1
T_22_21_wire_logic_cluster/lc_1/in_2

End 

Net : this_delay_clk.M_pipe_qZ0Z_1
T_7_20_wire_logic_cluster/lc_5/out
T_7_19_sp4_v_t_42
T_8_19_sp4_h_l_0
T_10_19_lc_trk_g2_5
T_10_19_wire_logic_cluster/lc_6/in_3

End 

Net : M_this_warmup_qZ0Z_25
T_9_25_wire_logic_cluster/lc_0/out
T_9_25_lc_trk_g3_0
T_9_25_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_oam_address_qZ0Z_7
T_14_26_wire_logic_cluster/lc_5/out
T_6_26_sp12_h_l_1
T_8_26_lc_trk_g0_6
T_8_26_input0_2
T_8_26_wire_bram/ram/WADDR_5
T_8_24_upADDR_5
T_8_24_wire_bram/ram/WADDR_5

T_14_26_wire_logic_cluster/lc_5/out
T_6_26_sp12_h_l_1
T_8_26_lc_trk_g0_6
T_8_26_input0_2
T_8_26_wire_bram/ram/WADDR_5

T_14_26_wire_logic_cluster/lc_5/out
T_14_26_lc_trk_g2_5
T_14_26_input_2_5
T_14_26_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_warmup_qZ0Z_26
T_9_25_wire_logic_cluster/lc_1/out
T_9_25_lc_trk_g3_1
T_9_25_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_signals.un1_M_hcounter_d_cry_1
T_12_17_wire_logic_cluster/lc_0/cout
T_12_17_wire_logic_cluster/lc_1/in_3

Net : M_this_scroll_qZ0Z_11
T_17_18_wire_logic_cluster/lc_1/out
T_13_18_sp12_h_l_1
T_14_18_lc_trk_g1_5
T_14_18_wire_logic_cluster/lc_7/in_3

End 

Net : M_this_scroll_qZ0Z_13
T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_16_18_lc_trk_g0_3
T_16_18_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_scroll_qZ0Z_8
T_17_18_wire_logic_cluster/lc_6/out
T_15_18_sp4_h_l_9
T_14_18_lc_trk_g0_1
T_14_18_input_2_5
T_14_18_wire_logic_cluster/lc_5/in_2

End 

Net : this_ppu.M_screen_y_qZ0Z_7
T_15_20_wire_logic_cluster/lc_0/out
T_15_18_sp4_v_t_45
T_14_22_lc_trk_g2_0
T_14_22_input_2_0
T_14_22_wire_logic_cluster/lc_0/in_2

T_15_20_wire_logic_cluster/lc_0/out
T_15_20_lc_trk_g2_0
T_15_20_input_2_0
T_15_20_wire_logic_cluster/lc_0/in_2

End 

Net : this_reset_cond.M_stage_qZ0Z_2
T_14_16_wire_logic_cluster/lc_7/out
T_15_14_sp4_v_t_42
T_14_17_lc_trk_g3_2
T_14_17_wire_logic_cluster/lc_4/in_3

End 

Net : this_ppu.oam_cache.M_oam_cache_read_data_6
T_22_17_wire_logic_cluster/lc_0/out
T_22_16_lc_trk_g0_0
T_22_16_wire_logic_cluster/lc_4/in_0

End 

Net : this_vga_ramdac.N_3857_reto
T_13_16_wire_logic_cluster/lc_6/out
T_13_16_lc_trk_g2_6
T_13_16_wire_logic_cluster/lc_6/in_0

T_13_16_wire_logic_cluster/lc_6/out
T_11_16_sp4_h_l_9
T_10_16_lc_trk_g0_1
T_10_16_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.oam_cache.M_oam_cache_read_data_5
T_21_15_wire_logic_cluster/lc_6/out
T_22_16_lc_trk_g2_6
T_22_16_wire_logic_cluster/lc_0/in_0

End 

Net : M_this_scroll_qZ0Z_7
T_15_22_wire_logic_cluster/lc_7/out
T_14_22_lc_trk_g3_7
T_14_22_wire_logic_cluster/lc_0/in_0

End 

Net : M_this_warmup_qZ0Z_27
T_9_25_wire_logic_cluster/lc_2/out
T_9_25_lc_trk_g3_2
T_9_25_wire_logic_cluster/lc_3/in_0

T_9_25_wire_logic_cluster/lc_2/out
T_9_25_lc_trk_g3_2
T_9_25_wire_logic_cluster/lc_2/in_1

End 

Net : M_this_ctrl_flags_qZ0Z_7
T_23_21_wire_logic_cluster/lc_2/out
T_23_21_lc_trk_g2_2
T_23_21_wire_logic_cluster/lc_2/in_0

T_23_21_wire_logic_cluster/lc_2/out
T_18_21_sp12_h_l_0
T_6_21_sp12_h_l_0
T_7_21_sp4_h_l_3
T_6_17_sp4_v_t_38
T_6_18_lc_trk_g3_6
T_6_18_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_ramdac.N_3859_reto
T_13_17_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g1_4
T_13_17_wire_logic_cluster/lc_4/in_1

T_13_17_wire_logic_cluster/lc_4/out
T_12_17_sp4_h_l_0
T_11_17_lc_trk_g1_0
T_11_17_wire_logic_cluster/lc_7/in_0

End 

Net : this_ppu.M_state_qZ0Z_8
T_14_17_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g1_1
T_15_17_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_ramdac.N_3856_reto
T_13_15_wire_logic_cluster/lc_5/out
T_13_15_lc_trk_g2_5
T_13_15_input_2_5
T_13_15_wire_logic_cluster/lc_5/in_2

T_13_15_wire_logic_cluster/lc_5/out
T_5_15_sp12_h_l_1
T_9_15_lc_trk_g0_2
T_9_15_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_ramdac.N_3860_reto
T_13_17_wire_logic_cluster/lc_7/out
T_13_17_lc_trk_g2_7
T_13_17_input_2_7
T_13_17_wire_logic_cluster/lc_7/in_2

T_13_17_wire_logic_cluster/lc_7/out
T_3_17_sp12_h_l_1
T_6_17_lc_trk_g0_1
T_6_17_wire_logic_cluster/lc_6/in_1

End 

Net : this_vga_ramdac.N_3861_reto
T_14_17_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g2_6
T_14_17_input_2_6
T_14_17_wire_logic_cluster/lc_6/in_2

T_14_17_wire_logic_cluster/lc_6/out
T_14_16_sp4_v_t_44
T_11_16_sp4_h_l_3
T_7_16_sp4_h_l_11
T_7_16_lc_trk_g1_6
T_7_16_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_ramdac.N_852_i_reto
T_12_15_wire_logic_cluster/lc_3/out
T_12_15_lc_trk_g0_3
T_12_15_input_2_3
T_12_15_wire_logic_cluster/lc_3/in_2

T_12_15_wire_logic_cluster/lc_3/out
T_10_15_sp4_h_l_3
T_9_15_lc_trk_g1_3
T_9_15_wire_logic_cluster/lc_5/in_1

T_12_15_wire_logic_cluster/lc_3/out
T_12_15_sp4_h_l_11
T_11_15_sp4_v_t_40
T_10_16_lc_trk_g3_0
T_10_16_wire_logic_cluster/lc_0/in_3

T_12_15_wire_logic_cluster/lc_3/out
T_12_15_sp4_h_l_11
T_11_15_sp4_v_t_46
T_11_17_lc_trk_g3_3
T_11_17_wire_logic_cluster/lc_7/in_3

T_12_15_wire_logic_cluster/lc_3/out
T_12_15_sp4_h_l_11
T_8_15_sp4_h_l_7
T_7_15_sp4_v_t_42
T_7_16_lc_trk_g3_2
T_7_16_wire_logic_cluster/lc_2/in_3

T_12_15_wire_logic_cluster/lc_3/out
T_12_15_sp4_h_l_11
T_8_15_sp4_h_l_7
T_7_15_sp4_v_t_42
T_7_16_lc_trk_g3_2
T_7_16_wire_logic_cluster/lc_6/in_1

T_12_15_wire_logic_cluster/lc_3/out
T_12_15_sp4_h_l_11
T_8_15_sp4_h_l_7
T_7_15_sp4_v_t_42
T_6_17_lc_trk_g1_7
T_6_17_wire_logic_cluster/lc_6/in_0

End 

Net : M_this_scroll_qZ0Z_10
T_17_18_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g3_0
T_16_18_input_2_5
T_16_18_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_ramdac.N_3858_reto
T_13_16_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g3_1
T_13_16_wire_logic_cluster/lc_1/in_3

T_13_16_wire_logic_cluster/lc_1/out
T_12_16_sp4_h_l_10
T_8_16_sp4_h_l_6
T_7_16_lc_trk_g0_6
T_7_16_wire_logic_cluster/lc_2/in_0

End 

Net : this_delay_clk.M_pipe_qZ0Z_0
T_7_20_wire_logic_cluster/lc_3/out
T_7_20_lc_trk_g1_3
T_7_20_wire_logic_cluster/lc_5/in_3

End 

Net : this_reset_cond.M_stage_qZ0Z_1
T_14_16_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g2_6
T_14_16_wire_logic_cluster/lc_7/in_3

End 

Net : this_reset_cond.M_stage_qZ0Z_0
T_14_16_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g2_1
T_14_16_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals_vsync_1_i
T_15_23_wire_logic_cluster/lc_0/out
T_15_19_sp12_v_t_23
T_4_31_sp12_h_l_0
T_3_31_sp12_v_t_23
T_3_33_lc_trk_g1_4
T_3_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : this_vga_signals.vsync_1_0_a3_0_a3_5
T_18_22_wire_logic_cluster/lc_5/out
T_16_22_sp4_h_l_7
T_15_22_sp4_v_t_36
T_15_23_lc_trk_g3_4
T_15_23_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.vsync_1_0_a3_0_a3_0
T_19_23_wire_logic_cluster/lc_3/out
T_13_23_sp12_h_l_1
T_15_23_lc_trk_g0_6
T_15_23_wire_logic_cluster/lc_0/in_0

End 

Net : clk_0_c_g
T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_3_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_4_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_5_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_6_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_7_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_8_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_10_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_9_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_11_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_12_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_13_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_14_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_15_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_16_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_17_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_18_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_17_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_18_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_19_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_20_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_19_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_20_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_21_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_22_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_21_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_22_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_23_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_24_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_23_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_24_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_27_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_27_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_27_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_27_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_27_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_27_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_25_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_26_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_25_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_26_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_27_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_27_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_28_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_27_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_28_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_27_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_29_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_30_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_29_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_30_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_31_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_32_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_31_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_32_wire_bram/ram/WCLK

End 

Net : m5_i_a2_i_o3_i_a3
T_23_22_wire_logic_cluster/lc_3/out
T_23_21_sp12_v_t_22
T_23_30_lc_trk_g3_6
T_23_30_wire_logic_cluster/lc_0/in_3

T_23_22_wire_logic_cluster/lc_3/out
T_23_13_sp12_v_t_22
T_23_1_sp12_v_t_22
T_23_8_lc_trk_g3_2
T_23_8_wire_logic_cluster/lc_4/in_3

End 

Net : led_c_7
T_21_22_wire_logic_cluster/lc_7/out
T_21_17_sp12_v_t_22
T_21_5_sp12_v_t_22
T_22_5_sp12_h_l_1
T_26_5_sp4_h_l_4
T_30_5_sp4_h_l_0
T_33_1_span4_vert_t_14
T_33_2_lc_trk_g1_6
T_33_2_wire_io_cluster/io_1/D_OUT_0

End 

Net : led_c_6
T_23_23_wire_logic_cluster/lc_2/out
T_23_13_sp12_v_t_23
T_23_1_sp12_v_t_23
T_24_1_sp12_h_l_0
T_33_1_lc_trk_g1_3
T_33_1_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_724_0
T_13_30_wire_logic_cluster/lc_4/out
T_13_29_sp4_v_t_40
T_13_33_lc_trk_g0_5
T_13_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_459_0
T_27_24_wire_logic_cluster/lc_3/out
T_21_24_sp12_h_l_1
T_22_24_lc_trk_g1_5
T_22_24_wire_logic_cluster/lc_4/in_0

T_27_24_wire_logic_cluster/lc_3/out
T_21_24_sp12_h_l_1
T_21_24_lc_trk_g1_2
T_21_24_wire_logic_cluster/lc_5/in_0

T_27_24_wire_logic_cluster/lc_3/out
T_21_24_sp12_h_l_1
T_20_24_lc_trk_g1_1
T_20_24_wire_logic_cluster/lc_2/in_0

End 

Net : N_428
T_1_22_wire_logic_cluster/lc_3/out
T_0_22_lc_trk_g0_3
T_0_22_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_38_i_0_i
T_23_22_wire_logic_cluster/lc_7/out
T_23_21_sp4_v_t_46
T_24_21_sp4_h_l_11
T_28_21_sp4_h_l_2
T_32_21_sp4_h_l_10
T_33_21_lc_trk_g0_7
T_33_21_wire_io_cluster/io_0/OUT_ENB

T_23_22_wire_logic_cluster/lc_7/out
T_23_21_sp4_v_t_46
T_24_21_sp4_h_l_11
T_28_21_sp4_h_l_2
T_32_21_sp4_h_l_10
T_33_21_lc_trk_g1_7
T_33_21_wire_io_cluster/io_1/OUT_ENB

T_23_22_wire_logic_cluster/lc_7/out
T_23_21_sp4_v_t_46
T_24_21_sp4_h_l_11
T_28_21_sp4_h_l_2
T_31_21_sp4_v_t_42
T_32_21_sp4_h_l_0
T_33_21_span4_vert_t_14
T_33_23_lc_trk_g0_2
T_33_23_wire_io_cluster/io_1/OUT_ENB

T_23_22_wire_logic_cluster/lc_7/out
T_23_21_sp4_v_t_46
T_23_25_sp4_v_t_42
T_23_29_sp4_v_t_42
T_19_33_span4_horz_r_1
T_22_33_lc_trk_g1_5
T_22_33_wire_io_cluster/io_1/OUT_ENB

T_23_22_wire_logic_cluster/lc_7/out
T_23_21_sp4_v_t_46
T_24_21_sp4_h_l_11
T_28_21_sp4_h_l_2
T_31_21_sp4_v_t_42
T_32_21_sp4_h_l_0
T_33_21_span4_vert_t_14
T_33_24_lc_trk_g0_6
T_33_24_wire_io_cluster/io_1/OUT_ENB

T_23_22_wire_logic_cluster/lc_7/out
T_23_21_sp4_v_t_46
T_23_25_sp4_v_t_42
T_23_29_sp4_v_t_42
T_23_33_span4_horz_r_1
T_25_33_lc_trk_g0_1
T_25_33_wire_io_cluster/io_0/OUT_ENB

T_23_22_wire_logic_cluster/lc_7/out
T_23_21_sp4_v_t_46
T_23_25_sp4_v_t_42
T_23_29_sp4_v_t_42
T_19_33_span4_horz_r_1
T_20_33_lc_trk_g1_5
T_20_33_wire_io_cluster/io_1/OUT_ENB

T_23_22_wire_logic_cluster/lc_7/out
T_23_21_sp4_v_t_46
T_23_25_sp4_v_t_42
T_23_29_sp4_v_t_42
T_23_33_span4_horz_r_1
T_26_33_lc_trk_g0_5
T_26_33_wire_io_cluster/io_0/OUT_ENB

T_23_22_wire_logic_cluster/lc_7/out
T_23_21_sp4_v_t_46
T_24_21_sp4_h_l_11
T_28_21_sp4_h_l_2
T_31_17_sp4_v_t_39
T_32_17_sp4_h_l_7
T_33_17_lc_trk_g1_2
T_33_17_wire_io_cluster/io_0/OUT_ENB

T_23_22_wire_logic_cluster/lc_7/out
T_23_21_sp4_v_t_46
T_24_21_sp4_h_l_11
T_28_21_sp4_h_l_2
T_31_21_sp4_v_t_42
T_32_21_sp4_h_l_0
T_33_17_span4_vert_t_14
T_33_13_span4_vert_t_14
T_33_16_lc_trk_g0_6
T_33_16_wire_io_cluster/io_1/OUT_ENB

T_23_22_wire_logic_cluster/lc_7/out
T_23_21_sp4_v_t_46
T_24_21_sp4_h_l_11
T_28_21_sp4_h_l_2
T_31_21_sp4_v_t_42
T_32_21_sp4_h_l_0
T_33_21_span4_vert_t_14
T_33_25_span4_vert_t_14
T_33_28_lc_trk_g1_6
T_33_28_wire_io_cluster/io_0/OUT_ENB

T_23_22_wire_logic_cluster/lc_7/out
T_23_21_sp4_v_t_46
T_23_25_sp4_v_t_42
T_23_29_sp4_v_t_42
T_19_33_span4_horz_r_1
T_15_33_span4_horz_r_1
T_17_33_lc_trk_g0_1
T_17_33_wire_io_cluster/io_0/OUT_ENB

T_23_22_wire_logic_cluster/lc_7/out
T_23_21_sp4_v_t_46
T_23_25_sp4_v_t_42
T_23_29_sp4_v_t_42
T_19_33_span4_horz_r_1
T_15_33_span4_horz_r_1
T_16_33_lc_trk_g1_5
T_16_33_wire_io_cluster/io_1/OUT_ENB

T_23_22_wire_logic_cluster/lc_7/out
T_23_21_sp4_v_t_46
T_23_25_sp4_v_t_42
T_23_29_sp4_v_t_42
T_23_33_span4_horz_r_1
T_27_33_span4_horz_r_1
T_30_33_lc_trk_g1_5
T_30_33_wire_io_cluster/io_1/OUT_ENB

T_23_22_wire_logic_cluster/lc_7/out
T_13_22_sp12_h_l_1
T_0_22_span12_horz_1
T_5_22_sp4_h_l_4
T_0_22_span4_horz_7
T_0_18_span4_vert_t_13
T_0_21_lc_trk_g1_5
T_0_21_wire_io_cluster/io_1/OUT_ENB

T_23_22_wire_logic_cluster/lc_7/out
T_23_21_sp4_v_t_46
T_24_21_sp4_h_l_11
T_28_21_sp4_h_l_2
T_31_21_sp4_v_t_42
T_32_21_sp4_h_l_0
T_33_17_span4_vert_t_14
T_33_13_span4_vert_t_14
T_33_9_span4_vert_t_14
T_33_5_span4_vert_t_14
T_33_6_lc_trk_g0_6
T_33_6_wire_io_cluster/io_1/OUT_ENB

T_23_22_wire_logic_cluster/lc_7/out
T_23_21_sp4_v_t_46
T_24_21_sp4_h_l_11
T_28_21_sp4_h_l_2
T_31_21_sp4_v_t_42
T_32_21_sp4_h_l_0
T_33_17_span4_vert_t_14
T_33_13_span4_vert_t_14
T_33_9_span4_vert_t_14
T_33_5_span4_vert_t_14
T_32_5_sp4_h_l_0
T_33_5_lc_trk_g1_5
T_33_5_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_260
T_10_24_wire_logic_cluster/lc_4/out
T_3_24_sp12_h_l_0
T_2_24_sp12_v_t_23
T_2_33_lc_trk_g1_7
T_2_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_1422
T_21_25_wire_logic_cluster/lc_7/out
T_21_24_lc_trk_g1_7
T_21_24_wire_logic_cluster/lc_6/in_0

T_21_25_wire_logic_cluster/lc_7/out
T_21_23_sp4_v_t_43
T_18_23_sp4_h_l_0
T_20_23_lc_trk_g3_5
T_20_23_input_2_4
T_20_23_wire_logic_cluster/lc_4/in_2

End 

Net : N_1416
T_22_23_wire_logic_cluster/lc_2/out
T_23_23_lc_trk_g1_2
T_23_23_wire_logic_cluster/lc_2/in_1

End 

Net : N_1048_i_0
T_23_30_wire_logic_cluster/lc_0/out
T_24_30_sp4_h_l_0
T_27_30_sp4_v_t_40
T_27_33_lc_trk_g1_0
T_27_33_wire_io_cluster/io_0/OUT_ENB

T_23_30_wire_logic_cluster/lc_0/out
T_24_30_sp4_h_l_0
T_27_30_sp4_v_t_37
T_27_33_span4_horz_r_2
T_29_33_lc_trk_g0_2
T_29_33_wire_io_cluster/io_1/OUT_ENB

T_23_30_wire_logic_cluster/lc_0/out
T_24_30_sp4_h_l_0
T_23_30_sp4_v_t_43
T_19_33_span4_horz_r_3
T_15_33_span4_horz_r_3
T_11_33_span4_horz_r_3
T_14_33_lc_trk_g1_7
T_14_33_wire_io_cluster/io_1/OUT_ENB

T_23_30_wire_logic_cluster/lc_0/out
T_24_30_sp4_h_l_0
T_23_30_sp4_v_t_43
T_19_33_span4_horz_r_3
T_15_33_span4_horz_r_3
T_11_33_span4_horz_r_3
T_13_33_lc_trk_g1_3
T_13_33_wire_io_cluster/io_1/OUT_ENB

T_23_30_wire_logic_cluster/lc_0/out
T_24_30_sp4_h_l_0
T_28_30_sp4_h_l_3
T_32_30_sp4_h_l_6
T_33_26_span4_vert_t_15
T_33_27_lc_trk_g1_7
T_33_27_wire_io_cluster/io_1/OUT_ENB

T_23_30_wire_logic_cluster/lc_0/out
T_24_30_sp4_h_l_0
T_28_30_sp4_h_l_3
T_32_30_sp4_h_l_6
T_33_26_span4_vert_t_15
T_33_22_span4_vert_t_15
T_33_18_span4_vert_t_15
T_33_19_lc_trk_g1_7
T_33_19_wire_io_cluster/io_1/OUT_ENB

T_23_30_wire_logic_cluster/lc_0/out
T_24_30_sp4_h_l_0
T_28_30_sp4_h_l_3
T_32_30_sp4_h_l_6
T_33_26_span4_vert_t_15
T_33_22_span4_vert_t_15
T_33_18_span4_vert_t_15
T_33_14_span4_vert_t_15
T_33_10_span4_vert_t_15
T_33_11_lc_trk_g0_7
T_33_11_wire_io_cluster/io_0/OUT_ENB

T_23_30_wire_logic_cluster/lc_0/out
T_24_30_sp4_h_l_0
T_28_30_sp4_h_l_3
T_32_30_sp4_h_l_6
T_33_26_span4_vert_t_15
T_33_22_span4_vert_t_15
T_33_18_span4_vert_t_15
T_33_14_span4_vert_t_15
T_33_10_span4_vert_t_15
T_30_10_sp4_h_l_6
T_33_10_lc_trk_g1_3
T_33_10_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_1048_i
T_23_8_wire_logic_cluster/lc_4/out
T_24_8_sp4_h_l_8
T_28_8_sp4_h_l_4
T_32_8_sp4_h_l_0
T_33_4_span4_vert_t_14
T_29_0_span4_horz_r_2
T_33_3_lc_trk_g1_6
T_33_3_wire_io_cluster/io_1/D_OUT_0

End 

Net : M_vcounter_q_esr_RNIQ82H7_9
T_6_18_wire_logic_cluster/lc_6/out
T_5_18_sp4_h_l_4
T_0_18_span4_horz_7
T_0_14_span4_vert_t_13
T_0_10_span4_vert_t_13
T_0_11_lc_trk_g0_5
T_0_11_wire_io_cluster/io_1/D_OUT_0

End 

Net : M_this_substate_d_0_sqmuxa_3_0_o2_x
T_28_23_wire_logic_cluster/lc_7/out
T_18_23_sp12_h_l_1
T_21_23_lc_trk_g1_1
T_21_23_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_status_flags_qZ0Z_7
T_24_21_wire_logic_cluster/lc_1/out
T_24_18_sp12_v_t_22
T_24_19_lc_trk_g2_6
T_24_19_wire_logic_cluster/lc_4/in_0

End 

Net : IO_port_data_write_i_m2_i_m2_7
T_24_19_wire_logic_cluster/lc_4/out
T_25_15_sp4_v_t_44
T_26_15_sp4_h_l_9
T_30_15_sp4_h_l_0
T_33_11_span4_vert_t_14
T_33_7_span4_vert_t_14
T_33_10_lc_trk_g1_6
T_33_10_wire_io_cluster/io_1/D_OUT_0

End 

Net : IO_port_data_write_i_m2_i_m2_0
T_14_27_wire_logic_cluster/lc_0/out
T_14_23_sp12_v_t_23
T_14_33_lc_trk_g1_4
T_14_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : CONSTANT_ONE_NET
T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp4_v_t_37
T_5_13_sp4_h_l_0
T_8_13_sp4_v_t_40
T_8_17_lc_trk_g1_5
T_8_17_wire_bram/ram/RE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp4_v_t_37
T_5_13_sp4_h_l_0
T_8_13_sp4_v_t_40
T_8_17_sp4_v_t_45
T_8_18_lc_trk_g3_5
T_8_18_wire_bram/ram/WE

T_4_17_wire_logic_cluster/lc_0/out
T_4_15_sp4_v_t_45
T_5_19_sp4_h_l_2
T_9_19_sp4_h_l_5
T_8_19_lc_trk_g1_5
T_8_19_wire_bram/ram/RE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp4_v_t_37
T_5_13_sp4_h_l_0
T_8_13_sp4_v_t_40
T_8_17_sp4_v_t_45
T_8_20_lc_trk_g1_5
T_8_20_wire_bram/ram/WE

T_4_17_wire_logic_cluster/lc_0/out
T_4_15_sp4_v_t_45
T_0_19_span4_horz_1
T_0_19_span4_vert_t_12
T_0_21_lc_trk_g1_0
T_0_21_wire_io_cluster/io_1/D_OUT_0

T_4_17_wire_logic_cluster/lc_0/out
T_4_15_sp4_v_t_45
T_5_19_sp4_h_l_2
T_9_19_sp4_h_l_5
T_8_19_sp4_v_t_40
T_8_21_lc_trk_g3_5
T_8_21_wire_bram/ram/RE

T_4_17_wire_logic_cluster/lc_0/out
T_4_15_sp4_v_t_45
T_5_19_sp4_h_l_8
T_8_19_sp4_v_t_36
T_8_22_lc_trk_g0_4
T_8_22_wire_bram/ram/WE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp4_v_t_37
T_5_13_sp4_h_l_0
T_8_13_sp4_v_t_40
T_8_17_sp4_v_t_45
T_8_21_sp4_v_t_41
T_8_23_lc_trk_g2_4
T_8_23_wire_bram/ram/RE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp4_v_t_37
T_5_13_sp4_h_l_0
T_8_13_sp4_v_t_40
T_8_17_sp4_v_t_45
T_8_21_sp4_v_t_45
T_8_24_lc_trk_g1_5
T_8_24_wire_bram/ram/WE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp4_v_t_37
T_5_13_sp4_h_l_0
T_8_13_sp4_v_t_40
T_8_17_sp4_v_t_45
T_8_21_sp4_v_t_41
T_8_25_lc_trk_g0_4
T_8_25_wire_bram/ram/RE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp4_v_t_37
T_5_13_sp4_h_l_0
T_8_13_sp4_v_t_40
T_8_17_sp4_v_t_45
T_8_21_sp4_v_t_45
T_5_25_sp4_h_l_8
T_8_25_sp4_v_t_36
T_8_26_lc_trk_g2_4
T_8_26_wire_bram/ram/WE

T_4_17_wire_logic_cluster/lc_0/out
T_4_15_sp4_v_t_45
T_5_19_sp4_h_l_2
T_9_19_sp4_h_l_5
T_13_19_sp4_h_l_8
T_14_19_lc_trk_g2_0
T_14_19_wire_logic_cluster/lc_7/in_1

T_4_17_wire_logic_cluster/lc_0/out
T_4_15_sp4_v_t_45
T_5_19_sp4_h_l_2
T_9_19_sp4_h_l_5
T_8_19_sp4_v_t_40
T_8_23_sp4_v_t_40
T_8_27_lc_trk_g1_5
T_8_27_wire_bram/ram/RE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp4_v_t_37
T_5_13_sp4_h_l_0
T_8_13_sp4_v_t_40
T_8_17_sp4_v_t_45
T_8_21_sp4_v_t_45
T_5_25_sp4_h_l_8
T_8_25_sp4_v_t_36
T_8_28_lc_trk_g0_4
T_8_28_wire_bram/ram/WE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp4_v_t_37
T_5_13_sp4_h_l_0
T_8_13_sp4_v_t_40
T_8_17_sp4_v_t_45
T_8_21_sp4_v_t_41
T_8_25_sp4_v_t_41
T_8_29_lc_trk_g0_4
T_8_29_wire_bram/ram/RE

T_4_17_wire_logic_cluster/lc_0/out
T_4_15_sp4_v_t_45
T_5_19_sp4_h_l_2
T_9_19_sp4_h_l_5
T_8_19_sp4_v_t_40
T_8_23_sp4_v_t_40
T_8_27_sp4_v_t_45
T_8_30_lc_trk_g1_5
T_8_30_wire_bram/ram/WE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_12_25_sp4_h_l_9
T_15_21_sp4_v_t_44
T_14_24_lc_trk_g3_4
T_14_24_input_2_1
T_14_24_wire_logic_cluster/lc_1/in_2

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_12_25_sp4_h_l_9
T_15_21_sp4_v_t_44
T_14_24_lc_trk_g3_4
T_14_24_wire_logic_cluster/lc_2/in_1

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_12_25_sp4_h_l_9
T_15_21_sp4_v_t_44
T_14_24_lc_trk_g3_4
T_14_24_input_2_3
T_14_24_wire_logic_cluster/lc_3/in_2

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_12_25_sp4_h_l_9
T_15_21_sp4_v_t_44
T_14_24_lc_trk_g3_4
T_14_24_wire_logic_cluster/lc_4/in_1

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_12_25_sp4_h_l_9
T_15_21_sp4_v_t_44
T_14_24_lc_trk_g3_4
T_14_24_input_2_5
T_14_24_wire_logic_cluster/lc_5/in_2

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_12_25_sp4_h_l_9
T_15_21_sp4_v_t_44
T_14_24_lc_trk_g3_4
T_14_24_wire_logic_cluster/lc_6/in_1

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_12_25_sp4_h_l_9
T_15_21_sp4_v_t_44
T_14_24_lc_trk_g3_4
T_14_24_input_2_7
T_14_24_wire_logic_cluster/lc_7/in_2

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_14_25_lc_trk_g0_4
T_14_25_input_2_2
T_14_25_wire_logic_cluster/lc_2/in_2

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_14_25_lc_trk_g0_4
T_14_25_input_2_0
T_14_25_wire_logic_cluster/lc_0/in_2

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_14_25_lc_trk_g1_4
T_14_25_input_2_3
T_14_25_wire_logic_cluster/lc_3/in_2

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_14_25_lc_trk_g0_4
T_14_25_input_2_4
T_14_25_wire_logic_cluster/lc_4/in_2

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_14_25_lc_trk_g1_4
T_14_25_input_2_1
T_14_25_wire_logic_cluster/lc_1/in_2

T_4_17_wire_logic_cluster/lc_0/out
T_4_15_sp4_v_t_45
T_5_19_sp4_h_l_2
T_9_19_sp4_h_l_5
T_8_19_sp4_v_t_40
T_8_23_sp4_v_t_40
T_8_27_sp4_v_t_40
T_8_31_lc_trk_g1_5
T_8_31_wire_bram/ram/RE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp4_v_t_37
T_5_13_sp4_h_l_0
T_8_13_sp4_v_t_40
T_8_17_sp4_v_t_45
T_8_21_sp4_v_t_45
T_5_25_sp4_h_l_8
T_8_25_sp4_v_t_36
T_8_29_sp4_v_t_36
T_8_32_lc_trk_g0_4
T_8_32_wire_bram/ram/WE

T_4_17_wire_logic_cluster/lc_0/out
T_4_15_sp4_v_t_45
T_5_19_sp4_h_l_2
T_9_19_sp4_h_l_5
T_13_19_sp4_h_l_8
T_16_19_sp4_v_t_45
T_16_23_lc_trk_g1_0
T_16_23_input_2_1
T_16_23_wire_logic_cluster/lc_1/in_2

T_4_17_wire_logic_cluster/lc_0/out
T_4_15_sp4_v_t_45
T_5_19_sp4_h_l_2
T_9_19_sp4_h_l_5
T_13_19_sp4_h_l_8
T_16_19_sp4_v_t_45
T_16_23_lc_trk_g1_0
T_16_23_wire_logic_cluster/lc_2/in_1

T_4_17_wire_logic_cluster/lc_0/out
T_4_15_sp4_v_t_45
T_5_19_sp4_h_l_2
T_9_19_sp4_h_l_5
T_13_19_sp4_h_l_8
T_16_19_sp4_v_t_45
T_16_23_lc_trk_g1_0
T_16_23_input_2_3
T_16_23_wire_logic_cluster/lc_3/in_2

T_4_17_wire_logic_cluster/lc_0/out
T_4_15_sp4_v_t_45
T_5_19_sp4_h_l_2
T_9_19_sp4_h_l_5
T_13_19_sp4_h_l_8
T_16_19_sp4_v_t_45
T_16_23_lc_trk_g1_0
T_16_23_wire_logic_cluster/lc_4/in_1

T_4_17_wire_logic_cluster/lc_0/out
T_4_15_sp4_v_t_45
T_5_19_sp4_h_l_2
T_9_19_sp4_h_l_5
T_13_19_sp4_h_l_8
T_16_19_sp4_v_t_45
T_16_23_lc_trk_g1_0
T_16_23_input_2_5
T_16_23_wire_logic_cluster/lc_5/in_2

T_4_17_wire_logic_cluster/lc_0/out
T_4_15_sp4_v_t_45
T_5_19_sp4_h_l_2
T_9_19_sp4_h_l_5
T_13_19_sp4_h_l_8
T_16_19_sp4_v_t_45
T_16_23_lc_trk_g1_0
T_16_23_wire_logic_cluster/lc_6/in_1

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_28_13_sp12_v_t_23
T_28_13_sp4_v_t_45
T_25_17_sp4_h_l_8
T_25_17_lc_trk_g1_5
T_25_17_wire_bram/ram/RE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_26_25_sp4_h_l_11
T_25_21_sp4_v_t_41
T_25_17_sp4_v_t_37
T_25_18_lc_trk_g3_5
T_25_18_wire_bram/ram/WE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_28_13_sp12_v_t_23
T_28_15_sp4_v_t_43
T_25_15_sp4_h_l_0
T_25_15_lc_trk_g1_5
T_25_15_wire_bram/ram/RE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_26_25_sp4_h_l_11
T_25_21_sp4_v_t_41
T_25_17_sp4_v_t_37
T_25_13_sp4_v_t_45
T_25_16_lc_trk_g1_5
T_25_16_wire_bram/ram/WE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_26_25_sp4_h_l_11
T_25_21_sp4_v_t_41
T_25_17_sp4_v_t_37
T_25_13_sp4_v_t_45
T_25_17_sp4_v_t_41
T_25_19_lc_trk_g2_4
T_25_19_wire_bram/ram/RE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_26_25_sp4_h_l_11
T_25_21_sp4_v_t_41
T_25_17_sp4_v_t_37
T_25_20_lc_trk_g1_5
T_25_20_wire_bram/ram/WE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_26_25_sp4_h_l_11
T_25_21_sp4_v_t_41
T_25_17_sp4_v_t_37
T_25_13_sp4_v_t_45
T_25_9_sp4_v_t_41
T_25_13_lc_trk_g0_4
T_25_13_wire_bram/ram/RE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_26_25_sp4_h_l_11
T_25_21_sp4_v_t_41
T_25_17_sp4_v_t_37
T_25_13_sp4_v_t_45
T_25_14_lc_trk_g3_5
T_25_14_wire_bram/ram/WE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_26_25_sp4_h_l_11
T_25_21_sp4_v_t_41
T_25_17_sp4_v_t_37
T_25_13_sp4_v_t_45
T_25_17_sp4_v_t_41
T_25_21_lc_trk_g0_4
T_25_21_wire_bram/ram/RE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_26_25_sp4_h_l_11
T_25_21_sp4_v_t_41
T_25_17_sp4_v_t_37
T_25_21_sp4_v_t_45
T_25_22_lc_trk_g3_5
T_25_22_wire_bram/ram/WE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_26_25_sp4_h_l_11
T_25_21_sp4_v_t_41
T_25_17_sp4_v_t_37
T_25_13_sp4_v_t_45
T_25_9_sp4_v_t_41
T_25_11_lc_trk_g2_4
T_25_11_wire_bram/ram/RE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_26_25_sp4_h_l_11
T_25_21_sp4_v_t_41
T_25_17_sp4_v_t_37
T_25_13_sp4_v_t_45
T_25_9_sp4_v_t_45
T_25_12_lc_trk_g1_5
T_25_12_wire_bram/ram/WE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_26_25_sp4_h_l_11
T_25_21_sp4_v_t_41
T_25_23_lc_trk_g2_4
T_25_23_wire_bram/ram/RE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_26_25_sp4_h_l_11
T_25_21_sp4_v_t_41
T_25_17_sp4_v_t_37
T_25_21_sp4_v_t_45
T_25_24_lc_trk_g1_5
T_25_24_wire_bram/ram/WE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_26_25_sp4_h_l_11
T_25_21_sp4_v_t_41
T_25_17_sp4_v_t_37
T_25_13_sp4_v_t_45
T_25_9_sp4_v_t_45
T_25_10_lc_trk_g3_5
T_25_10_wire_bram/ram/WE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_26_25_sp4_h_l_11
T_25_21_sp4_v_t_41
T_25_25_lc_trk_g0_4
T_25_25_wire_bram/ram/RE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_26_25_sp4_h_l_11
T_25_21_sp4_v_t_41
T_25_17_sp4_v_t_37
T_25_21_sp4_v_t_45
T_25_25_sp4_v_t_45
T_25_26_lc_trk_g3_5
T_25_26_wire_bram/ram/WE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_28_13_sp12_v_t_23
T_28_13_sp4_v_t_45
T_28_9_sp4_v_t_45
T_25_9_sp4_h_l_8
T_25_9_lc_trk_g1_5
T_25_9_wire_bram/ram/RE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_26_25_sp4_h_l_11
T_25_21_sp4_v_t_41
T_25_17_sp4_v_t_37
T_25_21_sp4_v_t_45
T_25_25_sp4_v_t_41
T_25_27_lc_trk_g2_4
T_25_27_wire_bram/ram/RE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_26_25_sp4_h_l_11
T_25_21_sp4_v_t_41
T_25_17_sp4_v_t_37
T_25_21_sp4_v_t_45
T_25_25_sp4_v_t_45
T_25_28_lc_trk_g1_5
T_25_28_wire_bram/ram/WE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_26_25_sp4_h_l_11
T_25_21_sp4_v_t_41
T_25_17_sp4_v_t_37
T_25_13_sp4_v_t_45
T_25_9_sp4_v_t_45
T_25_5_sp4_v_t_41
T_25_7_lc_trk_g2_4
T_25_7_wire_bram/ram/RE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_26_25_sp4_h_l_11
T_25_21_sp4_v_t_41
T_25_17_sp4_v_t_37
T_25_13_sp4_v_t_45
T_25_9_sp4_v_t_41
T_25_5_sp4_v_t_37
T_25_8_lc_trk_g1_5
T_25_8_wire_bram/ram/WE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_26_25_sp4_h_l_11
T_25_21_sp4_v_t_41
T_25_17_sp4_v_t_37
T_25_21_sp4_v_t_45
T_25_25_sp4_v_t_41
T_25_29_lc_trk_g0_4
T_25_29_wire_bram/ram/RE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_26_25_sp4_h_l_11
T_25_21_sp4_v_t_41
T_25_17_sp4_v_t_37
T_25_21_sp4_v_t_45
T_25_25_sp4_v_t_45
T_25_29_sp4_v_t_45
T_25_30_lc_trk_g3_5
T_25_30_wire_bram/ram/WE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_26_25_sp4_h_l_11
T_25_21_sp4_v_t_41
T_25_17_sp4_v_t_37
T_25_13_sp4_v_t_45
T_25_9_sp4_v_t_41
T_25_5_sp4_v_t_37
T_26_5_sp4_h_l_5
T_25_5_lc_trk_g1_5
T_25_5_wire_bram/ram/RE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_26_25_sp4_h_l_11
T_25_21_sp4_v_t_41
T_25_17_sp4_v_t_37
T_25_13_sp4_v_t_45
T_25_9_sp4_v_t_41
T_25_5_sp4_v_t_37
T_25_6_lc_trk_g3_5
T_25_6_wire_bram/ram/WE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_26_25_sp4_h_l_11
T_25_21_sp4_v_t_41
T_25_17_sp4_v_t_37
T_25_21_sp4_v_t_45
T_25_25_sp4_v_t_41
T_25_29_sp4_v_t_41
T_25_31_lc_trk_g2_4
T_25_31_wire_bram/ram/RE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_26_25_sp4_h_l_11
T_25_21_sp4_v_t_41
T_25_17_sp4_v_t_37
T_25_21_sp4_v_t_45
T_25_25_sp4_v_t_45
T_22_29_sp4_h_l_8
T_25_29_sp4_v_t_36
T_25_32_lc_trk_g0_4
T_25_32_wire_bram/ram/WE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_26_25_sp4_h_l_11
T_25_21_sp4_v_t_41
T_25_17_sp4_v_t_37
T_25_13_sp4_v_t_45
T_25_9_sp4_v_t_45
T_25_5_sp4_v_t_41
T_25_1_sp4_v_t_41
T_25_3_lc_trk_g2_4
T_25_3_wire_bram/ram/RE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_26_25_sp4_h_l_11
T_25_21_sp4_v_t_41
T_25_17_sp4_v_t_37
T_25_13_sp4_v_t_45
T_25_9_sp4_v_t_41
T_25_5_sp4_v_t_37
T_25_1_sp4_v_t_37
T_25_4_lc_trk_g1_5
T_25_4_wire_bram/ram/WE

T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_17_25_sp12_h_l_0
T_28_13_sp12_v_t_23
T_28_13_sp4_v_t_45
T_28_9_sp4_v_t_45
T_25_9_sp4_h_l_8
T_29_9_sp4_h_l_11
T_33_9_span4_horz_7
T_33_5_span4_vert_t_13
T_33_6_lc_trk_g1_5
T_33_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_996_0
T_28_19_wire_logic_cluster/lc_6/out
T_27_19_sp12_h_l_0
T_33_19_lc_trk_g1_4
T_33_19_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_730_0
T_28_27_wire_logic_cluster/lc_5/out
T_28_27_sp12_h_l_1
T_33_27_lc_trk_g1_2
T_33_27_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_728_0
T_28_29_wire_logic_cluster/lc_1/out
T_29_27_sp4_v_t_46
T_29_31_sp4_v_t_46
T_29_33_lc_trk_g0_3
T_29_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_726_0
T_26_30_wire_logic_cluster/lc_6/out
T_27_29_sp4_v_t_45
T_27_33_lc_trk_g0_0
T_27_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : this_ppu.M_this_state_q_srsts_0_i_a3_0_0Z0Z_11
T_20_24_wire_logic_cluster/lc_3/out
T_20_23_lc_trk_g1_3
T_20_23_wire_logic_cluster/lc_6/in_0

End 

Net : rst_n_c
T_16_0_wire_pll/outcoreb
T_17_0_span4_vert_40
T_17_4_sp4_v_t_40
T_17_8_sp4_v_t_45
T_17_12_sp4_v_t_46
T_14_16_sp4_h_l_11
T_14_16_lc_trk_g0_6
T_14_16_wire_logic_cluster/lc_1/in_3

T_16_0_wire_pll/outcoreb
T_17_0_span4_vert_40
T_17_4_sp4_v_t_40
T_17_8_sp4_v_t_45
T_17_12_sp4_v_t_46
T_14_16_sp4_h_l_11
T_14_16_lc_trk_g0_6
T_14_16_wire_logic_cluster/lc_6/in_0

T_16_0_wire_pll/outcoreb
T_17_0_span4_vert_40
T_17_4_sp4_v_t_40
T_17_8_sp4_v_t_45
T_17_12_sp4_v_t_46
T_14_16_sp4_h_l_11
T_14_16_lc_trk_g0_6
T_14_16_wire_logic_cluster/lc_7/in_1

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_8
T_17_5_sp12_v_t_23
T_6_17_sp12_h_l_0
T_14_17_lc_trk_g1_3
T_14_17_wire_logic_cluster/lc_4/in_0

End 

Net : rgb_c_5
T_7_16_wire_logic_cluster/lc_6/out
T_7_15_sp4_v_t_44
T_7_19_sp4_v_t_40
T_7_23_sp4_v_t_40
T_4_27_sp4_h_l_10
T_0_27_span4_horz_12
T_0_27_lc_trk_g0_4
T_0_27_wire_io_cluster/io_0/D_OUT_0

End 

Net : rgb_c_4
T_6_17_wire_logic_cluster/lc_6/out
T_5_17_sp4_h_l_4
T_4_17_sp4_v_t_47
T_4_21_sp4_v_t_47
T_4_25_sp4_v_t_36
T_4_29_sp4_v_t_36
T_0_29_span4_vert_t_12
T_0_30_lc_trk_g0_4
T_0_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : rgb_c_3
T_11_17_wire_logic_cluster/lc_7/out
T_9_17_sp4_h_l_11
T_5_17_sp4_h_l_11
T_4_17_sp4_v_t_40
T_4_21_sp4_v_t_40
T_0_25_span4_horz_10
T_0_25_lc_trk_g0_2
T_0_25_wire_io_cluster/io_0/D_OUT_0

End 

Net : rgb_c_2
T_7_16_wire_logic_cluster/lc_2/out
T_5_16_sp4_h_l_1
T_0_16_span4_horz_1
T_0_16_span4_vert_t_12
T_0_17_lc_trk_g0_4
T_0_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : rgb_c_1
T_10_16_wire_logic_cluster/lc_0/out
T_9_16_sp4_h_l_8
T_5_16_sp4_h_l_11
T_0_16_span4_horz_7
T_0_16_span4_vert_t_13
T_0_18_lc_trk_g1_1
T_0_18_wire_io_cluster/io_0/D_OUT_0

End 

Net : rgb_c_0
T_9_15_wire_logic_cluster/lc_5/out
T_9_8_sp12_v_t_22
T_0_8_span12_horz_6
T_4_8_sp4_h_l_6
T_0_8_span4_horz_19
T_0_4_span4_vert_t_15
T_0_6_lc_trk_g1_3
T_0_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : port_rw_in
T_0_21_wire_io_cluster/io_1/D_IN_0
T_1_22_lc_trk_g2_2
T_1_22_wire_logic_cluster/lc_3/in_3

T_0_21_wire_io_cluster/io_1/D_IN_0
T_0_21_span12_horz_12
T_7_21_sp12_h_l_0
T_14_21_sp4_h_l_9
T_17_21_sp4_v_t_39
T_18_21_sp4_h_l_7
T_21_21_sp4_v_t_37
T_20_24_lc_trk_g2_5
T_20_24_wire_logic_cluster/lc_3/in_0

T_0_21_wire_io_cluster/io_1/D_IN_0
T_0_21_span12_horz_12
T_7_21_sp12_h_l_0
T_14_21_sp4_h_l_9
T_17_21_sp4_v_t_39
T_18_21_sp4_h_l_7
T_21_21_sp4_v_t_37
T_21_23_lc_trk_g3_0
T_21_23_input_2_7
T_21_23_wire_logic_cluster/lc_7/in_2

T_0_21_wire_io_cluster/io_1/D_IN_0
T_0_21_span12_horz_12
T_7_21_sp12_h_l_0
T_14_21_sp4_h_l_9
T_17_21_sp4_v_t_39
T_18_21_sp4_h_l_7
T_21_21_sp4_v_t_37
T_21_23_lc_trk_g3_0
T_21_23_wire_logic_cluster/lc_6/in_3

T_0_21_wire_io_cluster/io_1/D_IN_0
T_0_21_span12_horz_12
T_7_21_sp12_h_l_0
T_14_21_sp4_h_l_9
T_17_21_sp4_v_t_39
T_18_21_sp4_h_l_7
T_21_21_sp4_v_t_37
T_20_24_lc_trk_g2_5
T_20_24_wire_logic_cluster/lc_6/in_3

T_0_21_wire_io_cluster/io_1/D_IN_0
T_0_21_span12_horz_12
T_7_21_sp12_h_l_0
T_14_21_sp4_h_l_9
T_17_21_sp4_v_t_39
T_18_21_sp4_h_l_7
T_21_21_sp4_v_t_37
T_21_24_lc_trk_g0_5
T_21_24_wire_logic_cluster/lc_0/in_3

T_0_21_wire_io_cluster/io_1/D_IN_0
T_0_21_span12_horz_12
T_7_21_sp12_h_l_0
T_14_21_sp4_h_l_9
T_17_21_sp4_v_t_39
T_18_21_sp4_h_l_7
T_21_21_sp4_v_t_37
T_20_25_lc_trk_g1_0
T_20_25_wire_logic_cluster/lc_3/in_0

T_0_21_wire_io_cluster/io_1/D_IN_0
T_0_21_span12_horz_12
T_7_21_sp12_h_l_0
T_14_21_sp4_h_l_9
T_17_21_sp4_v_t_39
T_18_21_sp4_h_l_7
T_21_21_sp4_v_t_37
T_20_25_lc_trk_g1_0
T_20_25_wire_logic_cluster/lc_2/in_3

T_0_21_wire_io_cluster/io_1/D_IN_0
T_0_21_span12_horz_12
T_7_21_sp12_h_l_0
T_14_21_sp4_h_l_9
T_17_21_sp4_v_t_39
T_18_21_sp4_h_l_7
T_21_21_sp4_v_t_37
T_21_25_lc_trk_g1_0
T_21_25_input_2_7
T_21_25_wire_logic_cluster/lc_7/in_2

T_0_21_wire_io_cluster/io_1/D_IN_0
T_0_21_span12_horz_12
T_7_21_sp12_h_l_0
T_14_21_sp4_h_l_9
T_17_21_sp4_v_t_39
T_18_21_sp4_h_l_7
T_21_21_sp4_v_t_37
T_22_25_sp4_h_l_6
T_21_25_lc_trk_g0_6
T_21_25_input_2_0
T_21_25_wire_logic_cluster/lc_0/in_2

End 

Net : this_vga_signals.hsync_1_i_0_0_a3_0_0
T_11_16_wire_logic_cluster/lc_7/out
T_11_16_lc_trk_g2_7
T_11_16_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.hsync_1_i_0_0_a3_0
T_12_16_wire_logic_cluster/lc_7/out
T_11_16_lc_trk_g3_7
T_11_16_wire_logic_cluster/lc_0/in_0

End 

Net : this_vga_signals.hsync_1_i_0_0_1
T_11_16_wire_logic_cluster/lc_0/out
T_11_12_sp12_v_t_23
T_11_20_sp4_v_t_37
T_10_24_lc_trk_g1_0
T_10_24_wire_logic_cluster/lc_4/in_1

End 

Net : this_vga_signals.N_834_0
T_11_22_wire_logic_cluster/lc_3/out
T_11_22_sp4_h_l_11
T_14_22_sp4_v_t_41
T_14_26_sp4_v_t_41
T_14_27_lc_trk_g2_1
T_14_27_wire_logic_cluster/lc_0/in_1

T_11_22_wire_logic_cluster/lc_3/out
T_11_22_sp4_h_l_11
T_14_22_sp4_v_t_41
T_14_26_sp4_v_t_37
T_13_30_lc_trk_g1_0
T_13_30_wire_logic_cluster/lc_4/in_1

T_11_22_wire_logic_cluster/lc_3/out
T_11_21_sp12_v_t_22
T_12_21_sp12_h_l_1
T_22_21_sp4_h_l_10
T_25_17_sp4_v_t_47
T_24_19_lc_trk_g0_1
T_24_19_wire_logic_cluster/lc_4/in_1

T_11_22_wire_logic_cluster/lc_3/out
T_11_21_sp12_v_t_22
T_12_21_sp12_h_l_1
T_22_21_sp4_h_l_10
T_26_21_sp4_h_l_1
T_29_17_sp4_v_t_36
T_28_19_lc_trk_g0_1
T_28_19_wire_logic_cluster/lc_6/in_1

T_11_22_wire_logic_cluster/lc_3/out
T_11_21_sp12_v_t_22
T_12_21_sp12_h_l_1
T_22_21_sp4_h_l_10
T_26_21_sp4_h_l_1
T_29_17_sp4_v_t_36
T_28_19_lc_trk_g0_1
T_28_19_wire_logic_cluster/lc_5/in_0

T_11_22_wire_logic_cluster/lc_3/out
T_11_21_sp12_v_t_22
T_12_21_sp12_h_l_1
T_22_21_sp4_h_l_10
T_26_21_sp4_h_l_1
T_29_21_sp4_v_t_36
T_29_25_sp4_v_t_41
T_28_27_lc_trk_g1_4
T_28_27_wire_logic_cluster/lc_5/in_0

T_11_22_wire_logic_cluster/lc_3/out
T_11_22_sp4_h_l_11
T_14_22_sp4_v_t_41
T_15_26_sp4_h_l_10
T_19_26_sp4_h_l_6
T_23_26_sp4_h_l_9
T_26_26_sp4_v_t_39
T_26_30_lc_trk_g0_2
T_26_30_wire_logic_cluster/lc_6/in_0

T_11_22_wire_logic_cluster/lc_3/out
T_11_21_sp12_v_t_22
T_12_21_sp12_h_l_1
T_22_21_sp4_h_l_10
T_26_21_sp4_h_l_1
T_29_21_sp4_v_t_36
T_29_25_sp4_v_t_41
T_28_29_lc_trk_g1_4
T_28_29_wire_logic_cluster/lc_1/in_0

End 

Net : this_vga_signals.N_298_0
T_12_16_wire_logic_cluster/lc_0/out
T_12_16_lc_trk_g0_0
T_12_16_wire_logic_cluster/lc_7/in_1

T_12_16_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g3_0
T_11_16_wire_logic_cluster/lc_7/in_0

End 

Net : this_vga_signals.IO_port_data_write_0_a2_i_o2_2Z0Z_1
T_18_22_wire_logic_cluster/lc_3/out
T_12_22_sp12_h_l_1
T_11_22_lc_trk_g1_1
T_11_22_wire_logic_cluster/lc_3/in_1

End 

Net : this_ppu.N_969
T_20_24_wire_logic_cluster/lc_7/out
T_21_24_lc_trk_g0_7
T_21_24_input_2_5
T_21_24_wire_logic_cluster/lc_5/in_2

End 

Net : this_ppu.N_893
T_21_24_wire_logic_cluster/lc_0/out
T_21_21_sp4_v_t_40
T_21_22_lc_trk_g2_0
T_21_22_input_2_4
T_21_22_wire_logic_cluster/lc_4/in_2

End 

Net : this_ppu.N_807_0_cascade_
T_20_24_wire_logic_cluster/lc_6/ltout
T_20_24_wire_logic_cluster/lc_7/in_2

End 

Net : N_842
T_5_25_wire_logic_cluster/lc_6/out
T_5_19_sp12_v_t_23
T_5_31_sp12_v_t_23
T_5_33_lc_trk_g0_4
T_5_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_84
T_7_24_wire_logic_cluster/lc_2/out
T_7_23_sp4_v_t_36
T_7_27_sp4_v_t_36
T_7_31_sp4_v_t_36
T_3_33_span4_horz_r_0
T_3_33_lc_trk_g0_0
T_3_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_734_0
T_28_19_wire_logic_cluster/lc_5/out
T_29_15_sp4_v_t_46
T_29_11_sp4_v_t_42
T_30_11_sp4_h_l_7
T_33_11_lc_trk_g0_2
T_33_11_wire_io_cluster/io_0/D_OUT_0

End 

Net : this_ppu.N_807_0
T_20_24_wire_logic_cluster/lc_6/out
T_21_23_lc_trk_g2_6
T_21_23_input_2_0
T_21_23_wire_logic_cluster/lc_0/in_2

End 

Net : this_ppu.N_1341
T_20_25_wire_logic_cluster/lc_3/out
T_20_24_lc_trk_g1_3
T_20_24_input_2_2
T_20_24_wire_logic_cluster/lc_2/in_2

T_20_25_wire_logic_cluster/lc_3/out
T_21_22_sp4_v_t_47
T_20_23_lc_trk_g3_7
T_20_23_input_2_0
T_20_23_wire_logic_cluster/lc_0/in_2

End 

Net : this_ppu.M_this_state_q_srsts_0_i_a3_0_0Z0Z_2
T_20_25_wire_logic_cluster/lc_2/out
T_20_25_sp4_h_l_9
T_21_25_lc_trk_g2_1
T_21_25_wire_logic_cluster/lc_4/in_1

T_20_25_wire_logic_cluster/lc_2/out
T_21_22_sp4_v_t_45
T_21_23_lc_trk_g2_5
T_21_23_input_2_3
T_21_23_wire_logic_cluster/lc_3/in_2

End 

Net : port_clk_c
T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_7_20_lc_trk_g0_3
T_7_20_wire_logic_cluster/lc_3/in_0

End 

Net : port_address_in_7
T_33_5_wire_io_cluster/io_1/D_IN_0
T_31_5_sp12_h_l_0
T_30_5_sp12_v_t_23
T_30_17_sp12_v_t_23
T_30_19_sp4_v_t_43
T_27_23_sp4_h_l_6
T_28_23_lc_trk_g2_6
T_28_23_wire_logic_cluster/lc_7/in_3

T_33_5_wire_io_cluster/io_1/D_IN_0
T_31_5_sp12_h_l_0
T_30_5_sp12_v_t_23
T_31_17_sp12_h_l_0
T_32_17_sp4_h_l_3
T_31_17_sp4_v_t_38
T_28_21_sp4_h_l_8
T_27_21_sp4_v_t_45
T_27_24_lc_trk_g1_5
T_27_24_wire_logic_cluster/lc_3/in_3

T_33_5_wire_io_cluster/io_1/D_IN_0
T_23_5_sp12_h_l_0
T_22_5_sp12_v_t_23
T_22_17_sp12_v_t_23
T_22_22_lc_trk_g2_7
T_22_22_wire_logic_cluster/lc_1/in_0

End 

Net : port_address_in_6
T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_28_17_sp12_v_t_23
T_28_23_lc_trk_g3_4
T_28_23_wire_logic_cluster/lc_7/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_28_17_sp12_v_t_23
T_28_23_sp4_v_t_39
T_27_24_lc_trk_g2_7
T_27_24_input_2_3
T_27_24_wire_logic_cluster/lc_3/in_2

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_28_17_sp12_v_t_23
T_28_23_sp4_v_t_39
T_25_23_sp4_h_l_2
T_21_23_sp4_h_l_10
T_22_23_lc_trk_g3_2
T_22_23_input_2_5
T_22_23_wire_logic_cluster/lc_5/in_2

End 

Net : port_address_in_5
T_33_21_wire_io_cluster/io_0/D_IN_0
T_30_21_sp4_h_l_5
T_29_21_sp4_v_t_40
T_28_23_lc_trk_g1_5
T_28_23_wire_logic_cluster/lc_7/in_1

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_21_span4_horz_0
T_29_21_sp4_h_l_0
T_28_21_sp4_v_t_37
T_27_24_lc_trk_g2_5
T_27_24_wire_logic_cluster/lc_3/in_0

T_33_21_wire_io_cluster/io_0/D_IN_0
T_25_21_sp12_h_l_0
T_24_21_sp4_h_l_1
T_23_21_sp4_v_t_36
T_22_23_lc_trk_g0_1
T_22_23_wire_logic_cluster/lc_5/in_0

End 

Net : port_address_in_4
T_33_23_wire_io_cluster/io_1/D_IN_0
T_30_23_sp4_h_l_1
T_26_23_sp4_h_l_4
T_22_23_sp4_h_l_0
T_21_23_lc_trk_g0_0
T_21_23_wire_logic_cluster/lc_7/in_1

T_33_23_wire_io_cluster/io_1/D_IN_0
T_30_23_sp4_h_l_1
T_26_23_sp4_h_l_4
T_22_23_sp4_h_l_0
T_21_23_lc_trk_g0_0
T_21_23_wire_logic_cluster/lc_6/in_0

T_33_23_wire_io_cluster/io_1/D_IN_0
T_30_23_sp4_h_l_1
T_26_23_sp4_h_l_4
T_22_23_sp4_h_l_0
T_21_23_sp4_v_t_37
T_21_24_lc_trk_g3_5
T_21_24_input_2_0
T_21_24_wire_logic_cluster/lc_0/in_2

T_33_23_wire_io_cluster/io_1/D_IN_0
T_30_23_sp4_h_l_1
T_26_23_sp4_h_l_4
T_22_23_sp4_h_l_0
T_18_23_sp4_h_l_8
T_21_23_sp4_v_t_36
T_20_24_lc_trk_g2_4
T_20_24_wire_logic_cluster/lc_3/in_3

T_33_23_wire_io_cluster/io_1/D_IN_0
T_30_23_sp4_h_l_1
T_26_23_sp4_h_l_4
T_22_23_sp4_h_l_0
T_18_23_sp4_h_l_8
T_21_23_sp4_v_t_36
T_20_24_lc_trk_g2_4
T_20_24_wire_logic_cluster/lc_6/in_0

T_33_23_wire_io_cluster/io_1/D_IN_0
T_30_23_sp4_h_l_1
T_26_23_sp4_h_l_4
T_22_23_sp4_h_l_0
T_21_23_sp4_v_t_37
T_21_25_lc_trk_g3_0
T_21_25_wire_logic_cluster/lc_7/in_0

T_33_23_wire_io_cluster/io_1/D_IN_0
T_30_23_sp4_h_l_1
T_26_23_sp4_h_l_4
T_22_23_sp4_h_l_0
T_21_23_sp4_v_t_37
T_21_25_lc_trk_g3_0
T_21_25_wire_logic_cluster/lc_0/in_1

T_33_23_wire_io_cluster/io_1/D_IN_0
T_30_23_sp4_h_l_1
T_26_23_sp4_h_l_4
T_22_23_sp4_h_l_0
T_21_23_sp4_v_t_37
T_21_25_lc_trk_g3_0
T_21_25_wire_logic_cluster/lc_1/in_0

T_33_23_wire_io_cluster/io_1/D_IN_0
T_30_23_sp4_h_l_1
T_26_23_sp4_h_l_4
T_22_23_sp4_h_l_0
T_18_23_sp4_h_l_8
T_21_23_sp4_v_t_36
T_20_25_lc_trk_g1_1
T_20_25_wire_logic_cluster/lc_3/in_3

T_33_23_wire_io_cluster/io_1/D_IN_0
T_30_23_sp4_h_l_1
T_26_23_sp4_h_l_4
T_22_23_sp4_h_l_0
T_18_23_sp4_h_l_8
T_21_23_sp4_v_t_36
T_20_25_lc_trk_g0_1
T_20_25_wire_logic_cluster/lc_2/in_1

End 

Net : port_address_in_3
T_33_28_wire_io_cluster/io_0/D_IN_0
T_32_28_sp4_h_l_5
T_31_24_sp4_v_t_40
T_28_24_sp4_h_l_11
T_27_24_lc_trk_g1_3
T_27_24_wire_logic_cluster/lc_3/in_1

T_33_28_wire_io_cluster/io_0/D_IN_0
T_32_28_sp4_h_l_5
T_31_24_sp4_v_t_40
T_28_24_sp4_h_l_11
T_24_24_sp4_h_l_2
T_23_20_sp4_v_t_39
T_22_22_lc_trk_g0_2
T_22_22_wire_logic_cluster/lc_1/in_1

T_33_28_wire_io_cluster/io_0/D_IN_0
T_32_28_sp4_h_l_5
T_31_24_sp4_v_t_40
T_28_24_sp4_h_l_11
T_24_24_sp4_h_l_2
T_23_20_sp4_v_t_39
T_22_21_lc_trk_g2_7
T_22_21_wire_logic_cluster/lc_5/in_0

End 

Net : port_address_in_2
T_22_33_wire_io_cluster/io_1/D_IN_0
T_22_23_sp12_v_t_23
T_22_24_lc_trk_g2_7
T_22_24_wire_logic_cluster/lc_4/in_1

T_22_33_wire_io_cluster/io_1/D_IN_0
T_22_23_sp12_v_t_23
T_11_23_sp12_h_l_0
T_21_23_lc_trk_g0_7
T_21_23_input_2_5
T_21_23_wire_logic_cluster/lc_5/in_2

T_22_33_wire_io_cluster/io_1/D_IN_0
T_21_33_span4_horz_r_2
T_21_30_sp4_v_t_37
T_21_26_sp4_v_t_38
T_21_22_sp4_v_t_43
T_20_24_lc_trk_g1_6
T_20_24_wire_logic_cluster/lc_0/in_1

T_22_33_wire_io_cluster/io_1/D_IN_0
T_21_33_span4_horz_r_2
T_21_30_sp4_v_t_37
T_21_26_sp4_v_t_38
T_21_22_sp4_v_t_43
T_20_24_lc_trk_g1_6
T_20_24_wire_logic_cluster/lc_4/in_1

T_22_33_wire_io_cluster/io_1/D_IN_0
T_21_33_span4_horz_r_2
T_21_30_sp4_v_t_37
T_21_26_sp4_v_t_38
T_21_22_sp4_v_t_43
T_20_24_lc_trk_g1_6
T_20_24_wire_logic_cluster/lc_7/in_0

T_22_33_wire_io_cluster/io_1/D_IN_0
T_21_33_span4_horz_r_2
T_21_30_sp4_v_t_37
T_21_26_sp4_v_t_38
T_21_22_sp4_v_t_43
T_22_22_sp4_h_l_6
T_21_22_lc_trk_g1_6
T_21_22_wire_logic_cluster/lc_4/in_1

T_22_33_wire_io_cluster/io_1/D_IN_0
T_21_33_span4_horz_r_2
T_21_30_sp4_v_t_37
T_21_26_sp4_v_t_38
T_21_22_sp4_v_t_43
T_22_22_sp4_h_l_6
T_21_22_lc_trk_g1_6
T_21_22_wire_logic_cluster/lc_2/in_1

End 

Net : port_address_in_1
T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_25_sp12_v_t_23
T_15_25_sp12_h_l_0
T_21_25_lc_trk_g1_7
T_21_25_wire_logic_cluster/lc_4/in_0

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_25_sp12_v_t_23
T_26_27_sp4_v_t_43
T_23_27_sp4_h_l_0
T_22_23_sp4_v_t_37
T_22_24_lc_trk_g3_5
T_22_24_input_2_4
T_22_24_wire_logic_cluster/lc_4/in_2

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_25_sp12_v_t_23
T_15_25_sp12_h_l_0
T_21_25_lc_trk_g1_7
T_21_25_wire_logic_cluster/lc_1/in_3

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_25_sp12_v_t_23
T_26_27_sp4_v_t_43
T_23_27_sp4_h_l_0
T_22_23_sp4_v_t_37
T_21_24_lc_trk_g2_5
T_21_24_wire_logic_cluster/lc_0/in_1

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_25_sp12_v_t_23
T_15_25_sp12_h_l_0
T_20_25_lc_trk_g1_4
T_20_25_input_2_3
T_20_25_wire_logic_cluster/lc_3/in_2

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_25_sp12_v_t_23
T_26_27_sp4_v_t_43
T_23_27_sp4_h_l_0
T_22_23_sp4_v_t_37
T_23_23_sp4_h_l_5
T_19_23_sp4_h_l_1
T_21_23_lc_trk_g3_4
T_21_23_wire_logic_cluster/lc_6/in_1

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_25_sp12_v_t_23
T_27_25_sp12_h_l_0
T_26_25_sp4_h_l_1
T_22_25_sp4_h_l_1
T_21_21_sp4_v_t_43
T_20_24_lc_trk_g3_3
T_20_24_wire_logic_cluster/lc_7/in_3

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_25_sp12_v_t_23
T_26_27_sp4_v_t_43
T_23_27_sp4_h_l_0
T_22_23_sp4_v_t_37
T_23_23_sp4_h_l_5
T_19_23_sp4_h_l_1
T_22_19_sp4_v_t_36
T_21_22_lc_trk_g2_4
T_21_22_input_2_2
T_21_22_wire_logic_cluster/lc_2/in_2

End 

Net : port_address_in_0
T_16_33_wire_pll/outcoreb
T_17_25_sp12_v_t_23
T_18_25_sp12_h_l_0
T_20_25_lc_trk_g1_7
T_20_25_wire_logic_cluster/lc_3/in_1

T_16_33_wire_pll/outcoreb
T_17_25_sp12_v_t_23
T_18_25_sp12_h_l_0
T_20_25_lc_trk_g1_7
T_20_25_wire_logic_cluster/lc_2/in_0

T_16_33_wire_pll/outcoreb
T_17_25_sp12_v_t_23
T_18_25_sp12_h_l_0
T_17_25_sp4_h_l_1
T_20_21_sp4_v_t_42
T_20_24_lc_trk_g0_2
T_20_24_wire_logic_cluster/lc_3/in_1

T_16_33_wire_pll/outcoreb
T_17_25_sp12_v_t_23
T_18_25_sp12_h_l_0
T_21_25_lc_trk_g0_0
T_21_25_wire_logic_cluster/lc_7/in_1

T_16_33_wire_pll/outcoreb
T_17_25_sp12_v_t_23
T_18_25_sp12_h_l_0
T_21_25_lc_trk_g0_0
T_21_25_wire_logic_cluster/lc_0/in_0

T_16_33_wire_pll/outcoreb
T_17_25_sp12_v_t_23
T_18_25_sp12_h_l_0
T_21_25_lc_trk_g0_0
T_21_25_wire_logic_cluster/lc_1/in_1

T_16_33_wire_pll/outcoreb
T_17_25_sp12_v_t_23
T_18_25_sp12_h_l_0
T_17_25_sp4_h_l_1
T_20_21_sp4_v_t_42
T_20_24_lc_trk_g0_2
T_20_24_wire_logic_cluster/lc_7/in_1

T_16_33_wire_pll/outcoreb
T_17_25_sp12_v_t_23
T_18_25_sp12_h_l_0
T_17_25_sp4_h_l_1
T_20_21_sp4_v_t_42
T_20_23_lc_trk_g2_7
T_20_23_wire_logic_cluster/lc_2/in_3

T_16_33_wire_pll/outcoreb
T_17_25_sp12_v_t_23
T_18_25_sp12_h_l_0
T_17_25_sp4_h_l_1
T_20_21_sp4_v_t_42
T_20_23_lc_trk_g2_7
T_20_23_input_2_5
T_20_23_wire_logic_cluster/lc_5/in_2

T_16_33_wire_pll/outcoreb
T_17_25_sp12_v_t_23
T_18_25_sp12_h_l_0
T_19_25_sp4_h_l_3
T_22_21_sp4_v_t_38
T_21_24_lc_trk_g2_6
T_21_24_wire_logic_cluster/lc_0/in_0

T_16_33_wire_pll/outcoreb
T_17_25_sp12_v_t_23
T_18_25_sp12_h_l_0
T_19_25_sp4_h_l_3
T_22_21_sp4_v_t_38
T_21_23_lc_trk_g0_3
T_21_23_wire_logic_cluster/lc_0/in_1

T_16_33_wire_pll/outcoreb
T_17_25_sp12_v_t_23
T_18_25_sp12_h_l_0
T_19_25_sp4_h_l_3
T_22_21_sp4_v_t_38
T_21_23_lc_trk_g0_3
T_21_23_wire_logic_cluster/lc_7/in_0

End 

Net : port_enb_c
T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_20
T_3_16_sp12_h_l_0
T_10_16_sp4_h_l_9
T_13_16_sp4_v_t_44
T_14_20_sp4_h_l_9
T_17_20_sp4_v_t_39
T_17_24_lc_trk_g1_2
T_17_24_input_2_5
T_17_24_wire_logic_cluster/lc_5/in_2

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_20
T_3_16_sp12_h_l_0
T_12_16_sp4_h_l_11
T_16_16_sp4_h_l_2
T_19_16_sp4_v_t_39
T_19_20_sp4_v_t_39
T_18_23_lc_trk_g2_7
T_18_23_input_2_1
T_18_23_wire_logic_cluster/lc_1/in_2

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_20
T_3_16_sp12_h_l_0
T_10_16_sp4_h_l_9
T_13_16_sp4_v_t_44
T_14_20_sp4_h_l_9
T_17_20_sp4_v_t_39
T_17_24_lc_trk_g0_2
T_17_24_wire_logic_cluster/lc_3/in_3

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_20
T_3_16_sp12_h_l_0
T_12_16_sp4_h_l_11
T_16_16_sp4_h_l_2
T_19_16_sp4_v_t_39
T_19_20_sp4_v_t_40
T_18_24_lc_trk_g1_5
T_18_24_wire_logic_cluster/lc_3/in_1

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_20
T_3_16_sp12_h_l_0
T_12_16_sp4_h_l_11
T_16_16_sp4_h_l_2
T_19_16_sp4_v_t_39
T_19_20_sp4_v_t_40
T_18_24_lc_trk_g1_5
T_18_24_wire_logic_cluster/lc_4/in_0

End 

Net : port_data_in_7
T_33_10_wire_io_cluster/io_1/D_IN_0
T_27_10_sp12_h_l_0
T_26_10_sp12_v_t_23
T_26_18_lc_trk_g2_0
T_26_18_wire_logic_cluster/lc_3/in_1

T_33_10_wire_io_cluster/io_1/D_IN_0
T_27_10_sp12_h_l_0
T_26_10_sp12_v_t_23
T_27_22_sp12_h_l_0
T_28_22_sp4_h_l_3
T_24_22_sp4_h_l_6
T_23_18_sp4_v_t_43
T_23_21_lc_trk_g1_3
T_23_21_input_2_2
T_23_21_wire_logic_cluster/lc_2/in_2

T_33_10_wire_io_cluster/io_1/D_IN_0
T_27_10_sp12_h_l_0
T_26_10_sp12_v_t_23
T_27_22_sp12_h_l_0
T_28_22_sp4_h_l_3
T_24_22_sp4_h_l_6
T_23_18_sp4_v_t_43
T_22_21_lc_trk_g3_3
T_22_21_input_2_4
T_22_21_wire_logic_cluster/lc_4/in_2

T_33_10_wire_io_cluster/io_1/D_IN_0
T_27_10_sp12_h_l_0
T_26_10_sp12_v_t_23
T_27_22_sp12_h_l_0
T_28_22_sp4_h_l_3
T_24_22_sp4_h_l_6
T_23_18_sp4_v_t_43
T_20_18_sp4_h_l_6
T_16_18_sp4_h_l_9
T_17_18_lc_trk_g2_1
T_17_18_wire_logic_cluster/lc_5/in_0

T_33_10_wire_io_cluster/io_1/D_IN_0
T_27_10_sp12_h_l_0
T_26_10_sp12_v_t_23
T_27_22_sp12_h_l_0
T_28_22_sp4_h_l_3
T_27_22_sp4_v_t_38
T_27_26_sp4_v_t_38
T_24_30_sp4_h_l_3
T_24_30_lc_trk_g0_6
T_24_30_wire_logic_cluster/lc_7/in_3

T_33_10_wire_io_cluster/io_1/D_IN_0
T_27_10_sp12_h_l_0
T_26_10_sp12_v_t_23
T_15_22_sp12_h_l_0
T_15_22_lc_trk_g1_3
T_15_22_wire_logic_cluster/lc_7/in_3

T_33_10_wire_io_cluster/io_1/D_IN_0
T_27_10_sp12_h_l_0
T_26_10_sp12_v_t_23
T_27_22_sp12_h_l_0
T_28_22_sp4_h_l_3
T_24_22_sp4_h_l_6
T_23_18_sp4_v_t_43
T_20_18_sp4_h_l_6
T_16_18_sp4_h_l_9
T_15_18_sp4_v_t_44
T_12_22_sp4_h_l_2
T_11_22_sp4_v_t_45
T_11_23_lc_trk_g3_5
T_11_23_wire_logic_cluster/lc_3/in_3

T_33_10_wire_io_cluster/io_1/D_IN_0
T_27_10_sp12_h_l_0
T_26_10_sp12_v_t_23
T_27_22_sp12_h_l_0
T_28_22_sp4_h_l_3
T_24_22_sp4_h_l_6
T_23_18_sp4_v_t_43
T_20_18_sp4_h_l_6
T_16_18_sp4_h_l_9
T_15_18_sp4_v_t_44
T_12_22_sp4_h_l_2
T_11_22_sp4_v_t_45
T_11_24_lc_trk_g3_0
T_11_24_wire_logic_cluster/lc_5/in_0

T_33_10_wire_io_cluster/io_1/D_IN_0
T_27_10_sp12_h_l_0
T_26_10_sp12_v_t_23
T_27_22_sp12_h_l_0
T_28_22_sp4_h_l_3
T_24_22_sp4_h_l_6
T_23_18_sp4_v_t_43
T_20_18_sp4_h_l_6
T_16_18_sp4_h_l_9
T_15_18_sp4_v_t_44
T_12_22_sp4_h_l_2
T_11_22_sp4_v_t_45
T_12_26_sp4_h_l_2
T_12_26_lc_trk_g1_7
T_12_26_wire_logic_cluster/lc_7/in_3

T_33_10_wire_io_cluster/io_1/D_IN_0
T_23_10_sp12_h_l_0
T_11_10_sp12_h_l_0
T_10_10_sp12_v_t_23
T_10_22_sp12_v_t_23
T_10_25_lc_trk_g2_3
T_10_25_wire_logic_cluster/lc_6/in_3

End 

Net : port_data_in_6
T_33_11_wire_io_cluster/io_0/D_IN_0
T_32_11_sp4_h_l_5
T_31_11_sp4_v_t_46
T_28_15_sp4_h_l_11
T_27_15_sp4_v_t_46
T_26_18_lc_trk_g3_6
T_26_18_input_2_5
T_26_18_wire_logic_cluster/lc_5/in_2

T_33_11_wire_io_cluster/io_0/D_IN_0
T_32_11_sp4_h_l_5
T_31_11_sp4_v_t_46
T_28_15_sp4_h_l_11
T_27_15_sp4_v_t_46
T_26_18_lc_trk_g3_6
T_26_18_wire_logic_cluster/lc_6/in_3

T_33_11_wire_io_cluster/io_0/D_IN_0
T_29_11_sp12_h_l_0
T_17_11_sp12_h_l_0
T_18_11_sp4_h_l_3
T_17_11_sp4_v_t_44
T_17_15_sp4_v_t_44
T_17_18_lc_trk_g1_4
T_17_18_wire_logic_cluster/lc_4/in_3

T_33_11_wire_io_cluster/io_0/D_IN_0
T_25_11_sp12_h_l_0
T_24_11_sp12_v_t_23
T_24_23_sp12_v_t_23
T_24_29_lc_trk_g3_4
T_24_29_wire_logic_cluster/lc_0/in_3

T_33_11_wire_io_cluster/io_0/D_IN_0
T_25_11_sp12_h_l_0
T_24_11_sp12_v_t_23
T_24_19_sp4_v_t_37
T_21_23_sp4_h_l_0
T_20_23_sp4_v_t_43
T_20_26_lc_trk_g1_3
T_20_26_input_2_2
T_20_26_wire_logic_cluster/lc_2/in_2

T_33_11_wire_io_cluster/io_0/D_IN_0
T_29_11_sp12_h_l_0
T_17_11_sp12_h_l_0
T_16_11_sp12_v_t_23
T_16_19_sp4_v_t_37
T_15_22_lc_trk_g2_5
T_15_22_wire_logic_cluster/lc_6/in_3

T_33_11_wire_io_cluster/io_0/D_IN_0
T_29_11_sp12_h_l_0
T_17_11_sp12_h_l_0
T_18_11_sp4_h_l_3
T_17_11_sp4_v_t_44
T_17_15_sp4_v_t_44
T_17_19_sp4_v_t_44
T_14_23_sp4_h_l_2
T_13_23_sp4_v_t_45
T_13_24_lc_trk_g3_5
T_13_24_wire_logic_cluster/lc_5/in_3

T_33_11_wire_io_cluster/io_0/D_IN_0
T_29_11_sp12_h_l_0
T_17_11_sp12_h_l_0
T_16_11_sp12_v_t_23
T_5_23_sp12_h_l_0
T_11_23_lc_trk_g1_7
T_11_23_wire_logic_cluster/lc_1/in_3

T_33_11_wire_io_cluster/io_0/D_IN_0
T_29_11_sp12_h_l_0
T_17_11_sp12_h_l_0
T_18_11_sp4_h_l_3
T_17_11_sp4_v_t_44
T_17_15_sp4_v_t_44
T_17_19_sp4_v_t_44
T_14_23_sp4_h_l_2
T_13_23_sp4_v_t_45
T_13_27_lc_trk_g0_0
T_13_27_wire_logic_cluster/lc_1/in_1

T_33_11_wire_io_cluster/io_0/D_IN_0
T_29_11_sp12_h_l_0
T_17_11_sp12_h_l_0
T_16_11_sp12_v_t_23
T_16_19_sp4_v_t_37
T_13_23_sp4_h_l_5
T_12_23_sp4_v_t_40
T_11_25_lc_trk_g0_5
T_11_25_wire_logic_cluster/lc_6/in_1

End 

Net : port_data_in_5
T_33_19_wire_io_cluster/io_1/D_IN_0
T_32_19_sp4_h_l_9
T_28_19_sp4_h_l_0
T_27_15_sp4_v_t_37
T_26_18_lc_trk_g2_5
T_26_18_input_2_1
T_26_18_wire_logic_cluster/lc_1/in_2

T_33_19_wire_io_cluster/io_1/D_IN_0
T_32_19_sp4_h_l_9
T_28_19_sp4_h_l_0
T_27_15_sp4_v_t_37
T_26_18_lc_trk_g2_5
T_26_18_wire_logic_cluster/lc_0/in_3

T_33_19_wire_io_cluster/io_1/D_IN_0
T_32_19_sp4_h_l_9
T_28_19_sp4_h_l_0
T_24_19_sp4_h_l_0
T_23_19_sp4_v_t_43
T_22_22_lc_trk_g3_3
T_22_22_input_2_2
T_22_22_wire_logic_cluster/lc_2/in_2

T_33_19_wire_io_cluster/io_1/D_IN_0
T_23_19_sp12_h_l_0
T_11_19_sp12_h_l_0
T_14_19_sp4_h_l_5
T_17_15_sp4_v_t_46
T_17_18_lc_trk_g0_6
T_17_18_wire_logic_cluster/lc_3/in_3

T_33_19_wire_io_cluster/io_1/D_IN_0
T_23_19_sp12_h_l_0
T_26_19_sp4_h_l_5
T_25_19_sp4_v_t_46
T_25_23_sp4_v_t_39
T_25_27_sp4_v_t_47
T_24_30_lc_trk_g3_7
T_24_30_wire_logic_cluster/lc_5/in_3

T_33_19_wire_io_cluster/io_1/D_IN_0
T_32_19_sp4_h_l_9
T_28_19_sp4_h_l_0
T_24_19_sp4_h_l_0
T_23_19_sp4_v_t_43
T_20_19_sp4_h_l_6
T_16_19_sp4_h_l_2
T_15_19_sp4_v_t_45
T_15_22_lc_trk_g1_5
T_15_22_wire_logic_cluster/lc_5/in_3

T_33_19_wire_io_cluster/io_1/D_IN_0
T_32_19_sp4_h_l_9
T_28_19_sp4_h_l_0
T_24_19_sp4_h_l_0
T_23_19_sp4_v_t_43
T_20_19_sp4_h_l_6
T_16_19_sp4_h_l_2
T_15_19_sp4_v_t_45
T_14_23_lc_trk_g2_0
T_14_23_wire_logic_cluster/lc_1/in_3

T_33_19_wire_io_cluster/io_1/D_IN_0
T_23_19_sp12_h_l_0
T_11_19_sp12_h_l_0
T_14_19_sp4_h_l_5
T_13_19_sp4_v_t_46
T_13_23_sp4_v_t_46
T_12_24_lc_trk_g3_6
T_12_24_wire_logic_cluster/lc_3/in_0

T_33_19_wire_io_cluster/io_1/D_IN_0
T_23_19_sp12_h_l_0
T_11_19_sp12_h_l_0
T_14_19_sp4_h_l_5
T_13_19_sp4_v_t_46
T_13_23_sp4_v_t_46
T_12_25_lc_trk_g2_3
T_12_25_wire_logic_cluster/lc_1/in_0

T_33_19_wire_io_cluster/io_1/D_IN_0
T_23_19_sp12_h_l_0
T_11_19_sp12_h_l_0
T_14_19_sp4_h_l_5
T_13_19_sp4_v_t_46
T_13_23_sp4_v_t_46
T_12_26_lc_trk_g3_6
T_12_26_wire_logic_cluster/lc_0/in_3

End 

Net : port_data_in_4
T_33_27_wire_io_cluster/io_1/D_IN_0
T_23_27_sp12_h_l_0
T_24_27_lc_trk_g0_4
T_24_27_wire_logic_cluster/lc_6/in_0

T_33_27_wire_io_cluster/io_1/D_IN_0
T_27_27_sp12_h_l_0
T_26_15_sp12_v_t_23
T_26_24_lc_trk_g3_7
T_26_24_wire_logic_cluster/lc_6/in_0

T_33_27_wire_io_cluster/io_1/D_IN_0
T_27_27_sp12_h_l_0
T_26_15_sp12_v_t_23
T_26_23_lc_trk_g2_0
T_26_23_input_2_4
T_26_23_wire_logic_cluster/lc_4/in_2

T_33_27_wire_io_cluster/io_1/D_IN_0
T_27_27_sp12_h_l_0
T_26_15_sp12_v_t_23
T_26_23_lc_trk_g2_0
T_26_23_wire_logic_cluster/lc_3/in_1

T_33_27_wire_io_cluster/io_1/D_IN_0
T_27_27_sp12_h_l_0
T_26_27_sp4_h_l_1
T_25_23_sp4_v_t_36
T_22_23_sp4_h_l_7
T_22_23_lc_trk_g1_2
T_22_23_wire_logic_cluster/lc_4/in_1

T_33_27_wire_io_cluster/io_1/D_IN_0
T_27_27_sp12_h_l_0
T_15_27_sp12_h_l_0
T_20_27_sp4_h_l_7
T_19_23_sp4_v_t_37
T_19_26_lc_trk_g1_5
T_19_26_wire_logic_cluster/lc_3/in_1

T_33_27_wire_io_cluster/io_1/D_IN_0
T_27_27_sp12_h_l_0
T_15_27_sp12_h_l_0
T_14_27_sp4_h_l_1
T_13_23_sp4_v_t_36
T_13_24_lc_trk_g3_4
T_13_24_wire_logic_cluster/lc_4/in_3

T_33_27_wire_io_cluster/io_1/D_IN_0
T_27_27_sp12_h_l_0
T_15_27_sp12_h_l_0
T_20_27_sp4_h_l_7
T_16_27_sp4_h_l_3
T_12_27_sp4_h_l_6
T_11_23_sp4_v_t_46
T_11_26_lc_trk_g0_6
T_11_26_wire_logic_cluster/lc_3/in_3

T_33_27_wire_io_cluster/io_1/D_IN_0
T_27_27_sp12_h_l_0
T_15_27_sp12_h_l_0
T_20_27_sp4_h_l_7
T_16_27_sp4_h_l_3
T_15_23_sp4_v_t_38
T_15_19_sp4_v_t_38
T_15_22_lc_trk_g0_6
T_15_22_wire_logic_cluster/lc_4/in_0

T_33_27_wire_io_cluster/io_1/D_IN_0
T_27_27_sp12_h_l_0
T_15_27_sp12_h_l_0
T_20_27_sp4_h_l_7
T_16_27_sp4_h_l_3
T_15_23_sp4_v_t_38
T_12_23_sp4_h_l_9
T_12_23_lc_trk_g1_4
T_12_23_wire_logic_cluster/lc_6/in_3

T_33_27_wire_io_cluster/io_1/D_IN_0
T_27_27_sp12_h_l_0
T_26_27_sp4_h_l_1
T_25_23_sp4_v_t_36
T_22_23_sp4_h_l_7
T_18_23_sp4_h_l_7
T_17_19_sp4_v_t_37
T_17_15_sp4_v_t_45
T_17_18_lc_trk_g0_5
T_17_18_wire_logic_cluster/lc_2/in_3

T_33_27_wire_io_cluster/io_1/D_IN_0
T_27_27_sp12_h_l_0
T_15_27_sp12_h_l_0
T_20_27_sp4_h_l_7
T_16_27_sp4_h_l_3
T_12_27_sp4_h_l_6
T_11_23_sp4_v_t_46
T_10_25_lc_trk_g0_0
T_10_25_wire_logic_cluster/lc_1/in_1

End 

Net : port_data_in_3
T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_32_sp4_v_t_36
T_26_32_sp4_h_l_7
T_25_28_sp4_v_t_37
T_24_29_lc_trk_g2_5
T_24_29_wire_logic_cluster/lc_5/in_0

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_29_sp4_v_t_41
T_29_25_sp4_v_t_37
T_26_25_sp4_h_l_0
T_26_25_lc_trk_g1_5
T_26_25_wire_logic_cluster/lc_6/in_0

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_23_sp12_v_t_23
T_18_23_sp12_h_l_0
T_26_23_lc_trk_g0_3
T_26_23_wire_logic_cluster/lc_2/in_1

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_32_sp4_v_t_36
T_26_32_sp4_h_l_7
T_25_28_sp4_v_t_37
T_25_24_sp4_v_t_45
T_22_24_sp4_h_l_2
T_23_24_lc_trk_g3_2
T_23_24_wire_logic_cluster/lc_3/in_0

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_29_sp4_v_t_41
T_29_25_sp4_v_t_37
T_26_25_sp4_h_l_0
T_25_21_sp4_v_t_37
T_22_21_sp4_h_l_0
T_22_21_lc_trk_g0_5
T_22_21_wire_logic_cluster/lc_4/in_1

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_27_sp12_v_t_23
T_18_27_sp12_h_l_0
T_17_27_sp4_h_l_1
T_13_27_sp4_h_l_4
T_12_23_sp4_v_t_41
T_11_26_lc_trk_g3_1
T_11_26_wire_logic_cluster/lc_2/in_0

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_27_sp12_v_t_23
T_18_27_sp12_h_l_0
T_17_27_sp4_h_l_1
T_16_23_sp4_v_t_36
T_16_19_sp4_v_t_41
T_15_22_lc_trk_g3_1
T_15_22_wire_logic_cluster/lc_3/in_3

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_27_sp12_v_t_23
T_18_27_sp12_h_l_0
T_17_27_sp4_h_l_1
T_13_27_sp4_h_l_4
T_12_23_sp4_v_t_41
T_11_25_lc_trk_g0_4
T_11_25_wire_logic_cluster/lc_2/in_0

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_27_sp12_v_t_23
T_18_27_sp12_h_l_0
T_17_27_sp4_h_l_1
T_13_27_sp4_h_l_4
T_12_23_sp4_v_t_41
T_11_24_lc_trk_g3_1
T_11_24_wire_logic_cluster/lc_1/in_3

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_27_sp12_v_t_23
T_18_27_sp12_h_l_0
T_17_27_sp4_h_l_1
T_16_23_sp4_v_t_36
T_13_23_sp4_h_l_7
T_12_23_lc_trk_g1_7
T_12_23_wire_logic_cluster/lc_4/in_0

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_23_sp12_v_t_23
T_18_23_sp12_h_l_0
T_17_11_sp12_v_t_23
T_17_18_lc_trk_g3_3
T_17_18_wire_logic_cluster/lc_1/in_3

End 

Net : port_data_in_2
T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_32_sp4_v_t_40
T_27_28_sp4_v_t_36
T_24_28_sp4_h_l_1
T_24_28_lc_trk_g0_4
T_24_28_wire_logic_cluster/lc_6/in_0

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_21_sp12_v_t_23
T_27_24_lc_trk_g2_3
T_27_24_wire_logic_cluster/lc_1/in_0

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_21_sp12_v_t_23
T_27_19_sp4_v_t_47
T_26_23_lc_trk_g2_2
T_26_23_input_2_0
T_26_23_wire_logic_cluster/lc_0/in_2

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_32_sp4_v_t_40
T_27_28_sp4_v_t_36
T_24_28_sp4_h_l_1
T_23_24_sp4_v_t_36
T_23_20_sp4_v_t_41
T_23_23_lc_trk_g1_1
T_23_23_wire_logic_cluster/lc_3/in_1

T_27_33_wire_io_cluster/io_0/D_IN_0
T_25_33_span4_horz_r_0
T_21_33_span4_horz_r_0
T_21_29_sp4_v_t_36
T_21_25_sp4_v_t_41
T_20_26_lc_trk_g3_1
T_20_26_wire_logic_cluster/lc_2/in_0

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_25_sp12_v_t_23
T_16_25_sp12_h_l_0
T_4_25_sp12_h_l_0
T_13_25_lc_trk_g0_4
T_13_25_wire_logic_cluster/lc_7/in_3

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_32_sp4_v_t_40
T_27_28_sp4_v_t_36
T_24_28_sp4_h_l_1
T_20_28_sp4_h_l_1
T_16_28_sp4_h_l_9
T_12_28_sp4_h_l_9
T_11_24_sp4_v_t_39
T_11_26_lc_trk_g2_2
T_11_26_wire_logic_cluster/lc_7/in_3

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_25_sp12_v_t_23
T_16_25_sp12_h_l_0
T_15_13_sp12_v_t_23
T_15_22_lc_trk_g2_7
T_15_22_wire_logic_cluster/lc_2/in_3

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_32_sp4_v_t_40
T_27_28_sp4_v_t_36
T_24_28_sp4_h_l_1
T_20_28_sp4_h_l_1
T_16_28_sp4_h_l_9
T_12_28_sp4_h_l_9
T_11_24_sp4_v_t_39
T_11_25_lc_trk_g3_7
T_11_25_wire_logic_cluster/lc_0/in_0

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_32_sp4_v_t_40
T_27_28_sp4_v_t_36
T_24_28_sp4_h_l_1
T_20_28_sp4_h_l_1
T_16_28_sp4_h_l_9
T_12_28_sp4_h_l_9
T_11_24_sp4_v_t_39
T_12_24_sp4_h_l_7
T_11_24_lc_trk_g1_7
T_11_24_wire_logic_cluster/lc_4/in_0

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_21_sp12_v_t_23
T_16_21_sp12_h_l_0
T_19_21_sp4_h_l_5
T_18_17_sp4_v_t_40
T_17_18_lc_trk_g3_0
T_17_18_wire_logic_cluster/lc_0/in_3

End 

Net : port_data_in_1
T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_23_sp12_v_t_23
T_13_25_lc_trk_g3_4
T_13_25_wire_logic_cluster/lc_4/in_3

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_30_sp4_v_t_36
T_13_26_sp4_v_t_44
T_10_26_sp4_h_l_9
T_11_26_lc_trk_g2_1
T_11_26_wire_logic_cluster/lc_1/in_0

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_30_sp4_v_t_36
T_13_26_sp4_v_t_44
T_13_22_sp4_v_t_37
T_12_25_lc_trk_g2_5
T_12_25_wire_logic_cluster/lc_7/in_0

T_13_33_wire_io_cluster/io_1/D_IN_0
T_12_33_span4_horz_r_2
T_12_30_sp4_v_t_37
T_12_26_sp4_v_t_38
T_12_22_sp4_v_t_38
T_11_24_lc_trk_g1_3
T_11_24_wire_logic_cluster/lc_7/in_3

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_30_sp4_v_t_36
T_13_26_sp4_v_t_44
T_13_22_sp4_v_t_37
T_14_22_sp4_h_l_5
T_15_22_lc_trk_g3_5
T_15_22_wire_logic_cluster/lc_1/in_3

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_31_sp12_v_t_23
T_14_31_sp12_h_l_0
T_21_31_sp4_h_l_9
T_24_27_sp4_v_t_38
T_23_29_lc_trk_g1_3
T_23_29_wire_logic_cluster/lc_1/in_1

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_31_sp12_v_t_23
T_14_31_sp12_h_l_0
T_19_31_sp4_h_l_7
T_22_27_sp4_v_t_42
T_22_23_sp4_v_t_42
T_22_25_lc_trk_g2_7
T_22_25_wire_logic_cluster/lc_3/in_0

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_31_sp12_v_t_23
T_14_31_sp12_h_l_0
T_21_31_sp4_h_l_9
T_24_27_sp4_v_t_38
T_24_23_sp4_v_t_43
T_24_25_lc_trk_g3_6
T_24_25_wire_logic_cluster/lc_1/in_0

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_30_sp4_v_t_36
T_13_26_sp4_v_t_44
T_13_22_sp4_v_t_37
T_14_22_sp4_h_l_5
T_17_18_sp4_v_t_46
T_18_18_sp4_h_l_4
T_17_18_lc_trk_g0_4
T_17_18_wire_logic_cluster/lc_7/in_3

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_30_sp4_v_t_36
T_13_26_sp4_v_t_44
T_13_22_sp4_v_t_37
T_14_22_sp4_h_l_5
T_18_22_sp4_h_l_8
T_22_22_sp4_h_l_8
T_22_22_lc_trk_g0_5
T_22_22_wire_logic_cluster/lc_2/in_1

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_31_sp12_v_t_23
T_14_31_sp12_h_l_0
T_21_31_sp4_h_l_9
T_24_27_sp4_v_t_38
T_24_23_sp4_v_t_43
T_24_19_sp4_v_t_44
T_23_20_lc_trk_g3_4
T_23_20_wire_logic_cluster/lc_0/in_3

End 

Net : port_data_in_0
T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_27_sp12_v_t_23
T_3_27_sp12_h_l_0
T_12_27_lc_trk_g0_4
T_12_27_wire_logic_cluster/lc_3/in_3

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_30_sp4_v_t_44
T_14_26_sp4_v_t_40
T_11_26_sp4_h_l_11
T_11_26_lc_trk_g1_6
T_11_26_wire_logic_cluster/lc_0/in_3

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_30_sp4_v_t_44
T_14_26_sp4_v_t_40
T_11_26_sp4_h_l_11
T_10_26_lc_trk_g1_3
T_10_26_wire_logic_cluster/lc_5/in_1

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_27_sp12_v_t_23
T_3_27_sp12_h_l_0
T_8_27_sp4_h_l_7
T_11_23_sp4_v_t_36
T_11_24_lc_trk_g3_4
T_11_24_wire_logic_cluster/lc_6/in_3

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_30_sp4_v_t_44
T_14_26_sp4_v_t_40
T_14_22_sp4_v_t_40
T_15_22_sp4_h_l_5
T_15_22_lc_trk_g1_0
T_15_22_wire_logic_cluster/lc_0/in_3

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_30_sp4_v_t_44
T_15_30_sp4_h_l_2
T_19_30_sp4_h_l_2
T_22_26_sp4_v_t_39
T_22_29_lc_trk_g1_7
T_22_29_wire_logic_cluster/lc_3/in_1

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_30_sp4_v_t_44
T_15_30_sp4_h_l_2
T_18_26_sp4_v_t_45
T_19_26_sp4_h_l_8
T_19_26_lc_trk_g0_5
T_19_26_wire_logic_cluster/lc_3/in_0

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_27_sp12_v_t_23
T_14_25_sp4_v_t_47
T_15_25_sp4_h_l_3
T_19_25_sp4_h_l_11
T_23_25_sp4_h_l_11
T_23_25_lc_trk_g0_6
T_23_25_wire_logic_cluster/lc_0/in_0

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_27_sp12_v_t_23
T_14_25_sp4_v_t_47
T_15_25_sp4_h_l_3
T_18_21_sp4_v_t_38
T_18_17_sp4_v_t_38
T_17_18_lc_trk_g2_6
T_17_18_wire_logic_cluster/lc_6/in_0

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_27_sp12_v_t_23
T_14_25_sp4_v_t_47
T_15_25_sp4_h_l_3
T_19_25_sp4_h_l_11
T_23_25_sp4_h_l_11
T_27_25_sp4_h_l_7
T_27_25_lc_trk_g1_2
T_27_25_input_2_5
T_27_25_wire_logic_cluster/lc_5/in_2

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_30_sp4_v_t_44
T_14_26_sp4_v_t_40
T_14_22_sp4_v_t_40
T_15_22_sp4_h_l_5
T_19_22_sp4_h_l_8
T_23_22_sp4_h_l_11
T_27_22_sp4_h_l_2
T_27_22_lc_trk_g1_7
T_27_22_input_2_0
T_27_22_wire_logic_cluster/lc_0/in_2

End 

