<stg><name>forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:1 %net_3_load_reload_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %net_3_load_reload

]]></Node>
<StgValue><ssdm name="net_3_load_reload_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:2 %net_2_load_reload_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %net_2_load_reload

]]></Node>
<StgValue><ssdm name="net_2_load_reload_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:3 %net_1_load_reload_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %net_1_load_reload

]]></Node>
<StgValue><ssdm name="net_1_load_reload_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:4 %net_load_reload_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %net_load_reload

]]></Node>
<StgValue><ssdm name="net_load_reload_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="24" op_0_bw="64">
<![CDATA[
newFuncRoot:5 %output_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="24" op_0_bw="64">
<![CDATA[
newFuncRoot:6 %output_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="24" op_0_bw="64">
<![CDATA[
newFuncRoot:7 %output_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="24" op_0_bw="64">
<![CDATA[
newFuncRoot:8 %output = alloca i64 1

]]></Node>
<StgValue><ssdm name="output"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i24 0, i24 %output

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i24 0, i24 %output_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i24 0, i24 %output_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i24 0, i24 %output_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:13 %store_ln21 = store i3 0, i3 %i_12

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:14 %br_ln21 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body.i:0 %i = load i3 %i_12

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i:1 %icmp_ln21 = icmp_eq  i3 %i, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i:2 %i_15 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:3 %br_ln21 = br i1 %icmp_ln21, void %for.body.i.split, void %_Z4reluILi4EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EEXT_EERS6_.exit

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="3">
<![CDATA[
for.body.i.split:0 %trunc_ln21 = trunc i3 %i

]]></Node>
<StgValue><ssdm name="trunc_ln21"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i.split:1 %specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75

]]></Node>
<StgValue><ssdm name="specpipeline_ln21"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i.split:2 %speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln21"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.split:3 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_88

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="2" op_2_bw="25" op_3_bw="2" op_4_bw="25" op_5_bw="2" op_6_bw="25" op_7_bw="2" op_8_bw="25" op_9_bw="25" op_10_bw="2">
<![CDATA[
for.body.i.split:4 %tmp_7 = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i2, i2 0, i25 %net_load_reload_read, i2 1, i25 %net_1_load_reload_read, i2 2, i25 %net_2_load_reload_read, i2 3, i25 %net_3_load_reload_read, i25 0, i2 %trunc_ln21

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="24" op_0_bw="25">
<![CDATA[
for.body.i.split:5 %trunc_ln23 = trunc i25 %tmp_7

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body.i.split:6 %icmp_ln23 = icmp_sgt  i25 %tmp_7, i25 0

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body.i.split:7 %output_4 = select i1 %icmp_ln23, i24 %trunc_ln23, i24 0

]]></Node>
<StgValue><ssdm name="output_4"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.body.i.split:8 %switch_ln23 = switch i2 %trunc_ln21, void %call6.0.0.0.i39.case.3, i2 0, void %call6.0.0.0.i39.case.0, i2 1, void %call6.0.0.0.i39.case.1, i2 2, void %call6.0.0.0.i39.case.2

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="trunc_ln21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
call6.0.0.0.i39.case.2:0 %store_ln23 = store i24 %output_4, i24 %output_2

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="trunc_ln21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
call6.0.0.0.i39.case.2:1 %br_ln23 = br void %call6.0.0.0.i39.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="trunc_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
call6.0.0.0.i39.case.1:0 %store_ln23 = store i24 %output_4, i24 %output_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="trunc_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
call6.0.0.0.i39.case.1:1 %br_ln23 = br void %call6.0.0.0.i39.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="trunc_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
call6.0.0.0.i39.case.0:0 %store_ln23 = store i24 %output_4, i24 %output

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="trunc_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
call6.0.0.0.i39.case.0:1 %br_ln23 = br void %call6.0.0.0.i39.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="trunc_ln21" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
call6.0.0.0.i39.case.3:0 %store_ln23 = store i24 %output_4, i24 %output_3

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="trunc_ln21" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
call6.0.0.0.i39.case.3:1 %br_ln23 = br void %call6.0.0.0.i39.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
call6.0.0.0.i39.exit:0 %store_ln21 = store i3 %i_15, i3 %i_12

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
call6.0.0.0.i39.exit:1 %br_ln21 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
_Z4reluILi4EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EEXT_EERS6_.exit:0 %output_load = load i24 %output

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
_Z4reluILi4EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EEXT_EERS6_.exit:1 %output_1_load = load i24 %output_1

]]></Node>
<StgValue><ssdm name="output_1_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
_Z4reluILi4EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EEXT_EERS6_.exit:2 %output_2_load = load i24 %output_2

]]></Node>
<StgValue><ssdm name="output_2_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
_Z4reluILi4EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EEXT_EERS6_.exit:3 %output_3_load = load i24 %output_3

]]></Node>
<StgValue><ssdm name="output_3_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
_Z4reluILi4EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EEXT_EERS6_.exit:4 %write_ln157 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %output_load_out, i24 %output_load

]]></Node>
<StgValue><ssdm name="write_ln157"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
_Z4reluILi4EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EEXT_EERS6_.exit:5 %write_ln157 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %output_1_load_out, i24 %output_1_load

]]></Node>
<StgValue><ssdm name="write_ln157"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
_Z4reluILi4EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EEXT_EERS6_.exit:6 %write_ln157 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %output_2_load_out, i24 %output_2_load

]]></Node>
<StgValue><ssdm name="write_ln157"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
_Z4reluILi4EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EEXT_EERS6_.exit:7 %write_ln157 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %output_3_load_out, i24 %output_3_load

]]></Node>
<StgValue><ssdm name="write_ln157"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0">
<![CDATA[
_Z4reluILi4EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EEXT_EERS6_.exit:8 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
