verilog xil_defaultlib --include "../../../../term_project.srcs/sources_1/bd/rsa_soc/ipshared/ec67/hdl" --include "../../../../term_project.srcs/sources_1/bd/rsa_soc/ipshared/5bb9/hdl/verilog" --include "../../../../term_project.srcs/sources_1/bd/rsa_soc/ipshared/70fd/hdl" --include "../../../../term_project.srcs/sources_1/bd/rsa_soc/ipshared/f90c/hdl/verilog" \
"../../../bd/rsa_soc/ip/rsa_soc_processing_system7_0_0/sim/rsa_soc_processing_system7_0_0.v" \
"../../../bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/sim/bd_ae75.v" \

sv xil_defaultlib --include "../../../../term_project.srcs/sources_1/bd/rsa_soc/ipshared/ec67/hdl" --include "../../../../term_project.srcs/sources_1/bd/rsa_soc/ipshared/5bb9/hdl/verilog" --include "../../../../term_project.srcs/sources_1/bd/rsa_soc/ipshared/70fd/hdl" --include "../../../../term_project.srcs/sources_1/bd/rsa_soc/ipshared/f90c/hdl/verilog" \
"../../../bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_10/sim/bd_ae75_s00a2s_0.sv" \
"../../../bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_16/sim/bd_ae75_s01a2s_0.sv" \
"../../../bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_20/sim/bd_ae75_m00s2a_0.sv" \
"../../../bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_26/sim/bd_ae75_m00e_0.sv" \
"../../../bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_21/sim/bd_ae75_m00arn_0.sv" \
"../../../bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_22/sim/bd_ae75_m00rn_0.sv" \
"../../../bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_23/sim/bd_ae75_m00awn_0.sv" \
"../../../bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_24/sim/bd_ae75_m00wn_0.sv" \
"../../../bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_25/sim/bd_ae75_m00bn_0.sv" \
"../../../bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_17/sim/bd_ae75_sawn_0.sv" \
"../../../bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_18/sim/bd_ae75_swn_0.sv" \
"../../../bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_19/sim/bd_ae75_sbn_0.sv" \
"../../../bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_13/sim/bd_ae75_s01mmu_0.sv" \
"../../../bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_14/sim/bd_ae75_s01tr_0.sv" \
"../../../bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_15/sim/bd_ae75_s01sic_0.sv" \
"../../../bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_11/sim/bd_ae75_sarn_0.sv" \
"../../../bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_12/sim/bd_ae75_srn_0.sv" \
"../../../bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_7/sim/bd_ae75_s00mmu_0.sv" \
"../../../bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_8/sim/bd_ae75_s00tr_0.sv" \
"../../../bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_9/sim/bd_ae75_s00sic_0.sv" \
"../../../bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_2/sim/bd_ae75_arsw_0.sv" \
"../../../bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_3/sim/bd_ae75_rsw_0.sv" \
"../../../bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_4/sim/bd_ae75_awsw_0.sv" \
"../../../bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_5/sim/bd_ae75_wsw_0.sv" \
"../../../bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_6/sim/bd_ae75_bsw_0.sv" \

verilog xil_defaultlib --include "../../../../term_project.srcs/sources_1/bd/rsa_soc/ipshared/ec67/hdl" --include "../../../../term_project.srcs/sources_1/bd/rsa_soc/ipshared/5bb9/hdl/verilog" --include "../../../../term_project.srcs/sources_1/bd/rsa_soc/ipshared/70fd/hdl" --include "../../../../term_project.srcs/sources_1/bd/rsa_soc/ipshared/f90c/hdl/verilog" \
"../../../bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_0/sim/bd_ae75_one_0.v" \
"../../../bd/rsa_soc/ip/rsa_soc_xbar_0/sim/rsa_soc_xbar_0.v" \
"../../../bd/rsa_soc/ip/rsa_soc_auto_pc_0/sim/rsa_soc_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
