// Seed: 686007908
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign module_2.id_1 = 0;
  logic id_3;
endmodule
module module_1 ();
  logic id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  if (1) if (1 && 1 === 1) assign id_1 = id_1;
  wire id_2;
endmodule
module module_2 #(
    parameter id_1 = 32'd38
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  output logic [7:0] id_4;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  output wire id_3;
  inout wire id_2;
  input wire _id_1;
  assign id_4[id_1==-1'h0] = (id_1) / 1;
endmodule
