
Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '5.15.153.1-microsoft-standard-WSL2' is not supported.
  Supported versions are 2.4* or 2.6*.

Command: vcs -f ../filelist/inc.lst -f ../filelist/hdl.lst -f ../filelist/hvl.lst \
-timescale=1ns/1ps +define+UVM_REG_GET_BASE_RESPONSE_WITHOUT_REQ_ID +define+BASIC_SIM_ENV+PC_REG_TEST \
-full64 +vc +v2k -sverilog +seed=20240629010238 -debug_access+all -fsdb -top pc_reg_test_tb \
-R -l /mnt/e/Desktop/mxrvcpu/run/../sim/mcdf_data_consistence_basic_test.log
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Sat Jun 29 01:02:40 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/mnt/e/Desktop/mxrvcpu/run/../hdl/core/define.v'
Parsing design file '/mnt/e/Desktop/mxrvcpu/run/../hdl/core/csr_reg.v'
Parsing design file '/mnt/e/Desktop/mxrvcpu/run/../hdl/core/ctrl.v'
Parsing design file '/mnt/e/Desktop/mxrvcpu/run/../hdl/core/pc_reg.v'
Parsing design file '/mnt/e/Desktop/mxrvcpu/run/../hdl/core/reg.v'
Parsing design file '/mnt/e/Desktop/mxrvcpu/run/../hdl/core/ifu.v'
Parsing design file '/mnt/e/Desktop/mxrvcpu/run/../hdl/core/id.v'
Parsing design file '/mnt/e/Desktop/mxrvcpu/run/../hdl/core/ex.v'
Parsing design file '/mnt/e/Desktop/mxrvcpu/run/../hdl/core/rom.v'
Parsing design file '/mnt/e/Desktop/mxrvcpu/run/../hdl/core/soc_core_top.v'
Parsing design file '/mnt/e/Desktop/mxrvcpu/run/../hvl/core/pc_reg_test_tb.sv'
Top Level Modules:
       pc_reg_test_tb
TimeScale is 1 ns / 1 ps

Warning-[TFIPC] Too few instance port connections
/mnt/e/Desktop/mxrvcpu/run/../hvl/core/pc_reg_test_tb.sv, 41
pc_reg_test_tb, "csr_reg u_csr_reg( .clk (clk),  .rst_n (rst_n),  .csr_addr_i (csr_addr),  .csr_wdata_i (csr_wdata),  .we_i (we),  .csr_rdata_o (csr_rdata));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[PCWM-W] Port connection width mismatch
/mnt/e/Desktop/mxrvcpu/run/../hvl/core/pc_reg_test_tb.sv, 29
"pc_reg u_pc_reg( .clk (clk),  .rst_n (rst_n),  .hold_flag_i (hold_flag),  .jump_flag_i (jump_flag),  .jump_addr_i (jump_addr),  .pc_o (pc_from_pc_to_if));"
  The following 1-bit expression is connected to 32-bit port "pc_o" of module 
  "pc_reg", instance "u_pc_reg".
  Expression: pc_from_pc_to_if
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/mnt/e/Desktop/mxrvcpu/run/../hvl/core/pc_reg_test_tb.sv, 41
"csr_reg u_csr_reg( .clk (clk),  .rst_n (rst_n),  .csr_addr_i (csr_addr),  .csr_wdata_i (csr_wdata),  .we_i (we),  .csr_rdata_o (csr_rdata));"
  The following 32-bit expression is connected to 12-bit port "csr_addr_i" of 
  module "csr_reg", instance "u_csr_reg".
  Expression: csr_addr
  	use +lint=PCWM for more details

Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module pc_reg_test_tb
make[1]: Entering directory '/mnt/e/Desktop/mxrvcpu/run/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv -Wl,--no-as-needed    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ \
-Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -L/usr/lib/x86_64-linux-gnu \
-L/lib/x86_64-linux-gnu -Wl,--no-as-needed -rdynamic  -Wl,-rpath=/home/miaoxiang/synopsys/vcs/O-2018.09-SP2/linux64/lib \
-L/home/miaoxiang/synopsys/vcs/O-2018.09-SP2/linux64/lib   objs/amcQw_d.o  _133932_archive_1.so \
SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-luclinative /home/miaoxiang/synopsys/vcs/O-2018.09-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli -Wl,-no-whole-archive       _vcs_pli_stub_.o   /home/miaoxiang/synopsys/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
/home/miaoxiang/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl \
-lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/mnt/e/Desktop/mxrvcpu/run/csrc'
Command: /mnt/e/Desktop/mxrvcpu/run/./simv +define+UVM_REG_GET_BASE_RESPONSE_WITHOUT_REQ_ID +define+BASIC_SIM_ENV+PC_REG_TEST +vc +v2k +seed=20240629010238 -a /mnt/e/Desktop/mxrvcpu/run/../sim/mcdf_data_consistence_basic_test.log
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Jun 29 01:02 2024
Time Out.
$finish called from file "/mnt/e/Desktop/mxrvcpu/run/../hvl/core/pc_reg_test_tb.sv", line 130.
$finish at simulation time             10000000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10000000 ps
CPU Time:      0.200 seconds;       Data structure size:   0.0Mb
Sat Jun 29 01:02:43 2024
