var messages = { "messageData" :[
{"recid":0,"messageId":"2119aa62","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter RSTTYPE, Total count 2, First module: Module dsp48a1, File D:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/DSP48A1.v, Line 15, Second module: Module mux_reg, File D:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/mux_reg.v, Line 3","moduleName":"dsp48a1","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":15},{"1":3}],"argList":{"1":"RSTTYPE","2":"2","3":"dsp48a1","6":"mux_reg"},"argFileList":{"4":"0","7":"1"},"argSignalList":{},"argInstanceList":{},"argLineList":{"5":"15","8":"3"},"rtlId":""},
{"recid":1,"messageId":"bec92ec2","severityName":"Info","categoryName":"Rtl Design Style","checksName":"multi_ports_in_single_line","messagesString":"Multiple ports are declared in one line. Module mux_reg, File D:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/mux_reg.v, Line 6.","moduleName":"mux_reg","uniqueModuleName":"mux_reg_1896737193","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"3.5.6.3","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"1":6}],"argList":{"9":"mux_reg"},"argFileList":{"10":"1"},"argSignalList":{},"argInstanceList":{},"argLineList":{"11":"6"},"rtlId":""}]};
