{"path":"var/support/attachments/DDCA-recap-5054D74F2D49FCF87FF1D2DBA1BCB0D2.pdf","text":"Carnegie Mellon 1 Digital Design and Computer Architecture Mohammad Sadrosadati Frank K. GÃ¼rkaynak Adapted from Digital Design and Computer Architecture, David Money Harris & Sarah L. Harris Â©2007 Elsevier http://safari.ethz.ch/ddca Combinational Circuits: Design Carnegie Mellon 2 What will we learn Â¢ Converting desired functionality into Boolean equations Â¢ Karnaugh Maps (simplification of equations) Â¢ Circuits with more than one output Â¢ Timing of combinational circuits Carnegie Mellon 3 Boolean Equations Example Â¢ You are going to the cafeteria for lunch Â§ You wonâ€™t eat lunch (ð‘¬) Â§ If it is not open (ð‘¶) or Â§ If they only serve cabbage (ð‘ª) Â¢ Write a truth table for determining if you will eat lunch ð‘¬ : O C E 0 0 0 1 1 0 1 1 open only cabb. eat Carnegie Mellon 4 Boolean Equations Example Â¢ You are going to the cafeteria for lunch Â§ You wonâ€™t eat lunch (ð‘¬) Â§ If it is not open (ð‘¶) or Â§ If they only serve cabbage (ð‘ª) Â¢ Write a truth table for determining if you will eat lunch (ð‘¬) O C E 0 0 0 1 1 0 1 1 0 0 1 0 open only cabb. eat Carnegie Mellon 5 Some Definitions Â¢ Complement: variable with a bar over it ð‘¨ , ð‘© , ð‘ª Â¢ Literal: variable or its complement ð‘¨ , ð‘¨ , ð‘© , ð‘© , ð‘ª , ð‘ª Â¢ Implicant: product (AND) of literals (ð‘¨ ( ð‘© ( ð‘ª) , (ð‘¨ ( ð‘ª) , (ð‘© ( ð‘ª) Â¢ Minterm: product (AND) that includes all input variables (ð‘¨ ( ð‘© ( ð‘ª) , (ð‘¨ ( ð‘© ( ð‘ª) , (ð‘¨ ( ð‘© ( ð‘ª) Â¢ Maxterm: sum (OR) that includes all input variables (ð‘¨ + ð‘© + ð‘ª) , (ð‘¨ + ð‘© + ð‘ª) , (ð‘¨ + ð‘© + ð‘ª) Carnegie Mellon 6 Sum-of-Products (SOP) Form Â¢ All Boolean equations can be written in SOP form Â§ Each row in a truth table has a minterm Â§ A minterm is a product (AND) of literals Â§ Each minterm is TRUE for that row (and only that row) Â§ blackboard Â¢ Formed by ORing the minterms for which the output is TRUE A B Y 0 0 0 1 1 0 1 1 0 1 0 1 minterm A B A B A B A B ð’€ = ð‘­ ð‘¨, ð‘© =\t? Carnegie Mellon 7 Sum-of-Products (SOP) Form Â¢ All Boolean equations can be written in SOP form Â§ Each row in a truth table has a minterm Â§ A minterm is a product (AND) of literals Â§ Each minterm is TRUE for that row (and only that row) Â§ blackboard Â¢ Formed by ORing the minterms for which the output is TRUE A B Y 0 0 0 1 1 0 1 1 0 1 0 1 minterm A B A B A B A B ð’€\t = ð‘­ ð‘¨, ð‘© \t = ð‘¨ ( ð‘© + (ð‘¨ ( ð‘©) Carnegie Mellon 8 The Dual: Product-of-Sums (POS) Form Â¢ All Boolean equations can be written in POS form Â§ Each row in a truth table has a maxterm Â§ A maxterm is a sum (OR) of literals Â§ Each maxterm is FALSE for that row (and only that row) Â¢ Formed by ANDing the maxterms for which the output is FALSE ð’€ = ð‘­ ð‘¨, ð‘© = ð‘¨ + ð‘© ( (ð‘¨ + ð‘©) A + B A B Y 0 0 0 1 1 0 1 1 0 1 0 1 maxterm A + B A + B A + B Carnegie Mellon 9 SOP & POS Form Â¢ SOP: sum-of-products Â¢ POS: product-of-sums O C E 0 0 0 1 1 0 1 1 minterm O C O C O C O C O + C O C Y 0 0 0 1 1 0 1 1 maxterm O + C O + C O + C E 0 0 1 0 0 0 1 0 SOP or POS? Carnegie Mellon 10 SOP & POS Form Â¢ SOP: sum-of-products Â¢ POS: product-of-sums O + C O C E 0 0 0 1 1 0 1 1 0 0 1 0 maxterm O + C O + C O + C O C E 0 0 0 1 1 0 1 1 0 0 1 0 minterm O C O C O C O C SOP shorter if the output is TRUE in only a few cases POS is shorter if the output is FALSE in only a few cases ð‘¬ = (ð‘¶ + ð‘ª) ( (ð‘¶ + ð‘ª) ( (ð‘¶ + ð‘ª) ð‘¬ = ð‘¶ ( ð‘ª Carnegie Mellon 11 Karnaugh Maps (K-Maps) Â¢ Boolean expressions can be minimized by combining terms Â¢ K-maps minimize equations graphically Â¢ Blackboard Â¢ Works well for up to four variables C 00 01 0 1 Y 11 10 AB 1 1 0 0 0 0 0 0 C 00 01 0 1 Y 11 10 AB ABC ABC ABC ABC ABC ABC ABC ABC B C 0 0 0 1 1 0 1 1 A 0 0 0 0 0 0 0 1 1 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 Y Carnegie Mellon 12 Karnaugh Map Rules Â¢ Special order for bit combinations: 00, 01, 11, 10 (only one bit changes from one to next) Â¢ Every 1 in a K-map must be circled at least once Â¢ Each circle must span a power of 2 (i.e. 1, 2, 4) squares in each direction Â¢ Each circle must be as large as possible Â¢ A circle may wrap around the edges of the K-map Â¢ A â€œdon't careâ€ (X) is circled only if it helps minimize the equation Carnegie Mellon 13 Karnaugh Map Example Â¢ Blackboard Carnegie Mellon 14 Karnaugh maps with Donâ€™t Cares 0 C D 0 0 0 1 1 0 1 1 B 0 0 0 0 0 0 0 1 1 0 1 1 1 1 1 1 1 1 1 0 X 1 1 YA 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 1 0 0 0 0 0 0 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 X X X X X X 01 11 01 11 10 00 00 10 AB CD Y Carnegie Mellon 15 Karnaugh maps with Donâ€™t Cares 0 C D 0 0 0 1 1 0 1 1 B 0 0 0 0 0 0 0 1 1 0 1 1 1 1 1 1 1 1 1 0 X 1 1 YA 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 1 0 0 0 0 0 0 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 X X X X X X 01 11 1 0 0 X X X 1 101 1 1 1 1 X X X X 11 10 00 00 10 AB CD Y Carnegie Mellon 16 Karnaugh maps with Donâ€™t Cares 0 C D 0 0 0 1 1 0 1 1 B 0 0 0 0 0 0 0 1 1 0 1 1 1 1 1 1 1 1 1 0 X 1 1 YA 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 1 0 0 0 0 0 0 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 X X X X X X 01 11 1 0 0 X X X 1 101 1 1 1 1 X X X X 11 10 00 00 10 AB CD Y Y = A + BD + C Carnegie Mellon 17 Is this useful? Â¢ In modern engineering practice, computer programs called logic synthesizers produce simplified circuits from a description of the logic function (later in chap 4) Â¢ For large problems, logic synthesizers are much more efficient than humans. For small problems, a human with a bit of experience can find a good solution by inspection. Â¢ Yes: you understand the basic concepts. Carnegie Mellon 18 From Logic to Gates Â¢ SOP (sum-of-products) leads to two-level logic Â¢ Example: ð’€ = ð‘¨ ( ð‘© ( ð‘ª + ð‘¨ ( ð‘© ( ð‘ª + ð‘¨ ( ð‘© ( ð‘ª BA C Y minterm: ABC minterm: ABC minterm: ABC A B C Carnegie Mellon 19 Circuit Schematics Â¢ Inputs: left (or top) side of a schematic Â¢ Outputs: right (or bottom) side of a schematic Â¢ Circuits should flow from left to right Â¢ Straight wires are better than wires with multiple corners Carnegie Mellon 20 Circuit Schematic (cont.) Â¢ Wires always connect at a T junction Â¢ A dot where wires cross indicates a connection between the wires Â¢ Wires crossing without a dot make no connection wires connect at a T junction wires connect at a dot wires crossing without a dot do not connect Carnegie Mellon 21 Multiple Output Circuits: Priority Circuit Â¢ Output is the most significant TRUE input A1 A0 0 0 0 1 1 0 1 1 Y3 Y 2 Y1 Y 0A3 A2 0 0 0 0 0 0 0 0 0 00 1 0 1 1 0 1 1 0 0 0 1 0 1 0 1 1 0 0 11 0 1 0 1 1 0 0 0 1 1 0 1 0 1 1 1 1 1 01 1 1 11 1 A 0 A 1 PRIORITY CiIRCUIT A2 A 3 Y0 Y1 Y2 Y3 Carnegie Mellon 22 Multiple Output Circuits : Priority Circuit Â¢ Output is the most significant TRUE input 0 A1 A0 0 0 0 1 1 0 1 1 0 0 0 Y3 Y 2 Y1 Y 0 0 0 0 0 0 0 1 1 0 1 0 0 A3 A2 0 0 0 0 0 0 0 0 0 0 0 1 0 00 1 0 1 1 0 1 1 0 0 0 1 0 1 0 1 1 0 0 11 0 1 0 1 1 0 0 0 1 1 0 1 0 1 1 1 1 1 01 1 1 11 1 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 1 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 A 0 A 1 PRIORITY CiIRCUIT A2 A 3 Y0 Y1 Y2 Y3 Carnegie Mellon 23 Priority Encoder Hardware â€œby inspectionâ€ Â¢ We could write sum-of-products form and reduce the equations. From the functional description : Â§ Y3 is TRUE whenever A3 is asserted, so Y3 = A3. Â§ Y2 is TRUE if A2 is asserted and A3 is not asserted, so Y3 = A3A2 . A1 A0 0 0 0 1 1 0 1 1 0 0 0 0 Y3 Y 2 Y1 Y 0 0 0 0 0 0 0 1 1 0 1 0 0 A3 A2 0 0 0 0 0 0 0 0 0 0 0 1 0 00 1 0 1 1 0 1 1 0 0 0 1 0 1 0 1 1 0 0 11 0 1 0 1 1 0 0 0 1 1 0 1 0 1 1 1 1 1 01 1 1 11 1 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 1 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 A3A2A1A0 Y3 Y2 Y1 Y0 Carnegie Mellon 24 Compressing the Truth Table: Donâ€™t Cares A1 A0 0 0 0 1 1 0 1 1 0 0 0 0 Y3 Y 2 Y1 Y 0 0 0 0 0 0 0 1 1 0 1 0 0 A3 A2 0 0 0 0 0 0 0 0 0 0 0 1 0 00 1 0 1 1 0 1 1 0 0 0 1 0 1 0 1 1 0 0 11 0 1 0 1 1 0 0 0 1 1 0 1 0 1 1 1 1 1 01 1 1 11 1 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 1 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 A1 A0 0 0 0 1 1 X X X 0 0 0 0 Y3 Y2 Y1 Y 0 0 0 0 1 0 0 1 0 0 1 0 0 A3 A2 0 0 0 0 0 0 0 1 X X 1 0 0 01 X Truth Table Compressed with donâ€™t cares Carnegie Mellon 25 Additional logic levels: X and Z Â¢ So far we used only 1s and 0s for our circuits. Â§ For some cases we need several more, slightly strange, signals Â§ These do not encode information, but represent different levels or cases where the output is neither 1 or 0 Â¢ Contention: X Â§ When a signal is being driven to 1 and 0 simultaneously Â§ Not a real level, could be any value (1, 0 or something in between) Â¢ High-impedance or tri-state: Z Â§ When an output is not driving to any specific value Â§ Means the output is disconnected Â§ Not a real level, some other output is able to determine the level X Z Carnegie Mellon 26 Contention: X Â¢ Usually a problem Â§ Two outputs drive one node to opposite values Â§ Normally there should only be one driver for every connection. Â¢ Warning: â€œdonâ€™t careâ€ and â€œcontentionâ€ are both called X Â§ These are not the same Â§ Verilog (we will see later) uses X for both, VHDL uses â€˜-â€™ for donâ€™t care, and â€˜Xâ€™ for contention Â§ Donâ€™t care: degree of freedom that is fixed at implementation time Â§ Contention: a bug really, undetermined behaviour X Carnegie Mellon 27 Floating: Z Â¢ Output is called: Floating, high impedance, tri-stated, high-Z Â¢ Floating output might be 0, 1, or somewhere in between Â¢ Example: tri-state buffer E A Y 0 0 Z 0 1 Z 1 0 0 1 1 1 A E Y Z Carnegie Mellon 28 Tristate Busses Â¢ Floating nodes are used in tri-state busses Â§ Many different drivers share one common connection Â§ Exactly one driver is active at any time Â§ All the other drivers are â€œdisconnectedâ€ Â§ The disconnected drivers are said to be floating, allowing exactly one node to drive. Â§ More than one input can listen to the shared bus without problems en1 to bus from bus en2 to bus from bus en3 to bus from bus en4 to bus from busshared bus processor video Ethernet memory Carnegie Mellon 29 Combinational Building Blocks Â¢ Combinational logic is often grouped into larger building blocks to build more complex systems Â¢ Hide the unnecessary gate-level details to emphasize the function of the building block Â¢ We have already studied some building blocks Â§ full adders Â§ priority circuits Â¢ We now look at: Â§ multiplexers Â§ decoders Carnegie Mellon 30 Multiplexer (Mux) Â¢ Selects between one of N inputs to connect to the output. Â¢ Needs log2N-bit control input Â¢ 2:1 Mux Example: Y 0 0 0 1 1 0 1 1 0 0 0 0 0 0 0 1 1 0 1 1 1 1 1 1 0 1 S D0 Y D 1 D1 D0S Carnegie Mellon 31 Multiplexer (Mux) Â¢ Selects between one of N inputs to connect to the output. Â¢ Needs log2N-bit control input Â¢ 2:1 Mux Example: Y 0 0 0 1 1 0 1 1 0 1 0 1 0 0 0 0 0 0 0 1 1 0 1 1 1 1 1 1 0 0 1 1 0 1 S D0 Y D 1 D1 D0S Y 0 1 D1 D0 S Compressed version Carnegie Mellon 32 4:1 Multiplexer Implementations using two-level logic using tristate buffers using tree of 2:1 muxes Carnegie Mellon 33 Logic Using Multiplexers Â¢ Implement Y = AB using a multiplexer; use A as a control Carnegie Mellon 34 Logic Using Multiplexers Carnegie Mellon 35 Logic Using Multiplexers Â¢ We start with an ordinary truth table, and then combine pairs of rows to eliminate the rightmost input variable by expressing the output in terms of this variable. A B Y 0 0 0 0 1 0 1 0 0 1 1 1 Y = AB A Y 0 1 0 0 1 A B Y B Carnegie Mellon 36 Logic using Multiplexers Carnegie Mellon 37 Logic using Multiplexers Â¢ In general, a 2N-input multiplexer can be programmed to perform any N-input logic function by applying 0â€™s and 1â€™s to the appropriate data inputs: itâ€™s a lookup table! Carnegie Mellon 38 Decoders Â¢ N inputs, 2N outputs Â¢ One-hot outputs: only one output HIGH at once 2:4 Decoder A1 A0 Y3 Y2 Y1 Y000 01 10 11 0 0 0 1 1 0 1 1 0 0 0 1 Y3 Y2 Y1 Y0A0A1 0 0 1 0 0 1 0 0 1 0 0 0 These are exactly the minterms Carnegie Mellon 39 Decoder Implementation Y3 Y2 Y1 Y0 A0A1 2:4 Decoder A1 A0 Y3 Y2 Y1 Y000 01 10 11 0 0 0 1 1 0 1 1 0 0 0 1 Y3 Y2 Y1 Y0A0A1 0 0 1 0 0 1 0 0 1 0 0 0 Carnegie Mellon 40 Logic using Decoders 2:4 Decoder A B 00 01 10 11 Y = AB + AB Y AB AB AB AB Minterm = A Ã… B Carnegie Mellon 41 Timing Â¢ Until now, we investigated mainly functionality Â¢ What determines how fast a circuit is and how can we make faster circuits? A Y Time delay A Y Carnegie Mellon 42 Propagation and Contamination Delay Â¢ Propagation delay: tpd = max delay from input to output Â¢ Contamination delay: tcd = min delay from input to output A Y Time A Y tpd tcd Carnegie Mellon 43 Propagation & Contamination Delay Â¢ Delay is caused by Â§ Capacitance and resistance in a circuit Â§ Speed of light limitation (not as fast as you think!) Â¢ Reasons why tpd and tcd may be different: Â§ Different rising and falling delays Â§ Multiple inputs and outputs, some of which are faster than others Â§ Circuits slow down when hot and speed up when cold Carnegie Mellon 44 Critical (Long) and Short Paths Â¢ Critical (Long) Path: tpd = 2 tpd_AND + tpd_OR Â¢ Short Path: tcd = tcd_AND A B C D Y Critical Path Short Path n1 n2 Carnegie Mellon 45 Propagation times Carnegie Mellon 46 Propagation times Carnegie Mellon 47 Glitches Â¢ Glitch: when a single input change causes multiple output changes Â¢ Glitches donâ€™t cause problems because of synchronous design conventions (which weâ€™ll talk about in a bit) Â¢ But itâ€™s important to recognize a glitch when you see one in timing diagrams Carnegie Mellon 48 Glitch Example Â¢ What happens when A = 0, C = 1, B falls (1->0) ? A B C Y 00 01 1 Y 11 10 AB 1 1 0 1 0 1 0 0 C 0 Y = AB + BC Carnegie Mellon 49 Glitch Example (cont.) A = 0 B = 1 0 C = 1 Y = 1 0 1 Short Path Critical Path B Y Time 1 0 0 1 glitch n1 n2 n2 n1 Carnegie Mellon 50 Noticing a Glitch Â¢ In general, a glitch can occur when a change in a single variable crosses the boundary between two prime implicants in a K- map. Â§ Transition on B (ABC=001 to ABC 011) moves from one prime implicant to the other. Â§ We can eliminate the glitch by adding redundant implicants to the K-map to cover these boundaries. A B C Y 00 01 1 Y 11 10 AB 1 1 0 1 0 1 0 0 C 0 Y = AB + BC Carnegie Mellon 51 Fixing the Glitch B = 1 0 Y = 1 A = 0 C = 1 00 01 1 Y 11 10 AB 1 1 0 1 0 1 0 0 C 0 Y = AB + BC + ACAC Carnegie Mellon 52 Why Understand Glitches? Â¢ Glitches donâ€™t cause problems because of synchronous design conventions (which weâ€™ll talk about later) Â¢ But itâ€™s important to recognize a glitch when you see one in simulations or on an oscilloscope Â¢ Canâ€™t get rid of all glitches â€“ simultaneous transitions on multiple inputs can also cause glitches Carnegie Mellon 53 What have we learned? Â¢ How to construct truth tables Â¢ Converting truth tables into SOP and POS form Â¢ Using Karnaugh maps to simplify Boolean Equations Â¢ Timing of combinational circuits Â§ Propagation delay: longest time through the circuit Â§ Contamination delay: shortest time in which the output reacts","libVersion":"0.3.2","langs":""}