

================================================================
== Vivado HLS Report for 'readA'
================================================================
* Date:           Thu Apr  8 15:56:15 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mm
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|        17|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|     1760|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|     19|     1431|      485|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      221|    -|
|Register             |        0|      -|     2182|      192|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     19|     3613|     2658|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------------+---------+-------+-----+-----+-----+
    |           Instance           |          Module          | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------+--------------------------+---------+-------+-----+-----+-----+
    |mm_mul_25ns_75ns_100_5_1_U11  |mm_mul_25ns_75ns_100_5_1  |        0|      2|  441|  249|    0|
    |mm_mul_32ns_43ns_75_4_1_U10   |mm_mul_32ns_43ns_75_4_1   |        0|      5|  297|   89|    0|
    |mm_mul_32s_32s_32_4_1_U12     |mm_mul_32s_32s_32_4_1     |        0|      4|  231|   49|    0|
    |mm_mul_32s_32s_32_4_1_U13     |mm_mul_32s_32s_32_4_1     |        0|      4|  231|   49|    0|
    |mm_mul_32s_32s_32_4_1_U14     |mm_mul_32s_32s_32_4_1     |        0|      4|  231|   49|    0|
    +------------------------------+--------------------------+---------+-------+-----+-----+-----+
    |Total                         |                          |        0|     19| 1431|  485|    0|
    +------------------------------+--------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln176_fu_1067_p2                |     +    |      0|  0|   60|          60|          60|
    |add_ln33_1_fu_782_p2                |     +    |      0|  0|   24|           1|          24|
    |add_ln33_fu_419_p2                  |     +    |      0|  0|  100|           1|         100|
    |add_ln34_fu_480_p2                  |     +    |      0|  0|   76|          76|           1|
    |add_ln35_1_fu_466_p2                |     +    |      0|  0|   44|          44|           1|
    |add_ln35_fu_570_p2                  |     +    |      0|  0|   32|           1|          32|
    |add_ln36_1_fu_687_p2                |     +    |      0|  0|   13|          13|           1|
    |add_ln36_fu_638_p2                  |     +    |      0|  0|    9|           1|           9|
    |add_ln37_fu_673_p2                  |     +    |      0|  0|    6|           4|           1|
    |add_ln39_1_fu_721_p2                |     +    |      0|  0|   32|          32|          32|
    |add_ln39_2_fu_847_p2                |     +    |      0|  0|   32|          32|          32|
    |add_ln39_3_fu_659_p2                |     +    |      0|  0|   32|          32|          32|
    |add_ln39_4_fu_853_p2                |     +    |      0|  0|   32|          32|          32|
    |add_ln39_fu_504_p2                  |     +    |      0|  0|   32|          32|          32|
    |sub_ln33_1_fu_344_p2                |     -    |      0|  0|   25|           1|          25|
    |sub_ln33_fu_325_p2                  |     -    |      0|  0|   32|           1|          32|
    |sub_ln39_1_fu_754_p2                |     -    |      0|  0|   28|           1|          28|
    |sub_ln39_2_fu_803_p2                |     -    |      0|  0|   32|           1|          32|
    |sub_ln39_3_fu_868_p2                |     -    |      0|  0|   28|           1|          28|
    |sub_ln39_4_fu_826_p2                |     -    |      0|  0|   32|           1|          32|
    |sub_ln39_5_fu_895_p2                |     -    |      0|  0|   28|           1|          28|
    |sub_ln39_6_fu_921_p2                |     -    |      0|  0|   32|           1|          32|
    |sub_ln39_7_fu_940_p2                |     -    |      0|  0|   28|           1|          28|
    |sub_ln39_8_fu_966_p2                |     -    |      0|  0|   32|           1|          32|
    |sub_ln39_9_fu_985_p2                |     -    |      0|  0|   28|           1|          28|
    |sub_ln39_fu_734_p2                  |     -    |      0|  0|   32|           1|          32|
    |and_ln33_1_fu_533_p2                |    and   |      0|  0|    2|           1|           1|
    |and_ln33_fu_521_p2                  |    and   |      0|  0|    2|           1|           1|
    |and_ln35_1_fu_564_p2                |    and   |      0|  0|    2|           1|           1|
    |and_ln35_fu_558_p2                  |    and   |      0|  0|    2|           1|           1|
    |and_ln39_fu_624_p2                  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state20_io                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state27_pp0_stage0_iter15  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state28_pp0_stage0_iter16  |    and   |      0|  0|    2|           1|           1|
    |empty_22_fu_460_p2                  |   icmp   |      0|  0|   50|         100|           1|
    |icmp_ln33_fu_414_p2                 |   icmp   |      0|  0|   50|         100|         100|
    |icmp_ln34_fu_425_p2                 |   icmp   |      0|  0|   50|          76|          76|
    |icmp_ln35_1_fu_430_p2               |   icmp   |      0|  0|   24|          44|          44|
    |icmp_ln35_fu_400_p2                 |   icmp   |      0|  0|   20|          25|           1|
    |icmp_ln36_fu_527_p2                 |   icmp   |      0|  0|   13|          13|          12|
    |icmp_ln37_fu_515_p2                 |   icmp   |      0|  0|   11|           4|           5|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001           |    or    |      0|  0|    2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|    2|           1|           1|
    |or_ln35_fu_442_p2                   |    or    |      0|  0|    2|           1|           1|
    |or_ln36_1_fu_650_p2                 |    or    |      0|  0|    2|           1|           1|
    |or_ln36_fu_644_p2                   |    or    |      0|  0|    2|           1|           1|
    |or_ln39_1_fu_581_p2                 |    or    |      0|  0|    2|           1|           1|
    |or_ln39_2_fu_614_p2                 |    or    |      0|  0|    2|           1|           1|
    |or_ln39_3_fu_619_p2                 |    or    |      0|  0|    2|           1|           1|
    |or_ln39_fu_576_p2                   |    or    |      0|  0|    2|           1|           1|
    |ii_fu_679_p3                        |  select  |      0|  0|    4|           1|           1|
    |select_ln33_1_fu_796_p3             |  select  |      0|  0|   32|           1|          32|
    |select_ln33_2_fu_435_p3             |  select  |      0|  0|    2|           1|           1|
    |select_ln33_3_fu_819_p3             |  select  |      0|  0|   24|           1|          24|
    |select_ln33_4_fu_1036_p3            |  select  |      0|  0|   28|           1|          28|
    |select_ln33_fu_353_p3               |  select  |      0|  0|   25|           1|          25|
    |select_ln34_fu_486_p3               |  select  |      0|  0|   75|           1|           1|
    |select_ln35_1_fu_546_p3             |  select  |      0|  0|   32|           1|           1|
    |select_ln35_2_fu_630_p3             |  select  |      0|  0|   32|           1|          32|
    |select_ln35_3_fu_1042_p3            |  select  |      0|  0|   28|           1|          28|
    |select_ln35_4_fu_472_p3             |  select  |      0|  0|   44|           1|           1|
    |select_ln35_fu_539_p3               |  select  |      0|  0|   32|           1|           1|
    |select_ln36_1_fu_665_p3             |  select  |      0|  0|    9|           1|           9|
    |select_ln36_2_fu_693_p3             |  select  |      0|  0|   13|           1|           1|
    |select_ln36_fu_1056_p3              |  select  |      0|  0|   28|           1|          28|
    |select_ln39_1_fu_586_p3             |  select  |      0|  0|    9|           1|           1|
    |select_ln39_2_fu_600_p3             |  select  |      0|  0|   32|           1|          32|
    |select_ln39_3_fu_1004_p3            |  select  |      0|  0|   28|           1|          28|
    |select_ln39_4_fu_1012_p3            |  select  |      0|  0|   28|           1|          28|
    |select_ln39_5_fu_1020_p3            |  select  |      0|  0|   28|           1|          28|
    |select_ln39_6_fu_1028_p3            |  select  |      0|  0|   28|           1|          28|
    |select_ln39_7_fu_1049_p3            |  select  |      0|  0|   28|           1|          28|
    |select_ln39_fu_774_p3               |  select  |      0|  0|   28|           1|          28|
    |ap_enable_pp0                       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln33_fu_510_p2                  |    xor   |      0|  0|    2|           1|           2|
    |xor_ln35_fu_553_p2                  |    xor   |      0|  0|    2|           1|           2|
    |xor_ln39_fu_608_p2                  |    xor   |      0|  0|    2|           1|           2|
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |Total                               |          |      0|  0| 1760|         780|        1425|
    +------------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |AStreamWide_V_V_blk_n        |   9|          2|    1|          2|
    |A_p_V_blk_n_AR               |   9|          2|    1|          2|
    |A_p_V_blk_n_R                |   9|          2|    1|          2|
    |A_p_V_offset_blk_n           |   9|          2|    1|          2|
    |N_blk_n                      |   9|          2|    1|          2|
    |N_out_blk_n                  |   9|          2|    1|          2|
    |ap_NS_fsm                    |  59|         14|    1|         14|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter16     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7      |   9|          2|    1|          2|
    |ib_0_i_i_reg_286             |   9|          2|   24|         48|
    |ii_0_i_i_reg_275             |   9|          2|    4|          8|
    |indvar_flatten160_i_reg_209  |   9|          2|  100|        200|
    |indvar_flatten44_i_reg_231   |   9|          2|   44|         88|
    |indvar_flatten98_i_reg_220   |   9|          2|   76|        152|
    |indvar_flatten_i_reg_253     |   9|          2|   13|         26|
    |k_0_i_i_reg_264              |   9|          2|    9|         18|
    |kb_0_i_i_reg_242             |   9|          2|   32|         64|
    |real_start                   |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 221|         50|  313|        638|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |N_read_reg_1087              |   32|   0|   32|          0|
    |add_ln176_reg_1323           |   60|   0|   60|          0|
    |add_ln33_1_reg_1282          |   24|   0|   24|          0|
    |add_ln35_reg_1227            |   32|   0|   32|          0|
    |add_ln39_2_reg_1309          |   24|   0|   32|          8|
    |add_ln39_3_reg_1242          |   32|   0|   32|          0|
    |add_ln39_4_reg_1316          |   32|   0|   32|          0|
    |add_ln39_reg_1217            |   32|   0|   32|          0|
    |and_ln35_1_reg_1222          |    1|   0|    1|          0|
    |and_ln39_reg_1232            |    1|   0|    1|          0|
    |ap_CS_fsm                    |   13|   0|   13|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9      |    1|   0|    1|          0|
    |bound103_i_reg_1164          |  100|   0|  100|          0|
    |bound49_cast_i_reg_1159      |   75|   0|   76|          1|
    |bound49_i_reg_1128           |   75|   0|   75|          0|
    |bound5_i_reg_1154            |   32|   0|   44|         12|
    |empty_22_reg_1203            |    1|   0|    1|          0|
    |empty_reg_1113               |   32|   0|   43|         11|
    |ib_0_i_i_reg_286             |   24|   0|   24|          0|
    |icmp_ln33_reg_1169           |    1|   0|    1|          0|
    |icmp_ln34_reg_1178           |    1|   0|    1|          0|
    |icmp_ln35_reg_1144           |    1|   0|    1|          0|
    |ii_0_i_i_reg_275             |    4|   0|    4|          0|
    |indvar_flatten160_i_reg_209  |  100|   0|  100|          0|
    |indvar_flatten44_i_reg_231   |   44|   0|   44|          0|
    |indvar_flatten98_i_reg_220   |   76|   0|   76|          0|
    |indvar_flatten_i_reg_253     |   13|   0|   13|          0|
    |k_0_i_i_reg_264              |    9|   0|    9|          0|
    |kb_0_i_i_reg_242             |   32|   0|   32|          0|
    |mul_ln39_1_reg_1267          |   32|   0|   32|          0|
    |mul_ln39_2_reg_1272          |   32|   0|   32|          0|
    |mul_ln39_reg_1262            |   32|   0|   32|          0|
    |or_ln35_reg_1196             |    1|   0|    1|          0|
    |select_ln33_1_reg_1288       |   24|   0|   32|          8|
    |select_ln33_2_reg_1188       |    1|   0|    1|          0|
    |select_ln33_reg_1105         |   25|   0|   25|          0|
    |select_ln39_reg_1277         |   28|   0|   28|          0|
    |start_once_reg               |    1|   0|    1|          0|
    |tmp_14_reg_1095              |    1|   0|    1|          0|
    |tmp_28_i_reg_1100            |   24|   0|   24|          0|
    |tmp_33_i_reg_1294            |   24|   0|   27|          3|
    |tmp_35_i_reg_1304            |   24|   0|   27|          3|
    |tmp_V_reg_1334               |  512|   0|  512|          0|
    |tmp_reg_1082                 |   58|   0|   58|          0|
    |zext_ln32_cast_i_reg_1149    |   58|   0|   60|          2|
    |and_ln35_1_reg_1222          |   64|  32|    1|          0|
    |and_ln39_reg_1232            |   64|  32|    1|          0|
    |empty_22_reg_1203            |   64|  32|    1|          0|
    |icmp_ln33_reg_1169           |   64|  32|    1|          0|
    |icmp_ln34_reg_1178           |   64|  32|    1|          0|
    |select_ln33_2_reg_1188       |   64|  32|    1|          0|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        | 2182| 192| 1852|         48|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |      readA      | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |      readA      | return value |
|ap_start                |  in |    1| ap_ctrl_hs |      readA      | return value |
|start_full_n            |  in |    1| ap_ctrl_hs |      readA      | return value |
|ap_done                 | out |    1| ap_ctrl_hs |      readA      | return value |
|ap_continue             |  in |    1| ap_ctrl_hs |      readA      | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |      readA      | return value |
|ap_ready                | out |    1| ap_ctrl_hs |      readA      | return value |
|start_out               | out |    1| ap_ctrl_hs |      readA      | return value |
|start_write             | out |    1| ap_ctrl_hs |      readA      | return value |
|m_axi_A_p_V_AWVALID     | out |    1|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_AWREADY     |  in |    1|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_AWADDR      | out |   64|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_AWID        | out |    1|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_AWLEN       | out |   32|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_AWSIZE      | out |    3|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_AWBURST     | out |    2|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_AWLOCK      | out |    2|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_AWCACHE     | out |    4|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_AWPROT      | out |    3|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_AWQOS       | out |    4|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_AWREGION    | out |    4|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_AWUSER      | out |    1|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_WVALID      | out |    1|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_WREADY      |  in |    1|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_WDATA       | out |  512|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_WSTRB       | out |   64|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_WLAST       | out |    1|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_WID         | out |    1|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_WUSER       | out |    1|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_ARVALID     | out |    1|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_ARREADY     |  in |    1|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_ARADDR      | out |   64|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_ARID        | out |    1|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_ARLEN       | out |   32|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_ARSIZE      | out |    3|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_ARBURST     | out |    2|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_ARLOCK      | out |    2|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_ARCACHE     | out |    4|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_ARPROT      | out |    3|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_ARQOS       | out |    4|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_ARREGION    | out |    4|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_ARUSER      | out |    1|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_RVALID      |  in |    1|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_RREADY      | out |    1|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_RDATA       |  in |  512|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_RLAST       |  in |    1|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_RID         |  in |    1|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_RUSER       |  in |    1|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_RRESP       |  in |    2|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_BVALID      |  in |    1|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_BREADY      | out |    1|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_BRESP       |  in |    2|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_BID         |  in |    1|    m_axi   |      A_p_V      |    pointer   |
|m_axi_A_p_V_BUSER       |  in |    1|    m_axi   |      A_p_V      |    pointer   |
|A_p_V_offset_dout       |  in |   64|   ap_fifo  |   A_p_V_offset  |    pointer   |
|A_p_V_offset_empty_n    |  in |    1|   ap_fifo  |   A_p_V_offset  |    pointer   |
|A_p_V_offset_read       | out |    1|   ap_fifo  |   A_p_V_offset  |    pointer   |
|AStreamWide_V_V_din     | out |  512|   ap_fifo  | AStreamWide_V_V |    pointer   |
|AStreamWide_V_V_full_n  |  in |    1|   ap_fifo  | AStreamWide_V_V |    pointer   |
|AStreamWide_V_V_write   | out |    1|   ap_fifo  | AStreamWide_V_V |    pointer   |
|N_dout                  |  in |   32|   ap_fifo  |        N        |    pointer   |
|N_empty_n               |  in |    1|   ap_fifo  |        N        |    pointer   |
|N_read                  | out |    1|   ap_fifo  |        N        |    pointer   |
|N_out_din               | out |   32|   ap_fifo  |      N_out      |    pointer   |
|N_out_full_n            |  in |    1|   ap_fifo  |      N_out      |    pointer   |
|N_out_write             | out |    1|   ap_fifo  |      N_out      |    pointer   |
+------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 29 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 12 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.43>
ST_1 : Operation 30 [1/1] (1.21ns)   --->   "%A_p_V_offset_read = call i64 @_ssdm_op_Read.ap_fifo.i64P(i64* %A_p_V_offset)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:32->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 30 'read' 'A_p_V_offset_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %A_p_V_offset_read, i32 6, i32 63)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:32->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 31 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.21ns)   --->   "%N_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %N)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:32->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 32 'read' 'N_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %N_out, i32 %N_read)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 33 'write' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %N_read, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 34 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_28_i = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %N_read, i32 8, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 35 'partselect' 'tmp_28_i' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.63>
ST_2 : Operation 36 [1/1] (0.66ns)   --->   "%sub_ln33 = sub i32 0, %N_read" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 36 'sub' 'sub_ln33' <Predicate = (tmp_14)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_i = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %sub_ln33, i32 8, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 37 'partselect' 'tmp_i' <Predicate = (tmp_14)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i24 %tmp_i to i25" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 38 'zext' 'zext_ln33' <Predicate = (tmp_14)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.61ns)   --->   "%sub_ln33_1 = sub i25 0, %zext_ln33" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 39 'sub' 'sub_ln33_1' <Predicate = (tmp_14)> <Delay = 0.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i24 %tmp_28_i to i25" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 40 'zext' 'zext_ln33_1' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.35ns)   --->   "%select_ln33 = select i1 %tmp_14, i25 %sub_ln33_1, i25 %zext_ln33_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 41 'select' 'select_ln33' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i25 %select_ln33 to i32" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 42 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_29_i = call i36 @_ssdm_op_BitConcatenate.i36.i25.i11(i25 %select_ln33, i11 0)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 43 'bitconcatenate' 'tmp_29_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty = sext i36 %tmp_29_i to i43" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 44 'sext' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%cast47_cast_i = zext i32 %sext_ln33 to i75" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 45 'zext' 'cast47_cast_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%cast48_cast_i = zext i43 %empty to i75" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 46 'zext' 'cast48_cast_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [4/4] (2.10ns)   --->   "%bound49_i = mul i75 %cast47_cast_i, %cast48_cast_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 47 'mul' 'bound49_i' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 48 [3/4] (2.10ns)   --->   "%bound49_i = mul i75 %cast47_cast_i, %cast48_cast_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 48 'mul' 'bound49_i' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 49 [2/4] (2.10ns)   --->   "%bound49_i = mul i75 %cast47_cast_i, %cast48_cast_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 49 'mul' 'bound49_i' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.10>
ST_6 : Operation 50 [1/4] (2.10ns)   --->   "%bound49_i = mul i75 %cast47_cast_i, %cast48_cast_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 50 'mul' 'bound49_i' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%cast101_cast_i = zext i25 %select_ln33 to i100" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 51 'zext' 'cast101_cast_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%cast102_cast_i = zext i75 %bound49_i to i100" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 52 'zext' 'cast102_cast_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [5/5] (2.15ns)   --->   "%bound103_i = mul i100 %cast101_cast_i, %cast102_cast_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 53 'mul' 'bound103_i' <Predicate = true> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.77ns)   --->   "%icmp_ln35 = icmp eq i25 %select_ln33, 0" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:35->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 54 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 55 [4/5] (2.15ns)   --->   "%bound103_i = mul i100 %cast101_cast_i, %cast102_cast_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 55 'mul' 'bound103_i' <Predicate = true> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 56 [3/5] (2.15ns)   --->   "%bound103_i = mul i100 %cast101_cast_i, %cast102_cast_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 56 'mul' 'bound103_i' <Predicate = true> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 57 [2/5] (2.15ns)   --->   "%bound103_i = mul i100 %cast101_cast_i, %cast102_cast_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 57 'mul' 'bound103_i' <Predicate = true> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.15>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %A_p_V, [6 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str20, [6 x i8]* @p_str21, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %A_p_V, [6 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str20, [6 x i8]* @p_str21, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %AStreamWide_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str34, i32 0, i32 0, [1 x i8]* @p_str35, [1 x i8]* @p_str36, [1 x i8]* @p_str37, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str38, [1 x i8]* @p_str39)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %N, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str88, i32 0, i32 0, [1 x i8]* @p_str89, [1 x i8]* @p_str90, [1 x i8]* @p_str91, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str92, [11 x i8]* @ScalarProp_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %N_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str93, i32 0, i32 0, [1 x i8]* @p_str94, [1 x i8]* @p_str95, [1 x i8]* @p_str96, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str97, [11 x i8]* @ScalarProp_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %A_p_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str170, i32 0, i32 0, [1 x i8]* @p_str171, [1 x i8]* @p_str172, [1 x i8]* @p_str173, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str174, [11 x i8]* @ScalarProp_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln32_cast_i = zext i58 %tmp to i60" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:32->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 64 'zext' 'zext_ln32_cast_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %AStreamWide_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str34, i32 0, i32 0, [1 x i8]* @p_str35, [1 x i8]* @p_str36, [1 x i8]* @p_str37, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str38, [1 x i8]* @p_str39)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %A_p_V, [6 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str20, [6 x i8]* @p_str21, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %N, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str88, i32 0, i32 0, [1 x i8]* @p_str89, [1 x i8]* @p_str90, [1 x i8]* @p_str91, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str92, [11 x i8]* @ScalarProp_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %N_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str93, i32 0, i32 0, [1 x i8]* @p_str94, [1 x i8]* @p_str95, [1 x i8]* @p_str96, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str97, [11 x i8]* @ScalarProp_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %A_p_V, [6 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str20, [6 x i8]* @p_str21, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%bound5_i = zext i43 %empty to i44" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 70 'zext' 'bound5_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%bound49_cast_i = zext i75 %bound49_i to i76" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 71 'zext' 'bound49_cast_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/5] (2.15ns)   --->   "%bound103_i = mul i100 %cast101_cast_i, %cast102_cast_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 72 'mul' 'bound103_i' <Predicate = true> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 73 [1/1] (0.60ns)   --->   "br label %.preheader.i.i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.60>

State 12 <SV = 11> <Delay = 1.75>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%indvar_flatten160_i = phi i100 [ 0, %entry ], [ %add_ln33, %hls_label_1_end ]" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 74 'phi' 'indvar_flatten160_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%indvar_flatten98_i = phi i76 [ 0, %entry ], [ %select_ln34, %hls_label_1_end ]" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:34->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 75 'phi' 'indvar_flatten98_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%indvar_flatten44_i = phi i44 [ 0, %entry ], [ %select_ln35_4, %hls_label_1_end ]" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:35->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 76 'phi' 'indvar_flatten44_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (1.17ns)   --->   "%icmp_ln33 = icmp eq i100 %indvar_flatten160_i, %bound103_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 77 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.17> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 78 [1/1] (0.98ns)   --->   "%add_ln33 = add i100 1, %indvar_flatten160_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 78 'add' 'add_ln33' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 79 [1/1] (1.10ns)   --->   "%icmp_ln34 = icmp eq i76 %indvar_flatten98_i, %bound49_cast_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:34->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 79 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln33)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (1.02ns)   --->   "%icmp_ln35_1 = icmp eq i44 %indvar_flatten44_i, %bound5_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:35->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 80 'icmp' 'icmp_ln35_1' <Predicate = (!icmp_ln33)> <Delay = 1.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 81 [1/1] (0.27ns)   --->   "%select_ln33_2 = select i1 %icmp_ln34, i1 %icmp_ln35, i1 %icmp_ln35_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 81 'select' 'select_ln33_2' <Predicate = (!icmp_ln33)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 82 [1/1] (0.12ns)   --->   "%or_ln35 = or i1 %select_ln33_2, %icmp_ln34" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:35->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 82 'or' 'or_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%empty_21 = trunc i100 %indvar_flatten160_i to i3" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 83 'trunc' 'empty_21' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_20 = call i100 @_ssdm_op_BitConcatenate.i100.i97.i3(i97 0, i3 %empty_21)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 84 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (1.17ns)   --->   "%empty_22 = icmp eq i100 %tmp_20, 0" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 85 'icmp' 'empty_22' <Predicate = (!icmp_ln33)> <Delay = 1.17> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %empty_22, label %ReqBB, label %hls_label_1_end" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 86 'br' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.69ns)   --->   "%add_ln35_1 = add i44 %indvar_flatten44_i, 1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:35->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 87 'add' 'add_ln35_1' <Predicate = (!icmp_ln33)> <Delay = 0.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 88 [1/1] (0.25ns)   --->   "%select_ln35_4 = select i1 %or_ln35, i44 1, i44 %add_ln35_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:35->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 88 'select' 'select_ln35_4' <Predicate = (!icmp_ln33)> <Delay = 0.25> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (0.87ns)   --->   "%add_ln34 = add i76 %indvar_flatten98_i, 1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:34->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 89 'add' 'add_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 90 [1/1] (0.35ns)   --->   "%select_ln34 = select i1 %icmp_ln34, i76 1, i76 %add_ln34" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:34->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 90 'select' 'select_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.36>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%kb_0_i_i = phi i32 [ 0, %entry ], [ %select_ln35_2, %hls_label_1_end ]" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:35->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 91 'phi' 'kb_0_i_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%indvar_flatten_i = phi i13 [ 0, %entry ], [ %select_ln36_2, %hls_label_1_end ]" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:36->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 92 'phi' 'indvar_flatten_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%k_0_i_i = phi i9 [ 0, %entry ], [ %select_ln36_1, %hls_label_1_end ]" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:36->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 93 'phi' 'k_0_i_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%ii_0_i_i = phi i4 [ 0, %entry ], [ %ii, %hls_label_1_end ]"   --->   Operation 94 'phi' 'ii_0_i_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln39 = shl i32 %kb_0_i_i, 8" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 95 'shl' 'shl_ln39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i9 %k_0_i_i to i32" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:36->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 96 'zext' 'zext_ln36' <Predicate = (!icmp_ln34 & !select_ln33_2)> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.66ns)   --->   "%add_ln39 = add nsw i32 %zext_ln36, %shl_ln39" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 97 'add' 'add_ln39' <Predicate = (!icmp_ln34 & !select_ln33_2)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/1] (0.12ns)   --->   "%xor_ln33 = xor i1 %icmp_ln34, true" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 98 'xor' 'xor_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 99 [1/1] (0.65ns)   --->   "%icmp_ln37 = icmp eq i4 %ii_0_i_i, -8" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:37->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 99 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln39)   --->   "%and_ln33 = and i1 %icmp_ln37, %xor_ln33" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 100 'and' 'and_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 101 [1/1] (0.64ns)   --->   "%icmp_ln36 = icmp eq i13 %indvar_flatten_i, 2048" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:36->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 101 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_1)   --->   "%and_ln33_1 = and i1 %icmp_ln36, %xor_ln33" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 102 'and' 'and_ln33_1' <Predicate = (!icmp_ln33)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [1/1] (0.22ns)   --->   "%select_ln35 = select i1 %or_ln35, i32 0, i32 %kb_0_i_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:35->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 103 'select' 'select_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln39_3)   --->   "%select_ln35_1 = select i1 %or_ln35, i32 0, i32 %shl_ln39" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:35->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 104 'select' 'select_ln35_1' <Predicate = (!icmp_ln33)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (0.12ns)   --->   "%xor_ln35 = xor i1 %select_ln33_2, true" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:35->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 105 'xor' 'xor_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln39)   --->   "%and_ln35 = and i1 %and_ln33, %xor_ln35" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:35->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 106 'and' 'and_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln35_1 = and i1 %and_ln33_1, %xor_ln35" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:35->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 107 'and' 'and_ln35_1' <Predicate = (!icmp_ln33)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.66ns)   --->   "%add_ln35 = add nsw i32 1, %select_ln35" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:35->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 108 'add' 'add_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node or_ln39_1)   --->   "%or_ln39 = or i1 %and_ln35_1, %select_ln33_2" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 109 'or' 'or_ln39' <Predicate = (!icmp_ln33)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln39_1 = or i1 %or_ln39, %icmp_ln34" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 110 'or' 'or_ln39_1' <Predicate = (!icmp_ln33)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.30ns)   --->   "%select_ln39_1 = select i1 %or_ln39_1, i9 0, i9 %k_0_i_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 111 'select' 'select_ln39_1' <Predicate = (!icmp_ln33)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln39_3)   --->   "%shl_ln39_1 = shl i32 %add_ln35, 8" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 112 'shl' 'shl_ln39_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln39_3)   --->   "%select_ln39_2 = select i1 %and_ln35_1, i32 %shl_ln39_1, i32 %select_ln35_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 113 'select' 'select_ln39_2' <Predicate = (!icmp_ln33)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln39)   --->   "%xor_ln39 = xor i1 %icmp_ln36, true" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 114 'xor' 'xor_ln39' <Predicate = (!icmp_ln33)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln39)   --->   "%or_ln39_2 = or i1 %icmp_ln34, %xor_ln39" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 115 'or' 'or_ln39_2' <Predicate = (!icmp_ln33)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln39)   --->   "%or_ln39_3 = or i1 %select_ln33_2, %or_ln39_2" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 116 'or' 'or_ln39_3' <Predicate = (!icmp_ln33)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln39 = and i1 %and_ln35, %or_ln39_3" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 117 'and' 'and_ln39' <Predicate = (!icmp_ln33)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.22ns)   --->   "%select_ln35_2 = select i1 %and_ln35_1, i32 %add_ln35, i32 %select_ln35" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:35->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 118 'select' 'select_ln35_2' <Predicate = (!icmp_ln33)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.51ns)   --->   "%add_ln36 = add i9 1, %select_ln39_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:36->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 119 'add' 'add_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln36_1)   --->   "%or_ln36 = or i1 %and_ln39, %and_ln35_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:36->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 120 'or' 'or_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln36_1 = or i1 %or_ln36, %or_ln35" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:36->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 121 'or' 'or_ln36_1' <Predicate = (!icmp_ln33)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln39_3)   --->   "%zext_ln36_1 = zext i9 %add_ln36 to i32" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:36->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 122 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.66ns) (out node of the LUT)   --->   "%add_ln39_3 = add nsw i32 %zext_ln36_1, %select_ln39_2" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 123 'add' 'add_ln39_3' <Predicate = (!icmp_ln33)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (0.30ns)   --->   "%select_ln36_1 = select i1 %and_ln39, i9 %add_ln36, i9 %select_ln39_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:36->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 124 'select' 'select_ln36_1' <Predicate = (!icmp_ln33)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (0.33ns)   --->   "%add_ln37 = add i4 %ii_0_i_i, 1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:37->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 125 'add' 'add_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (0.35ns)   --->   "%ii = select i1 %or_ln36_1, i4 1, i4 %add_ln37" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:37->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 126 'select' 'ii' <Predicate = (!icmp_ln33)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (0.54ns)   --->   "%add_ln36_1 = add i13 %indvar_flatten_i, 1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:36->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 127 'add' 'add_ln36_1' <Predicate = (!icmp_ln33)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 128 [1/1] (0.32ns)   --->   "%select_ln36_2 = select i1 %or_ln39_1, i13 1, i13 %add_ln36_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:36->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 128 'select' 'select_ln36_2' <Predicate = (!icmp_ln33)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.10>
ST_14 : Operation 129 [4/4] (2.10ns)   --->   "%mul_ln39 = mul nsw i32 %add_ln39, %N_read" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 129 'mul' 'mul_ln39' <Predicate = (!icmp_ln34 & !and_ln35_1 & !select_ln33_2 & !and_ln39)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [4/4] (2.10ns)   --->   "%mul_ln39_1 = mul i32 %N_read, %add_ln35" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 130 'mul' 'mul_ln39_1' <Predicate = (!icmp_ln33 & and_ln35_1 & !and_ln39)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 131 [4/4] (2.10ns)   --->   "%mul_ln39_2 = mul nsw i32 %add_ln39_3, %N_read" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 131 'mul' 'mul_ln39_2' <Predicate = (!icmp_ln33 & and_ln39)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.10>
ST_15 : Operation 132 [3/4] (2.10ns)   --->   "%mul_ln39 = mul nsw i32 %add_ln39, %N_read" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 132 'mul' 'mul_ln39' <Predicate = (!icmp_ln34 & !and_ln35_1 & !select_ln33_2 & !and_ln39)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 133 [3/4] (2.10ns)   --->   "%mul_ln39_1 = mul i32 %N_read, %add_ln35" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 133 'mul' 'mul_ln39_1' <Predicate = (!icmp_ln33 & and_ln35_1 & !and_ln39)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 134 [3/4] (2.10ns)   --->   "%mul_ln39_2 = mul nsw i32 %add_ln39_3, %N_read" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 134 'mul' 'mul_ln39_2' <Predicate = (!icmp_ln33 & and_ln39)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.10>
ST_16 : Operation 135 [2/4] (2.10ns)   --->   "%mul_ln39 = mul nsw i32 %add_ln39, %N_read" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 135 'mul' 'mul_ln39' <Predicate = (!icmp_ln34 & !and_ln35_1 & !select_ln33_2 & !and_ln39)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 136 [2/4] (2.10ns)   --->   "%mul_ln39_1 = mul i32 %N_read, %add_ln35" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 136 'mul' 'mul_ln39_1' <Predicate = (!icmp_ln33 & and_ln35_1 & !and_ln39)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 137 [2/4] (2.10ns)   --->   "%mul_ln39_2 = mul nsw i32 %add_ln39_3, %N_read" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 137 'mul' 'mul_ln39_2' <Predicate = (!icmp_ln33 & and_ln39)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.10>
ST_17 : Operation 138 [1/4] (2.10ns)   --->   "%mul_ln39 = mul nsw i32 %add_ln39, %N_read" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 138 'mul' 'mul_ln39' <Predicate = (!icmp_ln34 & !and_ln35_1 & !select_ln33_2 & !and_ln39)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 139 [1/4] (2.10ns)   --->   "%mul_ln39_1 = mul i32 %N_read, %add_ln35" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 139 'mul' 'mul_ln39_1' <Predicate = (!icmp_ln33 & and_ln35_1 & !and_ln39)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 140 [1/4] (2.10ns)   --->   "%mul_ln39_2 = mul nsw i32 %add_ln39_3, %N_read" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 140 'mul' 'mul_ln39_2' <Predicate = (!icmp_ln33 & and_ln39)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.29>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "%ib_0_i_i = phi i24 [ 0, %entry ], [ %select_ln33_3, %hls_label_1_end ]" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 141 'phi' 'ib_0_i_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln_i = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %ib_0_i_i, i8 0)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 142 'bitconcatenate' 'shl_ln_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (0.66ns)   --->   "%add_ln39_1 = add nsw i32 %mul_ln39, %shl_ln_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 143 'add' 'add_ln39_1' <Predicate = (!icmp_ln34 & !and_ln35_1 & !select_ln33_2 & !and_ln39)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln39_1, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 144 'bitselect' 'tmp_15' <Predicate = (!icmp_ln34 & !and_ln35_1 & !select_ln33_2 & !and_ln39)> <Delay = 0.00>
ST_18 : Operation 145 [1/1] (0.66ns)   --->   "%sub_ln39 = sub i32 0, %add_ln39_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 145 'sub' 'sub_ln39' <Predicate = (!icmp_ln34 & !and_ln35_1 & !select_ln33_2 & !and_ln39)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_31_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln39, i32 5, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 146 'partselect' 'tmp_31_i' <Predicate = (!icmp_ln34 & !and_ln35_1 & !select_ln33_2 & !and_ln39)> <Delay = 0.00>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i27 %tmp_31_i to i28" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 147 'zext' 'zext_ln39' <Predicate = (!icmp_ln34 & !and_ln35_1 & !select_ln33_2 & !and_ln39)> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.63ns)   --->   "%sub_ln39_1 = sub i28 0, %zext_ln39" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 148 'sub' 'sub_ln39_1' <Predicate = (!icmp_ln34 & !and_ln35_1 & !select_ln33_2 & !and_ln39)> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_32_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %add_ln39_1, i32 5, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 149 'partselect' 'tmp_32_i' <Predicate = (!icmp_ln34 & !and_ln35_1 & !select_ln33_2 & !and_ln39)> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i27 %tmp_32_i to i28" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 150 'zext' 'zext_ln39_1' <Predicate = (!icmp_ln34 & !and_ln35_1 & !select_ln33_2 & !and_ln39)> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (0.32ns)   --->   "%select_ln39 = select i1 %tmp_15, i28 %sub_ln39_1, i28 %zext_ln39_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 151 'select' 'select_ln39' <Predicate = (!icmp_ln34 & !and_ln35_1 & !select_ln33_2 & !and_ln39)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %.exit, label %hls_label_1_begin" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 153 [1/1] (0.61ns)   --->   "%add_ln33_1 = add i24 1, %ib_0_i_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 153 'add' 'add_ln33_1' <Predicate = (!icmp_ln33)> <Delay = 0.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "%shl_ln39_mid1_i = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %add_ln33_1, i8 0)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 154 'bitconcatenate' 'shl_ln39_mid1_i' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_18 : Operation 155 [1/1] (0.22ns)   --->   "%select_ln33_1 = select i1 %icmp_ln34, i32 %shl_ln39_mid1_i, i32 %shl_ln_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 155 'select' 'select_ln33_1' <Predicate = (!icmp_ln33)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 156 [1/1] (0.66ns)   --->   "%sub_ln39_2 = sub i32 0, %shl_ln39_mid1_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 156 'sub' 'sub_ln39_2' <Predicate = (!icmp_ln33 & icmp_ln34 & !and_ln35_1 & !select_ln33_2 & !and_ln39)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_33_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln39_2, i32 5, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 157 'partselect' 'tmp_33_i' <Predicate = (!icmp_ln33 & icmp_ln34 & !and_ln35_1 & !select_ln33_2 & !and_ln39)> <Delay = 0.00>
ST_18 : Operation 158 [1/1] (0.36ns)   --->   "%select_ln33_3 = select i1 %icmp_ln34, i24 %add_ln33_1, i24 %ib_0_i_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 158 'select' 'select_ln33_3' <Predicate = (!icmp_ln33)> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 159 [1/1] (0.66ns)   --->   "%sub_ln39_4 = sub i32 0, %select_ln33_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 159 'sub' 'sub_ln39_4' <Predicate = (!icmp_ln33 & !and_ln35_1 & select_ln33_2 & !and_ln39)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_35_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln39_4, i32 5, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 160 'partselect' 'tmp_35_i' <Predicate = (!icmp_ln33 & !and_ln35_1 & select_ln33_2 & !and_ln39)> <Delay = 0.00>
ST_18 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node add_ln39_2)   --->   "%shl_ln39_2 = shl i32 %mul_ln39_1, 8" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 161 'shl' 'shl_ln39_2' <Predicate = (!icmp_ln33 & and_ln35_1 & !and_ln39)> <Delay = 0.00>
ST_18 : Operation 162 [1/1] (0.66ns) (out node of the LUT)   --->   "%add_ln39_2 = add nsw i32 %shl_ln39_2, %select_ln33_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 162 'add' 'add_ln39_2' <Predicate = (!icmp_ln33 & and_ln35_1 & !and_ln39)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 163 [1/1] (0.66ns)   --->   "%add_ln39_4 = add nsw i32 %mul_ln39_2, %select_ln33_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 163 'add' 'add_ln39_4' <Predicate = (!icmp_ln33 & and_ln39)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.41>
ST_19 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_4)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln33_1, i32 23)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 164 'bitselect' 'tmp_16' <Predicate = (!icmp_ln33 & icmp_ln34 & !and_ln35_1 & !select_ln33_2 & !and_ln39)> <Delay = 0.00>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i27 %tmp_33_i to i28" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 165 'zext' 'zext_ln39_2' <Predicate = (!icmp_ln33 & icmp_ln34 & !and_ln35_1 & !select_ln33_2 & !and_ln39)> <Delay = 0.00>
ST_19 : Operation 166 [1/1] (0.63ns)   --->   "%sub_ln39_3 = sub i28 0, %zext_ln39_2" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 166 'sub' 'sub_ln39_3' <Predicate = (!icmp_ln33 & icmp_ln34 & !and_ln35_1 & !select_ln33_2 & !and_ln39)> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_4)   --->   "%tmp_34_i = call i27 @_ssdm_op_BitConcatenate.i27.i24.i3(i24 %add_ln33_1, i3 0)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 167 'bitconcatenate' 'tmp_34_i' <Predicate = (!icmp_ln33 & icmp_ln34 & !and_ln35_1 & !select_ln33_2 & !and_ln39)> <Delay = 0.00>
ST_19 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_4)   --->   "%zext_ln39_3 = zext i27 %tmp_34_i to i28" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 168 'zext' 'zext_ln39_3' <Predicate = (!icmp_ln33 & icmp_ln34 & !and_ln35_1 & !select_ln33_2 & !and_ln39)> <Delay = 0.00>
ST_19 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_3)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_ln33_1, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 169 'bitselect' 'tmp_17' <Predicate = (!icmp_ln33 & !and_ln35_1 & select_ln33_2 & !and_ln39)> <Delay = 0.00>
ST_19 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln39_4 = zext i27 %tmp_35_i to i28" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 170 'zext' 'zext_ln39_4' <Predicate = (!icmp_ln33 & !and_ln35_1 & select_ln33_2 & !and_ln39)> <Delay = 0.00>
ST_19 : Operation 171 [1/1] (0.63ns)   --->   "%sub_ln39_5 = sub i28 0, %zext_ln39_4" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 171 'sub' 'sub_ln39_5' <Predicate = (!icmp_ln33 & !and_ln35_1 & select_ln33_2 & !and_ln39)> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_3)   --->   "%tmp_36_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %select_ln33_1, i32 5, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 172 'partselect' 'tmp_36_i' <Predicate = (!icmp_ln33 & !and_ln35_1 & select_ln33_2 & !and_ln39)> <Delay = 0.00>
ST_19 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_3)   --->   "%zext_ln39_5 = zext i27 %tmp_36_i to i28" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 173 'zext' 'zext_ln39_5' <Predicate = (!icmp_ln33 & !and_ln35_1 & select_ln33_2 & !and_ln39)> <Delay = 0.00>
ST_19 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_7)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln39_2, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 174 'bitselect' 'tmp_18' <Predicate = (!icmp_ln33 & and_ln35_1 & !and_ln39)> <Delay = 0.00>
ST_19 : Operation 175 [1/1] (0.66ns)   --->   "%sub_ln39_6 = sub i32 0, %add_ln39_2" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 175 'sub' 'sub_ln39_6' <Predicate = (!icmp_ln33 & and_ln35_1 & !and_ln39)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_39_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln39_6, i32 5, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 176 'partselect' 'tmp_39_i' <Predicate = (!icmp_ln33 & and_ln35_1 & !and_ln39)> <Delay = 0.00>
ST_19 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln39_6 = zext i27 %tmp_39_i to i28" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 177 'zext' 'zext_ln39_6' <Predicate = (!icmp_ln33 & and_ln35_1 & !and_ln39)> <Delay = 0.00>
ST_19 : Operation 178 [1/1] (0.63ns)   --->   "%sub_ln39_7 = sub i28 0, %zext_ln39_6" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 178 'sub' 'sub_ln39_7' <Predicate = (!icmp_ln33 & and_ln35_1 & !and_ln39)> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_7)   --->   "%tmp_40_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %add_ln39_2, i32 5, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 179 'partselect' 'tmp_40_i' <Predicate = (!icmp_ln33 & and_ln35_1 & !and_ln39)> <Delay = 0.00>
ST_19 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_7)   --->   "%zext_ln39_7 = zext i27 %tmp_40_i to i28" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 180 'zext' 'zext_ln39_7' <Predicate = (!icmp_ln33 & and_ln35_1 & !and_ln39)> <Delay = 0.00>
ST_19 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node add_ln176)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln39_4, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 181 'bitselect' 'tmp_19' <Predicate = (!icmp_ln33 & and_ln39)> <Delay = 0.00>
ST_19 : Operation 182 [1/1] (0.66ns)   --->   "%sub_ln39_8 = sub i32 0, %add_ln39_4" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 182 'sub' 'sub_ln39_8' <Predicate = (!icmp_ln33 & and_ln39)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_41_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln39_8, i32 5, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 183 'partselect' 'tmp_41_i' <Predicate = (!icmp_ln33 & and_ln39)> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln39_8 = zext i27 %tmp_41_i to i28" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 184 'zext' 'zext_ln39_8' <Predicate = (!icmp_ln33 & and_ln39)> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (0.63ns)   --->   "%sub_ln39_9 = sub i28 0, %zext_ln39_8" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 185 'sub' 'sub_ln39_9' <Predicate = (!icmp_ln33 & and_ln39)> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln176)   --->   "%tmp_42_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %add_ln39_4, i32 5, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 186 'partselect' 'tmp_42_i' <Predicate = (!icmp_ln33 & and_ln39)> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln176)   --->   "%zext_ln39_9 = zext i27 %tmp_42_i to i28" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 187 'zext' 'zext_ln39_9' <Predicate = (!icmp_ln33 & and_ln39)> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node add_ln176)   --->   "%select_ln39_3 = select i1 %tmp_19, i28 %sub_ln39_9, i28 %zext_ln39_9" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 188 'select' 'select_ln39_3' <Predicate = (!icmp_ln33 & and_ln39)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_7)   --->   "%select_ln39_4 = select i1 %tmp_18, i28 %sub_ln39_7, i28 %zext_ln39_7" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 189 'select' 'select_ln39_4' <Predicate = (!icmp_ln33 & and_ln35_1 & !and_ln39)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_3)   --->   "%select_ln39_5 = select i1 %tmp_17, i28 %sub_ln39_5, i28 %zext_ln39_5" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 190 'select' 'select_ln39_5' <Predicate = (!icmp_ln33 & !and_ln35_1 & select_ln33_2 & !and_ln39)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_4)   --->   "%select_ln39_6 = select i1 %tmp_16, i28 %sub_ln39_3, i28 %zext_ln39_3" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 191 'select' 'select_ln39_6' <Predicate = (!icmp_ln33 & icmp_ln34 & !and_ln35_1 & !select_ln33_2 & !and_ln39)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 192 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln33_4 = select i1 %icmp_ln34, i28 %select_ln39_6, i28 %select_ln39" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:33->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 192 'select' 'select_ln33_4' <Predicate = (!icmp_ln33 & !and_ln35_1 & !select_ln33_2 & !and_ln39)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 193 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln35_3 = select i1 %select_ln33_2, i28 %select_ln39_5, i28 %select_ln33_4" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:35->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 193 'select' 'select_ln35_3' <Predicate = (!icmp_ln33 & !and_ln35_1 & !and_ln39)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 194 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln39_7 = select i1 %and_ln35_1, i28 %select_ln39_4, i28 %select_ln35_3" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 194 'select' 'select_ln39_7' <Predicate = (!icmp_ln33 & !and_ln39)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node add_ln176)   --->   "%select_ln36 = select i1 %and_ln39, i28 %select_ln39_3, i28 %select_ln39_7" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:36->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 195 'select' 'select_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node add_ln176)   --->   "%sext_ln36 = sext i28 %select_ln36 to i60" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:36->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 196 'sext' 'sext_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 197 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln176 = add i60 %zext_ln32_cast_i, %sext_ln36" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 197 'add' 'add_ln176' <Predicate = (!icmp_ln33)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:37->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 198 'specregionbegin' 'tmp_i_i' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:38->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 199 'specpipeline' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln176 = sext i60 %add_ln176 to i64" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 200 'sext' 'sext_ln176' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 201 [1/1] (0.00ns)   --->   "%A_p_V_addr = getelementptr i512* %A_p_V, i64 %sext_ln176" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 201 'getelementptr' 'A_p_V_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 202 [7/7] (2.43ns)   --->   "%A_p_V_addr_1_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %A_p_V_addr, i32 8)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 202 'readreq' 'A_p_V_addr_1_i_rd_req' <Predicate = (empty_22)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 203 [6/7] (2.43ns)   --->   "%A_p_V_addr_1_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %A_p_V_addr, i32 8)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 203 'readreq' 'A_p_V_addr_1_i_rd_req' <Predicate = (empty_22)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 204 [5/7] (2.43ns)   --->   "%A_p_V_addr_1_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %A_p_V_addr, i32 8)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 204 'readreq' 'A_p_V_addr_1_i_rd_req' <Predicate = (empty_22)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 205 [4/7] (2.43ns)   --->   "%A_p_V_addr_1_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %A_p_V_addr, i32 8)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 205 'readreq' 'A_p_V_addr_1_i_rd_req' <Predicate = (empty_22)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 206 [3/7] (2.43ns)   --->   "%A_p_V_addr_1_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %A_p_V_addr, i32 8)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 206 'readreq' 'A_p_V_addr_1_i_rd_req' <Predicate = (empty_22)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 207 [2/7] (2.43ns)   --->   "%A_p_V_addr_1_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %A_p_V_addr, i32 8)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 207 'readreq' 'A_p_V_addr_1_i_rd_req' <Predicate = (empty_22)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 208 [1/7] (2.43ns)   --->   "%A_p_V_addr_1_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %A_p_V_addr, i32 8)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 208 'readreq' 'A_p_V_addr_1_i_rd_req' <Predicate = (empty_22)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 209 [1/1] (0.00ns)   --->   "br label %hls_label_1_end"   --->   Operation 209 'br' <Predicate = (empty_22)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 210 [1/1] (2.43ns)   --->   "%tmp_V = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %A_p_V_addr)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 210 'read' 'tmp_V' <Predicate = (!icmp_ln33)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 1.21>
ST_28 : Operation 211 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P(i512* %AStreamWide_V_V, i512 %tmp_V)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:39->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 211 'write' <Predicate = (!icmp_ln33)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_28 : Operation 212 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_i_i)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:40->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 212 'specregionend' 'empty_23' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_28 : Operation 213 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:37->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 213 'br' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 29 <SV = 18> <Delay = 0.00>
ST_29 : Operation 214 [1/1] (0.00ns)   --->   "ret void" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 214 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_p_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A_p_V_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AStreamWide_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ N]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ N_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
A_p_V_offset_read     (read           ) [ 000000000000000000000000000000]
tmp                   (partselect     ) [ 001111111111000000000000000000]
N_read                (read           ) [ 001111111111111111111111111110]
write_ln133           (write          ) [ 000000000000000000000000000000]
tmp_14                (bitselect      ) [ 001000000000000000000000000000]
tmp_28_i              (partselect     ) [ 001000000000000000000000000000]
sub_ln33              (sub            ) [ 000000000000000000000000000000]
tmp_i                 (partselect     ) [ 000000000000000000000000000000]
zext_ln33             (zext           ) [ 000000000000000000000000000000]
sub_ln33_1            (sub            ) [ 000000000000000000000000000000]
zext_ln33_1           (zext           ) [ 000000000000000000000000000000]
select_ln33           (select         ) [ 000111110000000000000000000000]
sext_ln33             (sext           ) [ 000000000000000000000000000000]
tmp_29_i              (bitconcatenate ) [ 000000000000000000000000000000]
empty                 (sext           ) [ 000011111111000000000000000000]
cast47_cast_i         (zext           ) [ 000011100000000000000000000000]
cast48_cast_i         (zext           ) [ 000011100000000000000000000000]
bound49_i             (mul            ) [ 000000011111000000000000000000]
cast101_cast_i        (zext           ) [ 000000001111000000000000000000]
cast102_cast_i        (zext           ) [ 000000001111000000000000000000]
icmp_ln35             (icmp           ) [ 000000001111111111111111111110]
specinterface_ln0     (specinterface  ) [ 000000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 000000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 000000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 000000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 000000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 000000000000000000000000000000]
zext_ln32_cast_i      (zext           ) [ 000000000000111111111111111110]
specinterface_ln0     (specinterface  ) [ 000000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 000000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 000000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 000000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 000000000000000000000000000000]
bound5_i              (zext           ) [ 000000000000111111111111111110]
bound49_cast_i        (zext           ) [ 000000000000111111111111111110]
bound103_i            (mul            ) [ 000000000000111111111111111110]
br_ln33               (br             ) [ 000000000001111111111111111110]
indvar_flatten160_i   (phi            ) [ 000000000000100000000000000000]
indvar_flatten98_i    (phi            ) [ 000000000000100000000000000000]
indvar_flatten44_i    (phi            ) [ 000000000000100000000000000000]
icmp_ln33             (icmp           ) [ 000000000000111111111111111110]
add_ln33              (add            ) [ 000000000001111111111111111110]
icmp_ln34             (icmp           ) [ 000000000000111111110000000000]
icmp_ln35_1           (icmp           ) [ 000000000000000000000000000000]
select_ln33_2         (select         ) [ 000000000000111111110000000000]
or_ln35               (or             ) [ 000000000000110000000000000000]
empty_21              (trunc          ) [ 000000000000000000000000000000]
tmp_20                (bitconcatenate ) [ 000000000000000000000000000000]
empty_22              (icmp           ) [ 000000000000111111111111111000]
br_ln33               (br             ) [ 000000000000000000000000000000]
add_ln35_1            (add            ) [ 000000000000000000000000000000]
select_ln35_4         (select         ) [ 000000000001111111111111111110]
add_ln34              (add            ) [ 000000000000000000000000000000]
select_ln34           (select         ) [ 000000000001111111111111111110]
kb_0_i_i              (phi            ) [ 000000000000110000000000000000]
indvar_flatten_i      (phi            ) [ 000000000000110000000000000000]
k_0_i_i               (phi            ) [ 000000000000110000000000000000]
ii_0_i_i              (phi            ) [ 000000000000110000000000000000]
shl_ln39              (shl            ) [ 000000000000000000000000000000]
zext_ln36             (zext           ) [ 000000000000000000000000000000]
add_ln39              (add            ) [ 000000000000101111000000000000]
xor_ln33              (xor            ) [ 000000000000000000000000000000]
icmp_ln37             (icmp           ) [ 000000000000000000000000000000]
and_ln33              (and            ) [ 000000000000000000000000000000]
icmp_ln36             (icmp           ) [ 000000000000000000000000000000]
and_ln33_1            (and            ) [ 000000000000000000000000000000]
select_ln35           (select         ) [ 000000000000000000000000000000]
select_ln35_1         (select         ) [ 000000000000000000000000000000]
xor_ln35              (xor            ) [ 000000000000000000000000000000]
and_ln35              (and            ) [ 000000000000000000000000000000]
and_ln35_1            (and            ) [ 000000000000101111110000000000]
add_ln35              (add            ) [ 000000000000101111000000000000]
or_ln39               (or             ) [ 000000000000000000000000000000]
or_ln39_1             (or             ) [ 000000000000000000000000000000]
select_ln39_1         (select         ) [ 000000000000000000000000000000]
shl_ln39_1            (shl            ) [ 000000000000000000000000000000]
select_ln39_2         (select         ) [ 000000000000000000000000000000]
xor_ln39              (xor            ) [ 000000000000000000000000000000]
or_ln39_2             (or             ) [ 000000000000000000000000000000]
or_ln39_3             (or             ) [ 000000000000000000000000000000]
and_ln39              (and            ) [ 000000000000101111110000000000]
select_ln35_2         (select         ) [ 000000000001111111111111111110]
add_ln36              (add            ) [ 000000000000000000000000000000]
or_ln36               (or             ) [ 000000000000000000000000000000]
or_ln36_1             (or             ) [ 000000000000000000000000000000]
zext_ln36_1           (zext           ) [ 000000000000000000000000000000]
add_ln39_3            (add            ) [ 000000000000101111000000000000]
select_ln36_1         (select         ) [ 000000000001111111111111111110]
add_ln37              (add            ) [ 000000000000000000000000000000]
ii                    (select         ) [ 000000000001111111111111111110]
add_ln36_1            (add            ) [ 000000000000000000000000000000]
select_ln36_2         (select         ) [ 000000000001111111111111111110]
mul_ln39              (mul            ) [ 000000000000100000100000000000]
mul_ln39_1            (mul            ) [ 000000000000100000100000000000]
mul_ln39_2            (mul            ) [ 000000000000100000100000000000]
ib_0_i_i              (phi            ) [ 000000000000111111100000000000]
shl_ln_i              (bitconcatenate ) [ 000000000000000000000000000000]
add_ln39_1            (add            ) [ 000000000000000000000000000000]
tmp_15                (bitselect      ) [ 000000000000000000000000000000]
sub_ln39              (sub            ) [ 000000000000000000000000000000]
tmp_31_i              (partselect     ) [ 000000000000000000000000000000]
zext_ln39             (zext           ) [ 000000000000000000000000000000]
sub_ln39_1            (sub            ) [ 000000000000000000000000000000]
tmp_32_i              (partselect     ) [ 000000000000000000000000000000]
zext_ln39_1           (zext           ) [ 000000000000000000000000000000]
select_ln39           (select         ) [ 000000000000100000010000000000]
br_ln33               (br             ) [ 000000000000000000000000000000]
add_ln33_1            (add            ) [ 000000000000100000010000000000]
shl_ln39_mid1_i       (bitconcatenate ) [ 000000000000000000000000000000]
select_ln33_1         (select         ) [ 000000000000100000010000000000]
sub_ln39_2            (sub            ) [ 000000000000000000000000000000]
tmp_33_i              (partselect     ) [ 000000000000100000010000000000]
select_ln33_3         (select         ) [ 000000000001111111111111111110]
sub_ln39_4            (sub            ) [ 000000000000000000000000000000]
tmp_35_i              (partselect     ) [ 000000000000100000010000000000]
shl_ln39_2            (shl            ) [ 000000000000000000000000000000]
add_ln39_2            (add            ) [ 000000000000100000010000000000]
add_ln39_4            (add            ) [ 000000000000100000010000000000]
tmp_16                (bitselect      ) [ 000000000000000000000000000000]
zext_ln39_2           (zext           ) [ 000000000000000000000000000000]
sub_ln39_3            (sub            ) [ 000000000000000000000000000000]
tmp_34_i              (bitconcatenate ) [ 000000000000000000000000000000]
zext_ln39_3           (zext           ) [ 000000000000000000000000000000]
tmp_17                (bitselect      ) [ 000000000000000000000000000000]
zext_ln39_4           (zext           ) [ 000000000000000000000000000000]
sub_ln39_5            (sub            ) [ 000000000000000000000000000000]
tmp_36_i              (partselect     ) [ 000000000000000000000000000000]
zext_ln39_5           (zext           ) [ 000000000000000000000000000000]
tmp_18                (bitselect      ) [ 000000000000000000000000000000]
sub_ln39_6            (sub            ) [ 000000000000000000000000000000]
tmp_39_i              (partselect     ) [ 000000000000000000000000000000]
zext_ln39_6           (zext           ) [ 000000000000000000000000000000]
sub_ln39_7            (sub            ) [ 000000000000000000000000000000]
tmp_40_i              (partselect     ) [ 000000000000000000000000000000]
zext_ln39_7           (zext           ) [ 000000000000000000000000000000]
tmp_19                (bitselect      ) [ 000000000000000000000000000000]
sub_ln39_8            (sub            ) [ 000000000000000000000000000000]
tmp_41_i              (partselect     ) [ 000000000000000000000000000000]
zext_ln39_8           (zext           ) [ 000000000000000000000000000000]
sub_ln39_9            (sub            ) [ 000000000000000000000000000000]
tmp_42_i              (partselect     ) [ 000000000000000000000000000000]
zext_ln39_9           (zext           ) [ 000000000000000000000000000000]
select_ln39_3         (select         ) [ 000000000000000000000000000000]
select_ln39_4         (select         ) [ 000000000000000000000000000000]
select_ln39_5         (select         ) [ 000000000000000000000000000000]
select_ln39_6         (select         ) [ 000000000000000000000000000000]
select_ln33_4         (select         ) [ 000000000000000000000000000000]
select_ln35_3         (select         ) [ 000000000000000000000000000000]
select_ln39_7         (select         ) [ 000000000000000000000000000000]
select_ln36           (select         ) [ 000000000000000000000000000000]
sext_ln36             (sext           ) [ 000000000000000000000000000000]
add_ln176             (add            ) [ 000000000000100000001000000000]
tmp_i_i               (specregionbegin) [ 000000000000100000000111111110]
specpipeline_ln38     (specpipeline   ) [ 000000000000000000000000000000]
sext_ln176            (sext           ) [ 000000000000000000000000000000]
A_p_V_addr            (getelementptr  ) [ 000000000000100000000111111100]
A_p_V_addr_1_i_rd_req (readreq        ) [ 000000000000000000000000000000]
br_ln0                (br             ) [ 000000000000000000000000000000]
tmp_V                 (read           ) [ 000000000000100000000000000010]
write_ln39            (write          ) [ 000000000000000000000000000000]
empty_23              (specregionend  ) [ 000000000000000000000000000000]
br_ln37               (br             ) [ 000000000001111111111111111110]
ret_ln133             (ret            ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_p_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_p_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_p_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_p_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AStreamWide_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AStreamWide_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="N">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="N_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i25.i11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str88"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str89"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str90"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str91"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str92"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str93"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str94"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str95"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str96"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str97"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str170"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str171"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str172"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str173"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str174"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i100.i97.i3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="7"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i24.i8"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i24.i3"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="170" class="1004" name="A_p_V_offset_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_p_V_offset_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="N_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="write_ln133_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="32" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln133/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_readreq_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="512" slack="0"/>
<pin id="193" dir="0" index="2" bw="5" slack="0"/>
<pin id="194" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="A_p_V_addr_1_i_rd_req/20 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_V_read_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="512" slack="0"/>
<pin id="199" dir="0" index="1" bw="512" slack="7"/>
<pin id="200" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/27 "/>
</bind>
</comp>

<comp id="202" class="1004" name="write_ln39_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="512" slack="0"/>
<pin id="205" dir="0" index="2" bw="512" slack="1"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln39/28 "/>
</bind>
</comp>

<comp id="209" class="1005" name="indvar_flatten160_i_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="100" slack="1"/>
<pin id="211" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten160_i (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="indvar_flatten160_i_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="100" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten160_i/12 "/>
</bind>
</comp>

<comp id="220" class="1005" name="indvar_flatten98_i_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="76" slack="1"/>
<pin id="222" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten98_i (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="indvar_flatten98_i_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="76" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten98_i/12 "/>
</bind>
</comp>

<comp id="231" class="1005" name="indvar_flatten44_i_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="44" slack="1"/>
<pin id="233" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten44_i (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="indvar_flatten44_i_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="44" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten44_i/12 "/>
</bind>
</comp>

<comp id="242" class="1005" name="kb_0_i_i_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="2"/>
<pin id="244" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kb_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="kb_0_i_i_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="2"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="32" slack="0"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kb_0_i_i/13 "/>
</bind>
</comp>

<comp id="253" class="1005" name="indvar_flatten_i_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="13" slack="2"/>
<pin id="255" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="indvar_flatten_i (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="indvar_flatten_i_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="2"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="13" slack="0"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten_i/13 "/>
</bind>
</comp>

<comp id="264" class="1005" name="k_0_i_i_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="9" slack="2"/>
<pin id="266" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="k_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="k_0_i_i_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="2"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="9" slack="0"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_i_i/13 "/>
</bind>
</comp>

<comp id="275" class="1005" name="ii_0_i_i_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="2"/>
<pin id="277" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="ii_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="ii_0_i_i_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="2"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="4" slack="0"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii_0_i_i/13 "/>
</bind>
</comp>

<comp id="286" class="1005" name="ib_0_i_i_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="24" slack="7"/>
<pin id="288" dir="1" index="1" bw="24" slack="7"/>
</pin_list>
<bind>
<opset="ib_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="ib_0_i_i_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="7"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="24" slack="0"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ib_0_i_i/18 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="58" slack="0"/>
<pin id="299" dir="0" index="1" bw="64" slack="0"/>
<pin id="300" dir="0" index="2" bw="4" slack="0"/>
<pin id="301" dir="0" index="3" bw="7" slack="0"/>
<pin id="302" dir="1" index="4" bw="58" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_14_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="0" index="2" bw="6" slack="0"/>
<pin id="311" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_28_i_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="24" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="0" index="2" bw="5" slack="0"/>
<pin id="319" dir="0" index="3" bw="6" slack="0"/>
<pin id="320" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28_i/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="sub_ln33_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="1"/>
<pin id="328" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_i_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="24" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="5" slack="0"/>
<pin id="334" dir="0" index="3" bw="6" slack="0"/>
<pin id="335" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln33_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="24" slack="0"/>
<pin id="342" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sub_ln33_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="24" slack="0"/>
<pin id="347" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33_1/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln33_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="24" slack="1"/>
<pin id="352" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="select_ln33_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="0" index="1" bw="25" slack="0"/>
<pin id="356" dir="0" index="2" bw="25" slack="0"/>
<pin id="357" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="sext_ln33_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="25" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_29_i_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="36" slack="0"/>
<pin id="365" dir="0" index="1" bw="25" slack="1"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29_i/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="empty_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="36" slack="0"/>
<pin id="372" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="cast47_cast_i_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="25" slack="0"/>
<pin id="376" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast47_cast_i/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="cast48_cast_i_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="36" slack="0"/>
<pin id="380" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast48_cast_i/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="43" slack="0"/>
<pin id="385" dir="1" index="2" bw="75" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound49_i/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="cast101_cast_i_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="25" slack="5"/>
<pin id="390" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast101_cast_i/7 "/>
</bind>
</comp>

<comp id="391" class="1004" name="cast102_cast_i_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="75" slack="1"/>
<pin id="393" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast102_cast_i/7 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="25" slack="0"/>
<pin id="396" dir="0" index="1" bw="75" slack="0"/>
<pin id="397" dir="1" index="2" bw="100" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound103_i/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="icmp_ln35_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="25" slack="5"/>
<pin id="402" dir="0" index="1" bw="25" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/7 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln32_cast_i_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="58" slack="10"/>
<pin id="407" dir="1" index="1" bw="60" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_cast_i/11 "/>
</bind>
</comp>

<comp id="408" class="1004" name="bound5_i_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="36" slack="8"/>
<pin id="410" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bound5_i/11 "/>
</bind>
</comp>

<comp id="411" class="1004" name="bound49_cast_i_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="75" slack="5"/>
<pin id="413" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bound49_cast_i/11 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln33_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="100" slack="0"/>
<pin id="416" dir="0" index="1" bw="100" slack="1"/>
<pin id="417" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/12 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln33_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="100" slack="0"/>
<pin id="422" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/12 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln34_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="76" slack="0"/>
<pin id="427" dir="0" index="1" bw="76" slack="1"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/12 "/>
</bind>
</comp>

<comp id="430" class="1004" name="icmp_ln35_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="44" slack="0"/>
<pin id="432" dir="0" index="1" bw="44" slack="1"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_1/12 "/>
</bind>
</comp>

<comp id="435" class="1004" name="select_ln33_2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="5"/>
<pin id="438" dir="0" index="2" bw="1" slack="0"/>
<pin id="439" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_2/12 "/>
</bind>
</comp>

<comp id="442" class="1004" name="or_ln35_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/12 "/>
</bind>
</comp>

<comp id="448" class="1004" name="empty_21_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="100" slack="0"/>
<pin id="450" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_21/12 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_20_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="100" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="0" index="2" bw="3" slack="0"/>
<pin id="456" dir="1" index="3" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/12 "/>
</bind>
</comp>

<comp id="460" class="1004" name="empty_22_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="100" slack="0"/>
<pin id="462" dir="0" index="1" bw="100" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_22/12 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln35_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="44" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/12 "/>
</bind>
</comp>

<comp id="472" class="1004" name="select_ln35_4_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="44" slack="0"/>
<pin id="475" dir="0" index="2" bw="44" slack="0"/>
<pin id="476" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_4/12 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln34_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="76" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/12 "/>
</bind>
</comp>

<comp id="486" class="1004" name="select_ln34_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="76" slack="0"/>
<pin id="489" dir="0" index="2" bw="76" slack="0"/>
<pin id="490" dir="1" index="3" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/12 "/>
</bind>
</comp>

<comp id="494" class="1004" name="shl_ln39_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="5" slack="0"/>
<pin id="497" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln39/13 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln36_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="9" slack="0"/>
<pin id="502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/13 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln39_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="9" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/13 "/>
</bind>
</comp>

<comp id="510" class="1004" name="xor_ln33_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="1"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln33/13 "/>
</bind>
</comp>

<comp id="515" class="1004" name="icmp_ln37_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="0"/>
<pin id="517" dir="0" index="1" bw="4" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/13 "/>
</bind>
</comp>

<comp id="521" class="1004" name="and_ln33_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/13 "/>
</bind>
</comp>

<comp id="527" class="1004" name="icmp_ln36_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="13" slack="0"/>
<pin id="529" dir="0" index="1" bw="13" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/13 "/>
</bind>
</comp>

<comp id="533" class="1004" name="and_ln33_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33_1/13 "/>
</bind>
</comp>

<comp id="539" class="1004" name="select_ln35_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="1"/>
<pin id="541" dir="0" index="1" bw="32" slack="0"/>
<pin id="542" dir="0" index="2" bw="32" slack="0"/>
<pin id="543" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/13 "/>
</bind>
</comp>

<comp id="546" class="1004" name="select_ln35_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="1"/>
<pin id="548" dir="0" index="1" bw="32" slack="0"/>
<pin id="549" dir="0" index="2" bw="32" slack="0"/>
<pin id="550" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_1/13 "/>
</bind>
</comp>

<comp id="553" class="1004" name="xor_ln35_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="1"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/13 "/>
</bind>
</comp>

<comp id="558" class="1004" name="and_ln35_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/13 "/>
</bind>
</comp>

<comp id="564" class="1004" name="and_ln35_1_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_1/13 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln35_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="0"/>
<pin id="573" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/13 "/>
</bind>
</comp>

<comp id="576" class="1004" name="or_ln39_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="1"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39/13 "/>
</bind>
</comp>

<comp id="581" class="1004" name="or_ln39_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="1"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39_1/13 "/>
</bind>
</comp>

<comp id="586" class="1004" name="select_ln39_1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="9" slack="0"/>
<pin id="589" dir="0" index="2" bw="9" slack="0"/>
<pin id="590" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_1/13 "/>
</bind>
</comp>

<comp id="594" class="1004" name="shl_ln39_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="0" index="1" bw="5" slack="0"/>
<pin id="597" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln39_1/13 "/>
</bind>
</comp>

<comp id="600" class="1004" name="select_ln39_2_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="0" index="2" bw="32" slack="0"/>
<pin id="604" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_2/13 "/>
</bind>
</comp>

<comp id="608" class="1004" name="xor_ln39_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln39/13 "/>
</bind>
</comp>

<comp id="614" class="1004" name="or_ln39_2_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="1"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39_2/13 "/>
</bind>
</comp>

<comp id="619" class="1004" name="or_ln39_3_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="1"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39_3/13 "/>
</bind>
</comp>

<comp id="624" class="1004" name="and_ln39_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39/13 "/>
</bind>
</comp>

<comp id="630" class="1004" name="select_ln35_2_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="0"/>
<pin id="633" dir="0" index="2" bw="32" slack="0"/>
<pin id="634" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_2/13 "/>
</bind>
</comp>

<comp id="638" class="1004" name="add_ln36_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="9" slack="0"/>
<pin id="641" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/13 "/>
</bind>
</comp>

<comp id="644" class="1004" name="or_ln36_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/13 "/>
</bind>
</comp>

<comp id="650" class="1004" name="or_ln36_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="1"/>
<pin id="653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36_1/13 "/>
</bind>
</comp>

<comp id="655" class="1004" name="zext_ln36_1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="9" slack="0"/>
<pin id="657" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/13 "/>
</bind>
</comp>

<comp id="659" class="1004" name="add_ln39_3_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="9" slack="0"/>
<pin id="661" dir="0" index="1" bw="32" slack="0"/>
<pin id="662" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_3/13 "/>
</bind>
</comp>

<comp id="665" class="1004" name="select_ln36_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="9" slack="0"/>
<pin id="668" dir="0" index="2" bw="9" slack="0"/>
<pin id="669" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_1/13 "/>
</bind>
</comp>

<comp id="673" class="1004" name="add_ln37_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="4" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/13 "/>
</bind>
</comp>

<comp id="679" class="1004" name="ii_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="4" slack="0"/>
<pin id="682" dir="0" index="2" bw="4" slack="0"/>
<pin id="683" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ii/13 "/>
</bind>
</comp>

<comp id="687" class="1004" name="add_ln36_1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="13" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/13 "/>
</bind>
</comp>

<comp id="693" class="1004" name="select_ln36_2_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="13" slack="0"/>
<pin id="696" dir="0" index="2" bw="13" slack="0"/>
<pin id="697" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_2/13 "/>
</bind>
</comp>

<comp id="701" class="1004" name="grp_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="1"/>
<pin id="703" dir="0" index="1" bw="32" slack="13"/>
<pin id="704" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39/14 "/>
</bind>
</comp>

<comp id="705" class="1004" name="grp_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="13"/>
<pin id="707" dir="0" index="1" bw="32" slack="1"/>
<pin id="708" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_1/14 "/>
</bind>
</comp>

<comp id="709" class="1004" name="grp_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="1"/>
<pin id="711" dir="0" index="1" bw="32" slack="13"/>
<pin id="712" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_2/14 "/>
</bind>
</comp>

<comp id="713" class="1004" name="shl_ln_i_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="0"/>
<pin id="715" dir="0" index="1" bw="24" slack="0"/>
<pin id="716" dir="0" index="2" bw="1" slack="0"/>
<pin id="717" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln_i/18 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln39_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="0" index="1" bw="32" slack="0"/>
<pin id="724" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_1/18 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_15_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="32" slack="0"/>
<pin id="729" dir="0" index="2" bw="6" slack="0"/>
<pin id="730" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/18 "/>
</bind>
</comp>

<comp id="734" class="1004" name="sub_ln39_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="32" slack="0"/>
<pin id="737" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39/18 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_31_i_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="27" slack="0"/>
<pin id="742" dir="0" index="1" bw="32" slack="0"/>
<pin id="743" dir="0" index="2" bw="4" slack="0"/>
<pin id="744" dir="0" index="3" bw="6" slack="0"/>
<pin id="745" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31_i/18 "/>
</bind>
</comp>

<comp id="750" class="1004" name="zext_ln39_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="27" slack="0"/>
<pin id="752" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/18 "/>
</bind>
</comp>

<comp id="754" class="1004" name="sub_ln39_1_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="27" slack="0"/>
<pin id="757" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39_1/18 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_32_i_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="27" slack="0"/>
<pin id="762" dir="0" index="1" bw="32" slack="0"/>
<pin id="763" dir="0" index="2" bw="4" slack="0"/>
<pin id="764" dir="0" index="3" bw="6" slack="0"/>
<pin id="765" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32_i/18 "/>
</bind>
</comp>

<comp id="770" class="1004" name="zext_ln39_1_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="27" slack="0"/>
<pin id="772" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_1/18 "/>
</bind>
</comp>

<comp id="774" class="1004" name="select_ln39_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="28" slack="0"/>
<pin id="777" dir="0" index="2" bw="28" slack="0"/>
<pin id="778" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/18 "/>
</bind>
</comp>

<comp id="782" class="1004" name="add_ln33_1_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="24" slack="0"/>
<pin id="785" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/18 "/>
</bind>
</comp>

<comp id="788" class="1004" name="shl_ln39_mid1_i_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="0"/>
<pin id="790" dir="0" index="1" bw="24" slack="0"/>
<pin id="791" dir="0" index="2" bw="1" slack="0"/>
<pin id="792" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_mid1_i/18 "/>
</bind>
</comp>

<comp id="796" class="1004" name="select_ln33_1_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="6"/>
<pin id="798" dir="0" index="1" bw="32" slack="0"/>
<pin id="799" dir="0" index="2" bw="32" slack="0"/>
<pin id="800" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_1/18 "/>
</bind>
</comp>

<comp id="803" class="1004" name="sub_ln39_2_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="32" slack="0"/>
<pin id="806" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39_2/18 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_33_i_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="27" slack="0"/>
<pin id="811" dir="0" index="1" bw="32" slack="0"/>
<pin id="812" dir="0" index="2" bw="4" slack="0"/>
<pin id="813" dir="0" index="3" bw="6" slack="0"/>
<pin id="814" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_i/18 "/>
</bind>
</comp>

<comp id="819" class="1004" name="select_ln33_3_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="6"/>
<pin id="821" dir="0" index="1" bw="24" slack="0"/>
<pin id="822" dir="0" index="2" bw="24" slack="0"/>
<pin id="823" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_3/18 "/>
</bind>
</comp>

<comp id="826" class="1004" name="sub_ln39_4_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="0" index="1" bw="32" slack="0"/>
<pin id="829" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39_4/18 "/>
</bind>
</comp>

<comp id="832" class="1004" name="tmp_35_i_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="27" slack="0"/>
<pin id="834" dir="0" index="1" bw="32" slack="0"/>
<pin id="835" dir="0" index="2" bw="4" slack="0"/>
<pin id="836" dir="0" index="3" bw="6" slack="0"/>
<pin id="837" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35_i/18 "/>
</bind>
</comp>

<comp id="842" class="1004" name="shl_ln39_2_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="1"/>
<pin id="844" dir="0" index="1" bw="5" slack="0"/>
<pin id="845" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln39_2/18 "/>
</bind>
</comp>

<comp id="847" class="1004" name="add_ln39_2_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="0"/>
<pin id="849" dir="0" index="1" bw="32" slack="0"/>
<pin id="850" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_2/18 "/>
</bind>
</comp>

<comp id="853" class="1004" name="add_ln39_4_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="1"/>
<pin id="855" dir="0" index="1" bw="32" slack="0"/>
<pin id="856" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_4/18 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp_16_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="0" index="1" bw="24" slack="1"/>
<pin id="861" dir="0" index="2" bw="6" slack="0"/>
<pin id="862" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/19 "/>
</bind>
</comp>

<comp id="865" class="1004" name="zext_ln39_2_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="27" slack="1"/>
<pin id="867" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_2/19 "/>
</bind>
</comp>

<comp id="868" class="1004" name="sub_ln39_3_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="27" slack="0"/>
<pin id="871" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39_3/19 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_34_i_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="27" slack="0"/>
<pin id="876" dir="0" index="1" bw="24" slack="1"/>
<pin id="877" dir="0" index="2" bw="1" slack="0"/>
<pin id="878" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34_i/19 "/>
</bind>
</comp>

<comp id="881" class="1004" name="zext_ln39_3_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="27" slack="0"/>
<pin id="883" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_3/19 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp_17_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="32" slack="1"/>
<pin id="888" dir="0" index="2" bw="6" slack="0"/>
<pin id="889" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/19 "/>
</bind>
</comp>

<comp id="892" class="1004" name="zext_ln39_4_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="27" slack="1"/>
<pin id="894" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_4/19 "/>
</bind>
</comp>

<comp id="895" class="1004" name="sub_ln39_5_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="0"/>
<pin id="897" dir="0" index="1" bw="27" slack="0"/>
<pin id="898" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39_5/19 "/>
</bind>
</comp>

<comp id="901" class="1004" name="tmp_36_i_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="27" slack="0"/>
<pin id="903" dir="0" index="1" bw="32" slack="1"/>
<pin id="904" dir="0" index="2" bw="4" slack="0"/>
<pin id="905" dir="0" index="3" bw="6" slack="0"/>
<pin id="906" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_36_i/19 "/>
</bind>
</comp>

<comp id="910" class="1004" name="zext_ln39_5_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="27" slack="0"/>
<pin id="912" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_5/19 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp_18_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="0" index="1" bw="32" slack="1"/>
<pin id="917" dir="0" index="2" bw="6" slack="0"/>
<pin id="918" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/19 "/>
</bind>
</comp>

<comp id="921" class="1004" name="sub_ln39_6_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="0"/>
<pin id="923" dir="0" index="1" bw="32" slack="1"/>
<pin id="924" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39_6/19 "/>
</bind>
</comp>

<comp id="926" class="1004" name="tmp_39_i_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="27" slack="0"/>
<pin id="928" dir="0" index="1" bw="32" slack="0"/>
<pin id="929" dir="0" index="2" bw="4" slack="0"/>
<pin id="930" dir="0" index="3" bw="6" slack="0"/>
<pin id="931" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39_i/19 "/>
</bind>
</comp>

<comp id="936" class="1004" name="zext_ln39_6_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="27" slack="0"/>
<pin id="938" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_6/19 "/>
</bind>
</comp>

<comp id="940" class="1004" name="sub_ln39_7_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="0"/>
<pin id="942" dir="0" index="1" bw="27" slack="0"/>
<pin id="943" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39_7/19 "/>
</bind>
</comp>

<comp id="946" class="1004" name="tmp_40_i_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="27" slack="0"/>
<pin id="948" dir="0" index="1" bw="32" slack="1"/>
<pin id="949" dir="0" index="2" bw="4" slack="0"/>
<pin id="950" dir="0" index="3" bw="6" slack="0"/>
<pin id="951" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_40_i/19 "/>
</bind>
</comp>

<comp id="955" class="1004" name="zext_ln39_7_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="27" slack="0"/>
<pin id="957" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_7/19 "/>
</bind>
</comp>

<comp id="959" class="1004" name="tmp_19_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="0"/>
<pin id="961" dir="0" index="1" bw="32" slack="1"/>
<pin id="962" dir="0" index="2" bw="6" slack="0"/>
<pin id="963" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/19 "/>
</bind>
</comp>

<comp id="966" class="1004" name="sub_ln39_8_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="0"/>
<pin id="968" dir="0" index="1" bw="32" slack="1"/>
<pin id="969" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39_8/19 "/>
</bind>
</comp>

<comp id="971" class="1004" name="tmp_41_i_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="27" slack="0"/>
<pin id="973" dir="0" index="1" bw="32" slack="0"/>
<pin id="974" dir="0" index="2" bw="4" slack="0"/>
<pin id="975" dir="0" index="3" bw="6" slack="0"/>
<pin id="976" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_41_i/19 "/>
</bind>
</comp>

<comp id="981" class="1004" name="zext_ln39_8_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="27" slack="0"/>
<pin id="983" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_8/19 "/>
</bind>
</comp>

<comp id="985" class="1004" name="sub_ln39_9_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="0"/>
<pin id="987" dir="0" index="1" bw="27" slack="0"/>
<pin id="988" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39_9/19 "/>
</bind>
</comp>

<comp id="991" class="1004" name="tmp_42_i_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="27" slack="0"/>
<pin id="993" dir="0" index="1" bw="32" slack="1"/>
<pin id="994" dir="0" index="2" bw="4" slack="0"/>
<pin id="995" dir="0" index="3" bw="6" slack="0"/>
<pin id="996" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_42_i/19 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="zext_ln39_9_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="27" slack="0"/>
<pin id="1002" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_9/19 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="select_ln39_3_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="0"/>
<pin id="1006" dir="0" index="1" bw="28" slack="0"/>
<pin id="1007" dir="0" index="2" bw="28" slack="0"/>
<pin id="1008" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_3/19 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="select_ln39_4_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="1" slack="0"/>
<pin id="1014" dir="0" index="1" bw="28" slack="0"/>
<pin id="1015" dir="0" index="2" bw="28" slack="0"/>
<pin id="1016" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_4/19 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="select_ln39_5_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="0"/>
<pin id="1022" dir="0" index="1" bw="28" slack="0"/>
<pin id="1023" dir="0" index="2" bw="28" slack="0"/>
<pin id="1024" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_5/19 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="select_ln39_6_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="0"/>
<pin id="1030" dir="0" index="1" bw="28" slack="0"/>
<pin id="1031" dir="0" index="2" bw="28" slack="0"/>
<pin id="1032" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_6/19 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="select_ln33_4_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="7"/>
<pin id="1038" dir="0" index="1" bw="28" slack="0"/>
<pin id="1039" dir="0" index="2" bw="28" slack="1"/>
<pin id="1040" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_4/19 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="select_ln35_3_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="7"/>
<pin id="1044" dir="0" index="1" bw="28" slack="0"/>
<pin id="1045" dir="0" index="2" bw="28" slack="0"/>
<pin id="1046" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_3/19 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="select_ln39_7_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="1" slack="6"/>
<pin id="1051" dir="0" index="1" bw="28" slack="0"/>
<pin id="1052" dir="0" index="2" bw="28" slack="0"/>
<pin id="1053" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_7/19 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="select_ln36_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="6"/>
<pin id="1058" dir="0" index="1" bw="28" slack="0"/>
<pin id="1059" dir="0" index="2" bw="28" slack="0"/>
<pin id="1060" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/19 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="sext_ln36_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="28" slack="0"/>
<pin id="1065" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/19 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="add_ln176_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="58" slack="8"/>
<pin id="1069" dir="0" index="1" bw="28" slack="0"/>
<pin id="1070" dir="1" index="2" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176/19 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="sext_ln176_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="60" slack="1"/>
<pin id="1074" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln176/20 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="A_p_V_addr_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="64" slack="0"/>
<pin id="1077" dir="0" index="1" bw="64" slack="0"/>
<pin id="1078" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_p_V_addr/20 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="tmp_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="58" slack="10"/>
<pin id="1084" dir="1" index="1" bw="58" slack="10"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1087" class="1005" name="N_read_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="32" slack="1"/>
<pin id="1089" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="N_read "/>
</bind>
</comp>

<comp id="1095" class="1005" name="tmp_14_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="1"/>
<pin id="1097" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="tmp_28_i_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="24" slack="1"/>
<pin id="1102" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28_i "/>
</bind>
</comp>

<comp id="1105" class="1005" name="select_ln33_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="25" slack="1"/>
<pin id="1107" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="select_ln33 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="empty_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="43" slack="8"/>
<pin id="1115" dir="1" index="1" bw="43" slack="8"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1118" class="1005" name="cast47_cast_i_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="75" slack="1"/>
<pin id="1120" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="cast47_cast_i "/>
</bind>
</comp>

<comp id="1123" class="1005" name="cast48_cast_i_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="75" slack="1"/>
<pin id="1125" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="cast48_cast_i "/>
</bind>
</comp>

<comp id="1128" class="1005" name="bound49_i_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="75" slack="1"/>
<pin id="1130" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="bound49_i "/>
</bind>
</comp>

<comp id="1134" class="1005" name="cast101_cast_i_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="100" slack="1"/>
<pin id="1136" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="cast101_cast_i "/>
</bind>
</comp>

<comp id="1139" class="1005" name="cast102_cast_i_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="100" slack="1"/>
<pin id="1141" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="cast102_cast_i "/>
</bind>
</comp>

<comp id="1144" class="1005" name="icmp_ln35_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1" slack="5"/>
<pin id="1146" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="zext_ln32_cast_i_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="60" slack="8"/>
<pin id="1151" dir="1" index="1" bw="60" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln32_cast_i "/>
</bind>
</comp>

<comp id="1154" class="1005" name="bound5_i_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="44" slack="1"/>
<pin id="1156" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="bound5_i "/>
</bind>
</comp>

<comp id="1159" class="1005" name="bound49_cast_i_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="76" slack="1"/>
<pin id="1161" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="bound49_cast_i "/>
</bind>
</comp>

<comp id="1164" class="1005" name="bound103_i_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="100" slack="1"/>
<pin id="1166" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="bound103_i "/>
</bind>
</comp>

<comp id="1169" class="1005" name="icmp_ln33_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="1"/>
<pin id="1171" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="add_ln33_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="100" slack="0"/>
<pin id="1175" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="icmp_ln34_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="1"/>
<pin id="1180" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="select_ln33_2_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="1" slack="1"/>
<pin id="1190" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln33_2 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="or_ln35_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="1" slack="1"/>
<pin id="1198" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln35 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="empty_22_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="1" slack="8"/>
<pin id="1205" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_22 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="select_ln35_4_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="44" slack="0"/>
<pin id="1209" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_4 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="select_ln34_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="76" slack="0"/>
<pin id="1214" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opset="select_ln34 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="add_ln39_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="32" slack="1"/>
<pin id="1219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="and_ln35_1_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="1" slack="1"/>
<pin id="1224" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="and_ln35_1 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="add_ln35_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="32" slack="1"/>
<pin id="1229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln35 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="and_ln39_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="1" slack="1"/>
<pin id="1234" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="and_ln39 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="select_ln35_2_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="32" slack="0"/>
<pin id="1239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_2 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="add_ln39_3_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="32" slack="1"/>
<pin id="1244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39_3 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="select_ln36_1_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="9" slack="0"/>
<pin id="1249" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln36_1 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="ii_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="4" slack="0"/>
<pin id="1254" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="ii "/>
</bind>
</comp>

<comp id="1257" class="1005" name="select_ln36_2_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="13" slack="0"/>
<pin id="1259" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="select_ln36_2 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="mul_ln39_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="32" slack="1"/>
<pin id="1264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="mul_ln39_1_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="32" slack="1"/>
<pin id="1269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39_1 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="mul_ln39_2_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="32" slack="1"/>
<pin id="1274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39_2 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="select_ln39_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="28" slack="1"/>
<pin id="1279" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="select_ln39 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="add_ln33_1_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="24" slack="1"/>
<pin id="1284" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="add_ln33_1 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="select_ln33_1_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="32" slack="1"/>
<pin id="1290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln33_1 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="tmp_33_i_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="27" slack="1"/>
<pin id="1296" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_i "/>
</bind>
</comp>

<comp id="1299" class="1005" name="select_ln33_3_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="24" slack="0"/>
<pin id="1301" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="select_ln33_3 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="tmp_35_i_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="27" slack="1"/>
<pin id="1306" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35_i "/>
</bind>
</comp>

<comp id="1309" class="1005" name="add_ln39_2_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="32" slack="1"/>
<pin id="1311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39_2 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="add_ln39_4_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="32" slack="1"/>
<pin id="1318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39_4 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="add_ln176_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="60" slack="1"/>
<pin id="1325" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="add_ln176 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="A_p_V_addr_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="512" slack="1"/>
<pin id="1330" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="A_p_V_addr "/>
</bind>
</comp>

<comp id="1334" class="1005" name="tmp_V_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="512" slack="1"/>
<pin id="1336" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="174"><net_src comp="10" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="18" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="8" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="176" pin="2"/><net_sink comp="182" pin=2"/></net>

<net id="195"><net_src comp="162" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="164" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="166" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="4" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="98" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="100" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="102" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="114" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="116" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="118" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="134" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="303"><net_src comp="12" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="170" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="14" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="16" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="312"><net_src comp="22" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="176" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="24" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="321"><net_src comp="26" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="176" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="28" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="24" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="329"><net_src comp="30" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="336"><net_src comp="26" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="325" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="28" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="24" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="343"><net_src comp="330" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="32" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="340" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="358"><net_src comp="344" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="359"><net_src comp="350" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="368"><net_src comp="34" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="36" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="373"><net_src comp="363" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="360" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="370" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="374" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="378" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="398"><net_src comp="388" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="32" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="418"><net_src comp="213" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="104" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="213" pin="4"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="224" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="235" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="425" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="430" pin="2"/><net_sink comp="435" pin=2"/></net>

<net id="446"><net_src comp="435" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="425" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="213" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="457"><net_src comp="106" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="108" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="448" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="452" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="98" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="235" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="110" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="442" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="110" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="466" pin="2"/><net_sink comp="472" pin=2"/></net>

<net id="484"><net_src comp="224" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="112" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="425" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="112" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="480" pin="2"/><net_sink comp="486" pin=2"/></net>

<net id="498"><net_src comp="246" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="28" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="268" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="500" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="494" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="120" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="279" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="122" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="515" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="510" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="257" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="124" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="527" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="510" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="544"><net_src comp="30" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="545"><net_src comp="246" pin="4"/><net_sink comp="539" pin=2"/></net>

<net id="551"><net_src comp="30" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="552"><net_src comp="494" pin="2"/><net_sink comp="546" pin=2"/></net>

<net id="557"><net_src comp="120" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="562"><net_src comp="521" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="553" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="533" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="553" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="126" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="539" pin="3"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="564" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="585"><net_src comp="576" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="591"><net_src comp="581" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="116" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="268" pin="4"/><net_sink comp="586" pin=2"/></net>

<net id="598"><net_src comp="570" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="28" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="605"><net_src comp="564" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="594" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="546" pin="3"/><net_sink comp="600" pin=2"/></net>

<net id="612"><net_src comp="527" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="120" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="608" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="614" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="628"><net_src comp="558" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="619" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="635"><net_src comp="564" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="570" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="539" pin="3"/><net_sink comp="630" pin=2"/></net>

<net id="642"><net_src comp="128" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="586" pin="3"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="624" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="564" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="644" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="638" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="663"><net_src comp="655" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="600" pin="3"/><net_sink comp="659" pin=1"/></net>

<net id="670"><net_src comp="624" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="638" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="586" pin="3"/><net_sink comp="665" pin=2"/></net>

<net id="677"><net_src comp="279" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="130" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="684"><net_src comp="650" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="130" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="686"><net_src comp="673" pin="2"/><net_sink comp="679" pin=2"/></net>

<net id="691"><net_src comp="257" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="132" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="698"><net_src comp="581" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="132" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="700"><net_src comp="687" pin="2"/><net_sink comp="693" pin=2"/></net>

<net id="718"><net_src comp="136" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="290" pin="4"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="138" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="725"><net_src comp="713" pin="3"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="22" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="721" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="24" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="738"><net_src comp="30" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="721" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="746"><net_src comp="140" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="747"><net_src comp="734" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="748"><net_src comp="142" pin="0"/><net_sink comp="740" pin=2"/></net>

<net id="749"><net_src comp="24" pin="0"/><net_sink comp="740" pin=3"/></net>

<net id="753"><net_src comp="740" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="758"><net_src comp="144" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="750" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="766"><net_src comp="140" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="721" pin="2"/><net_sink comp="760" pin=1"/></net>

<net id="768"><net_src comp="142" pin="0"/><net_sink comp="760" pin=2"/></net>

<net id="769"><net_src comp="24" pin="0"/><net_sink comp="760" pin=3"/></net>

<net id="773"><net_src comp="760" pin="4"/><net_sink comp="770" pin=0"/></net>

<net id="779"><net_src comp="726" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="754" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="781"><net_src comp="770" pin="1"/><net_sink comp="774" pin=2"/></net>

<net id="786"><net_src comp="146" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="290" pin="4"/><net_sink comp="782" pin=1"/></net>

<net id="793"><net_src comp="136" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="782" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="138" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="801"><net_src comp="788" pin="3"/><net_sink comp="796" pin=1"/></net>

<net id="802"><net_src comp="713" pin="3"/><net_sink comp="796" pin=2"/></net>

<net id="807"><net_src comp="30" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="788" pin="3"/><net_sink comp="803" pin=1"/></net>

<net id="815"><net_src comp="140" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="816"><net_src comp="803" pin="2"/><net_sink comp="809" pin=1"/></net>

<net id="817"><net_src comp="142" pin="0"/><net_sink comp="809" pin=2"/></net>

<net id="818"><net_src comp="24" pin="0"/><net_sink comp="809" pin=3"/></net>

<net id="824"><net_src comp="782" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="825"><net_src comp="290" pin="4"/><net_sink comp="819" pin=2"/></net>

<net id="830"><net_src comp="30" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="796" pin="3"/><net_sink comp="826" pin=1"/></net>

<net id="838"><net_src comp="140" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="839"><net_src comp="826" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="840"><net_src comp="142" pin="0"/><net_sink comp="832" pin=2"/></net>

<net id="841"><net_src comp="24" pin="0"/><net_sink comp="832" pin=3"/></net>

<net id="846"><net_src comp="28" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="851"><net_src comp="842" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="796" pin="3"/><net_sink comp="847" pin=1"/></net>

<net id="857"><net_src comp="796" pin="3"/><net_sink comp="853" pin=1"/></net>

<net id="863"><net_src comp="148" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="864"><net_src comp="150" pin="0"/><net_sink comp="858" pin=2"/></net>

<net id="872"><net_src comp="144" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="865" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="879"><net_src comp="152" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="880"><net_src comp="154" pin="0"/><net_sink comp="874" pin=2"/></net>

<net id="884"><net_src comp="874" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="890"><net_src comp="22" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="891"><net_src comp="24" pin="0"/><net_sink comp="885" pin=2"/></net>

<net id="899"><net_src comp="144" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="892" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="907"><net_src comp="140" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="908"><net_src comp="142" pin="0"/><net_sink comp="901" pin=2"/></net>

<net id="909"><net_src comp="24" pin="0"/><net_sink comp="901" pin=3"/></net>

<net id="913"><net_src comp="901" pin="4"/><net_sink comp="910" pin=0"/></net>

<net id="919"><net_src comp="22" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="920"><net_src comp="24" pin="0"/><net_sink comp="914" pin=2"/></net>

<net id="925"><net_src comp="30" pin="0"/><net_sink comp="921" pin=0"/></net>

<net id="932"><net_src comp="140" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="933"><net_src comp="921" pin="2"/><net_sink comp="926" pin=1"/></net>

<net id="934"><net_src comp="142" pin="0"/><net_sink comp="926" pin=2"/></net>

<net id="935"><net_src comp="24" pin="0"/><net_sink comp="926" pin=3"/></net>

<net id="939"><net_src comp="926" pin="4"/><net_sink comp="936" pin=0"/></net>

<net id="944"><net_src comp="144" pin="0"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="936" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="952"><net_src comp="140" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="953"><net_src comp="142" pin="0"/><net_sink comp="946" pin=2"/></net>

<net id="954"><net_src comp="24" pin="0"/><net_sink comp="946" pin=3"/></net>

<net id="958"><net_src comp="946" pin="4"/><net_sink comp="955" pin=0"/></net>

<net id="964"><net_src comp="22" pin="0"/><net_sink comp="959" pin=0"/></net>

<net id="965"><net_src comp="24" pin="0"/><net_sink comp="959" pin=2"/></net>

<net id="970"><net_src comp="30" pin="0"/><net_sink comp="966" pin=0"/></net>

<net id="977"><net_src comp="140" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="978"><net_src comp="966" pin="2"/><net_sink comp="971" pin=1"/></net>

<net id="979"><net_src comp="142" pin="0"/><net_sink comp="971" pin=2"/></net>

<net id="980"><net_src comp="24" pin="0"/><net_sink comp="971" pin=3"/></net>

<net id="984"><net_src comp="971" pin="4"/><net_sink comp="981" pin=0"/></net>

<net id="989"><net_src comp="144" pin="0"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="981" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="997"><net_src comp="140" pin="0"/><net_sink comp="991" pin=0"/></net>

<net id="998"><net_src comp="142" pin="0"/><net_sink comp="991" pin=2"/></net>

<net id="999"><net_src comp="24" pin="0"/><net_sink comp="991" pin=3"/></net>

<net id="1003"><net_src comp="991" pin="4"/><net_sink comp="1000" pin=0"/></net>

<net id="1009"><net_src comp="959" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1010"><net_src comp="985" pin="2"/><net_sink comp="1004" pin=1"/></net>

<net id="1011"><net_src comp="1000" pin="1"/><net_sink comp="1004" pin=2"/></net>

<net id="1017"><net_src comp="914" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1018"><net_src comp="940" pin="2"/><net_sink comp="1012" pin=1"/></net>

<net id="1019"><net_src comp="955" pin="1"/><net_sink comp="1012" pin=2"/></net>

<net id="1025"><net_src comp="885" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1026"><net_src comp="895" pin="2"/><net_sink comp="1020" pin=1"/></net>

<net id="1027"><net_src comp="910" pin="1"/><net_sink comp="1020" pin=2"/></net>

<net id="1033"><net_src comp="858" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1034"><net_src comp="868" pin="2"/><net_sink comp="1028" pin=1"/></net>

<net id="1035"><net_src comp="881" pin="1"/><net_sink comp="1028" pin=2"/></net>

<net id="1041"><net_src comp="1028" pin="3"/><net_sink comp="1036" pin=1"/></net>

<net id="1047"><net_src comp="1020" pin="3"/><net_sink comp="1042" pin=1"/></net>

<net id="1048"><net_src comp="1036" pin="3"/><net_sink comp="1042" pin=2"/></net>

<net id="1054"><net_src comp="1012" pin="3"/><net_sink comp="1049" pin=1"/></net>

<net id="1055"><net_src comp="1042" pin="3"/><net_sink comp="1049" pin=2"/></net>

<net id="1061"><net_src comp="1004" pin="3"/><net_sink comp="1056" pin=1"/></net>

<net id="1062"><net_src comp="1049" pin="3"/><net_sink comp="1056" pin=2"/></net>

<net id="1066"><net_src comp="1056" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1071"><net_src comp="1063" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1079"><net_src comp="0" pin="0"/><net_sink comp="1075" pin=0"/></net>

<net id="1080"><net_src comp="1072" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1081"><net_src comp="1075" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="1085"><net_src comp="297" pin="4"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="1090"><net_src comp="176" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="1092"><net_src comp="1087" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="1093"><net_src comp="1087" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1094"><net_src comp="1087" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="1098"><net_src comp="307" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1103"><net_src comp="315" pin="4"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="1108"><net_src comp="353" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1110"><net_src comp="1105" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="1111"><net_src comp="1105" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1112"><net_src comp="1105" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1116"><net_src comp="370" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="1121"><net_src comp="374" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1126"><net_src comp="378" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="1131"><net_src comp="382" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="1133"><net_src comp="1128" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1137"><net_src comp="388" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="1142"><net_src comp="391" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="1147"><net_src comp="400" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="1152"><net_src comp="405" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1157"><net_src comp="408" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="1162"><net_src comp="411" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="1167"><net_src comp="394" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="1172"><net_src comp="414" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1176"><net_src comp="419" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="1181"><net_src comp="425" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="1183"><net_src comp="1178" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="1184"><net_src comp="1178" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1185"><net_src comp="1178" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1186"><net_src comp="1178" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1187"><net_src comp="1178" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1191"><net_src comp="435" pin="3"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="1193"><net_src comp="1188" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="1194"><net_src comp="1188" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="1195"><net_src comp="1188" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1199"><net_src comp="442" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1201"><net_src comp="1196" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1202"><net_src comp="1196" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="1206"><net_src comp="460" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1210"><net_src comp="472" pin="3"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="1215"><net_src comp="486" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="1220"><net_src comp="504" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1225"><net_src comp="564" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1230"><net_src comp="570" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="1235"><net_src comp="624" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1240"><net_src comp="630" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="1245"><net_src comp="659" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="1250"><net_src comp="665" pin="3"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="1255"><net_src comp="679" pin="3"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="1260"><net_src comp="693" pin="3"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="1265"><net_src comp="701" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1270"><net_src comp="705" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="1275"><net_src comp="709" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1280"><net_src comp="774" pin="3"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="1036" pin=2"/></net>

<net id="1285"><net_src comp="782" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="1287"><net_src comp="1282" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="1291"><net_src comp="796" pin="3"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="1293"><net_src comp="1288" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="1297"><net_src comp="809" pin="4"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1302"><net_src comp="819" pin="3"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1307"><net_src comp="832" pin="4"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1312"><net_src comp="847" pin="2"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="1314"><net_src comp="1309" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="1315"><net_src comp="1309" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="1319"><net_src comp="853" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="1321"><net_src comp="1316" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="1322"><net_src comp="1316" pin="1"/><net_sink comp="991" pin=1"/></net>

<net id="1326"><net_src comp="1067" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1331"><net_src comp="1075" pin="2"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="1333"><net_src comp="1328" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="1337"><net_src comp="197" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="202" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_p_V | {}
	Port: AStreamWide_V_V | {28 }
	Port: N_out | {1 }
 - Input state : 
	Port: readA : A_p_V | {20 21 22 23 24 25 26 27 }
	Port: readA : A_p_V_offset | {1 }
	Port: readA : N | {1 }
  - Chain level:
	State 1
	State 2
		tmp_i : 1
		zext_ln33 : 2
		sub_ln33_1 : 3
		select_ln33 : 4
	State 3
		empty : 1
		cast47_cast_i : 1
		cast48_cast_i : 2
		bound49_i : 3
	State 4
	State 5
	State 6
	State 7
		bound103_i : 1
	State 8
	State 9
	State 10
	State 11
	State 12
		icmp_ln33 : 1
		add_ln33 : 1
		icmp_ln34 : 1
		icmp_ln35_1 : 1
		select_ln33_2 : 2
		or_ln35 : 3
		empty_21 : 1
		tmp_20 : 2
		empty_22 : 3
		br_ln33 : 4
		add_ln35_1 : 1
		select_ln35_4 : 3
		add_ln34 : 1
		select_ln34 : 2
	State 13
		shl_ln39 : 1
		zext_ln36 : 1
		add_ln39 : 2
		icmp_ln37 : 1
		and_ln33 : 2
		icmp_ln36 : 1
		and_ln33_1 : 2
		select_ln35 : 1
		select_ln35_1 : 1
		and_ln35 : 2
		and_ln35_1 : 2
		add_ln35 : 2
		or_ln39 : 2
		or_ln39_1 : 2
		select_ln39_1 : 2
		shl_ln39_1 : 3
		select_ln39_2 : 2
		xor_ln39 : 2
		or_ln39_2 : 2
		or_ln39_3 : 2
		and_ln39 : 2
		select_ln35_2 : 2
		add_ln36 : 3
		or_ln36 : 2
		or_ln36_1 : 2
		zext_ln36_1 : 4
		add_ln39_3 : 5
		select_ln36_1 : 4
		add_ln37 : 1
		ii : 2
		add_ln36_1 : 1
		select_ln36_2 : 2
	State 14
	State 15
	State 16
	State 17
	State 18
		shl_ln_i : 1
		add_ln39_1 : 2
		tmp_15 : 3
		sub_ln39 : 3
		tmp_31_i : 4
		zext_ln39 : 5
		sub_ln39_1 : 6
		tmp_32_i : 3
		zext_ln39_1 : 4
		select_ln39 : 7
		add_ln33_1 : 1
		shl_ln39_mid1_i : 2
		select_ln33_1 : 3
		sub_ln39_2 : 3
		tmp_33_i : 4
		select_ln33_3 : 2
		sub_ln39_4 : 4
		tmp_35_i : 5
		add_ln39_2 : 4
		add_ln39_4 : 4
	State 19
		sub_ln39_3 : 1
		zext_ln39_3 : 1
		sub_ln39_5 : 1
		zext_ln39_5 : 1
		tmp_39_i : 1
		zext_ln39_6 : 2
		sub_ln39_7 : 3
		zext_ln39_7 : 1
		tmp_41_i : 1
		zext_ln39_8 : 2
		sub_ln39_9 : 3
		zext_ln39_9 : 1
		select_ln39_3 : 4
		select_ln39_4 : 4
		select_ln39_5 : 2
		select_ln39_6 : 2
		select_ln33_4 : 3
		select_ln35_3 : 4
		select_ln39_7 : 5
		select_ln36 : 6
		sext_ln36 : 7
		add_ln176 : 8
	State 20
		A_p_V_addr : 1
		A_p_V_addr_1_i_rd_req : 2
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_382          |    5    |   297   |    89   |
|          |           grp_fu_394          |    2    |   441   |   249   |
|    mul   |           grp_fu_701          |    4    |   231   |    49   |
|          |           grp_fu_705          |    4    |   231   |    49   |
|          |           grp_fu_709          |    4    |   231   |    49   |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln33_fu_353      |    0    |    0    |    25   |
|          |      select_ln33_2_fu_435     |    0    |    0    |    2    |
|          |      select_ln35_4_fu_472     |    0    |    0    |    44   |
|          |       select_ln34_fu_486      |    0    |    0    |    75   |
|          |       select_ln35_fu_539      |    0    |    0    |    32   |
|          |      select_ln35_1_fu_546     |    0    |    0    |    32   |
|          |      select_ln39_1_fu_586     |    0    |    0    |    9    |
|          |      select_ln39_2_fu_600     |    0    |    0    |    32   |
|          |      select_ln35_2_fu_630     |    0    |    0    |    32   |
|          |      select_ln36_1_fu_665     |    0    |    0    |    9    |
|          |           ii_fu_679           |    0    |    0    |    4    |
|  select  |      select_ln36_2_fu_693     |    0    |    0    |    13   |
|          |       select_ln39_fu_774      |    0    |    0    |    28   |
|          |      select_ln33_1_fu_796     |    0    |    0    |    32   |
|          |      select_ln33_3_fu_819     |    0    |    0    |    24   |
|          |     select_ln39_3_fu_1004     |    0    |    0    |    28   |
|          |     select_ln39_4_fu_1012     |    0    |    0    |    28   |
|          |     select_ln39_5_fu_1020     |    0    |    0    |    28   |
|          |     select_ln39_6_fu_1028     |    0    |    0    |    28   |
|          |     select_ln33_4_fu_1036     |    0    |    0    |    28   |
|          |     select_ln35_3_fu_1042     |    0    |    0    |    28   |
|          |     select_ln39_7_fu_1049     |    0    |    0    |    28   |
|          |      select_ln36_fu_1056      |    0    |    0    |    28   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln33_fu_419        |    0    |    0    |   100   |
|          |       add_ln35_1_fu_466       |    0    |    0    |    44   |
|          |        add_ln34_fu_480        |    0    |    0    |    76   |
|          |        add_ln39_fu_504        |    0    |    0    |    32   |
|          |        add_ln35_fu_570        |    0    |    0    |    32   |
|          |        add_ln36_fu_638        |    0    |    0    |    9    |
|    add   |       add_ln39_3_fu_659       |    0    |    0    |    32   |
|          |        add_ln37_fu_673        |    0    |    0    |    6    |
|          |       add_ln36_1_fu_687       |    0    |    0    |    13   |
|          |       add_ln39_1_fu_721       |    0    |    0    |    32   |
|          |       add_ln33_1_fu_782       |    0    |    0    |    24   |
|          |       add_ln39_2_fu_847       |    0    |    0    |    32   |
|          |       add_ln39_4_fu_853       |    0    |    0    |    32   |
|          |       add_ln176_fu_1067       |    0    |    0    |    58   |
|----------|-------------------------------|---------|---------|---------|
|          |        sub_ln33_fu_325        |    0    |    0    |    32   |
|          |       sub_ln33_1_fu_344       |    0    |    0    |    24   |
|          |        sub_ln39_fu_734        |    0    |    0    |    32   |
|          |       sub_ln39_1_fu_754       |    0    |    0    |    27   |
|          |       sub_ln39_2_fu_803       |    0    |    0    |    32   |
|    sub   |       sub_ln39_4_fu_826       |    0    |    0    |    32   |
|          |       sub_ln39_3_fu_868       |    0    |    0    |    27   |
|          |       sub_ln39_5_fu_895       |    0    |    0    |    27   |
|          |       sub_ln39_6_fu_921       |    0    |    0    |    32   |
|          |       sub_ln39_7_fu_940       |    0    |    0    |    27   |
|          |       sub_ln39_8_fu_966       |    0    |    0    |    32   |
|          |       sub_ln39_9_fu_985       |    0    |    0    |    27   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln35_fu_400       |    0    |    0    |    20   |
|          |        icmp_ln33_fu_414       |    0    |    0    |    50   |
|          |        icmp_ln34_fu_425       |    0    |    0    |    50   |
|   icmp   |       icmp_ln35_1_fu_430      |    0    |    0    |    24   |
|          |        empty_22_fu_460        |    0    |    0    |    50   |
|          |        icmp_ln37_fu_515       |    0    |    0    |    9    |
|          |        icmp_ln36_fu_527       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |         or_ln35_fu_442        |    0    |    0    |    2    |
|          |         or_ln39_fu_576        |    0    |    0    |    2    |
|          |        or_ln39_1_fu_581       |    0    |    0    |    2    |
|    or    |        or_ln39_2_fu_614       |    0    |    0    |    2    |
|          |        or_ln39_3_fu_619       |    0    |    0    |    2    |
|          |         or_ln36_fu_644        |    0    |    0    |    2    |
|          |        or_ln36_1_fu_650       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |        and_ln33_fu_521        |    0    |    0    |    2    |
|          |       and_ln33_1_fu_533       |    0    |    0    |    2    |
|    and   |        and_ln35_fu_558        |    0    |    0    |    2    |
|          |       and_ln35_1_fu_564       |    0    |    0    |    2    |
|          |        and_ln39_fu_624        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |        xor_ln33_fu_510        |    0    |    0    |    2    |
|    xor   |        xor_ln35_fu_553        |    0    |    0    |    2    |
|          |        xor_ln39_fu_608        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          | A_p_V_offset_read_read_fu_170 |    0    |    0    |    0    |
|   read   |       N_read_read_fu_176      |    0    |    0    |    0    |
|          |       tmp_V_read_fu_197       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln133_write_fu_182   |    0    |    0    |    0    |
|          |    write_ln39_write_fu_202    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_190      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           tmp_fu_297          |    0    |    0    |    0    |
|          |        tmp_28_i_fu_315        |    0    |    0    |    0    |
|          |          tmp_i_fu_330         |    0    |    0    |    0    |
|          |        tmp_31_i_fu_740        |    0    |    0    |    0    |
|          |        tmp_32_i_fu_760        |    0    |    0    |    0    |
|partselect|        tmp_33_i_fu_809        |    0    |    0    |    0    |
|          |        tmp_35_i_fu_832        |    0    |    0    |    0    |
|          |        tmp_36_i_fu_901        |    0    |    0    |    0    |
|          |        tmp_39_i_fu_926        |    0    |    0    |    0    |
|          |        tmp_40_i_fu_946        |    0    |    0    |    0    |
|          |        tmp_41_i_fu_971        |    0    |    0    |    0    |
|          |        tmp_42_i_fu_991        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_14_fu_307         |    0    |    0    |    0    |
|          |         tmp_15_fu_726         |    0    |    0    |    0    |
| bitselect|         tmp_16_fu_858         |    0    |    0    |    0    |
|          |         tmp_17_fu_885         |    0    |    0    |    0    |
|          |         tmp_18_fu_914         |    0    |    0    |    0    |
|          |         tmp_19_fu_959         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln33_fu_340       |    0    |    0    |    0    |
|          |       zext_ln33_1_fu_350      |    0    |    0    |    0    |
|          |      cast47_cast_i_fu_374     |    0    |    0    |    0    |
|          |      cast48_cast_i_fu_378     |    0    |    0    |    0    |
|          |     cast101_cast_i_fu_388     |    0    |    0    |    0    |
|          |     cast102_cast_i_fu_391     |    0    |    0    |    0    |
|          |    zext_ln32_cast_i_fu_405    |    0    |    0    |    0    |
|          |        bound5_i_fu_408        |    0    |    0    |    0    |
|          |     bound49_cast_i_fu_411     |    0    |    0    |    0    |
|          |        zext_ln36_fu_500       |    0    |    0    |    0    |
|   zext   |       zext_ln36_1_fu_655      |    0    |    0    |    0    |
|          |        zext_ln39_fu_750       |    0    |    0    |    0    |
|          |       zext_ln39_1_fu_770      |    0    |    0    |    0    |
|          |       zext_ln39_2_fu_865      |    0    |    0    |    0    |
|          |       zext_ln39_3_fu_881      |    0    |    0    |    0    |
|          |       zext_ln39_4_fu_892      |    0    |    0    |    0    |
|          |       zext_ln39_5_fu_910      |    0    |    0    |    0    |
|          |       zext_ln39_6_fu_936      |    0    |    0    |    0    |
|          |       zext_ln39_7_fu_955      |    0    |    0    |    0    |
|          |       zext_ln39_8_fu_981      |    0    |    0    |    0    |
|          |      zext_ln39_9_fu_1000      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln33_fu_360       |    0    |    0    |    0    |
|   sext   |          empty_fu_370         |    0    |    0    |    0    |
|          |       sext_ln36_fu_1063       |    0    |    0    |    0    |
|          |       sext_ln176_fu_1072      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        tmp_29_i_fu_363        |    0    |    0    |    0    |
|          |         tmp_20_fu_452         |    0    |    0    |    0    |
|bitconcatenate|        shl_ln_i_fu_713        |    0    |    0    |    0    |
|          |     shl_ln39_mid1_i_fu_788    |    0    |    0    |    0    |
|          |        tmp_34_i_fu_874        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |        empty_21_fu_448        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        shl_ln39_fu_494        |    0    |    0    |    0    |
|    shl   |       shl_ln39_1_fu_594       |    0    |    0    |    0    |
|          |       shl_ln39_2_fu_842       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    19   |   1431  |   2221  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    A_p_V_addr_reg_1328    |   512  |
|      N_read_reg_1087      |   32   |
|     add_ln176_reg_1323    |   60   |
|    add_ln33_1_reg_1282    |   24   |
|     add_ln33_reg_1173     |   100  |
|     add_ln35_reg_1227     |   32   |
|    add_ln39_2_reg_1309    |   32   |
|    add_ln39_3_reg_1242    |   32   |
|    add_ln39_4_reg_1316    |   32   |
|     add_ln39_reg_1217     |   32   |
|    and_ln35_1_reg_1222    |    1   |
|     and_ln39_reg_1232     |    1   |
|    bound103_i_reg_1164    |   100  |
|  bound49_cast_i_reg_1159  |   76   |
|     bound49_i_reg_1128    |   75   |
|     bound5_i_reg_1154     |   44   |
|  cast101_cast_i_reg_1134  |   100  |
|  cast102_cast_i_reg_1139  |   100  |
|   cast47_cast_i_reg_1118  |   75   |
|   cast48_cast_i_reg_1123  |   75   |
|     empty_22_reg_1203     |    1   |
|       empty_reg_1113      |   43   |
|      ib_0_i_i_reg_286     |   24   |
|     icmp_ln33_reg_1169    |    1   |
|     icmp_ln34_reg_1178    |    1   |
|     icmp_ln35_reg_1144    |    1   |
|      ii_0_i_i_reg_275     |    4   |
|        ii_reg_1252        |    4   |
|indvar_flatten160_i_reg_209|   100  |
| indvar_flatten44_i_reg_231|   44   |
| indvar_flatten98_i_reg_220|   76   |
|  indvar_flatten_i_reg_253 |   13   |
|      k_0_i_i_reg_264      |    9   |
|      kb_0_i_i_reg_242     |   32   |
|    mul_ln39_1_reg_1267    |   32   |
|    mul_ln39_2_reg_1272    |   32   |
|     mul_ln39_reg_1262     |   32   |
|      or_ln35_reg_1196     |    1   |
|   select_ln33_1_reg_1288  |   32   |
|   select_ln33_2_reg_1188  |    1   |
|   select_ln33_3_reg_1299  |   24   |
|    select_ln33_reg_1105   |   25   |
|    select_ln34_reg_1212   |   76   |
|   select_ln35_2_reg_1237  |   32   |
|   select_ln35_4_reg_1207  |   44   |
|   select_ln36_1_reg_1247  |    9   |
|   select_ln36_2_reg_1257  |   13   |
|    select_ln39_reg_1277   |   28   |
|      tmp_14_reg_1095      |    1   |
|     tmp_28_i_reg_1100     |   24   |
|     tmp_33_i_reg_1294     |   27   |
|     tmp_35_i_reg_1304     |   27   |
|       tmp_V_reg_1334      |   512  |
|        tmp_reg_1082       |   58   |
| zext_ln32_cast_i_reg_1149 |   60   |
+---------------------------+--------+
|           Total           |  2978  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_190 |  p1  |   2  |  512 |  1024  ||    9    |
|     grp_fu_382     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_382     |  p1  |   2  |  43  |   86   ||    9    |
|     grp_fu_394     |  p0  |   2  |  25  |   50   ||    9    |
|     grp_fu_394     |  p1  |   2  |  75  |   150  ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  1374  ||  3.015  ||    45   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   19   |    -   |  1431  |  2221  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   45   |
|  Register |    -   |    -   |  2978  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   19   |    3   |  4409  |  2266  |
+-----------+--------+--------+--------+--------+
