[TOC]

# 8.1变模计数器的设计

![image-20230221154838630](https://mypic-1312707183.cos.ap-nanjing.myqcloud.com/image-20230221154838630.png)

```verilog
module Var_Counter(CP, CLR_, En, SW, Q);
    input CP, CLR_, En;
    input [1:0] SW;
    output reg [3:0] Q;
    always@(posedge CP or negedge CLR_) begin
        if (!CLR_)
            Q<= 4'd0;
        else if (En)
        case (SW)
            2'b00:
                if (Q >= 4'd5)
                    Q <= 4'd0;
                else
                    Q <= Q + 1'd1;
            2'b01:
                if (Q >= 4'd7)
                    Q <= 4'd0;
                else
                    Q <= Q + 1'd1;
            2'b10:
                if (Q >= 4'd9)
                    Q <= 4'd0;
                else
                    Q <= Q + 1'd1;
            2'b11:
                if (Q >= 4'd14)
                    Q <= 4'd0;
                else
                    Q <= Q + 1'd1;
            default:
                Q <= 4'd0;
        endcase
    end
endmodule
```

```verilog
module CounterDisplay_top(KEY, SW, LEDG, HEX1, HEX0);
    input [1:0]	KEY;
    input [2:0] SW;
    output [3:0] LEDG;
    output [6:0] HEX0, HEX1;
    wire [3:0] BCD1, BCD0, Q;
    wire CP, CLR_, EN;
    assign CP = KEY[0];
    assign CLR_=KEY[1];
    assign EN = SW[2];
    assign LEDG = Q;
    Var_Counter B0(CP, CLR_, EN, SW[1:0], Q);
    _4bitBIN2bcd B1(.Bin(Q), .BCD1(BCD1), .BCD0(BCD0));
    SEG7_LUT	u0(.oSEG(HEX0), .iDIG(BCD0));
    SEG7_LUT	u1(HEX1, BCD1);
endmodule

```

# 8.2 移动显示字符的设计

![image-20230221155057555](https://mypic-1312707183.cos.ap-nanjing.myqcloud.com/image-20230221155057555.png)

![image-20230221155108498](https://mypic-1312707183.cos.ap-nanjing.myqcloud.com/image-20230221155108498.png)

```verilog
module Hello7seg(char, display);
    input [2:0]	char;
    output reg [0:6] display;

    always@(char)
    case(char)
        3'h0:
            display = 7'b1001000;	//'H'
        3'h1:
            display = 7'b0110000;		//'E'
        3'h2:
            display = 7'b1110001;		//'L'
        3'h3:
            display = 7'b1110001;		//'L'
        4'h4:
            display = 7'b0000001;	//'O'
        default:
            display = 7'b1111111;	//'  '
    endcase
endmodule
```

```verilog
module Modulo_counter(CP, RSTn, En, Q, Carry_out);
    parameter N=4;
    parameter MOD=16;
    input CP, RSTn, En;
    output Carry_out;
    output reg [N-1:0] Q;
    always@(posege CP or negedge RSTn)
        if (!RSTn)
            Q <= 0;
        else if (En) begin
            if (Q == MOD-1)
                Q<= 0;
            else
                Q <= Q + 1'b1;
        end
    assign Carry_out = (Q == MOD-1);
endmodule

```

```verilog

module Hello_Display(CLOCK_50, KEY, HEX7, HEX6, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0);
    input CLOCK_50;
    input KEY;
    output [6:0] HEX7, HEX6, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
    wire [2:0] Cnt_7, Cnt_6, Cnt_5, Cnt_4, Cnt_3, Cnt_2, Cnt_1, Cnt_0;
    wire [2:0] Count;
    wire One_second_enable;
    Modulo_Counter slow_clock(
                       .CP(CLOCK_50),
                       .RSTn(KEY),
                       .En(1’b1),
                       .Q(),
                       .Carry_out(One_second_enable));
    defparam slow_clock.N=27;
    defparam slow_clock.MOD=50000000;
    Modulo_counter Counter8(
                       .CP(CLOCK_50),
                       .RSTn(KEY),
                       .En(One_second_enable),
                       .Q(Count),
                       .Carry_out());
    defparam Counter8.N=3;
    defparam Counter8.MOD=8;
    assign Cnt_7 = Count;
    assign Cnt_6 = Count + 3’b001;
    assign Cnt_5 = Count + 3’b010;
    assign Cnt_4 = Count + 3’b011;
    assign Cnt_3 = Count + 3’b100;
    assign Cnt_2 = Count + 3’b101;
    assign Cnt_1 = Count + 3’b110;
    assign Cnt_0 = Count + 3’b111;
    Hello7seg digit_7(Cnt_7, HEX7);
    Hello7seg digit_6(Cnt_6, HEX6);
    Hello7seg digit_5(Cnt_5, HEX5);
    Hello7seg digit_4(Cnt_4, HEX4);
    Hello7seg digit_3(Cnt_3, HEX3);
    Hello7seg digit_2(Cnt_2, HEX2);
    Hello7seg digit_1(Cnt_1, HEX1);
    Hello7seg digit_0(Cnt_0, HEX0);
endmodule
```

将模8的计数器及加法器改为移位寄存器：

```verilog
	always(posedge CLOCK_50 or negedge KEY)
	begin
		if (!KEY)
			{Cnt_7,	Cnt_6, Cnt_5, Cnt_4, Cnt_3, Cnt_2, Cnt_1, Cnt_0} <= {3’d0, 3’d1, 3’d2, 3’d3, 3’d4, 3’d5, 3’d6, 3’d7};
		else if (One_second_enable)
			{Cnt_7,	Cnt_6, Cnt_5, Cnt_4, Cnt_3, Cnt_2, Cnt_1, Cnt_0} <= {Cnt_6, Cnt_5, Cnt_4, Cnt_3, Cnt_2, Cnt_1, Cnt_0, Cnt_7};
	end
```

# 8.3 分频器的设计

![image-20230221155302957](https://mypic-1312707183.cos.ap-nanjing.myqcloud.com/image-20230221155302957.png)

```verilog
module Fre_Division(CP, CLR_, SW_Fre, SW_Duty, CP_out);
    input CP, CLR_;
    input [2:0] SW_Fre;
    input [1:0] SW_Duty;
    output reg CP_out;
    reg [7:0] Division;
    reg [6:0] Pulse;
    reg [6:0] Count;

    always@(*) begin
        case(SW_Fre)
            3'b000:
                Division = 8'd4;
            3'b001:
                Division = 8'd8;
            3'b010:
                Division = 8'd16;
            3'b011:
                Division = 8'd32;
            3'b100:
                Division = 8'd64;
            3'b101:
                Division	= 8'd128;
            default:
                Division = 8'bxxxxxxxx;
        endcase
    end

    always@(SW_Duty or Division) begin
        case(SW_Duty)
            2'b01:
                Pulse = Division*3/4;
            2'b10:
                Pulse = Division/4;
            2'b11:
                Pulse = Division/8;
            default:
                Pulse = Division/2;
        endcase
    end
    always@(posedge CP or negedge CLR_) begin
        if (!CLR_) begin
            Count <= 0;
            CP_out <= 1'b0;
            else begin
                if (count >= Division -1'b1)
                    Count <= 0;
                else
                    Count <= Count + 1'b1;

                if (Count < Pulse)
                    CP_out <= 1'b1;
                else
                    CP_out <= 1'b0;
            end
        end
    end//课件这里少了一个end
endmodule
```

# 8.4 篮球竞赛30秒定时器的设计

![image-20230221155511648](https://mypic-1312707183.cos.ap-nanjing.myqcloud.com/image-20230221155511648.png)

```verilog
module Divider50MHz(CR,CLK_50M, CLK_1HzOut);
    parameter N=25;
    parameter CLK_Freq = 50000000;
    parameter OUT_Freq = 1;
    input	CR,CLK_50M;
    output reg CLK_1HzOut;
    reg [N-1:0] Count_DIV; //内部节点
    always @(posedge CLK_50M or negedge CR)  begin
        if(!CR)  begin
            CLK_1HzOut <= 0;
            Count_DIV <= 0;
        end
        else  begin
            if( Count_DIV < (CLK_Freq/(2*OUT_Freq)-1))
                Count_DIV <= Count_DIV+1'b1;
            else begin
                Count_DIV    <=	0;
                CLK_1HzOut  <=  ~CLK_1HzOut;
            end
        end
    end
endmodule
```

```verilog
module Basketball(TimerH, TimerL, Alarm, nRST, nPAUSE,CP);
    input nRST, nPAUSE, CP;
    output reg [3:0] TimerH, TimerL;
    output Alarm;
    assign Alarm = ({TimerH, TimerL} == 8'h00)&(nRST==1'b1));
    always@(posedge CP or negedge nRST or negedge nPAUSE) begin
        if (!nRST)
            {TimerH, TimerL} <= 8'h30;
        else if (~nPAUSE)
            {TimerH, TimerL} <= {TimerH, TimerL};
        else if  ({TimerH, TimerL} == 8'h00)
            {TimerH, TimerL} <= {TimerH, TimerL};
        else if (TimerL == 4'h0 ) begin
            TimerH <= TimerH – 1'b1;
            TimerL <= 4'h9;
        end
        else begin
            TimerH <= TimerH；
                   TimerL <= TimerL -1'b1;
        end
    end
endmodule
```

## 8.4 篮球竞赛30秒定时器的设计(修改）

```verilog
module Basketball(TimerH, TimerL, Alarm, nRST, nPAUSE,CP);
    input nRST, nPAUSE, CP;
    output reg [3:
                0] TimerH, TimerL;
    output Alarm;
    assign Alarm = ({TimerH, TimerL} == 8'h00);
    always@(posedge CP or negedge nRST) begin
        if (!nRST)
            {TimerH, TimerL} <= 8'h30;
        else if (nPAUSE) begin
            if (TimerL == 4'h0 && TimerH != 4'h0) begin
                TimerH <= TimerH – 1'b1;
                TimerL <= 4'h9;
            end
            else if ({TimerH, TimerL} != 8'h00) begin
                TimerH <= TimerH；
                       TimerL <= TimerL -1'b1;
            end
        end
    end//课件这里漏了一个end
endmodule
```

```verilog
module Basketball_top(oSEG0, oSEG1, Alarm, nRST, PAUSE, CP);
    input CP, nRST, PAUSE;
    output [6:
            0] oSEG0, oSEG1;
    wire CLK_1Hz;
    wire [3:
          0] TimerH, TimerL;
    Divider_50MHz U0(
                      .CLK_50M(CP),
                      .nCLR(nRST),
                      .CLK_1HzOut(CLK_1Hz));
    Basketball U1(
                   .TimerH(TimerH),
                   .TimerL(TimerL),
                   .Alarm(Alarm),
                   .nRST(nRST),
                   .PAUSE(PAUSE),
                   .CP(CLK_1Hz));
    SEG7_LUT U2(
                 .oSEG(oSEG0),
                 .iDIG(TimerL));
    SEG7_LUT U3(
                 .oSEG(oSEG1),
                 .iDIG(TimerH));
endmodule
```

## 8.4 篮球竞赛30秒定时器的设计（同步设计）

```verilog
module clock_en_generator(CP, RSTn, clock_enable);
    parameter N=25;
    parameter MOD=50000000;
    input CP, RSTn;
    output clock_enable;
    reg [N-1:
         0] cnt;
    always@(posege CP or negedge RSTn)
        if (!RSTn)						cnt <= 0;
        else if (cnt == MOD-1) 	cnt<= 0;
        else
            cnt <= cnt + 1'b1;

    assign clock_enable = (cnt == MOD-1) ? 1'b1: 1'b0;
endmodule
```

```verilog
module Basketball(TimerH, TimerL, Alarm, clock_enable,  nRST, nPAUSE,CP);
    input clock_enable, nRST, nPAUSE, CP;
    output reg [3:
                0] TimerH, TimerL;
    output Alarm;
    assign Alarm = ({TimerH, TimerL} == 8'h00);
    always@(posedge CP or negedge nRST) begin
        if (!nRST)
            {TimerH, TimerL} <= 8'h30;
        else if (nPAUSE && clock_enable) begin
            if (TimerL == 4'h0 && TimerH != 4'h0) begin
                TimerH <= TimerH – 1'b1;
                TimerL <= 4'h9;
            end
            else if ({TimerH, TimerL} != 8'h00) begin
                TimerH <= TimerH；
                       TimerL <= TimerL -1'b1;
            end
        end
    end
endmodule
```

```verilog
module Basketball_top(oSEG0, oSEG1, Alarm, nRST, PAUSE, CP);
    input CP, nRST, PAUSE;
    output [6:
            0] oSEG0, oSEG1;
    wire clock_enable;
    wire [3:
          0] TimerH, TimerL;
    clock_en_generator U0(
                           .CLK_50M(CP),
                           .nCLR(nRST),
                           .clock_enable(clock_enable));
    Basketball U1(
                   .TimerH(TimerH),
                   .TimerL(TimerL),
                   .Alarm(Alarm),
                   .clock_enable(clock_enable),
                   .nRST(nRST),
                   .PAUSE(PAUSE),
                   .CP(CP));
    SEG7_LUT U2(
                 .oSEG(oSEG0),
                 .iDIG(TimerL));
    SEG7_LUT U3(
                 .oSEG(oSEG1),
                 .iDIG(TimerH));
endmodule
```

