Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Multiplier_TB_behav xil_defaultlib.Multiplier_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 8 for port 'Q' [Z:/Documents/git/CPE-133/Lab-7-Multiplier/Lab-7-Multiplier/Lab-7-Multiplier.srcs/sources_1/new/Multiplier.sv:59]
WARNING: [VRFC 10-3091] actual bit length 20 differs from formal bit length 14 for port 'cnt1' [Z:/Documents/git/CPE-133/Lab-7-Multiplier/Lab-7-Multiplier/Lab-7-Multiplier.srcs/sources_1/new/Multiplier.sv:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ShiftRegister
Compiling module xil_defaultlib.Multiplier_FSM
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.cnt_convert_14b
Compiling module xil_defaultlib.cnt_convert_7b
Compiling module xil_defaultlib.clk_divder
Compiling module xil_defaultlib.univ_sseg
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.Multiplier_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Multiplier_TB_behav
