id: WU-2149
title: SDK signal and memory sync port interfaces
lane: 'Framework: Core Lifecycle'
type: feature
status: in_progress
priority: P1
created: 2026-02-25
code_paths:
  - packages/@lumenflow/control-plane-sdk/src/signal-sync-port.ts
  - packages/@lumenflow/control-plane-sdk/src/index.ts
tests:
  manual:
    - pnpm gates
  unit:
    - packages/@lumenflow/control-plane-sdk/__tests__/signal-sync-port.test.ts
  e2e: []
artifacts:
  - .lumenflow/stamps/WU-2149.done
dependencies: []
initiative: INIT-040
phase: 2
plan: lumenflow://plans/clever-whistling-lobster.md
spec_refs:
  - /home/USER/.claude/plans/clever-whistling-lobster.md
risks: []
notes: (auto) Add implementation notes, rollout context, or a short summary of the plan/conversation.
requires_review: false
assigned_to: tom@hellm.ai
exposure: backend-only
escalation_triggers: []
requires_human_escalation: false
requires_cso_approval: false
requires_cto_approval: false
requires_design_approval: false
description: Add SignalSyncPort, MemorySyncPort, and ControlPlaneSyncPortV2 interfaces to
  control-plane-sdk. Define all input/output types for push/pull signals, register/list/deregister
  sessions, and bidirectional memory sync.
acceptance:
  - SignalSyncPort interface with pushSignals, pullSignals, registerSession, deregisterSession,
    listSessions
  - MemorySyncPort interface with syncMemory
  - ControlPlaneSyncPortV2 extends both plus existing ControlPlaneSyncPort
  - All input/output types exported
  - pnpm gates passes
claimed_mode: worktree
worktree_path: worktrees/framework-core-lifecycle-wu-2149
claimed_at: 2026-03-01T22:50:26.083Z
baseline_main_sha: 03ce88e0a75e1dbbd336d85bb681fb7b04ed635b
session_id: 85806c27-b411-4939-a4c5-a0f96add0842
approved_by:
  - tom@hellm.ai
approved_at: 2026-03-01T22:50:26.095Z
