{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710830960221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710830960221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 00:49:20 2024 " "Processing started: Tue Mar 19 00:49:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710830960221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1710830960221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clk_divider -c clk_divider_counter --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off clk_divider -c clk_divider_counter --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1710830960222 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1710830960642 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1710830960642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider_tb " "Found entity 1: clk_divider_tb" {  } { { "clk_divider_tb.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/clk_divider/clk_divider_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710830968093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710830968093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daveo/onedrive/documentos/school/uni_s.4/logic/verilog_labs/7segment_display/segmentos_7.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daveo/onedrive/documentos/school/uni_s.4/logic/verilog_labs/7segment_display/segmentos_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 segmentos_7 " "Found entity 1: segmentos_7" {  } { { "../7segment_display/segmentos_7.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/7segment_display/segmentos_7.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710830968096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710830968096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/clk_divider/counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710830968099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710830968099 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_divider.v(23) " "Verilog HDL information at clk_divider.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "clk_divider.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/clk_divider/clk_divider.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1710830968103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/clk_divider/clk_divider.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710830968104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710830968104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 seq_example_with_clk_divider " "Found entity 1: seq_example_with_clk_divider" {  } { { "clk_divider_counter.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/clk_divider/clk_divider_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710830968108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710830968108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "unidades UNIDADES top_wrapper.v(21) " "Verilog HDL Declaration information at top_wrapper.v(21): object \"unidades\" differs only in case from object \"UNIDADES\" in the same scope" {  } { { "top_wrapper.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/clk_divider/top_wrapper.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1710830968111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "decenas DECENAS top_wrapper.v(22) " "Verilog HDL Declaration information at top_wrapper.v(22): object \"decenas\" differs only in case from object \"DECENAS\" in the same scope" {  } { { "top_wrapper.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/clk_divider/top_wrapper.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1710830968111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "centenas CENTENAS top_wrapper.v(23) " "Verilog HDL Declaration information at top_wrapper.v(23): object \"centenas\" differs only in case from object \"CENTENAS\" in the same scope" {  } { { "top_wrapper.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/clk_divider/top_wrapper.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1710830968111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_wrapper " "Found entity 1: top_wrapper" {  } { { "top_wrapper.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/clk_divider/top_wrapper.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710830968112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710830968112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/contador_updown.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/contador_updown.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_updown " "Found entity 1: contador_updown" {  } { { "output_files/contador_updown.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/clk_divider/output_files/contador_updown.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710830968115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710830968115 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clk_divider_tb " "Elaborating entity \"clk_divider_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1710830968166 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk_tb clk_divider_tb.v(20) " "Verilog HDL warning at clk_divider_tb.v(20): assignments to clk_tb create a combinational loop" {  } { { "clk_divider_tb.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/clk_divider/clk_divider_tb.v" 20 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1710830968167 "|clk_divider_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "clk_divider_tb.v(34) " "Verilog HDL warning at clk_divider_tb.v(34): ignoring unsupported system task" {  } { { "clk_divider_tb.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/clk_divider/clk_divider_tb.v" 34 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1710830968167 "|clk_divider_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:clk_tbDUT " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:clk_tbDUT\"" {  } { { "clk_divider_tb.v" "clk_tbDUT" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/clk_divider/clk_divider_tb.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710830968183 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_tb " "Net \"clk_tb\" is missing source, defaulting to GND" {  } { { "clk_divider_tb.v" "clk_tb" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/clk_divider/clk_divider_tb.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710830968193 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710830968193 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/clk_divider/output_files/clk_divider_counter.map.smsg " "Generated suppressed messages file C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/clk_divider/output_files/clk_divider_counter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1710830968245 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710830968254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 00:49:28 2024 " "Processing ended: Tue Mar 19 00:49:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710830968254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710830968254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710830968254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1710830968254 ""}
