cocci_test_suite() {
	struct mdp5_cfg *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 933 */;
	struct mdp5_hw_mixer *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 880 */;
	struct drm_private_state *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 86 */;
	const enum mdp5_pipe cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 826 */[];
	struct drm_atomic_state *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 82 */;
	struct mdp5_hw_pipe *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 808 */;
	uint32_t cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 802 */;
	const uint32_t *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 801 */;
	const enum mdp5_pipe *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 801 */;
	int cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 800 */;
	u32 cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 658 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 601 */;
	ktime_t *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 600 */;
	int *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 599 */;
	unsigned int cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 598 */;
	struct drm_crtc *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 586 */;
	struct clk *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 573 */;
	struct device *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 572 */;
	bool cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 570 */;
	const char *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 570 */;
	struct platform_device *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 569 */;
	struct clk **cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 569 */;
	u32 *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 554 */;
	enum drm_plane_type cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 502 */;
	struct drm_plane *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 501 */;
	struct drm_plane *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 474 */[MAX_BASES];
	struct mdp5_ctl_manager *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 386 */;
	const int cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 366 */;
	const enum mdp5_intf_type *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 365 */;
	const struct mdp5_cfg_hw *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 363 */;
	struct msm_drm_private *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 349 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 348 */;
	struct mdp5_ctl *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 346 */;
	struct mdp5_interface *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 345 */;
	struct mdp5_kms *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 344 */;
	struct drm_encoder *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 344 */;
	const struct mdp_kms_funcs cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 278 */;
	struct drm_minor *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 260 */;
	unsigned long cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 26 */;
	struct drm_info_list cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 256 */[];
	struct drm_printer cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 244 */;
	struct drm_info_node *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 240 */;
	struct seq_file *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 238 */;
	struct msm_gem_address_space *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 222 */;
	long cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 193 */;
	struct mdp5_global_state *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 185 */;
	struct msm_kms *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 182 */;
	unsigned cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 182 */;
	void cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 182 */;
	const struct drm_private_state_funcs cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 122 */;
	void __exit cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 1166 */;
	void __init cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 1160 */;
	struct platform_driver cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 1150 */;
	const struct of_device_id cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 1142 */[];
	struct drm_private_obj *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 114 */;
	const struct dev_pm_ops cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 1138 */;
	struct icc_path *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 1070 */;
	const struct component_ops cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 1063 */;
	void *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c 1045 */;
}
