{
  "Top": "conv",
  "RtlTop": "conv",
  "RtlPrefix": "",
  "RtlSubPrefix": "conv_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "strm_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<128>, 0, 0, 0>, 0>&",
      "srcSize": "256",
      "hwRefs": [{
          "type": "interface",
          "interface": "strm_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "strm_out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_int<128>, 0, 0, 0>, 0>&",
      "srcSize": "256",
      "hwRefs": [{
          "type": "interface",
          "interface": "strm_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "numFilters": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_BUS1",
          "name": "numFilters",
          "usage": "data",
          "direction": "in"
        }]
    },
    "numKernels": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_BUS1",
          "name": "numKernels",
          "usage": "data",
          "direction": "in"
        }]
    },
    "inputMapSizeX": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_BUS1",
          "name": "inputMapSizeX",
          "usage": "data",
          "direction": "in"
        }]
    },
    "inputMapSizeY": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_BUS1",
          "name": "inputMapSizeY",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ctrl": {
      "index": "6",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_BUS1",
          "name": "ctrl",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -display_name=mixed_conv_w4",
      "config_export -format=ip_catalog",
      "config_export -output=\/home\/pferreira\/HwSw\/Vivado\/IPs",
      "config_export -rtl=verilog",
      "config_export -version=1.7"
    ],
    "DirectiveTcl": ["set_directive_top conv -name conv"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "conv"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "0",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "conv",
    "Version": "1.7",
    "DisplayName": "mixed_conv_w4",
    "Revision": "2113519199",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_conv_1_7.zip"
  },
  "Files": {
    "CSource": ["..\/..\/sources\/mixed_conv_w4\/mixed_conv.cpp"],
    "Vhdl": [
      "impl\/vhdl\/conv_bias_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/conv_BUS1_s_axi.vhd",
      "impl\/vhdl\/conv_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP.vhd",
      "impl\/vhdl\/conv_conv_Pipeline_ReadActivationsLOOP.vhd",
      "impl\/vhdl\/conv_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1.vhd",
      "impl\/vhdl\/conv_conv_Pipeline_ReadWeightStreamsLOOP.vhd",
      "impl\/vhdl\/conv_conv_Pipeline_VITIS_LOOP_330_1.vhd",
      "impl\/vhdl\/conv_filter_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/conv_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/conv_inputMap_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/conv_mac_muladd_8ns_4s_12s_13_4_1.vhd",
      "impl\/vhdl\/conv_mac_muladd_8ns_4s_13s_14_4_1.vhd",
      "impl\/vhdl\/conv_mac_muladd_8ns_4s_32s_32_4_1.vhd",
      "impl\/vhdl\/conv_mac_muladd_9s_4s_13s_14_4_1.vhd",
      "impl\/vhdl\/conv_mac_muladd_9s_4s_14s_14_4_1.vhd",
      "impl\/vhdl\/conv_mac_muladd_9s_4s_32s_32_4_1.vhd",
      "impl\/vhdl\/conv_mul_3ns_3ns_6_1_1.vhd",
      "impl\/vhdl\/conv_mul_3ns_28ns_31_1_1.vhd",
      "impl\/vhdl\/conv_mul_3ns_30s_32_1_1.vhd",
      "impl\/vhdl\/conv_mul_3ns_31ns_34_1_1.vhd",
      "impl\/vhdl\/conv_mul_6ns_29s_32_1_1.vhd",
      "impl\/vhdl\/conv_mul_8ns_4s_12_1_1.vhd",
      "impl\/vhdl\/conv_mul_9s_4s_13_1_1.vhd",
      "impl\/vhdl\/conv_mul_10ns_2ns_12_1_1.vhd",
      "impl\/vhdl\/conv_mul_10ns_3ns_13_1_1.vhd",
      "impl\/vhdl\/conv_mul_10ns_34ns_44_1_1.vhd",
      "impl\/vhdl\/conv_mul_10ns_44ns_54_1_1.vhd",
      "impl\/vhdl\/conv_mul_10ns_54ns_64_1_1.vhd",
      "impl\/vhdl\/conv_mul_13ns_3ns_16_1_1.vhd",
      "impl\/vhdl\/conv_mul_16ns_30s_32_1_1.vhd",
      "impl\/vhdl\/conv_mul_30s_3ns_32_1_1.vhd",
      "impl\/vhdl\/conv_mul_30s_32s_32_1_1.vhd",
      "impl\/vhdl\/conv_mul_32ns_2ns_34_1_1.vhd",
      "impl\/vhdl\/conv_mul_32s_2ns_32_1_1.vhd",
      "impl\/vhdl\/conv_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/conv_mux_53_32_1_1.vhd",
      "impl\/vhdl\/conv_regslice_both.vhd",
      "impl\/vhdl\/conv_sdiv_33ns_3ns_10_37_seq_1.vhd",
      "impl\/vhdl\/conv_urem_12ns_4ns_4_16_1.vhd",
      "impl\/vhdl\/conv.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/conv_bias_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/conv_BUS1_s_axi.v",
      "impl\/verilog\/conv_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP.v",
      "impl\/verilog\/conv_conv_Pipeline_ReadActivationsLOOP.v",
      "impl\/verilog\/conv_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1.v",
      "impl\/verilog\/conv_conv_Pipeline_ReadWeightStreamsLOOP.v",
      "impl\/verilog\/conv_conv_Pipeline_VITIS_LOOP_330_1.v",
      "impl\/verilog\/conv_filter_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/conv_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/conv_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/conv_hls_deadlock_idx4_monitor.v",
      "impl\/verilog\/conv_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/conv_inputMap_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/conv_mac_muladd_8ns_4s_12s_13_4_1.v",
      "impl\/verilog\/conv_mac_muladd_8ns_4s_13s_14_4_1.v",
      "impl\/verilog\/conv_mac_muladd_8ns_4s_32s_32_4_1.v",
      "impl\/verilog\/conv_mac_muladd_9s_4s_13s_14_4_1.v",
      "impl\/verilog\/conv_mac_muladd_9s_4s_14s_14_4_1.v",
      "impl\/verilog\/conv_mac_muladd_9s_4s_32s_32_4_1.v",
      "impl\/verilog\/conv_mul_3ns_3ns_6_1_1.v",
      "impl\/verilog\/conv_mul_3ns_28ns_31_1_1.v",
      "impl\/verilog\/conv_mul_3ns_30s_32_1_1.v",
      "impl\/verilog\/conv_mul_3ns_31ns_34_1_1.v",
      "impl\/verilog\/conv_mul_6ns_29s_32_1_1.v",
      "impl\/verilog\/conv_mul_8ns_4s_12_1_1.v",
      "impl\/verilog\/conv_mul_9s_4s_13_1_1.v",
      "impl\/verilog\/conv_mul_10ns_2ns_12_1_1.v",
      "impl\/verilog\/conv_mul_10ns_3ns_13_1_1.v",
      "impl\/verilog\/conv_mul_10ns_34ns_44_1_1.v",
      "impl\/verilog\/conv_mul_10ns_44ns_54_1_1.v",
      "impl\/verilog\/conv_mul_10ns_54ns_64_1_1.v",
      "impl\/verilog\/conv_mul_13ns_3ns_16_1_1.v",
      "impl\/verilog\/conv_mul_16ns_30s_32_1_1.v",
      "impl\/verilog\/conv_mul_30s_3ns_32_1_1.v",
      "impl\/verilog\/conv_mul_30s_32s_32_1_1.v",
      "impl\/verilog\/conv_mul_32ns_2ns_34_1_1.v",
      "impl\/verilog\/conv_mul_32s_2ns_32_1_1.v",
      "impl\/verilog\/conv_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/conv_mux_53_32_1_1.v",
      "impl\/verilog\/conv_regslice_both.v",
      "impl\/verilog\/conv_sdiv_33ns_3ns_10_37_seq_1.v",
      "impl\/verilog\/conv_urem_12ns_4ns_4_16_1.v",
      "impl\/verilog\/conv.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/conv_v1_7\/data\/conv.mdd",
      "impl\/misc\/drivers\/conv_v1_7\/data\/conv.tcl",
      "impl\/misc\/drivers\/conv_v1_7\/src\/Makefile",
      "impl\/misc\/drivers\/conv_v1_7\/src\/xconv.c",
      "impl\/misc\/drivers\/conv_v1_7\/src\/xconv.h",
      "impl\/misc\/drivers\/conv_v1_7\/src\/xconv_hw.h",
      "impl\/misc\/drivers\/conv_v1_7\/src\/xconv_linux.c",
      "impl\/misc\/drivers\/conv_v1_7\/src\/xconv_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/conv.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_BUS1": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_BUS1_",
      "paramPrefix": "C_S_AXI_BUS1_",
      "ports": [
        "s_axi_BUS1_ARADDR",
        "s_axi_BUS1_ARREADY",
        "s_axi_BUS1_ARVALID",
        "s_axi_BUS1_AWADDR",
        "s_axi_BUS1_AWREADY",
        "s_axi_BUS1_AWVALID",
        "s_axi_BUS1_BREADY",
        "s_axi_BUS1_BRESP",
        "s_axi_BUS1_BVALID",
        "s_axi_BUS1_RDATA",
        "s_axi_BUS1_RREADY",
        "s_axi_BUS1_RRESP",
        "s_axi_BUS1_RVALID",
        "s_axi_BUS1_WDATA",
        "s_axi_BUS1_WREADY",
        "s_axi_BUS1_WSTRB",
        "s_axi_BUS1_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "numFilters",
          "access": "W",
          "description": "Data signal of numFilters",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "numFilters",
              "access": "W",
              "description": "Bit 31 to 0 of numFilters"
            }]
        },
        {
          "offset": "0x18",
          "name": "numKernels",
          "access": "W",
          "description": "Data signal of numKernels",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "numKernels",
              "access": "W",
              "description": "Bit 31 to 0 of numKernels"
            }]
        },
        {
          "offset": "0x20",
          "name": "inputMapSizeX",
          "access": "W",
          "description": "Data signal of inputMapSizeX",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inputMapSizeX",
              "access": "W",
              "description": "Bit 31 to 0 of inputMapSizeX"
            }]
        },
        {
          "offset": "0x28",
          "name": "inputMapSizeY",
          "access": "W",
          "description": "Data signal of inputMapSizeY",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inputMapSizeY",
              "access": "W",
              "description": "Bit 31 to 0 of inputMapSizeY"
            }]
        },
        {
          "offset": "0x30",
          "name": "ctrl",
          "access": "W",
          "description": "Data signal of ctrl",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ctrl",
              "access": "W",
              "description": "Bit 31 to 0 of ctrl"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "numFilters"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "numKernels"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "inputMapSizeX"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "inputMapSizeY"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "ctrl"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_BUS1:strm_in:strm_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "strm_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "128",
      "portPrefix": "strm_in_",
      "ports": [
        "strm_in_TDATA",
        "strm_in_TKEEP",
        "strm_in_TLAST",
        "strm_in_TREADY",
        "strm_in_TSTRB",
        "strm_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "strm_in"
        }]
    },
    "strm_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "128",
      "portPrefix": "strm_out_",
      "ports": [
        "strm_out_TDATA",
        "strm_out_TKEEP",
        "strm_out_TLAST",
        "strm_out_TREADY",
        "strm_out_TSTRB",
        "strm_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "strm_out"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_BUS1_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_BUS1_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_BUS1_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_BUS1_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_BUS1_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_BUS1_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_BUS1_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "strm_in_TDATA": {
      "dir": "in",
      "width": "128"
    },
    "strm_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "strm_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "strm_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "strm_in_TKEEP": {
      "dir": "in",
      "width": "16"
    },
    "strm_in_TSTRB": {
      "dir": "in",
      "width": "16"
    },
    "strm_out_TDATA": {
      "dir": "out",
      "width": "128"
    },
    "strm_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "strm_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "strm_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "strm_out_TKEEP": {
      "dir": "out",
      "width": "16"
    },
    "strm_out_TSTRB": {
      "dir": "out",
      "width": "16"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "conv",
      "Instances": [
        {
          "ModuleName": "conv_Pipeline_VITIS_LOOP_330_1",
          "InstanceName": "grp_conv_Pipeline_VITIS_LOOP_330_1_fu_400"
        },
        {
          "ModuleName": "conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1",
          "InstanceName": "grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410"
        },
        {
          "ModuleName": "conv_Pipeline_ReadWeightStreamsLOOP",
          "InstanceName": "grp_conv_Pipeline_ReadWeightStreamsLOOP_fu_440"
        },
        {
          "ModuleName": "conv_Pipeline_ReadActivationsLOOP",
          "InstanceName": "grp_conv_Pipeline_ReadActivationsLOOP_fu_471"
        },
        {
          "ModuleName": "conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP",
          "InstanceName": "grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498"
        }
      ]
    },
    "Info": {
      "conv_Pipeline_VITIS_LOOP_330_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_Pipeline_ReadWeightStreamsLOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_Pipeline_ReadActivationsLOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "conv_Pipeline_VITIS_LOOP_330_1": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "7",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.00",
          "Estimate": "1.443"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_330_1",
            "TripCount": "5",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "198",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "95",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.00",
          "Estimate": "4.164"
        },
        "Loops": [{
            "Name": "ReadBiasStreamsLOOP_VITIS_LOOP_240_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "438",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1575",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv_Pipeline_ReadWeightStreamsLOOP": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.00",
          "Estimate": "4.330"
        },
        "Loops": [{
            "Name": "ReadWeightStreamsLOOP",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "227",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "654",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv_Pipeline_ReadActivationsLOOP": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.00",
          "Estimate": "3.665"
        },
        "Loops": [{
            "Name": "ReadActivationsLOOP",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "198",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "663",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP": {
        "Latency": {
          "LatencyBest": "36021",
          "LatencyAvg": "36021",
          "LatencyWorst": "36021",
          "PipelineII": "36021",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.00",
          "Estimate": "9.789"
        },
        "Loops": [{
            "Name": "OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP",
            "TripCount": "36000",
            "Latency": "36019",
            "PipelineII": "1",
            "PipelineDepth": "21"
          }],
        "Area": {
          "DSP": "296",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "17",
          "FF": "27680",
          "AVAIL_FF": "460800",
          "UTIL_FF": "6",
          "LUT": "40738",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "17",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.00",
          "Estimate": "9.990"
        },
        "Area": {
          "BRAM_18K": "78",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "12",
          "DSP": "310",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "17",
          "FF": "30957",
          "AVAIL_FF": "460800",
          "UTIL_FF": "6",
          "LUT": "48396",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "21",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-04-18 02:59:22 WEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
