	.cpu cortex-a7
	.arch armv7ve
	.fpu vfpv4

	.text

	.global long_func
long_func:
.BLOCK_0:
	SUB sp, sp, #356
	ADD VR_0, sp, #0
	ADD VR_1, sp, #4
	ADD VR_2, sp, #8
	ADD VR_3, sp, #12
	ADD VR_4, sp, #16
	ADD VR_5, sp, #20
	ADD VR_6, sp, #24
	ADD VR_7, sp, #28
	ADD VR_8, sp, #32
	ADD VR_9, sp, #36
	ADD VR_10, sp, #40
	ADD VR_11, sp, #44
	ADD VR_12, sp, #48
	ADD VR_13, sp, #52
	ADD VR_14, sp, #56
	ADD VR_15, sp, #60
	ADD VR_16, sp, #64
	ADD VR_17, sp, #68
	ADD VR_18, sp, #72
	ADD VR_19, sp, #76
	ADD VR_20, sp, #80
	ADD VR_21, sp, #84
	ADD VR_22, sp, #88
	ADD VR_23, sp, #92
	ADD VR_24, sp, #96
	ADD VR_25, sp, #100
	ADD VR_26, sp, #104
	ADD VR_27, sp, #108
	ADD VR_28, sp, #112
	ADD VR_29, sp, #116
	ADD VR_30, sp, #120
	ADD VR_31, sp, #124
	ADD VR_32, sp, #128
	ADD VR_33, sp, #132
	ADD VR_34, sp, #136
	ADD VR_35, sp, #140
	ADD VR_36, sp, #144
	ADD VR_37, sp, #148
	ADD VR_38, sp, #152
	ADD VR_39, sp, #156
	ADD VR_40, sp, #160
	ADD VR_41, sp, #164
	ADD VR_42, sp, #168
	ADD VR_43, sp, #172
	ADD VR_44, sp, #176
	ADD VR_45, sp, #180
	ADD VR_46, sp, #184
	ADD VR_47, sp, #188
	ADD VR_48, sp, #192
	ADD VR_49, sp, #196
	ADD VR_50, sp, #200
	ADD VR_51, sp, #204
	ADD VR_52, sp, #208
	ADD VR_53, sp, #212
	ADD VR_54, sp, #216
	ADD VR_55, sp, #220
	ADD VR_56, sp, #224
	ADD VR_57, sp, #228
	ADD VR_58, sp, #232
	ADD VR_59, sp, #236
	ADD VR_60, sp, #240
	ADD VR_61, sp, #244
	ADD VR_62, sp, #248
	ADD VR_63, sp, #252
	ADD VR_64, sp, #256
	ADD VR_65, sp, #260
	ADD VR_66, sp, #264
	ADD VR_67, sp, #268
	ADD VR_68, sp, #272
	ADD VR_69, sp, #276
	ADD VR_70, sp, #280
	ADD VR_71, sp, #284
	ADD VR_72, sp, #288
	ADD VR_73, sp, #292
	ADD VR_74, sp, #296
	ADD VR_75, sp, #300
	ADD VR_76, sp, #304
	ADD VR_77, sp, #308
	ADD VR_78, sp, #312
	ADD VR_79, sp, #316
	ADD VR_80, sp, #320
	ADD VR_81, sp, #324
	ADD VR_82, sp, #328
	ADD VR_83, sp, #332
	ADD VR_84, sp, #336
	ADD VR_85, sp, #340
	ADD VR_86, sp, #344
	ADD VR_87, sp, #348
	ADD VR_88, sp, #352
	MOV VR_89, #2
	STR VR_89, [VR_83]
	MOV VR_90, #0
	STR VR_90, [VR_82]
	MOV VR_91, #1
	STR VR_91, [VR_81]
	B .BLOCK_1
.BLOCK_1:
	LDR VR_92, [VR_82]
	CMP VR_92, #0
	BGT .BLOCK_2
	BLE .BLOCK_3
.BLOCK_2:
	MOV VR_93, #0
	STR VR_93, [VR_88]
	MOV VR_94, #0
	STR VR_94, [VR_87]
	LDR VR_95, [VR_82]
	STR VR_95, [VR_86]
	MOV VR_96, #1
	STR VR_96, [VR_85]
	B .BLOCK_4
.BLOCK_3:
	LDR VR_97, [VR_81]
	STR VR_97, [VR_88]
	LDR VR_98, [VR_88]
	MOV r0, VR_98
	BL putint
	MOV r0, #10
	BL putch
	MOV VR_99, #2
	STR VR_99, [VR_62]
	MOV VR_100, #1
	STR VR_100, [VR_61]
	MOV VR_101, #1
	STR VR_101, [VR_60]
	B .BLOCK_224
.BLOCK_4:
	LDR VR_102, [VR_87]
	CMP VR_102, #16
	BLT .BLOCK_5
	BGE .BLOCK_6
.BLOCK_5:
	B .BLOCK_7
.BLOCK_6:
	B .BLOCK_11
.BLOCK_7:
	LDR VR_103, [VR_86]
	MOV VR_105, VR_103, ASR #0
	ADD VR_105, VR_103, VR_105, LSR #31
	MOV VR_104, VR_105, ASR #1
	MOV VR_106, VR_104, LSL #1
	SUB VR_107, VR_103, VR_106
	CMP VR_107, #0
	BNE .BLOCK_10
	BEQ .BLOCK_8
.BLOCK_8:
	LDR VR_108, [VR_86]
	MOV VR_110, VR_108, ASR #0
	ADD VR_110, VR_108, VR_110, LSR #31
	MOV VR_109, VR_110, ASR #1
	STR VR_109, [VR_86]
	LDR VR_111, [VR_85]
	MOV VR_113, VR_111, ASR #0
	ADD VR_113, VR_111, VR_113, LSR #31
	MOV VR_112, VR_113, ASR #1
	STR VR_112, [VR_85]
	LDR VR_114, [VR_87]
	ADD VR_115, VR_114, #1
	STR VR_115, [VR_87]
	B .BLOCK_4
.BLOCK_9:
	LDR VR_116, [VR_88]
	LDR VR_117, [VR_87]
	MOVW VR_118, :lower16:SHIFT_TABLE
	MOVT VR_118, :upper16:SHIFT_TABLE
	ADD VR_119, VR_118, VR_117, LSL #2
	LDR VR_120, [VR_119]
	MOV VR_121, VR_120, LSL #0
	ADD VR_122, VR_116, VR_121
	STR VR_122, [VR_88]
	B .BLOCK_8
.BLOCK_10:
	LDR VR_123, [VR_85]
	MOV VR_125, VR_123, ASR #0
	ADD VR_125, VR_123, VR_125, LSR #31
	MOV VR_124, VR_125, ASR #1
	MOV VR_126, VR_124, LSL #1
	SUB VR_127, VR_123, VR_126
	CMP VR_127, #0
	BNE .BLOCK_9
	BEQ .BLOCK_8
.BLOCK_11:
	LDR VR_128, [VR_88]
	CMP VR_128, #0
	BNE .BLOCK_13
	BEQ .BLOCK_12
.BLOCK_12:
	LDR VR_129, [VR_83]
	STR VR_129, [VR_71]
	LDR VR_130, [VR_83]
	STR VR_130, [VR_70]
	MOV VR_131, #0
	STR VR_131, [VR_69]
	B .BLOCK_111
.BLOCK_13:
	LDR VR_132, [VR_81]
	STR VR_132, [VR_80]
	LDR VR_133, [VR_83]
	STR VR_133, [VR_79]
	MOV VR_134, #0
	STR VR_134, [VR_78]
	B .BLOCK_14
.BLOCK_14:
	LDR VR_135, [VR_79]
	CMP VR_135, #0
	BNE .BLOCK_15
	BEQ .BLOCK_16
.BLOCK_15:
	MOV VR_136, #0
	STR VR_136, [VR_88]
	MOV VR_137, #0
	STR VR_137, [VR_87]
	LDR VR_138, [VR_79]
	STR VR_138, [VR_86]
	MOV VR_139, #1
	STR VR_139, [VR_85]
	B .BLOCK_17
.BLOCK_16:
	LDR VR_140, [VR_78]
	STR VR_140, [VR_88]
	LDR VR_141, [VR_88]
	STR VR_141, [VR_81]
	B .BLOCK_12
.BLOCK_17:
	LDR VR_142, [VR_87]
	CMP VR_142, #16
	BLT .BLOCK_18
	BGE .BLOCK_19
.BLOCK_18:
	B .BLOCK_20
.BLOCK_19:
	B .BLOCK_24
.BLOCK_20:
	LDR VR_143, [VR_86]
	MOV VR_145, VR_143, ASR #0
	ADD VR_145, VR_143, VR_145, LSR #31
	MOV VR_144, VR_145, ASR #1
	MOV VR_146, VR_144, LSL #1
	SUB VR_147, VR_143, VR_146
	CMP VR_147, #0
	BNE .BLOCK_23
	BEQ .BLOCK_21
.BLOCK_21:
	LDR VR_148, [VR_86]
	MOV VR_150, VR_148, ASR #0
	ADD VR_150, VR_148, VR_150, LSR #31
	MOV VR_149, VR_150, ASR #1
	STR VR_149, [VR_86]
	LDR VR_151, [VR_85]
	MOV VR_153, VR_151, ASR #0
	ADD VR_153, VR_151, VR_153, LSR #31
	MOV VR_152, VR_153, ASR #1
	STR VR_152, [VR_85]
	LDR VR_154, [VR_87]
	ADD VR_155, VR_154, #1
	STR VR_155, [VR_87]
	B .BLOCK_17
.BLOCK_22:
	LDR VR_156, [VR_88]
	LDR VR_157, [VR_87]
	MOVW VR_158, :lower16:SHIFT_TABLE
	MOVT VR_158, :upper16:SHIFT_TABLE
	ADD VR_159, VR_158, VR_157, LSL #2
	LDR VR_160, [VR_159]
	MOV VR_161, VR_160, LSL #0
	ADD VR_162, VR_156, VR_161
	STR VR_162, [VR_88]
	B .BLOCK_21
.BLOCK_23:
	LDR VR_163, [VR_85]
	MOV VR_165, VR_163, ASR #0
	ADD VR_165, VR_163, VR_165, LSR #31
	MOV VR_164, VR_165, ASR #1
	MOV VR_166, VR_164, LSL #1
	SUB VR_167, VR_163, VR_166
	CMP VR_167, #0
	BNE .BLOCK_22
	BEQ .BLOCK_21
.BLOCK_24:
	LDR VR_168, [VR_88]
	CMP VR_168, #0
	BNE .BLOCK_26
	BEQ .BLOCK_25
.BLOCK_25:
	LDR VR_169, [VR_80]
	STR VR_169, [VR_74]
	LDR VR_170, [VR_80]
	STR VR_170, [VR_73]
	B .BLOCK_61
.BLOCK_26:
	LDR VR_171, [VR_78]
	STR VR_171, [VR_77]
	LDR VR_172, [VR_80]
	STR VR_172, [VR_76]
	B .BLOCK_27
.BLOCK_27:
	LDR VR_173, [VR_76]
	CMP VR_173, #0
	BNE .BLOCK_28
	BEQ .BLOCK_29
.BLOCK_28:
	MOV VR_174, #0
	STR VR_174, [VR_88]
	MOV VR_175, #0
	STR VR_175, [VR_87]
	LDR VR_176, [VR_77]
	STR VR_176, [VR_86]
	LDR VR_177, [VR_76]
	STR VR_177, [VR_85]
	B .BLOCK_30
.BLOCK_29:
	LDR VR_178, [VR_77]
	STR VR_178, [VR_88]
	LDR VR_179, [VR_88]
	STR VR_179, [VR_78]
	B .BLOCK_25
.BLOCK_30:
	LDR VR_180, [VR_87]
	CMP VR_180, #16
	BLT .BLOCK_31
	BGE .BLOCK_32
.BLOCK_31:
	B .BLOCK_33
.BLOCK_32:
	LDR VR_181, [VR_88]
	STR VR_181, [VR_75]
	MOV VR_182, #0
	STR VR_182, [VR_88]
	MOV VR_183, #0
	STR VR_183, [VR_87]
	LDR VR_184, [VR_77]
	STR VR_184, [VR_86]
	LDR VR_185, [VR_76]
	STR VR_185, [VR_85]
	B .BLOCK_43
.BLOCK_33:
	LDR VR_186, [VR_86]
	MOV VR_188, VR_186, ASR #0
	ADD VR_188, VR_186, VR_188, LSR #31
	MOV VR_187, VR_188, ASR #1
	MOV VR_189, VR_187, LSL #1
	SUB VR_190, VR_186, VR_189
	CMP VR_190, #0
	BNE .BLOCK_35
	BEQ .BLOCK_39
.BLOCK_34:
	LDR VR_191, [VR_86]
	MOV VR_193, VR_191, ASR #0
	ADD VR_193, VR_191, VR_193, LSR #31
	MOV VR_192, VR_193, ASR #1
	STR VR_192, [VR_86]
	LDR VR_194, [VR_85]
	MOV VR_196, VR_194, ASR #0
	ADD VR_196, VR_194, VR_196, LSR #31
	MOV VR_195, VR_196, ASR #1
	STR VR_195, [VR_85]
	LDR VR_197, [VR_87]
	ADD VR_198, VR_197, #1
	STR VR_198, [VR_87]
	B .BLOCK_30
.BLOCK_35:
	B .BLOCK_36
.BLOCK_36:
	LDR VR_199, [VR_85]
	MOV VR_201, VR_199, ASR #0
	ADD VR_201, VR_199, VR_201, LSR #31
	MOV VR_200, VR_201, ASR #1
	MOV VR_202, VR_200, LSL #1
	SUB VR_203, VR_199, VR_202
	CMP VR_203, #0
	BEQ .BLOCK_38
	BNE .BLOCK_37
.BLOCK_37:
	B .BLOCK_34
.BLOCK_38:
	LDR VR_204, [VR_88]
	LDR VR_205, [VR_87]
	MOVW VR_206, :lower16:SHIFT_TABLE
	MOVT VR_206, :upper16:SHIFT_TABLE
	ADD VR_207, VR_206, VR_205, LSL #2
	LDR VR_208, [VR_207]
	MOV VR_209, VR_208, LSL #0
	ADD VR_210, VR_204, VR_209
	STR VR_210, [VR_88]
	B .BLOCK_37
.BLOCK_39:
	B .BLOCK_40
.BLOCK_40:
	LDR VR_211, [VR_85]
	MOV VR_213, VR_211, ASR #0
	ADD VR_213, VR_211, VR_213, LSR #31
	MOV VR_212, VR_213, ASR #1
	MOV VR_214, VR_212, LSL #1
	SUB VR_215, VR_211, VR_214
	CMP VR_215, #0
	BNE .BLOCK_42
	BEQ .BLOCK_41
.BLOCK_41:
	B .BLOCK_34
.BLOCK_42:
	LDR VR_216, [VR_88]
	LDR VR_217, [VR_87]
	MOVW VR_218, :lower16:SHIFT_TABLE
	MOVT VR_218, :upper16:SHIFT_TABLE
	ADD VR_219, VR_218, VR_217, LSL #2
	LDR VR_220, [VR_219]
	MOV VR_221, VR_220, LSL #0
	ADD VR_222, VR_216, VR_221
	STR VR_222, [VR_88]
	B .BLOCK_41
.BLOCK_43:
	LDR VR_223, [VR_87]
	CMP VR_223, #16
	BLT .BLOCK_44
	BGE .BLOCK_45
.BLOCK_44:
	B .BLOCK_46
.BLOCK_45:
	LDR VR_224, [VR_88]
	STR VR_224, [VR_76]
	B .BLOCK_50
.BLOCK_46:
	LDR VR_225, [VR_86]
	MOV VR_227, VR_225, ASR #0
	ADD VR_227, VR_225, VR_227, LSR #31
	MOV VR_226, VR_227, ASR #1
	MOV VR_228, VR_226, LSL #1
	SUB VR_229, VR_225, VR_228
	CMP VR_229, #0
	BNE .BLOCK_49
	BEQ .BLOCK_47
.BLOCK_47:
	LDR VR_230, [VR_86]
	MOV VR_232, VR_230, ASR #0
	ADD VR_232, VR_230, VR_232, LSR #31
	MOV VR_231, VR_232, ASR #1
	STR VR_231, [VR_86]
	LDR VR_233, [VR_85]
	MOV VR_235, VR_233, ASR #0
	ADD VR_235, VR_233, VR_235, LSR #31
	MOV VR_234, VR_235, ASR #1
	STR VR_234, [VR_85]
	LDR VR_236, [VR_87]
	ADD VR_237, VR_236, #1
	STR VR_237, [VR_87]
	B .BLOCK_43
.BLOCK_48:
	LDR VR_238, [VR_88]
	LDR VR_239, [VR_87]
	MOVW VR_240, :lower16:SHIFT_TABLE
	MOVT VR_240, :upper16:SHIFT_TABLE
	ADD VR_241, VR_240, VR_239, LSL #2
	LDR VR_242, [VR_241]
	MOV VR_243, VR_242, LSL #0
	ADD VR_244, VR_238, VR_243
	STR VR_244, [VR_88]
	B .BLOCK_47
.BLOCK_49:
	LDR VR_245, [VR_85]
	MOV VR_247, VR_245, ASR #0
	ADD VR_247, VR_245, VR_247, LSR #31
	MOV VR_246, VR_247, ASR #1
	MOV VR_248, VR_246, LSL #1
	SUB VR_249, VR_245, VR_248
	CMP VR_249, #0
	BNE .BLOCK_48
	BEQ .BLOCK_47
.BLOCK_50:
	MOV VR_250, #1
	CMP VR_250, #15
	BGT .BLOCK_52
	BLE .BLOCK_53
.BLOCK_51:
	LDR VR_251, [VR_88]
	STR VR_251, [VR_76]
	LDR VR_252, [VR_75]
	STR VR_252, [VR_77]
	B .BLOCK_27
.BLOCK_52:
	MOV VR_253, #0
	STR VR_253, [VR_88]
	B .BLOCK_51
.BLOCK_53:
	MOV VR_254, #0
	STR VR_254, [VR_88]
	MOV VR_255, #0
	STR VR_255, [VR_87]
	LDR VR_256, [VR_76]
	MOVW VR_257, :lower16:SHIFT_TABLE
	MOVT VR_257, :upper16:SHIFT_TABLE
	ADD VR_258, VR_257, #4
	LDR VR_259, [VR_258]
	MUL VR_260, VR_256, VR_259
	STR VR_260, [VR_86]
	MOVW VR_261, #65535
	STR VR_261, [VR_85]
	B .BLOCK_54
.BLOCK_54:
	LDR VR_262, [VR_87]
	CMP VR_262, #16
	BLT .BLOCK_55
	BGE .BLOCK_56
.BLOCK_55:
	B .BLOCK_57
.BLOCK_56:
	B .BLOCK_51
.BLOCK_57:
	LDR VR_263, [VR_86]
	MOV VR_265, VR_263, ASR #0
	ADD VR_265, VR_263, VR_265, LSR #31
	MOV VR_264, VR_265, ASR #1
	MOV VR_266, VR_264, LSL #1
	SUB VR_267, VR_263, VR_266
	CMP VR_267, #0
	BNE .BLOCK_60
	BEQ .BLOCK_58
.BLOCK_58:
	LDR VR_268, [VR_86]
	MOV VR_270, VR_268, ASR #0
	ADD VR_270, VR_268, VR_270, LSR #31
	MOV VR_269, VR_270, ASR #1
	STR VR_269, [VR_86]
	LDR VR_271, [VR_85]
	MOV VR_273, VR_271, ASR #0
	ADD VR_273, VR_271, VR_273, LSR #31
	MOV VR_272, VR_273, ASR #1
	STR VR_272, [VR_85]
	LDR VR_274, [VR_87]
	ADD VR_275, VR_274, #1
	STR VR_275, [VR_87]
	B .BLOCK_54
.BLOCK_59:
	LDR VR_276, [VR_88]
	LDR VR_277, [VR_87]
	MOVW VR_278, :lower16:SHIFT_TABLE
	MOVT VR_278, :upper16:SHIFT_TABLE
	ADD VR_279, VR_278, VR_277, LSL #2
	LDR VR_280, [VR_279]
	MOV VR_281, VR_280, LSL #0
	ADD VR_282, VR_276, VR_281
	STR VR_282, [VR_88]
	B .BLOCK_58
.BLOCK_60:
	LDR VR_283, [VR_85]
	MOV VR_285, VR_283, ASR #0
	ADD VR_285, VR_283, VR_285, LSR #31
	MOV VR_284, VR_285, ASR #1
	MOV VR_286, VR_284, LSL #1
	SUB VR_287, VR_283, VR_286
	CMP VR_287, #0
	BNE .BLOCK_59
	BEQ .BLOCK_58
.BLOCK_61:
	LDR VR_288, [VR_73]
	CMP VR_288, #0
	BNE .BLOCK_62
	BEQ .BLOCK_63
.BLOCK_62:
	MOV VR_289, #0
	STR VR_289, [VR_88]
	MOV VR_290, #0
	STR VR_290, [VR_87]
	LDR VR_291, [VR_74]
	STR VR_291, [VR_86]
	LDR VR_292, [VR_73]
	STR VR_292, [VR_85]
	B .BLOCK_64
.BLOCK_63:
	LDR VR_293, [VR_74]
	STR VR_293, [VR_88]
	LDR VR_294, [VR_88]
	STR VR_294, [VR_80]
	LDR VR_295, [VR_79]
	STR VR_295, [VR_86]
	MOV VR_296, #1
	STR VR_296, [VR_85]
	B .BLOCK_95
.BLOCK_64:
	LDR VR_297, [VR_87]
	CMP VR_297, #16
	BLT .BLOCK_65
	BGE .BLOCK_66
.BLOCK_65:
	B .BLOCK_67
.BLOCK_66:
	LDR VR_298, [VR_88]
	STR VR_298, [VR_72]
	MOV VR_299, #0
	STR VR_299, [VR_88]
	MOV VR_300, #0
	STR VR_300, [VR_87]
	LDR VR_301, [VR_74]
	STR VR_301, [VR_86]
	LDR VR_302, [VR_73]
	STR VR_302, [VR_85]
	B .BLOCK_77
.BLOCK_67:
	LDR VR_303, [VR_86]
	MOV VR_305, VR_303, ASR #0
	ADD VR_305, VR_303, VR_305, LSR #31
	MOV VR_304, VR_305, ASR #1
	MOV VR_306, VR_304, LSL #1
	SUB VR_307, VR_303, VR_306
	CMP VR_307, #0
	BNE .BLOCK_69
	BEQ .BLOCK_73
.BLOCK_68:
	LDR VR_308, [VR_86]
	MOV VR_310, VR_308, ASR #0
	ADD VR_310, VR_308, VR_310, LSR #31
	MOV VR_309, VR_310, ASR #1
	STR VR_309, [VR_86]
	LDR VR_311, [VR_85]
	MOV VR_313, VR_311, ASR #0
	ADD VR_313, VR_311, VR_313, LSR #31
	MOV VR_312, VR_313, ASR #1
	STR VR_312, [VR_85]
	LDR VR_314, [VR_87]
	ADD VR_315, VR_314, #1
	STR VR_315, [VR_87]
	B .BLOCK_64
.BLOCK_69:
	B .BLOCK_70
.BLOCK_70:
	LDR VR_316, [VR_85]
	MOV VR_318, VR_316, ASR #0
	ADD VR_318, VR_316, VR_318, LSR #31
	MOV VR_317, VR_318, ASR #1
	MOV VR_319, VR_317, LSL #1
	SUB VR_320, VR_316, VR_319
	CMP VR_320, #0
	BEQ .BLOCK_72
	BNE .BLOCK_71
.BLOCK_71:
	B .BLOCK_68
.BLOCK_72:
	LDR VR_321, [VR_88]
	LDR VR_322, [VR_87]
	MOVW VR_323, :lower16:SHIFT_TABLE
	MOVT VR_323, :upper16:SHIFT_TABLE
	ADD VR_324, VR_323, VR_322, LSL #2
	LDR VR_325, [VR_324]
	MOV VR_326, VR_325, LSL #0
	ADD VR_327, VR_321, VR_326
	STR VR_327, [VR_88]
	B .BLOCK_71
.BLOCK_73:
	B .BLOCK_74
.BLOCK_74:
	LDR VR_328, [VR_85]
	MOV VR_330, VR_328, ASR #0
	ADD VR_330, VR_328, VR_330, LSR #31
	MOV VR_329, VR_330, ASR #1
	MOV VR_331, VR_329, LSL #1
	SUB VR_332, VR_328, VR_331
	CMP VR_332, #0
	BNE .BLOCK_76
	BEQ .BLOCK_75
.BLOCK_75:
	B .BLOCK_68
.BLOCK_76:
	LDR VR_333, [VR_88]
	LDR VR_334, [VR_87]
	MOVW VR_335, :lower16:SHIFT_TABLE
	MOVT VR_335, :upper16:SHIFT_TABLE
	ADD VR_336, VR_335, VR_334, LSL #2
	LDR VR_337, [VR_336]
	MOV VR_338, VR_337, LSL #0
	ADD VR_339, VR_333, VR_338
	STR VR_339, [VR_88]
	B .BLOCK_75
.BLOCK_77:
	LDR VR_340, [VR_87]
	CMP VR_340, #16
	BLT .BLOCK_78
	BGE .BLOCK_79
.BLOCK_78:
	B .BLOCK_80
.BLOCK_79:
	LDR VR_341, [VR_88]
	STR VR_341, [VR_73]
	B .BLOCK_84
.BLOCK_80:
	LDR VR_342, [VR_86]
	MOV VR_344, VR_342, ASR #0
	ADD VR_344, VR_342, VR_344, LSR #31
	MOV VR_343, VR_344, ASR #1
	MOV VR_345, VR_343, LSL #1
	SUB VR_346, VR_342, VR_345
	CMP VR_346, #0
	BNE .BLOCK_83
	BEQ .BLOCK_81
.BLOCK_81:
	LDR VR_347, [VR_86]
	MOV VR_349, VR_347, ASR #0
	ADD VR_349, VR_347, VR_349, LSR #31
	MOV VR_348, VR_349, ASR #1
	STR VR_348, [VR_86]
	LDR VR_350, [VR_85]
	MOV VR_352, VR_350, ASR #0
	ADD VR_352, VR_350, VR_352, LSR #31
	MOV VR_351, VR_352, ASR #1
	STR VR_351, [VR_85]
	LDR VR_353, [VR_87]
	ADD VR_354, VR_353, #1
	STR VR_354, [VR_87]
	B .BLOCK_77
.BLOCK_82:
	LDR VR_355, [VR_88]
	LDR VR_356, [VR_87]
	MOVW VR_357, :lower16:SHIFT_TABLE
	MOVT VR_357, :upper16:SHIFT_TABLE
	ADD VR_358, VR_357, VR_356, LSL #2
	LDR VR_359, [VR_358]
	MOV VR_360, VR_359, LSL #0
	ADD VR_361, VR_355, VR_360
	STR VR_361, [VR_88]
	B .BLOCK_81
.BLOCK_83:
	LDR VR_362, [VR_85]
	MOV VR_364, VR_362, ASR #0
	ADD VR_364, VR_362, VR_364, LSR #31
	MOV VR_363, VR_364, ASR #1
	MOV VR_365, VR_363, LSL #1
	SUB VR_366, VR_362, VR_365
	CMP VR_366, #0
	BNE .BLOCK_82
	BEQ .BLOCK_81
.BLOCK_84:
	MOV VR_367, #1
	CMP VR_367, #15
	BGT .BLOCK_86
	BLE .BLOCK_87
.BLOCK_85:
	LDR VR_368, [VR_88]
	STR VR_368, [VR_73]
	LDR VR_369, [VR_72]
	STR VR_369, [VR_74]
	B .BLOCK_61
.BLOCK_86:
	MOV VR_370, #0
	STR VR_370, [VR_88]
	B .BLOCK_85
.BLOCK_87:
	MOV VR_371, #0
	STR VR_371, [VR_88]
	MOV VR_372, #0
	STR VR_372, [VR_87]
	LDR VR_373, [VR_73]
	MOVW VR_374, :lower16:SHIFT_TABLE
	MOVT VR_374, :upper16:SHIFT_TABLE
	ADD VR_375, VR_374, #4
	LDR VR_376, [VR_375]
	MUL VR_377, VR_373, VR_376
	STR VR_377, [VR_86]
	MOVW VR_378, #65535
	STR VR_378, [VR_85]
	B .BLOCK_88
.BLOCK_88:
	LDR VR_379, [VR_87]
	CMP VR_379, #16
	BLT .BLOCK_89
	BGE .BLOCK_90
.BLOCK_89:
	B .BLOCK_91
.BLOCK_90:
	B .BLOCK_85
.BLOCK_91:
	LDR VR_380, [VR_86]
	MOV VR_382, VR_380, ASR #0
	ADD VR_382, VR_380, VR_382, LSR #31
	MOV VR_381, VR_382, ASR #1
	MOV VR_383, VR_381, LSL #1
	SUB VR_384, VR_380, VR_383
	CMP VR_384, #0
	BNE .BLOCK_94
	BEQ .BLOCK_92
.BLOCK_92:
	LDR VR_385, [VR_86]
	MOV VR_387, VR_385, ASR #0
	ADD VR_387, VR_385, VR_387, LSR #31
	MOV VR_386, VR_387, ASR #1
	STR VR_386, [VR_86]
	LDR VR_388, [VR_85]
	MOV VR_390, VR_388, ASR #0
	ADD VR_390, VR_388, VR_390, LSR #31
	MOV VR_389, VR_390, ASR #1
	STR VR_389, [VR_85]
	LDR VR_391, [VR_87]
	ADD VR_392, VR_391, #1
	STR VR_392, [VR_87]
	B .BLOCK_88
.BLOCK_93:
	LDR VR_393, [VR_88]
	LDR VR_394, [VR_87]
	MOVW VR_395, :lower16:SHIFT_TABLE
	MOVT VR_395, :upper16:SHIFT_TABLE
	ADD VR_396, VR_395, VR_394, LSL #2
	LDR VR_397, [VR_396]
	MOV VR_398, VR_397, LSL #0
	ADD VR_399, VR_393, VR_398
	STR VR_399, [VR_88]
	B .BLOCK_92
.BLOCK_94:
	LDR VR_400, [VR_85]
	MOV VR_402, VR_400, ASR #0
	ADD VR_402, VR_400, VR_402, LSR #31
	MOV VR_401, VR_402, ASR #1
	MOV VR_403, VR_401, LSL #1
	SUB VR_404, VR_400, VR_403
	CMP VR_404, #0
	BNE .BLOCK_93
	BEQ .BLOCK_92
.BLOCK_95:
	LDR VR_405, [VR_85]
	CMP VR_405, #15
	BGE .BLOCK_97
	BLT .BLOCK_102
.BLOCK_96:
	LDR VR_406, [VR_88]
	STR VR_406, [VR_79]
	B .BLOCK_14
.BLOCK_97:
	B .BLOCK_98
.BLOCK_98:
	LDR VR_407, [VR_86]
	CMP VR_407, #0
	BLT .BLOCK_100
	BGE .BLOCK_101
.BLOCK_99:
	B .BLOCK_96
.BLOCK_100:
	MOVW VR_408, #65535
	STR VR_408, [VR_88]
	B .BLOCK_99
.BLOCK_101:
	MOV VR_409, #0
	STR VR_409, [VR_88]
	B .BLOCK_99
.BLOCK_102:
	B .BLOCK_103
.BLOCK_103:
	LDR VR_410, [VR_85]
	CMP VR_410, #0
	BGT .BLOCK_105
	BLE .BLOCK_110
.BLOCK_104:
	B .BLOCK_96
.BLOCK_105:
	B .BLOCK_106
.BLOCK_106:
	LDR VR_411, [VR_86]
	MOVW VR_412, #32767
	CMP VR_411, VR_412
	BGT .BLOCK_108
	BLE .BLOCK_109
.BLOCK_107:
	B .BLOCK_104
.BLOCK_108:
	LDR VR_413, [VR_86]
	LDR VR_414, [VR_85]
	MOVW VR_415, :lower16:SHIFT_TABLE
	MOVT VR_415, :upper16:SHIFT_TABLE
	ADD VR_416, VR_415, VR_414, LSL #2
	LDR VR_417, [VR_416]
	SDIV VR_418, VR_413, VR_417
	STR VR_418, [VR_86]
	LDR VR_419, [VR_86]
	ADD VR_420, VR_419, #65536
	LDR VR_421, [VR_85]
	RSB VR_422, VR_421, #15
	ADD VR_423, VR_422, #1
	MOVW VR_424, :lower16:SHIFT_TABLE
	MOVT VR_424, :upper16:SHIFT_TABLE
	ADD VR_425, VR_424, VR_423, LSL #2
	LDR VR_426, [VR_425]
	SUB VR_427, VR_420, VR_426
	STR VR_427, [VR_88]
	B .BLOCK_107
.BLOCK_109:
	LDR VR_428, [VR_86]
	LDR VR_429, [VR_85]
	MOVW VR_430, :lower16:SHIFT_TABLE
	MOVT VR_430, :upper16:SHIFT_TABLE
	ADD VR_431, VR_430, VR_429, LSL #2
	LDR VR_432, [VR_431]
	SDIV VR_433, VR_428, VR_432
	STR VR_433, [VR_88]
	B .BLOCK_107
.BLOCK_110:
	LDR VR_434, [VR_86]
	STR VR_434, [VR_88]
	B .BLOCK_104
.BLOCK_111:
	LDR VR_435, [VR_70]
	CMP VR_435, #0
	BNE .BLOCK_112
	BEQ .BLOCK_113
.BLOCK_112:
	MOV VR_436, #0
	STR VR_436, [VR_88]
	MOV VR_437, #0
	STR VR_437, [VR_87]
	LDR VR_438, [VR_70]
	STR VR_438, [VR_86]
	MOV VR_439, #1
	STR VR_439, [VR_85]
	B .BLOCK_114
.BLOCK_113:
	LDR VR_440, [VR_69]
	STR VR_440, [VR_88]
	LDR VR_441, [VR_88]
	STR VR_441, [VR_83]
	LDR VR_442, [VR_82]
	STR VR_442, [VR_86]
	MOV VR_443, #1
	STR VR_443, [VR_85]
	B .BLOCK_208
.BLOCK_114:
	LDR VR_444, [VR_87]
	CMP VR_444, #16
	BLT .BLOCK_115
	BGE .BLOCK_116
.BLOCK_115:
	B .BLOCK_117
.BLOCK_116:
	B .BLOCK_121
.BLOCK_117:
	LDR VR_445, [VR_86]
	MOV VR_447, VR_445, ASR #0
	ADD VR_447, VR_445, VR_447, LSR #31
	MOV VR_446, VR_447, ASR #1
	MOV VR_448, VR_446, LSL #1
	SUB VR_449, VR_445, VR_448
	CMP VR_449, #0
	BNE .BLOCK_120
	BEQ .BLOCK_118
.BLOCK_118:
	LDR VR_450, [VR_86]
	MOV VR_452, VR_450, ASR #0
	ADD VR_452, VR_450, VR_452, LSR #31
	MOV VR_451, VR_452, ASR #1
	STR VR_451, [VR_86]
	LDR VR_453, [VR_85]
	MOV VR_455, VR_453, ASR #0
	ADD VR_455, VR_453, VR_455, LSR #31
	MOV VR_454, VR_455, ASR #1
	STR VR_454, [VR_85]
	LDR VR_456, [VR_87]
	ADD VR_457, VR_456, #1
	STR VR_457, [VR_87]
	B .BLOCK_114
.BLOCK_119:
	LDR VR_458, [VR_88]
	LDR VR_459, [VR_87]
	MOVW VR_460, :lower16:SHIFT_TABLE
	MOVT VR_460, :upper16:SHIFT_TABLE
	ADD VR_461, VR_460, VR_459, LSL #2
	LDR VR_462, [VR_461]
	MOV VR_463, VR_462, LSL #0
	ADD VR_464, VR_458, VR_463
	STR VR_464, [VR_88]
	B .BLOCK_118
.BLOCK_120:
	LDR VR_465, [VR_85]
	MOV VR_467, VR_465, ASR #0
	ADD VR_467, VR_465, VR_467, LSR #31
	MOV VR_466, VR_467, ASR #1
	MOV VR_468, VR_466, LSL #1
	SUB VR_469, VR_465, VR_468
	CMP VR_469, #0
	BNE .BLOCK_119
	BEQ .BLOCK_118
.BLOCK_121:
	LDR VR_470, [VR_88]
	CMP VR_470, #0
	BNE .BLOCK_123
	BEQ .BLOCK_122
.BLOCK_122:
	LDR VR_471, [VR_71]
	STR VR_471, [VR_65]
	LDR VR_472, [VR_71]
	STR VR_472, [VR_64]
	B .BLOCK_158
.BLOCK_123:
	LDR VR_473, [VR_69]
	STR VR_473, [VR_68]
	LDR VR_474, [VR_71]
	STR VR_474, [VR_67]
	B .BLOCK_124
.BLOCK_124:
	LDR VR_475, [VR_67]
	CMP VR_475, #0
	BNE .BLOCK_125
	BEQ .BLOCK_126
.BLOCK_125:
	MOV VR_476, #0
	STR VR_476, [VR_88]
	MOV VR_477, #0
	STR VR_477, [VR_87]
	LDR VR_478, [VR_68]
	STR VR_478, [VR_86]
	LDR VR_479, [VR_67]
	STR VR_479, [VR_85]
	B .BLOCK_127
.BLOCK_126:
	LDR VR_480, [VR_68]
	STR VR_480, [VR_88]
	LDR VR_481, [VR_88]
	STR VR_481, [VR_69]
	B .BLOCK_122
.BLOCK_127:
	LDR VR_482, [VR_87]
	CMP VR_482, #16
	BLT .BLOCK_128
	BGE .BLOCK_129
.BLOCK_128:
	B .BLOCK_130
.BLOCK_129:
	LDR VR_483, [VR_88]
	STR VR_483, [VR_66]
	MOV VR_484, #0
	STR VR_484, [VR_88]
	MOV VR_485, #0
	STR VR_485, [VR_87]
	LDR VR_486, [VR_68]
	STR VR_486, [VR_86]
	LDR VR_487, [VR_67]
	STR VR_487, [VR_85]
	B .BLOCK_140
.BLOCK_130:
	LDR VR_488, [VR_86]
	MOV VR_490, VR_488, ASR #0
	ADD VR_490, VR_488, VR_490, LSR #31
	MOV VR_489, VR_490, ASR #1
	MOV VR_491, VR_489, LSL #1
	SUB VR_492, VR_488, VR_491
	CMP VR_492, #0
	BNE .BLOCK_132
	BEQ .BLOCK_136
.BLOCK_131:
	LDR VR_493, [VR_86]
	MOV VR_495, VR_493, ASR #0
	ADD VR_495, VR_493, VR_495, LSR #31
	MOV VR_494, VR_495, ASR #1
	STR VR_494, [VR_86]
	LDR VR_496, [VR_85]
	MOV VR_498, VR_496, ASR #0
	ADD VR_498, VR_496, VR_498, LSR #31
	MOV VR_497, VR_498, ASR #1
	STR VR_497, [VR_85]
	LDR VR_499, [VR_87]
	ADD VR_500, VR_499, #1
	STR VR_500, [VR_87]
	B .BLOCK_127
.BLOCK_132:
	B .BLOCK_133
.BLOCK_133:
	LDR VR_501, [VR_85]
	MOV VR_503, VR_501, ASR #0
	ADD VR_503, VR_501, VR_503, LSR #31
	MOV VR_502, VR_503, ASR #1
	MOV VR_504, VR_502, LSL #1
	SUB VR_505, VR_501, VR_504
	CMP VR_505, #0
	BEQ .BLOCK_135
	BNE .BLOCK_134
.BLOCK_134:
	B .BLOCK_131
.BLOCK_135:
	LDR VR_506, [VR_88]
	LDR VR_507, [VR_87]
	MOVW VR_508, :lower16:SHIFT_TABLE
	MOVT VR_508, :upper16:SHIFT_TABLE
	ADD VR_509, VR_508, VR_507, LSL #2
	LDR VR_510, [VR_509]
	MOV VR_511, VR_510, LSL #0
	ADD VR_512, VR_506, VR_511
	STR VR_512, [VR_88]
	B .BLOCK_134
.BLOCK_136:
	B .BLOCK_137
.BLOCK_137:
	LDR VR_513, [VR_85]
	MOV VR_515, VR_513, ASR #0
	ADD VR_515, VR_513, VR_515, LSR #31
	MOV VR_514, VR_515, ASR #1
	MOV VR_516, VR_514, LSL #1
	SUB VR_517, VR_513, VR_516
	CMP VR_517, #0
	BNE .BLOCK_139
	BEQ .BLOCK_138
.BLOCK_138:
	B .BLOCK_131
.BLOCK_139:
	LDR VR_518, [VR_88]
	LDR VR_519, [VR_87]
	MOVW VR_520, :lower16:SHIFT_TABLE
	MOVT VR_520, :upper16:SHIFT_TABLE
	ADD VR_521, VR_520, VR_519, LSL #2
	LDR VR_522, [VR_521]
	MOV VR_523, VR_522, LSL #0
	ADD VR_524, VR_518, VR_523
	STR VR_524, [VR_88]
	B .BLOCK_138
.BLOCK_140:
	LDR VR_525, [VR_87]
	CMP VR_525, #16
	BLT .BLOCK_141
	BGE .BLOCK_142
.BLOCK_141:
	B .BLOCK_143
.BLOCK_142:
	LDR VR_526, [VR_88]
	STR VR_526, [VR_67]
	B .BLOCK_147
.BLOCK_143:
	LDR VR_527, [VR_86]
	MOV VR_529, VR_527, ASR #0
	ADD VR_529, VR_527, VR_529, LSR #31
	MOV VR_528, VR_529, ASR #1
	MOV VR_530, VR_528, LSL #1
	SUB VR_531, VR_527, VR_530
	CMP VR_531, #0
	BNE .BLOCK_146
	BEQ .BLOCK_144
.BLOCK_144:
	LDR VR_532, [VR_86]
	MOV VR_534, VR_532, ASR #0
	ADD VR_534, VR_532, VR_534, LSR #31
	MOV VR_533, VR_534, ASR #1
	STR VR_533, [VR_86]
	LDR VR_535, [VR_85]
	MOV VR_537, VR_535, ASR #0
	ADD VR_537, VR_535, VR_537, LSR #31
	MOV VR_536, VR_537, ASR #1
	STR VR_536, [VR_85]
	LDR VR_538, [VR_87]
	ADD VR_539, VR_538, #1
	STR VR_539, [VR_87]
	B .BLOCK_140
.BLOCK_145:
	LDR VR_540, [VR_88]
	LDR VR_541, [VR_87]
	MOVW VR_542, :lower16:SHIFT_TABLE
	MOVT VR_542, :upper16:SHIFT_TABLE
	ADD VR_543, VR_542, VR_541, LSL #2
	LDR VR_544, [VR_543]
	MOV VR_545, VR_544, LSL #0
	ADD VR_546, VR_540, VR_545
	STR VR_546, [VR_88]
	B .BLOCK_144
.BLOCK_146:
	LDR VR_547, [VR_85]
	MOV VR_549, VR_547, ASR #0
	ADD VR_549, VR_547, VR_549, LSR #31
	MOV VR_548, VR_549, ASR #1
	MOV VR_550, VR_548, LSL #1
	SUB VR_551, VR_547, VR_550
	CMP VR_551, #0
	BNE .BLOCK_145
	BEQ .BLOCK_144
.BLOCK_147:
	MOV VR_552, #1
	CMP VR_552, #15
	BGT .BLOCK_149
	BLE .BLOCK_150
.BLOCK_148:
	LDR VR_553, [VR_88]
	STR VR_553, [VR_67]
	LDR VR_554, [VR_66]
	STR VR_554, [VR_68]
	B .BLOCK_124
.BLOCK_149:
	MOV VR_555, #0
	STR VR_555, [VR_88]
	B .BLOCK_148
.BLOCK_150:
	MOV VR_556, #0
	STR VR_556, [VR_88]
	MOV VR_557, #0
	STR VR_557, [VR_87]
	LDR VR_558, [VR_67]
	MOVW VR_559, :lower16:SHIFT_TABLE
	MOVT VR_559, :upper16:SHIFT_TABLE
	ADD VR_560, VR_559, #4
	LDR VR_561, [VR_560]
	MUL VR_562, VR_558, VR_561
	STR VR_562, [VR_86]
	MOVW VR_563, #65535
	STR VR_563, [VR_85]
	B .BLOCK_151
.BLOCK_151:
	LDR VR_564, [VR_87]
	CMP VR_564, #16
	BLT .BLOCK_152
	BGE .BLOCK_153
.BLOCK_152:
	B .BLOCK_154
.BLOCK_153:
	B .BLOCK_148
.BLOCK_154:
	LDR VR_565, [VR_86]
	MOV VR_567, VR_565, ASR #0
	ADD VR_567, VR_565, VR_567, LSR #31
	MOV VR_566, VR_567, ASR #1
	MOV VR_568, VR_566, LSL #1
	SUB VR_569, VR_565, VR_568
	CMP VR_569, #0
	BNE .BLOCK_157
	BEQ .BLOCK_155
.BLOCK_155:
	LDR VR_570, [VR_86]
	MOV VR_572, VR_570, ASR #0
	ADD VR_572, VR_570, VR_572, LSR #31
	MOV VR_571, VR_572, ASR #1
	STR VR_571, [VR_86]
	LDR VR_573, [VR_85]
	MOV VR_575, VR_573, ASR #0
	ADD VR_575, VR_573, VR_575, LSR #31
	MOV VR_574, VR_575, ASR #1
	STR VR_574, [VR_85]
	LDR VR_576, [VR_87]
	ADD VR_577, VR_576, #1
	STR VR_577, [VR_87]
	B .BLOCK_151
.BLOCK_156:
	LDR VR_578, [VR_88]
	LDR VR_579, [VR_87]
	MOVW VR_580, :lower16:SHIFT_TABLE
	MOVT VR_580, :upper16:SHIFT_TABLE
	ADD VR_581, VR_580, VR_579, LSL #2
	LDR VR_582, [VR_581]
	MOV VR_583, VR_582, LSL #0
	ADD VR_584, VR_578, VR_583
	STR VR_584, [VR_88]
	B .BLOCK_155
.BLOCK_157:
	LDR VR_585, [VR_85]
	MOV VR_587, VR_585, ASR #0
	ADD VR_587, VR_585, VR_587, LSR #31
	MOV VR_586, VR_587, ASR #1
	MOV VR_588, VR_586, LSL #1
	SUB VR_589, VR_585, VR_588
	CMP VR_589, #0
	BNE .BLOCK_156
	BEQ .BLOCK_155
.BLOCK_158:
	LDR VR_590, [VR_64]
	CMP VR_590, #0
	BNE .BLOCK_159
	BEQ .BLOCK_160
.BLOCK_159:
	MOV VR_591, #0
	STR VR_591, [VR_88]
	MOV VR_592, #0
	STR VR_592, [VR_87]
	LDR VR_593, [VR_65]
	STR VR_593, [VR_86]
	LDR VR_594, [VR_64]
	STR VR_594, [VR_85]
	B .BLOCK_161
.BLOCK_160:
	LDR VR_595, [VR_65]
	STR VR_595, [VR_88]
	LDR VR_596, [VR_88]
	STR VR_596, [VR_71]
	LDR VR_597, [VR_70]
	STR VR_597, [VR_86]
	MOV VR_598, #1
	STR VR_598, [VR_85]
	B .BLOCK_192
.BLOCK_161:
	LDR VR_599, [VR_87]
	CMP VR_599, #16
	BLT .BLOCK_162
	BGE .BLOCK_163
.BLOCK_162:
	B .BLOCK_164
.BLOCK_163:
	LDR VR_600, [VR_88]
	STR VR_600, [VR_63]
	MOV VR_601, #0
	STR VR_601, [VR_88]
	MOV VR_602, #0
	STR VR_602, [VR_87]
	LDR VR_603, [VR_65]
	STR VR_603, [VR_86]
	LDR VR_604, [VR_64]
	STR VR_604, [VR_85]
	B .BLOCK_174
.BLOCK_164:
	LDR VR_605, [VR_86]
	MOV VR_607, VR_605, ASR #0
	ADD VR_607, VR_605, VR_607, LSR #31
	MOV VR_606, VR_607, ASR #1
	MOV VR_608, VR_606, LSL #1
	SUB VR_609, VR_605, VR_608
	CMP VR_609, #0
	BNE .BLOCK_166
	BEQ .BLOCK_170
.BLOCK_165:
	LDR VR_610, [VR_86]
	MOV VR_612, VR_610, ASR #0
	ADD VR_612, VR_610, VR_612, LSR #31
	MOV VR_611, VR_612, ASR #1
	STR VR_611, [VR_86]
	LDR VR_613, [VR_85]
	MOV VR_615, VR_613, ASR #0
	ADD VR_615, VR_613, VR_615, LSR #31
	MOV VR_614, VR_615, ASR #1
	STR VR_614, [VR_85]
	LDR VR_616, [VR_87]
	ADD VR_617, VR_616, #1
	STR VR_617, [VR_87]
	B .BLOCK_161
.BLOCK_166:
	B .BLOCK_167
.BLOCK_167:
	LDR VR_618, [VR_85]
	MOV VR_620, VR_618, ASR #0
	ADD VR_620, VR_618, VR_620, LSR #31
	MOV VR_619, VR_620, ASR #1
	MOV VR_621, VR_619, LSL #1
	SUB VR_622, VR_618, VR_621
	CMP VR_622, #0
	BEQ .BLOCK_169
	BNE .BLOCK_168
.BLOCK_168:
	B .BLOCK_165
.BLOCK_169:
	LDR VR_623, [VR_88]
	LDR VR_624, [VR_87]
	MOVW VR_625, :lower16:SHIFT_TABLE
	MOVT VR_625, :upper16:SHIFT_TABLE
	ADD VR_626, VR_625, VR_624, LSL #2
	LDR VR_627, [VR_626]
	MOV VR_628, VR_627, LSL #0
	ADD VR_629, VR_623, VR_628
	STR VR_629, [VR_88]
	B .BLOCK_168
.BLOCK_170:
	B .BLOCK_171
.BLOCK_171:
	LDR VR_630, [VR_85]
	MOV VR_632, VR_630, ASR #0
	ADD VR_632, VR_630, VR_632, LSR #31
	MOV VR_631, VR_632, ASR #1
	MOV VR_633, VR_631, LSL #1
	SUB VR_634, VR_630, VR_633
	CMP VR_634, #0
	BNE .BLOCK_173
	BEQ .BLOCK_172
.BLOCK_172:
	B .BLOCK_165
.BLOCK_173:
	LDR VR_635, [VR_88]
	LDR VR_636, [VR_87]
	MOVW VR_637, :lower16:SHIFT_TABLE
	MOVT VR_637, :upper16:SHIFT_TABLE
	ADD VR_638, VR_637, VR_636, LSL #2
	LDR VR_639, [VR_638]
	MOV VR_640, VR_639, LSL #0
	ADD VR_641, VR_635, VR_640
	STR VR_641, [VR_88]
	B .BLOCK_172
.BLOCK_174:
	LDR VR_642, [VR_87]
	CMP VR_642, #16
	BLT .BLOCK_175
	BGE .BLOCK_176
.BLOCK_175:
	B .BLOCK_177
.BLOCK_176:
	LDR VR_643, [VR_88]
	STR VR_643, [VR_64]
	B .BLOCK_181
.BLOCK_177:
	LDR VR_644, [VR_86]
	MOV VR_646, VR_644, ASR #0
	ADD VR_646, VR_644, VR_646, LSR #31
	MOV VR_645, VR_646, ASR #1
	MOV VR_647, VR_645, LSL #1
	SUB VR_648, VR_644, VR_647
	CMP VR_648, #0
	BNE .BLOCK_180
	BEQ .BLOCK_178
.BLOCK_178:
	LDR VR_649, [VR_86]
	MOV VR_651, VR_649, ASR #0
	ADD VR_651, VR_649, VR_651, LSR #31
	MOV VR_650, VR_651, ASR #1
	STR VR_650, [VR_86]
	LDR VR_652, [VR_85]
	MOV VR_654, VR_652, ASR #0
	ADD VR_654, VR_652, VR_654, LSR #31
	MOV VR_653, VR_654, ASR #1
	STR VR_653, [VR_85]
	LDR VR_655, [VR_87]
	ADD VR_656, VR_655, #1
	STR VR_656, [VR_87]
	B .BLOCK_174
.BLOCK_179:
	LDR VR_657, [VR_88]
	LDR VR_658, [VR_87]
	MOVW VR_659, :lower16:SHIFT_TABLE
	MOVT VR_659, :upper16:SHIFT_TABLE
	ADD VR_660, VR_659, VR_658, LSL #2
	LDR VR_661, [VR_660]
	MOV VR_662, VR_661, LSL #0
	ADD VR_663, VR_657, VR_662
	STR VR_663, [VR_88]
	B .BLOCK_178
.BLOCK_180:
	LDR VR_664, [VR_85]
	MOV VR_666, VR_664, ASR #0
	ADD VR_666, VR_664, VR_666, LSR #31
	MOV VR_665, VR_666, ASR #1
	MOV VR_667, VR_665, LSL #1
	SUB VR_668, VR_664, VR_667
	CMP VR_668, #0
	BNE .BLOCK_179
	BEQ .BLOCK_178
.BLOCK_181:
	MOV VR_669, #1
	CMP VR_669, #15
	BGT .BLOCK_183
	BLE .BLOCK_184
.BLOCK_182:
	LDR VR_670, [VR_88]
	STR VR_670, [VR_64]
	LDR VR_671, [VR_63]
	STR VR_671, [VR_65]
	B .BLOCK_158
.BLOCK_183:
	MOV VR_672, #0
	STR VR_672, [VR_88]
	B .BLOCK_182
.BLOCK_184:
	MOV VR_673, #0
	STR VR_673, [VR_88]
	MOV VR_674, #0
	STR VR_674, [VR_87]
	LDR VR_675, [VR_64]
	MOVW VR_676, :lower16:SHIFT_TABLE
	MOVT VR_676, :upper16:SHIFT_TABLE
	ADD VR_677, VR_676, #4
	LDR VR_678, [VR_677]
	MUL VR_679, VR_675, VR_678
	STR VR_679, [VR_86]
	MOVW VR_680, #65535
	STR VR_680, [VR_85]
	B .BLOCK_185
.BLOCK_185:
	LDR VR_681, [VR_87]
	CMP VR_681, #16
	BLT .BLOCK_186
	BGE .BLOCK_187
.BLOCK_186:
	B .BLOCK_188
.BLOCK_187:
	B .BLOCK_182
.BLOCK_188:
	LDR VR_682, [VR_86]
	MOV VR_684, VR_682, ASR #0
	ADD VR_684, VR_682, VR_684, LSR #31
	MOV VR_683, VR_684, ASR #1
	MOV VR_685, VR_683, LSL #1
	SUB VR_686, VR_682, VR_685
	CMP VR_686, #0
	BNE .BLOCK_191
	BEQ .BLOCK_189
.BLOCK_189:
	LDR VR_687, [VR_86]
	MOV VR_689, VR_687, ASR #0
	ADD VR_689, VR_687, VR_689, LSR #31
	MOV VR_688, VR_689, ASR #1
	STR VR_688, [VR_86]
	LDR VR_690, [VR_85]
	MOV VR_692, VR_690, ASR #0
	ADD VR_692, VR_690, VR_692, LSR #31
	MOV VR_691, VR_692, ASR #1
	STR VR_691, [VR_85]
	LDR VR_693, [VR_87]
	ADD VR_694, VR_693, #1
	STR VR_694, [VR_87]
	B .BLOCK_185
.BLOCK_190:
	LDR VR_695, [VR_88]
	LDR VR_696, [VR_87]
	MOVW VR_697, :lower16:SHIFT_TABLE
	MOVT VR_697, :upper16:SHIFT_TABLE
	ADD VR_698, VR_697, VR_696, LSL #2
	LDR VR_699, [VR_698]
	MOV VR_700, VR_699, LSL #0
	ADD VR_701, VR_695, VR_700
	STR VR_701, [VR_88]
	B .BLOCK_189
.BLOCK_191:
	LDR VR_702, [VR_85]
	MOV VR_704, VR_702, ASR #0
	ADD VR_704, VR_702, VR_704, LSR #31
	MOV VR_703, VR_704, ASR #1
	MOV VR_705, VR_703, LSL #1
	SUB VR_706, VR_702, VR_705
	CMP VR_706, #0
	BNE .BLOCK_190
	BEQ .BLOCK_189
.BLOCK_192:
	LDR VR_707, [VR_85]
	CMP VR_707, #15
	BGE .BLOCK_194
	BLT .BLOCK_199
.BLOCK_193:
	LDR VR_708, [VR_88]
	STR VR_708, [VR_70]
	B .BLOCK_111
.BLOCK_194:
	B .BLOCK_195
.BLOCK_195:
	LDR VR_709, [VR_86]
	CMP VR_709, #0
	BLT .BLOCK_197
	BGE .BLOCK_198
.BLOCK_196:
	B .BLOCK_193
.BLOCK_197:
	MOVW VR_710, #65535
	STR VR_710, [VR_88]
	B .BLOCK_196
.BLOCK_198:
	MOV VR_711, #0
	STR VR_711, [VR_88]
	B .BLOCK_196
.BLOCK_199:
	B .BLOCK_200
.BLOCK_200:
	LDR VR_712, [VR_85]
	CMP VR_712, #0
	BGT .BLOCK_202
	BLE .BLOCK_207
.BLOCK_201:
	B .BLOCK_193
.BLOCK_202:
	B .BLOCK_203
.BLOCK_203:
	LDR VR_713, [VR_86]
	MOVW VR_714, #32767
	CMP VR_713, VR_714
	BGT .BLOCK_205
	BLE .BLOCK_206
.BLOCK_204:
	B .BLOCK_201
.BLOCK_205:
	LDR VR_715, [VR_86]
	LDR VR_716, [VR_85]
	MOVW VR_717, :lower16:SHIFT_TABLE
	MOVT VR_717, :upper16:SHIFT_TABLE
	ADD VR_718, VR_717, VR_716, LSL #2
	LDR VR_719, [VR_718]
	SDIV VR_720, VR_715, VR_719
	STR VR_720, [VR_86]
	LDR VR_721, [VR_86]
	ADD VR_722, VR_721, #65536
	LDR VR_723, [VR_85]
	RSB VR_724, VR_723, #15
	ADD VR_725, VR_724, #1
	MOVW VR_726, :lower16:SHIFT_TABLE
	MOVT VR_726, :upper16:SHIFT_TABLE
	ADD VR_727, VR_726, VR_725, LSL #2
	LDR VR_728, [VR_727]
	SUB VR_729, VR_722, VR_728
	STR VR_729, [VR_88]
	B .BLOCK_204
.BLOCK_206:
	LDR VR_730, [VR_86]
	LDR VR_731, [VR_85]
	MOVW VR_732, :lower16:SHIFT_TABLE
	MOVT VR_732, :upper16:SHIFT_TABLE
	ADD VR_733, VR_732, VR_731, LSL #2
	LDR VR_734, [VR_733]
	SDIV VR_735, VR_730, VR_734
	STR VR_735, [VR_88]
	B .BLOCK_204
.BLOCK_207:
	LDR VR_736, [VR_86]
	STR VR_736, [VR_88]
	B .BLOCK_201
.BLOCK_208:
	LDR VR_737, [VR_85]
	CMP VR_737, #15
	BGE .BLOCK_210
	BLT .BLOCK_215
.BLOCK_209:
	LDR VR_738, [VR_88]
	STR VR_738, [VR_82]
	B .BLOCK_1
.BLOCK_210:
	B .BLOCK_211
.BLOCK_211:
	LDR VR_739, [VR_86]
	CMP VR_739, #0
	BLT .BLOCK_213
	BGE .BLOCK_214
.BLOCK_212:
	B .BLOCK_209
.BLOCK_213:
	MOVW VR_740, #65535
	STR VR_740, [VR_88]
	B .BLOCK_212
.BLOCK_214:
	MOV VR_741, #0
	STR VR_741, [VR_88]
	B .BLOCK_212
.BLOCK_215:
	B .BLOCK_216
.BLOCK_216:
	LDR VR_742, [VR_85]
	CMP VR_742, #0
	BGT .BLOCK_218
	BLE .BLOCK_223
.BLOCK_217:
	B .BLOCK_209
.BLOCK_218:
	B .BLOCK_219
.BLOCK_219:
	LDR VR_743, [VR_86]
	MOVW VR_744, #32767
	CMP VR_743, VR_744
	BGT .BLOCK_221
	BLE .BLOCK_222
.BLOCK_220:
	B .BLOCK_217
.BLOCK_221:
	LDR VR_745, [VR_86]
	LDR VR_746, [VR_85]
	MOVW VR_747, :lower16:SHIFT_TABLE
	MOVT VR_747, :upper16:SHIFT_TABLE
	ADD VR_748, VR_747, VR_746, LSL #2
	LDR VR_749, [VR_748]
	SDIV VR_750, VR_745, VR_749
	STR VR_750, [VR_86]
	LDR VR_751, [VR_86]
	ADD VR_752, VR_751, #65536
	LDR VR_753, [VR_85]
	RSB VR_754, VR_753, #15
	ADD VR_755, VR_754, #1
	MOVW VR_756, :lower16:SHIFT_TABLE
	MOVT VR_756, :upper16:SHIFT_TABLE
	ADD VR_757, VR_756, VR_755, LSL #2
	LDR VR_758, [VR_757]
	SUB VR_759, VR_752, VR_758
	STR VR_759, [VR_88]
	B .BLOCK_220
.BLOCK_222:
	LDR VR_760, [VR_86]
	LDR VR_761, [VR_85]
	MOVW VR_762, :lower16:SHIFT_TABLE
	MOVT VR_762, :upper16:SHIFT_TABLE
	ADD VR_763, VR_762, VR_761, LSL #2
	LDR VR_764, [VR_763]
	SDIV VR_765, VR_760, VR_764
	STR VR_765, [VR_88]
	B .BLOCK_220
.BLOCK_223:
	LDR VR_766, [VR_86]
	STR VR_766, [VR_88]
	B .BLOCK_217
.BLOCK_224:
	LDR VR_767, [VR_61]
	CMP VR_767, #0
	BGT .BLOCK_225
	BLE .BLOCK_226
.BLOCK_225:
	MOV VR_768, #0
	STR VR_768, [VR_88]
	MOV VR_769, #0
	STR VR_769, [VR_87]
	LDR VR_770, [VR_61]
	STR VR_770, [VR_86]
	MOV VR_771, #1
	STR VR_771, [VR_85]
	B .BLOCK_227
.BLOCK_226:
	LDR VR_772, [VR_60]
	STR VR_772, [VR_88]
	LDR VR_773, [VR_88]
	MOV r0, VR_773
	BL putint
	MOV r0, #10
	BL putch
	MOV VR_774, #2
	STR VR_774, [VR_84]
	B .BLOCK_447
.BLOCK_227:
	LDR VR_775, [VR_87]
	CMP VR_775, #16
	BLT .BLOCK_228
	BGE .BLOCK_229
.BLOCK_228:
	B .BLOCK_230
.BLOCK_229:
	B .BLOCK_234
.BLOCK_230:
	LDR VR_776, [VR_86]
	MOV VR_778, VR_776, ASR #0
	ADD VR_778, VR_776, VR_778, LSR #31
	MOV VR_777, VR_778, ASR #1
	MOV VR_779, VR_777, LSL #1
	SUB VR_780, VR_776, VR_779
	CMP VR_780, #0
	BNE .BLOCK_233
	BEQ .BLOCK_231
.BLOCK_231:
	LDR VR_781, [VR_86]
	MOV VR_783, VR_781, ASR #0
	ADD VR_783, VR_781, VR_783, LSR #31
	MOV VR_782, VR_783, ASR #1
	STR VR_782, [VR_86]
	LDR VR_784, [VR_85]
	MOV VR_786, VR_784, ASR #0
	ADD VR_786, VR_784, VR_786, LSR #31
	MOV VR_785, VR_786, ASR #1
	STR VR_785, [VR_85]
	LDR VR_787, [VR_87]
	ADD VR_788, VR_787, #1
	STR VR_788, [VR_87]
	B .BLOCK_227
.BLOCK_232:
	LDR VR_789, [VR_88]
	LDR VR_790, [VR_87]
	MOVW VR_791, :lower16:SHIFT_TABLE
	MOVT VR_791, :upper16:SHIFT_TABLE
	ADD VR_792, VR_791, VR_790, LSL #2
	LDR VR_793, [VR_792]
	MOV VR_794, VR_793, LSL #0
	ADD VR_795, VR_789, VR_794
	STR VR_795, [VR_88]
	B .BLOCK_231
.BLOCK_233:
	LDR VR_796, [VR_85]
	MOV VR_798, VR_796, ASR #0
	ADD VR_798, VR_796, VR_798, LSR #31
	MOV VR_797, VR_798, ASR #1
	MOV VR_799, VR_797, LSL #1
	SUB VR_800, VR_796, VR_799
	CMP VR_800, #0
	BNE .BLOCK_232
	BEQ .BLOCK_231
.BLOCK_234:
	LDR VR_801, [VR_88]
	CMP VR_801, #0
	BNE .BLOCK_236
	BEQ .BLOCK_235
.BLOCK_235:
	LDR VR_802, [VR_62]
	STR VR_802, [VR_50]
	LDR VR_803, [VR_62]
	STR VR_803, [VR_49]
	MOV VR_804, #0
	STR VR_804, [VR_48]
	B .BLOCK_334
.BLOCK_236:
	LDR VR_805, [VR_60]
	STR VR_805, [VR_59]
	LDR VR_806, [VR_62]
	STR VR_806, [VR_58]
	MOV VR_807, #0
	STR VR_807, [VR_57]
	B .BLOCK_237
.BLOCK_237:
	LDR VR_808, [VR_58]
	CMP VR_808, #0
	BNE .BLOCK_238
	BEQ .BLOCK_239
.BLOCK_238:
	MOV VR_809, #0
	STR VR_809, [VR_88]
	MOV VR_810, #0
	STR VR_810, [VR_87]
	LDR VR_811, [VR_58]
	STR VR_811, [VR_86]
	MOV VR_812, #1
	STR VR_812, [VR_85]
	B .BLOCK_240
.BLOCK_239:
	LDR VR_813, [VR_57]
	STR VR_813, [VR_88]
	LDR VR_814, [VR_88]
	STR VR_814, [VR_60]
	B .BLOCK_235
.BLOCK_240:
	LDR VR_815, [VR_87]
	CMP VR_815, #16
	BLT .BLOCK_241
	BGE .BLOCK_242
.BLOCK_241:
	B .BLOCK_243
.BLOCK_242:
	B .BLOCK_247
.BLOCK_243:
	LDR VR_816, [VR_86]
	MOV VR_818, VR_816, ASR #0
	ADD VR_818, VR_816, VR_818, LSR #31
	MOV VR_817, VR_818, ASR #1
	MOV VR_819, VR_817, LSL #1
	SUB VR_820, VR_816, VR_819
	CMP VR_820, #0
	BNE .BLOCK_246
	BEQ .BLOCK_244
.BLOCK_244:
	LDR VR_821, [VR_86]
	MOV VR_823, VR_821, ASR #0
	ADD VR_823, VR_821, VR_823, LSR #31
	MOV VR_822, VR_823, ASR #1
	STR VR_822, [VR_86]
	LDR VR_824, [VR_85]
	MOV VR_826, VR_824, ASR #0
	ADD VR_826, VR_824, VR_826, LSR #31
	MOV VR_825, VR_826, ASR #1
	STR VR_825, [VR_85]
	LDR VR_827, [VR_87]
	ADD VR_828, VR_827, #1
	STR VR_828, [VR_87]
	B .BLOCK_240
.BLOCK_245:
	LDR VR_829, [VR_88]
	LDR VR_830, [VR_87]
	MOVW VR_831, :lower16:SHIFT_TABLE
	MOVT VR_831, :upper16:SHIFT_TABLE
	ADD VR_832, VR_831, VR_830, LSL #2
	LDR VR_833, [VR_832]
	MOV VR_834, VR_833, LSL #0
	ADD VR_835, VR_829, VR_834
	STR VR_835, [VR_88]
	B .BLOCK_244
.BLOCK_246:
	LDR VR_836, [VR_85]
	MOV VR_838, VR_836, ASR #0
	ADD VR_838, VR_836, VR_838, LSR #31
	MOV VR_837, VR_838, ASR #1
	MOV VR_839, VR_837, LSL #1
	SUB VR_840, VR_836, VR_839
	CMP VR_840, #0
	BNE .BLOCK_245
	BEQ .BLOCK_244
.BLOCK_247:
	LDR VR_841, [VR_88]
	CMP VR_841, #0
	BNE .BLOCK_249
	BEQ .BLOCK_248
.BLOCK_248:
	LDR VR_842, [VR_59]
	STR VR_842, [VR_53]
	LDR VR_843, [VR_59]
	STR VR_843, [VR_52]
	B .BLOCK_284
.BLOCK_249:
	LDR VR_844, [VR_57]
	STR VR_844, [VR_56]
	LDR VR_845, [VR_59]
	STR VR_845, [VR_55]
	B .BLOCK_250
.BLOCK_250:
	LDR VR_846, [VR_55]
	CMP VR_846, #0
	BNE .BLOCK_251
	BEQ .BLOCK_252
.BLOCK_251:
	MOV VR_847, #0
	STR VR_847, [VR_88]
	MOV VR_848, #0
	STR VR_848, [VR_87]
	LDR VR_849, [VR_56]
	STR VR_849, [VR_86]
	LDR VR_850, [VR_55]
	STR VR_850, [VR_85]
	B .BLOCK_253
.BLOCK_252:
	LDR VR_851, [VR_56]
	STR VR_851, [VR_88]
	LDR VR_852, [VR_88]
	STR VR_852, [VR_57]
	B .BLOCK_248
.BLOCK_253:
	LDR VR_853, [VR_87]
	CMP VR_853, #16
	BLT .BLOCK_254
	BGE .BLOCK_255
.BLOCK_254:
	B .BLOCK_256
.BLOCK_255:
	LDR VR_854, [VR_88]
	STR VR_854, [VR_54]
	MOV VR_855, #0
	STR VR_855, [VR_88]
	MOV VR_856, #0
	STR VR_856, [VR_87]
	LDR VR_857, [VR_56]
	STR VR_857, [VR_86]
	LDR VR_858, [VR_55]
	STR VR_858, [VR_85]
	B .BLOCK_266
.BLOCK_256:
	LDR VR_859, [VR_86]
	MOV VR_861, VR_859, ASR #0
	ADD VR_861, VR_859, VR_861, LSR #31
	MOV VR_860, VR_861, ASR #1
	MOV VR_862, VR_860, LSL #1
	SUB VR_863, VR_859, VR_862
	CMP VR_863, #0
	BNE .BLOCK_258
	BEQ .BLOCK_262
.BLOCK_257:
	LDR VR_864, [VR_86]
	MOV VR_866, VR_864, ASR #0
	ADD VR_866, VR_864, VR_866, LSR #31
	MOV VR_865, VR_866, ASR #1
	STR VR_865, [VR_86]
	LDR VR_867, [VR_85]
	MOV VR_869, VR_867, ASR #0
	ADD VR_869, VR_867, VR_869, LSR #31
	MOV VR_868, VR_869, ASR #1
	STR VR_868, [VR_85]
	LDR VR_870, [VR_87]
	ADD VR_871, VR_870, #1
	STR VR_871, [VR_87]
	B .BLOCK_253
.BLOCK_258:
	B .BLOCK_259
.BLOCK_259:
	LDR VR_872, [VR_85]
	MOV VR_874, VR_872, ASR #0
	ADD VR_874, VR_872, VR_874, LSR #31
	MOV VR_873, VR_874, ASR #1
	MOV VR_875, VR_873, LSL #1
	SUB VR_876, VR_872, VR_875
	CMP VR_876, #0
	BEQ .BLOCK_261
	BNE .BLOCK_260
.BLOCK_260:
	B .BLOCK_257
.BLOCK_261:
	LDR VR_877, [VR_88]
	LDR VR_878, [VR_87]
	MOVW VR_879, :lower16:SHIFT_TABLE
	MOVT VR_879, :upper16:SHIFT_TABLE
	ADD VR_880, VR_879, VR_878, LSL #2
	LDR VR_881, [VR_880]
	MOV VR_882, VR_881, LSL #0
	ADD VR_883, VR_877, VR_882
	STR VR_883, [VR_88]
	B .BLOCK_260
.BLOCK_262:
	B .BLOCK_263
.BLOCK_263:
	LDR VR_884, [VR_85]
	MOV VR_886, VR_884, ASR #0
	ADD VR_886, VR_884, VR_886, LSR #31
	MOV VR_885, VR_886, ASR #1
	MOV VR_887, VR_885, LSL #1
	SUB VR_888, VR_884, VR_887
	CMP VR_888, #0
	BNE .BLOCK_265
	BEQ .BLOCK_264
.BLOCK_264:
	B .BLOCK_257
.BLOCK_265:
	LDR VR_889, [VR_88]
	LDR VR_890, [VR_87]
	MOVW VR_891, :lower16:SHIFT_TABLE
	MOVT VR_891, :upper16:SHIFT_TABLE
	ADD VR_892, VR_891, VR_890, LSL #2
	LDR VR_893, [VR_892]
	MOV VR_894, VR_893, LSL #0
	ADD VR_895, VR_889, VR_894
	STR VR_895, [VR_88]
	B .BLOCK_264
.BLOCK_266:
	LDR VR_896, [VR_87]
	CMP VR_896, #16
	BLT .BLOCK_267
	BGE .BLOCK_268
.BLOCK_267:
	B .BLOCK_269
.BLOCK_268:
	LDR VR_897, [VR_88]
	STR VR_897, [VR_55]
	B .BLOCK_273
.BLOCK_269:
	LDR VR_898, [VR_86]
	MOV VR_900, VR_898, ASR #0
	ADD VR_900, VR_898, VR_900, LSR #31
	MOV VR_899, VR_900, ASR #1
	MOV VR_901, VR_899, LSL #1
	SUB VR_902, VR_898, VR_901
	CMP VR_902, #0
	BNE .BLOCK_272
	BEQ .BLOCK_270
.BLOCK_270:
	LDR VR_903, [VR_86]
	MOV VR_905, VR_903, ASR #0
	ADD VR_905, VR_903, VR_905, LSR #31
	MOV VR_904, VR_905, ASR #1
	STR VR_904, [VR_86]
	LDR VR_906, [VR_85]
	MOV VR_908, VR_906, ASR #0
	ADD VR_908, VR_906, VR_908, LSR #31
	MOV VR_907, VR_908, ASR #1
	STR VR_907, [VR_85]
	LDR VR_909, [VR_87]
	ADD VR_910, VR_909, #1
	STR VR_910, [VR_87]
	B .BLOCK_266
.BLOCK_271:
	LDR VR_911, [VR_88]
	LDR VR_912, [VR_87]
	MOVW VR_913, :lower16:SHIFT_TABLE
	MOVT VR_913, :upper16:SHIFT_TABLE
	ADD VR_914, VR_913, VR_912, LSL #2
	LDR VR_915, [VR_914]
	MOV VR_916, VR_915, LSL #0
	ADD VR_917, VR_911, VR_916
	STR VR_917, [VR_88]
	B .BLOCK_270
.BLOCK_272:
	LDR VR_918, [VR_85]
	MOV VR_920, VR_918, ASR #0
	ADD VR_920, VR_918, VR_920, LSR #31
	MOV VR_919, VR_920, ASR #1
	MOV VR_921, VR_919, LSL #1
	SUB VR_922, VR_918, VR_921
	CMP VR_922, #0
	BNE .BLOCK_271
	BEQ .BLOCK_270
.BLOCK_273:
	MOV VR_923, #1
	CMP VR_923, #15
	BGT .BLOCK_275
	BLE .BLOCK_276
.BLOCK_274:
	LDR VR_924, [VR_88]
	STR VR_924, [VR_55]
	LDR VR_925, [VR_54]
	STR VR_925, [VR_56]
	B .BLOCK_250
.BLOCK_275:
	MOV VR_926, #0
	STR VR_926, [VR_88]
	B .BLOCK_274
.BLOCK_276:
	MOV VR_927, #0
	STR VR_927, [VR_88]
	MOV VR_928, #0
	STR VR_928, [VR_87]
	LDR VR_929, [VR_55]
	MOVW VR_930, :lower16:SHIFT_TABLE
	MOVT VR_930, :upper16:SHIFT_TABLE
	ADD VR_931, VR_930, #4
	LDR VR_932, [VR_931]
	MUL VR_933, VR_929, VR_932
	STR VR_933, [VR_86]
	MOVW VR_934, #65535
	STR VR_934, [VR_85]
	B .BLOCK_277
.BLOCK_277:
	LDR VR_935, [VR_87]
	CMP VR_935, #16
	BLT .BLOCK_278
	BGE .BLOCK_279
.BLOCK_278:
	B .BLOCK_280
.BLOCK_279:
	B .BLOCK_274
.BLOCK_280:
	LDR VR_936, [VR_86]
	MOV VR_938, VR_936, ASR #0
	ADD VR_938, VR_936, VR_938, LSR #31
	MOV VR_937, VR_938, ASR #1
	MOV VR_939, VR_937, LSL #1
	SUB VR_940, VR_936, VR_939
	CMP VR_940, #0
	BNE .BLOCK_283
	BEQ .BLOCK_281
.BLOCK_281:
	LDR VR_941, [VR_86]
	MOV VR_943, VR_941, ASR #0
	ADD VR_943, VR_941, VR_943, LSR #31
	MOV VR_942, VR_943, ASR #1
	STR VR_942, [VR_86]
	LDR VR_944, [VR_85]
	MOV VR_946, VR_944, ASR #0
	ADD VR_946, VR_944, VR_946, LSR #31
	MOV VR_945, VR_946, ASR #1
	STR VR_945, [VR_85]
	LDR VR_947, [VR_87]
	ADD VR_948, VR_947, #1
	STR VR_948, [VR_87]
	B .BLOCK_277
.BLOCK_282:
	LDR VR_949, [VR_88]
	LDR VR_950, [VR_87]
	MOVW VR_951, :lower16:SHIFT_TABLE
	MOVT VR_951, :upper16:SHIFT_TABLE
	ADD VR_952, VR_951, VR_950, LSL #2
	LDR VR_953, [VR_952]
	MOV VR_954, VR_953, LSL #0
	ADD VR_955, VR_949, VR_954
	STR VR_955, [VR_88]
	B .BLOCK_281
.BLOCK_283:
	LDR VR_956, [VR_85]
	MOV VR_958, VR_956, ASR #0
	ADD VR_958, VR_956, VR_958, LSR #31
	MOV VR_957, VR_958, ASR #1
	MOV VR_959, VR_957, LSL #1
	SUB VR_960, VR_956, VR_959
	CMP VR_960, #0
	BNE .BLOCK_282
	BEQ .BLOCK_281
.BLOCK_284:
	LDR VR_961, [VR_52]
	CMP VR_961, #0
	BNE .BLOCK_285
	BEQ .BLOCK_286
.BLOCK_285:
	MOV VR_962, #0
	STR VR_962, [VR_88]
	MOV VR_963, #0
	STR VR_963, [VR_87]
	LDR VR_964, [VR_53]
	STR VR_964, [VR_86]
	LDR VR_965, [VR_52]
	STR VR_965, [VR_85]
	B .BLOCK_287
.BLOCK_286:
	LDR VR_966, [VR_53]
	STR VR_966, [VR_88]
	LDR VR_967, [VR_88]
	STR VR_967, [VR_59]
	LDR VR_968, [VR_58]
	STR VR_968, [VR_86]
	MOV VR_969, #1
	STR VR_969, [VR_85]
	B .BLOCK_318
.BLOCK_287:
	LDR VR_970, [VR_87]
	CMP VR_970, #16
	BLT .BLOCK_288
	BGE .BLOCK_289
.BLOCK_288:
	B .BLOCK_290
.BLOCK_289:
	LDR VR_971, [VR_88]
	STR VR_971, [VR_51]
	MOV VR_972, #0
	STR VR_972, [VR_88]
	MOV VR_973, #0
	STR VR_973, [VR_87]
	LDR VR_974, [VR_53]
	STR VR_974, [VR_86]
	LDR VR_975, [VR_52]
	STR VR_975, [VR_85]
	B .BLOCK_300
.BLOCK_290:
	LDR VR_976, [VR_86]
	MOV VR_978, VR_976, ASR #0
	ADD VR_978, VR_976, VR_978, LSR #31
	MOV VR_977, VR_978, ASR #1
	MOV VR_979, VR_977, LSL #1
	SUB VR_980, VR_976, VR_979
	CMP VR_980, #0
	BNE .BLOCK_292
	BEQ .BLOCK_296
.BLOCK_291:
	LDR VR_981, [VR_86]
	MOV VR_983, VR_981, ASR #0
	ADD VR_983, VR_981, VR_983, LSR #31
	MOV VR_982, VR_983, ASR #1
	STR VR_982, [VR_86]
	LDR VR_984, [VR_85]
	MOV VR_986, VR_984, ASR #0
	ADD VR_986, VR_984, VR_986, LSR #31
	MOV VR_985, VR_986, ASR #1
	STR VR_985, [VR_85]
	LDR VR_987, [VR_87]
	ADD VR_988, VR_987, #1
	STR VR_988, [VR_87]
	B .BLOCK_287
.BLOCK_292:
	B .BLOCK_293
.BLOCK_293:
	LDR VR_989, [VR_85]
	MOV VR_991, VR_989, ASR #0
	ADD VR_991, VR_989, VR_991, LSR #31
	MOV VR_990, VR_991, ASR #1
	MOV VR_992, VR_990, LSL #1
	SUB VR_993, VR_989, VR_992
	CMP VR_993, #0
	BEQ .BLOCK_295
	BNE .BLOCK_294
.BLOCK_294:
	B .BLOCK_291
.BLOCK_295:
	LDR VR_994, [VR_88]
	LDR VR_995, [VR_87]
	MOVW VR_996, :lower16:SHIFT_TABLE
	MOVT VR_996, :upper16:SHIFT_TABLE
	ADD VR_997, VR_996, VR_995, LSL #2
	LDR VR_998, [VR_997]
	MOV VR_999, VR_998, LSL #0
	ADD VR_1000, VR_994, VR_999
	STR VR_1000, [VR_88]
	B .BLOCK_294
.BLOCK_296:
	B .BLOCK_297
.BLOCK_297:
	LDR VR_1001, [VR_85]
	MOV VR_1003, VR_1001, ASR #0
	ADD VR_1003, VR_1001, VR_1003, LSR #31
	MOV VR_1002, VR_1003, ASR #1
	MOV VR_1004, VR_1002, LSL #1
	SUB VR_1005, VR_1001, VR_1004
	CMP VR_1005, #0
	BNE .BLOCK_299
	BEQ .BLOCK_298
.BLOCK_298:
	B .BLOCK_291
.BLOCK_299:
	LDR VR_1006, [VR_88]
	LDR VR_1007, [VR_87]
	MOVW VR_1008, :lower16:SHIFT_TABLE
	MOVT VR_1008, :upper16:SHIFT_TABLE
	ADD VR_1009, VR_1008, VR_1007, LSL #2
	LDR VR_1010, [VR_1009]
	MOV VR_1011, VR_1010, LSL #0
	ADD VR_1012, VR_1006, VR_1011
	STR VR_1012, [VR_88]
	B .BLOCK_298
.BLOCK_300:
	LDR VR_1013, [VR_87]
	CMP VR_1013, #16
	BLT .BLOCK_301
	BGE .BLOCK_302
.BLOCK_301:
	B .BLOCK_303
.BLOCK_302:
	LDR VR_1014, [VR_88]
	STR VR_1014, [VR_52]
	B .BLOCK_307
.BLOCK_303:
	LDR VR_1015, [VR_86]
	MOV VR_1017, VR_1015, ASR #0
	ADD VR_1017, VR_1015, VR_1017, LSR #31
	MOV VR_1016, VR_1017, ASR #1
	MOV VR_1018, VR_1016, LSL #1
	SUB VR_1019, VR_1015, VR_1018
	CMP VR_1019, #0
	BNE .BLOCK_306
	BEQ .BLOCK_304
.BLOCK_304:
	LDR VR_1020, [VR_86]
	MOV VR_1022, VR_1020, ASR #0
	ADD VR_1022, VR_1020, VR_1022, LSR #31
	MOV VR_1021, VR_1022, ASR #1
	STR VR_1021, [VR_86]
	LDR VR_1023, [VR_85]
	MOV VR_1025, VR_1023, ASR #0
	ADD VR_1025, VR_1023, VR_1025, LSR #31
	MOV VR_1024, VR_1025, ASR #1
	STR VR_1024, [VR_85]
	LDR VR_1026, [VR_87]
	ADD VR_1027, VR_1026, #1
	STR VR_1027, [VR_87]
	B .BLOCK_300
.BLOCK_305:
	LDR VR_1028, [VR_88]
	LDR VR_1029, [VR_87]
	MOVW VR_1030, :lower16:SHIFT_TABLE
	MOVT VR_1030, :upper16:SHIFT_TABLE
	ADD VR_1031, VR_1030, VR_1029, LSL #2
	LDR VR_1032, [VR_1031]
	MOV VR_1033, VR_1032, LSL #0
	ADD VR_1034, VR_1028, VR_1033
	STR VR_1034, [VR_88]
	B .BLOCK_304
.BLOCK_306:
	LDR VR_1035, [VR_85]
	MOV VR_1037, VR_1035, ASR #0
	ADD VR_1037, VR_1035, VR_1037, LSR #31
	MOV VR_1036, VR_1037, ASR #1
	MOV VR_1038, VR_1036, LSL #1
	SUB VR_1039, VR_1035, VR_1038
	CMP VR_1039, #0
	BNE .BLOCK_305
	BEQ .BLOCK_304
.BLOCK_307:
	MOV VR_1040, #1
	CMP VR_1040, #15
	BGT .BLOCK_309
	BLE .BLOCK_310
.BLOCK_308:
	LDR VR_1041, [VR_88]
	STR VR_1041, [VR_52]
	LDR VR_1042, [VR_51]
	STR VR_1042, [VR_53]
	B .BLOCK_284
.BLOCK_309:
	MOV VR_1043, #0
	STR VR_1043, [VR_88]
	B .BLOCK_308
.BLOCK_310:
	MOV VR_1044, #0
	STR VR_1044, [VR_88]
	MOV VR_1045, #0
	STR VR_1045, [VR_87]
	LDR VR_1046, [VR_52]
	MOVW VR_1047, :lower16:SHIFT_TABLE
	MOVT VR_1047, :upper16:SHIFT_TABLE
	ADD VR_1048, VR_1047, #4
	LDR VR_1049, [VR_1048]
	MUL VR_1050, VR_1046, VR_1049
	STR VR_1050, [VR_86]
	MOVW VR_1051, #65535
	STR VR_1051, [VR_85]
	B .BLOCK_311
.BLOCK_311:
	LDR VR_1052, [VR_87]
	CMP VR_1052, #16
	BLT .BLOCK_312
	BGE .BLOCK_313
.BLOCK_312:
	B .BLOCK_314
.BLOCK_313:
	B .BLOCK_308
.BLOCK_314:
	LDR VR_1053, [VR_86]
	MOV VR_1055, VR_1053, ASR #0
	ADD VR_1055, VR_1053, VR_1055, LSR #31
	MOV VR_1054, VR_1055, ASR #1
	MOV VR_1056, VR_1054, LSL #1
	SUB VR_1057, VR_1053, VR_1056
	CMP VR_1057, #0
	BNE .BLOCK_317
	BEQ .BLOCK_315
.BLOCK_315:
	LDR VR_1058, [VR_86]
	MOV VR_1060, VR_1058, ASR #0
	ADD VR_1060, VR_1058, VR_1060, LSR #31
	MOV VR_1059, VR_1060, ASR #1
	STR VR_1059, [VR_86]
	LDR VR_1061, [VR_85]
	MOV VR_1063, VR_1061, ASR #0
	ADD VR_1063, VR_1061, VR_1063, LSR #31
	MOV VR_1062, VR_1063, ASR #1
	STR VR_1062, [VR_85]
	LDR VR_1064, [VR_87]
	ADD VR_1065, VR_1064, #1
	STR VR_1065, [VR_87]
	B .BLOCK_311
.BLOCK_316:
	LDR VR_1066, [VR_88]
	LDR VR_1067, [VR_87]
	MOVW VR_1068, :lower16:SHIFT_TABLE
	MOVT VR_1068, :upper16:SHIFT_TABLE
	ADD VR_1069, VR_1068, VR_1067, LSL #2
	LDR VR_1070, [VR_1069]
	MOV VR_1071, VR_1070, LSL #0
	ADD VR_1072, VR_1066, VR_1071
	STR VR_1072, [VR_88]
	B .BLOCK_315
.BLOCK_317:
	LDR VR_1073, [VR_85]
	MOV VR_1075, VR_1073, ASR #0
	ADD VR_1075, VR_1073, VR_1075, LSR #31
	MOV VR_1074, VR_1075, ASR #1
	MOV VR_1076, VR_1074, LSL #1
	SUB VR_1077, VR_1073, VR_1076
	CMP VR_1077, #0
	BNE .BLOCK_316
	BEQ .BLOCK_315
.BLOCK_318:
	LDR VR_1078, [VR_85]
	CMP VR_1078, #15
	BGE .BLOCK_320
	BLT .BLOCK_325
.BLOCK_319:
	LDR VR_1079, [VR_88]
	STR VR_1079, [VR_58]
	B .BLOCK_237
.BLOCK_320:
	B .BLOCK_321
.BLOCK_321:
	LDR VR_1080, [VR_86]
	CMP VR_1080, #0
	BLT .BLOCK_323
	BGE .BLOCK_324
.BLOCK_322:
	B .BLOCK_319
.BLOCK_323:
	MOVW VR_1081, #65535
	STR VR_1081, [VR_88]
	B .BLOCK_322
.BLOCK_324:
	MOV VR_1082, #0
	STR VR_1082, [VR_88]
	B .BLOCK_322
.BLOCK_325:
	B .BLOCK_326
.BLOCK_326:
	LDR VR_1083, [VR_85]
	CMP VR_1083, #0
	BGT .BLOCK_328
	BLE .BLOCK_333
.BLOCK_327:
	B .BLOCK_319
.BLOCK_328:
	B .BLOCK_329
.BLOCK_329:
	LDR VR_1084, [VR_86]
	MOVW VR_1085, #32767
	CMP VR_1084, VR_1085
	BGT .BLOCK_331
	BLE .BLOCK_332
.BLOCK_330:
	B .BLOCK_327
.BLOCK_331:
	LDR VR_1086, [VR_86]
	LDR VR_1087, [VR_85]
	MOVW VR_1088, :lower16:SHIFT_TABLE
	MOVT VR_1088, :upper16:SHIFT_TABLE
	ADD VR_1089, VR_1088, VR_1087, LSL #2
	LDR VR_1090, [VR_1089]
	SDIV VR_1091, VR_1086, VR_1090
	STR VR_1091, [VR_86]
	LDR VR_1092, [VR_86]
	ADD VR_1093, VR_1092, #65536
	LDR VR_1094, [VR_85]
	RSB VR_1095, VR_1094, #15
	ADD VR_1096, VR_1095, #1
	MOVW VR_1097, :lower16:SHIFT_TABLE
	MOVT VR_1097, :upper16:SHIFT_TABLE
	ADD VR_1098, VR_1097, VR_1096, LSL #2
	LDR VR_1099, [VR_1098]
	SUB VR_1100, VR_1093, VR_1099
	STR VR_1100, [VR_88]
	B .BLOCK_330
.BLOCK_332:
	LDR VR_1101, [VR_86]
	LDR VR_1102, [VR_85]
	MOVW VR_1103, :lower16:SHIFT_TABLE
	MOVT VR_1103, :upper16:SHIFT_TABLE
	ADD VR_1104, VR_1103, VR_1102, LSL #2
	LDR VR_1105, [VR_1104]
	SDIV VR_1106, VR_1101, VR_1105
	STR VR_1106, [VR_88]
	B .BLOCK_330
.BLOCK_333:
	LDR VR_1107, [VR_86]
	STR VR_1107, [VR_88]
	B .BLOCK_327
.BLOCK_334:
	LDR VR_1108, [VR_49]
	CMP VR_1108, #0
	BNE .BLOCK_335
	BEQ .BLOCK_336
.BLOCK_335:
	MOV VR_1109, #0
	STR VR_1109, [VR_88]
	MOV VR_1110, #0
	STR VR_1110, [VR_87]
	LDR VR_1111, [VR_49]
	STR VR_1111, [VR_86]
	MOV VR_1112, #1
	STR VR_1112, [VR_85]
	B .BLOCK_337
.BLOCK_336:
	LDR VR_1113, [VR_48]
	STR VR_1113, [VR_88]
	LDR VR_1114, [VR_88]
	STR VR_1114, [VR_62]
	LDR VR_1115, [VR_61]
	STR VR_1115, [VR_86]
	MOV VR_1116, #1
	STR VR_1116, [VR_85]
	B .BLOCK_431
.BLOCK_337:
	LDR VR_1117, [VR_87]
	CMP VR_1117, #16
	BLT .BLOCK_338
	BGE .BLOCK_339
.BLOCK_338:
	B .BLOCK_340
.BLOCK_339:
	B .BLOCK_344
.BLOCK_340:
	LDR VR_1118, [VR_86]
	MOV VR_1120, VR_1118, ASR #0
	ADD VR_1120, VR_1118, VR_1120, LSR #31
	MOV VR_1119, VR_1120, ASR #1
	MOV VR_1121, VR_1119, LSL #1
	SUB VR_1122, VR_1118, VR_1121
	CMP VR_1122, #0
	BNE .BLOCK_343
	BEQ .BLOCK_341
.BLOCK_341:
	LDR VR_1123, [VR_86]
	MOV VR_1125, VR_1123, ASR #0
	ADD VR_1125, VR_1123, VR_1125, LSR #31
	MOV VR_1124, VR_1125, ASR #1
	STR VR_1124, [VR_86]
	LDR VR_1126, [VR_85]
	MOV VR_1128, VR_1126, ASR #0
	ADD VR_1128, VR_1126, VR_1128, LSR #31
	MOV VR_1127, VR_1128, ASR #1
	STR VR_1127, [VR_85]
	LDR VR_1129, [VR_87]
	ADD VR_1130, VR_1129, #1
	STR VR_1130, [VR_87]
	B .BLOCK_337
.BLOCK_342:
	LDR VR_1131, [VR_88]
	LDR VR_1132, [VR_87]
	MOVW VR_1133, :lower16:SHIFT_TABLE
	MOVT VR_1133, :upper16:SHIFT_TABLE
	ADD VR_1134, VR_1133, VR_1132, LSL #2
	LDR VR_1135, [VR_1134]
	MOV VR_1136, VR_1135, LSL #0
	ADD VR_1137, VR_1131, VR_1136
	STR VR_1137, [VR_88]
	B .BLOCK_341
.BLOCK_343:
	LDR VR_1138, [VR_85]
	MOV VR_1140, VR_1138, ASR #0
	ADD VR_1140, VR_1138, VR_1140, LSR #31
	MOV VR_1139, VR_1140, ASR #1
	MOV VR_1141, VR_1139, LSL #1
	SUB VR_1142, VR_1138, VR_1141
	CMP VR_1142, #0
	BNE .BLOCK_342
	BEQ .BLOCK_341
.BLOCK_344:
	LDR VR_1143, [VR_88]
	CMP VR_1143, #0
	BNE .BLOCK_346
	BEQ .BLOCK_345
.BLOCK_345:
	LDR VR_1144, [VR_50]
	STR VR_1144, [VR_44]
	LDR VR_1145, [VR_50]
	STR VR_1145, [VR_43]
	B .BLOCK_381
.BLOCK_346:
	LDR VR_1146, [VR_48]
	STR VR_1146, [VR_47]
	LDR VR_1147, [VR_50]
	STR VR_1147, [VR_46]
	B .BLOCK_347
.BLOCK_347:
	LDR VR_1148, [VR_46]
	CMP VR_1148, #0
	BNE .BLOCK_348
	BEQ .BLOCK_349
.BLOCK_348:
	MOV VR_1149, #0
	STR VR_1149, [VR_88]
	MOV VR_1150, #0
	STR VR_1150, [VR_87]
	LDR VR_1151, [VR_47]
	STR VR_1151, [VR_86]
	LDR VR_1152, [VR_46]
	STR VR_1152, [VR_85]
	B .BLOCK_350
.BLOCK_349:
	LDR VR_1153, [VR_47]
	STR VR_1153, [VR_88]
	LDR VR_1154, [VR_88]
	STR VR_1154, [VR_48]
	B .BLOCK_345
.BLOCK_350:
	LDR VR_1155, [VR_87]
	CMP VR_1155, #16
	BLT .BLOCK_351
	BGE .BLOCK_352
.BLOCK_351:
	B .BLOCK_353
.BLOCK_352:
	LDR VR_1156, [VR_88]
	STR VR_1156, [VR_45]
	MOV VR_1157, #0
	STR VR_1157, [VR_88]
	MOV VR_1158, #0
	STR VR_1158, [VR_87]
	LDR VR_1159, [VR_47]
	STR VR_1159, [VR_86]
	LDR VR_1160, [VR_46]
	STR VR_1160, [VR_85]
	B .BLOCK_363
.BLOCK_353:
	LDR VR_1161, [VR_86]
	MOV VR_1163, VR_1161, ASR #0
	ADD VR_1163, VR_1161, VR_1163, LSR #31
	MOV VR_1162, VR_1163, ASR #1
	MOV VR_1164, VR_1162, LSL #1
	SUB VR_1165, VR_1161, VR_1164
	CMP VR_1165, #0
	BNE .BLOCK_355
	BEQ .BLOCK_359
.BLOCK_354:
	LDR VR_1166, [VR_86]
	MOV VR_1168, VR_1166, ASR #0
	ADD VR_1168, VR_1166, VR_1168, LSR #31
	MOV VR_1167, VR_1168, ASR #1
	STR VR_1167, [VR_86]
	LDR VR_1169, [VR_85]
	MOV VR_1171, VR_1169, ASR #0
	ADD VR_1171, VR_1169, VR_1171, LSR #31
	MOV VR_1170, VR_1171, ASR #1
	STR VR_1170, [VR_85]
	LDR VR_1172, [VR_87]
	ADD VR_1173, VR_1172, #1
	STR VR_1173, [VR_87]
	B .BLOCK_350
.BLOCK_355:
	B .BLOCK_356
.BLOCK_356:
	LDR VR_1174, [VR_85]
	MOV VR_1176, VR_1174, ASR #0
	ADD VR_1176, VR_1174, VR_1176, LSR #31
	MOV VR_1175, VR_1176, ASR #1
	MOV VR_1177, VR_1175, LSL #1
	SUB VR_1178, VR_1174, VR_1177
	CMP VR_1178, #0
	BEQ .BLOCK_358
	BNE .BLOCK_357
.BLOCK_357:
	B .BLOCK_354
.BLOCK_358:
	LDR VR_1179, [VR_88]
	LDR VR_1180, [VR_87]
	MOVW VR_1181, :lower16:SHIFT_TABLE
	MOVT VR_1181, :upper16:SHIFT_TABLE
	ADD VR_1182, VR_1181, VR_1180, LSL #2
	LDR VR_1183, [VR_1182]
	MOV VR_1184, VR_1183, LSL #0
	ADD VR_1185, VR_1179, VR_1184
	STR VR_1185, [VR_88]
	B .BLOCK_357
.BLOCK_359:
	B .BLOCK_360
.BLOCK_360:
	LDR VR_1186, [VR_85]
	MOV VR_1188, VR_1186, ASR #0
	ADD VR_1188, VR_1186, VR_1188, LSR #31
	MOV VR_1187, VR_1188, ASR #1
	MOV VR_1189, VR_1187, LSL #1
	SUB VR_1190, VR_1186, VR_1189
	CMP VR_1190, #0
	BNE .BLOCK_362
	BEQ .BLOCK_361
.BLOCK_361:
	B .BLOCK_354
.BLOCK_362:
	LDR VR_1191, [VR_88]
	LDR VR_1192, [VR_87]
	MOVW VR_1193, :lower16:SHIFT_TABLE
	MOVT VR_1193, :upper16:SHIFT_TABLE
	ADD VR_1194, VR_1193, VR_1192, LSL #2
	LDR VR_1195, [VR_1194]
	MOV VR_1196, VR_1195, LSL #0
	ADD VR_1197, VR_1191, VR_1196
	STR VR_1197, [VR_88]
	B .BLOCK_361
.BLOCK_363:
	LDR VR_1198, [VR_87]
	CMP VR_1198, #16
	BLT .BLOCK_364
	BGE .BLOCK_365
.BLOCK_364:
	B .BLOCK_366
.BLOCK_365:
	LDR VR_1199, [VR_88]
	STR VR_1199, [VR_46]
	B .BLOCK_370
.BLOCK_366:
	LDR VR_1200, [VR_86]
	MOV VR_1202, VR_1200, ASR #0
	ADD VR_1202, VR_1200, VR_1202, LSR #31
	MOV VR_1201, VR_1202, ASR #1
	MOV VR_1203, VR_1201, LSL #1
	SUB VR_1204, VR_1200, VR_1203
	CMP VR_1204, #0
	BNE .BLOCK_369
	BEQ .BLOCK_367
.BLOCK_367:
	LDR VR_1205, [VR_86]
	MOV VR_1207, VR_1205, ASR #0
	ADD VR_1207, VR_1205, VR_1207, LSR #31
	MOV VR_1206, VR_1207, ASR #1
	STR VR_1206, [VR_86]
	LDR VR_1208, [VR_85]
	MOV VR_1210, VR_1208, ASR #0
	ADD VR_1210, VR_1208, VR_1210, LSR #31
	MOV VR_1209, VR_1210, ASR #1
	STR VR_1209, [VR_85]
	LDR VR_1211, [VR_87]
	ADD VR_1212, VR_1211, #1
	STR VR_1212, [VR_87]
	B .BLOCK_363
.BLOCK_368:
	LDR VR_1213, [VR_88]
	LDR VR_1214, [VR_87]
	MOVW VR_1215, :lower16:SHIFT_TABLE
	MOVT VR_1215, :upper16:SHIFT_TABLE
	ADD VR_1216, VR_1215, VR_1214, LSL #2
	LDR VR_1217, [VR_1216]
	MOV VR_1218, VR_1217, LSL #0
	ADD VR_1219, VR_1213, VR_1218
	STR VR_1219, [VR_88]
	B .BLOCK_367
.BLOCK_369:
	LDR VR_1220, [VR_85]
	MOV VR_1222, VR_1220, ASR #0
	ADD VR_1222, VR_1220, VR_1222, LSR #31
	MOV VR_1221, VR_1222, ASR #1
	MOV VR_1223, VR_1221, LSL #1
	SUB VR_1224, VR_1220, VR_1223
	CMP VR_1224, #0
	BNE .BLOCK_368
	BEQ .BLOCK_367
.BLOCK_370:
	MOV VR_1225, #1
	CMP VR_1225, #15
	BGT .BLOCK_372
	BLE .BLOCK_373
.BLOCK_371:
	LDR VR_1226, [VR_88]
	STR VR_1226, [VR_46]
	LDR VR_1227, [VR_45]
	STR VR_1227, [VR_47]
	B .BLOCK_347
.BLOCK_372:
	MOV VR_1228, #0
	STR VR_1228, [VR_88]
	B .BLOCK_371
.BLOCK_373:
	MOV VR_1229, #0
	STR VR_1229, [VR_88]
	MOV VR_1230, #0
	STR VR_1230, [VR_87]
	LDR VR_1231, [VR_46]
	MOVW VR_1232, :lower16:SHIFT_TABLE
	MOVT VR_1232, :upper16:SHIFT_TABLE
	ADD VR_1233, VR_1232, #4
	LDR VR_1234, [VR_1233]
	MUL VR_1235, VR_1231, VR_1234
	STR VR_1235, [VR_86]
	MOVW VR_1236, #65535
	STR VR_1236, [VR_85]
	B .BLOCK_374
.BLOCK_374:
	LDR VR_1237, [VR_87]
	CMP VR_1237, #16
	BLT .BLOCK_375
	BGE .BLOCK_376
.BLOCK_375:
	B .BLOCK_377
.BLOCK_376:
	B .BLOCK_371
.BLOCK_377:
	LDR VR_1238, [VR_86]
	MOV VR_1240, VR_1238, ASR #0
	ADD VR_1240, VR_1238, VR_1240, LSR #31
	MOV VR_1239, VR_1240, ASR #1
	MOV VR_1241, VR_1239, LSL #1
	SUB VR_1242, VR_1238, VR_1241
	CMP VR_1242, #0
	BNE .BLOCK_380
	BEQ .BLOCK_378
.BLOCK_378:
	LDR VR_1243, [VR_86]
	MOV VR_1245, VR_1243, ASR #0
	ADD VR_1245, VR_1243, VR_1245, LSR #31
	MOV VR_1244, VR_1245, ASR #1
	STR VR_1244, [VR_86]
	LDR VR_1246, [VR_85]
	MOV VR_1248, VR_1246, ASR #0
	ADD VR_1248, VR_1246, VR_1248, LSR #31
	MOV VR_1247, VR_1248, ASR #1
	STR VR_1247, [VR_85]
	LDR VR_1249, [VR_87]
	ADD VR_1250, VR_1249, #1
	STR VR_1250, [VR_87]
	B .BLOCK_374
.BLOCK_379:
	LDR VR_1251, [VR_88]
	LDR VR_1252, [VR_87]
	MOVW VR_1253, :lower16:SHIFT_TABLE
	MOVT VR_1253, :upper16:SHIFT_TABLE
	ADD VR_1254, VR_1253, VR_1252, LSL #2
	LDR VR_1255, [VR_1254]
	MOV VR_1256, VR_1255, LSL #0
	ADD VR_1257, VR_1251, VR_1256
	STR VR_1257, [VR_88]
	B .BLOCK_378
.BLOCK_380:
	LDR VR_1258, [VR_85]
	MOV VR_1260, VR_1258, ASR #0
	ADD VR_1260, VR_1258, VR_1260, LSR #31
	MOV VR_1259, VR_1260, ASR #1
	MOV VR_1261, VR_1259, LSL #1
	SUB VR_1262, VR_1258, VR_1261
	CMP VR_1262, #0
	BNE .BLOCK_379
	BEQ .BLOCK_378
.BLOCK_381:
	LDR VR_1263, [VR_43]
	CMP VR_1263, #0
	BNE .BLOCK_382
	BEQ .BLOCK_383
.BLOCK_382:
	MOV VR_1264, #0
	STR VR_1264, [VR_88]
	MOV VR_1265, #0
	STR VR_1265, [VR_87]
	LDR VR_1266, [VR_44]
	STR VR_1266, [VR_86]
	LDR VR_1267, [VR_43]
	STR VR_1267, [VR_85]
	B .BLOCK_384
.BLOCK_383:
	LDR VR_1268, [VR_44]
	STR VR_1268, [VR_88]
	LDR VR_1269, [VR_88]
	STR VR_1269, [VR_50]
	LDR VR_1270, [VR_49]
	STR VR_1270, [VR_86]
	MOV VR_1271, #1
	STR VR_1271, [VR_85]
	B .BLOCK_415
.BLOCK_384:
	LDR VR_1272, [VR_87]
	CMP VR_1272, #16
	BLT .BLOCK_385
	BGE .BLOCK_386
.BLOCK_385:
	B .BLOCK_387
.BLOCK_386:
	LDR VR_1273, [VR_88]
	STR VR_1273, [VR_42]
	MOV VR_1274, #0
	STR VR_1274, [VR_88]
	MOV VR_1275, #0
	STR VR_1275, [VR_87]
	LDR VR_1276, [VR_44]
	STR VR_1276, [VR_86]
	LDR VR_1277, [VR_43]
	STR VR_1277, [VR_85]
	B .BLOCK_397
.BLOCK_387:
	LDR VR_1278, [VR_86]
	MOV VR_1280, VR_1278, ASR #0
	ADD VR_1280, VR_1278, VR_1280, LSR #31
	MOV VR_1279, VR_1280, ASR #1
	MOV VR_1281, VR_1279, LSL #1
	SUB VR_1282, VR_1278, VR_1281
	CMP VR_1282, #0
	BNE .BLOCK_389
	BEQ .BLOCK_393
.BLOCK_388:
	LDR VR_1283, [VR_86]
	MOV VR_1285, VR_1283, ASR #0
	ADD VR_1285, VR_1283, VR_1285, LSR #31
	MOV VR_1284, VR_1285, ASR #1
	STR VR_1284, [VR_86]
	LDR VR_1286, [VR_85]
	MOV VR_1288, VR_1286, ASR #0
	ADD VR_1288, VR_1286, VR_1288, LSR #31
	MOV VR_1287, VR_1288, ASR #1
	STR VR_1287, [VR_85]
	LDR VR_1289, [VR_87]
	ADD VR_1290, VR_1289, #1
	STR VR_1290, [VR_87]
	B .BLOCK_384
.BLOCK_389:
	B .BLOCK_390
.BLOCK_390:
	LDR VR_1291, [VR_85]
	MOV VR_1293, VR_1291, ASR #0
	ADD VR_1293, VR_1291, VR_1293, LSR #31
	MOV VR_1292, VR_1293, ASR #1
	MOV VR_1294, VR_1292, LSL #1
	SUB VR_1295, VR_1291, VR_1294
	CMP VR_1295, #0
	BEQ .BLOCK_392
	BNE .BLOCK_391
.BLOCK_391:
	B .BLOCK_388
.BLOCK_392:
	LDR VR_1296, [VR_88]
	LDR VR_1297, [VR_87]
	MOVW VR_1298, :lower16:SHIFT_TABLE
	MOVT VR_1298, :upper16:SHIFT_TABLE
	ADD VR_1299, VR_1298, VR_1297, LSL #2
	LDR VR_1300, [VR_1299]
	MOV VR_1301, VR_1300, LSL #0
	ADD VR_1302, VR_1296, VR_1301
	STR VR_1302, [VR_88]
	B .BLOCK_391
.BLOCK_393:
	B .BLOCK_394
.BLOCK_394:
	LDR VR_1303, [VR_85]
	MOV VR_1305, VR_1303, ASR #0
	ADD VR_1305, VR_1303, VR_1305, LSR #31
	MOV VR_1304, VR_1305, ASR #1
	MOV VR_1306, VR_1304, LSL #1
	SUB VR_1307, VR_1303, VR_1306
	CMP VR_1307, #0
	BNE .BLOCK_396
	BEQ .BLOCK_395
.BLOCK_395:
	B .BLOCK_388
.BLOCK_396:
	LDR VR_1308, [VR_88]
	LDR VR_1309, [VR_87]
	MOVW VR_1310, :lower16:SHIFT_TABLE
	MOVT VR_1310, :upper16:SHIFT_TABLE
	ADD VR_1311, VR_1310, VR_1309, LSL #2
	LDR VR_1312, [VR_1311]
	MOV VR_1313, VR_1312, LSL #0
	ADD VR_1314, VR_1308, VR_1313
	STR VR_1314, [VR_88]
	B .BLOCK_395
.BLOCK_397:
	LDR VR_1315, [VR_87]
	CMP VR_1315, #16
	BLT .BLOCK_398
	BGE .BLOCK_399
.BLOCK_398:
	B .BLOCK_400
.BLOCK_399:
	LDR VR_1316, [VR_88]
	STR VR_1316, [VR_43]
	B .BLOCK_404
.BLOCK_400:
	LDR VR_1317, [VR_86]
	MOV VR_1319, VR_1317, ASR #0
	ADD VR_1319, VR_1317, VR_1319, LSR #31
	MOV VR_1318, VR_1319, ASR #1
	MOV VR_1320, VR_1318, LSL #1
	SUB VR_1321, VR_1317, VR_1320
	CMP VR_1321, #0
	BNE .BLOCK_403
	BEQ .BLOCK_401
.BLOCK_401:
	LDR VR_1322, [VR_86]
	MOV VR_1324, VR_1322, ASR #0
	ADD VR_1324, VR_1322, VR_1324, LSR #31
	MOV VR_1323, VR_1324, ASR #1
	STR VR_1323, [VR_86]
	LDR VR_1325, [VR_85]
	MOV VR_1327, VR_1325, ASR #0
	ADD VR_1327, VR_1325, VR_1327, LSR #31
	MOV VR_1326, VR_1327, ASR #1
	STR VR_1326, [VR_85]
	LDR VR_1328, [VR_87]
	ADD VR_1329, VR_1328, #1
	STR VR_1329, [VR_87]
	B .BLOCK_397
.BLOCK_402:
	LDR VR_1330, [VR_88]
	LDR VR_1331, [VR_87]
	MOVW VR_1332, :lower16:SHIFT_TABLE
	MOVT VR_1332, :upper16:SHIFT_TABLE
	ADD VR_1333, VR_1332, VR_1331, LSL #2
	LDR VR_1334, [VR_1333]
	MOV VR_1335, VR_1334, LSL #0
	ADD VR_1336, VR_1330, VR_1335
	STR VR_1336, [VR_88]
	B .BLOCK_401
.BLOCK_403:
	LDR VR_1337, [VR_85]
	MOV VR_1339, VR_1337, ASR #0
	ADD VR_1339, VR_1337, VR_1339, LSR #31
	MOV VR_1338, VR_1339, ASR #1
	MOV VR_1340, VR_1338, LSL #1
	SUB VR_1341, VR_1337, VR_1340
	CMP VR_1341, #0
	BNE .BLOCK_402
	BEQ .BLOCK_401
.BLOCK_404:
	MOV VR_1342, #1
	CMP VR_1342, #15
	BGT .BLOCK_406
	BLE .BLOCK_407
.BLOCK_405:
	LDR VR_1343, [VR_88]
	STR VR_1343, [VR_43]
	LDR VR_1344, [VR_42]
	STR VR_1344, [VR_44]
	B .BLOCK_381
.BLOCK_406:
	MOV VR_1345, #0
	STR VR_1345, [VR_88]
	B .BLOCK_405
.BLOCK_407:
	MOV VR_1346, #0
	STR VR_1346, [VR_88]
	MOV VR_1347, #0
	STR VR_1347, [VR_87]
	LDR VR_1348, [VR_43]
	MOVW VR_1349, :lower16:SHIFT_TABLE
	MOVT VR_1349, :upper16:SHIFT_TABLE
	ADD VR_1350, VR_1349, #4
	LDR VR_1351, [VR_1350]
	MUL VR_1352, VR_1348, VR_1351
	STR VR_1352, [VR_86]
	MOVW VR_1353, #65535
	STR VR_1353, [VR_85]
	B .BLOCK_408
.BLOCK_408:
	LDR VR_1354, [VR_87]
	CMP VR_1354, #16
	BLT .BLOCK_409
	BGE .BLOCK_410
.BLOCK_409:
	B .BLOCK_411
.BLOCK_410:
	B .BLOCK_405
.BLOCK_411:
	LDR VR_1355, [VR_86]
	MOV VR_1357, VR_1355, ASR #0
	ADD VR_1357, VR_1355, VR_1357, LSR #31
	MOV VR_1356, VR_1357, ASR #1
	MOV VR_1358, VR_1356, LSL #1
	SUB VR_1359, VR_1355, VR_1358
	CMP VR_1359, #0
	BNE .BLOCK_414
	BEQ .BLOCK_412
.BLOCK_412:
	LDR VR_1360, [VR_86]
	MOV VR_1362, VR_1360, ASR #0
	ADD VR_1362, VR_1360, VR_1362, LSR #31
	MOV VR_1361, VR_1362, ASR #1
	STR VR_1361, [VR_86]
	LDR VR_1363, [VR_85]
	MOV VR_1365, VR_1363, ASR #0
	ADD VR_1365, VR_1363, VR_1365, LSR #31
	MOV VR_1364, VR_1365, ASR #1
	STR VR_1364, [VR_85]
	LDR VR_1366, [VR_87]
	ADD VR_1367, VR_1366, #1
	STR VR_1367, [VR_87]
	B .BLOCK_408
.BLOCK_413:
	LDR VR_1368, [VR_88]
	LDR VR_1369, [VR_87]
	MOVW VR_1370, :lower16:SHIFT_TABLE
	MOVT VR_1370, :upper16:SHIFT_TABLE
	ADD VR_1371, VR_1370, VR_1369, LSL #2
	LDR VR_1372, [VR_1371]
	MOV VR_1373, VR_1372, LSL #0
	ADD VR_1374, VR_1368, VR_1373
	STR VR_1374, [VR_88]
	B .BLOCK_412
.BLOCK_414:
	LDR VR_1375, [VR_85]
	MOV VR_1377, VR_1375, ASR #0
	ADD VR_1377, VR_1375, VR_1377, LSR #31
	MOV VR_1376, VR_1377, ASR #1
	MOV VR_1378, VR_1376, LSL #1
	SUB VR_1379, VR_1375, VR_1378
	CMP VR_1379, #0
	BNE .BLOCK_413
	BEQ .BLOCK_412
.BLOCK_415:
	LDR VR_1380, [VR_85]
	CMP VR_1380, #15
	BGE .BLOCK_417
	BLT .BLOCK_422
.BLOCK_416:
	LDR VR_1381, [VR_88]
	STR VR_1381, [VR_49]
	B .BLOCK_334
.BLOCK_417:
	B .BLOCK_418
.BLOCK_418:
	LDR VR_1382, [VR_86]
	CMP VR_1382, #0
	BLT .BLOCK_420
	BGE .BLOCK_421
.BLOCK_419:
	B .BLOCK_416
.BLOCK_420:
	MOVW VR_1383, #65535
	STR VR_1383, [VR_88]
	B .BLOCK_419
.BLOCK_421:
	MOV VR_1384, #0
	STR VR_1384, [VR_88]
	B .BLOCK_419
.BLOCK_422:
	B .BLOCK_423
.BLOCK_423:
	LDR VR_1385, [VR_85]
	CMP VR_1385, #0
	BGT .BLOCK_425
	BLE .BLOCK_430
.BLOCK_424:
	B .BLOCK_416
.BLOCK_425:
	B .BLOCK_426
.BLOCK_426:
	LDR VR_1386, [VR_86]
	MOVW VR_1387, #32767
	CMP VR_1386, VR_1387
	BGT .BLOCK_428
	BLE .BLOCK_429
.BLOCK_427:
	B .BLOCK_424
.BLOCK_428:
	LDR VR_1388, [VR_86]
	LDR VR_1389, [VR_85]
	MOVW VR_1390, :lower16:SHIFT_TABLE
	MOVT VR_1390, :upper16:SHIFT_TABLE
	ADD VR_1391, VR_1390, VR_1389, LSL #2
	LDR VR_1392, [VR_1391]
	SDIV VR_1393, VR_1388, VR_1392
	STR VR_1393, [VR_86]
	LDR VR_1394, [VR_86]
	ADD VR_1395, VR_1394, #65536
	LDR VR_1396, [VR_85]
	RSB VR_1397, VR_1396, #15
	ADD VR_1398, VR_1397, #1
	MOVW VR_1399, :lower16:SHIFT_TABLE
	MOVT VR_1399, :upper16:SHIFT_TABLE
	ADD VR_1400, VR_1399, VR_1398, LSL #2
	LDR VR_1401, [VR_1400]
	SUB VR_1402, VR_1395, VR_1401
	STR VR_1402, [VR_88]
	B .BLOCK_427
.BLOCK_429:
	LDR VR_1403, [VR_86]
	LDR VR_1404, [VR_85]
	MOVW VR_1405, :lower16:SHIFT_TABLE
	MOVT VR_1405, :upper16:SHIFT_TABLE
	ADD VR_1406, VR_1405, VR_1404, LSL #2
	LDR VR_1407, [VR_1406]
	SDIV VR_1408, VR_1403, VR_1407
	STR VR_1408, [VR_88]
	B .BLOCK_427
.BLOCK_430:
	LDR VR_1409, [VR_86]
	STR VR_1409, [VR_88]
	B .BLOCK_424
.BLOCK_431:
	LDR VR_1410, [VR_85]
	CMP VR_1410, #15
	BGE .BLOCK_433
	BLT .BLOCK_438
.BLOCK_432:
	LDR VR_1411, [VR_88]
	STR VR_1411, [VR_61]
	B .BLOCK_224
.BLOCK_433:
	B .BLOCK_434
.BLOCK_434:
	LDR VR_1412, [VR_86]
	CMP VR_1412, #0
	BLT .BLOCK_436
	BGE .BLOCK_437
.BLOCK_435:
	B .BLOCK_432
.BLOCK_436:
	MOVW VR_1413, #65535
	STR VR_1413, [VR_88]
	B .BLOCK_435
.BLOCK_437:
	MOV VR_1414, #0
	STR VR_1414, [VR_88]
	B .BLOCK_435
.BLOCK_438:
	B .BLOCK_439
.BLOCK_439:
	LDR VR_1415, [VR_85]
	CMP VR_1415, #0
	BGT .BLOCK_441
	BLE .BLOCK_446
.BLOCK_440:
	B .BLOCK_432
.BLOCK_441:
	B .BLOCK_442
.BLOCK_442:
	LDR VR_1416, [VR_86]
	MOVW VR_1417, #32767
	CMP VR_1416, VR_1417
	BGT .BLOCK_444
	BLE .BLOCK_445
.BLOCK_443:
	B .BLOCK_440
.BLOCK_444:
	LDR VR_1418, [VR_86]
	LDR VR_1419, [VR_85]
	MOVW VR_1420, :lower16:SHIFT_TABLE
	MOVT VR_1420, :upper16:SHIFT_TABLE
	ADD VR_1421, VR_1420, VR_1419, LSL #2
	LDR VR_1422, [VR_1421]
	SDIV VR_1423, VR_1418, VR_1422
	STR VR_1423, [VR_86]
	LDR VR_1424, [VR_86]
	ADD VR_1425, VR_1424, #65536
	LDR VR_1426, [VR_85]
	RSB VR_1427, VR_1426, #15
	ADD VR_1428, VR_1427, #1
	MOVW VR_1429, :lower16:SHIFT_TABLE
	MOVT VR_1429, :upper16:SHIFT_TABLE
	ADD VR_1430, VR_1429, VR_1428, LSL #2
	LDR VR_1431, [VR_1430]
	SUB VR_1432, VR_1425, VR_1431
	STR VR_1432, [VR_88]
	B .BLOCK_443
.BLOCK_445:
	LDR VR_1433, [VR_86]
	LDR VR_1434, [VR_85]
	MOVW VR_1435, :lower16:SHIFT_TABLE
	MOVT VR_1435, :upper16:SHIFT_TABLE
	ADD VR_1436, VR_1435, VR_1434, LSL #2
	LDR VR_1437, [VR_1436]
	SDIV VR_1438, VR_1433, VR_1437
	STR VR_1438, [VR_88]
	B .BLOCK_443
.BLOCK_446:
	LDR VR_1439, [VR_86]
	STR VR_1439, [VR_88]
	B .BLOCK_440
.BLOCK_447:
	LDR VR_1440, [VR_84]
	CMP VR_1440, #16
	BLT .BLOCK_448
	BGE .BLOCK_449
.BLOCK_448:
	MOV VR_1441, #2
	STR VR_1441, [VR_41]
	LDR VR_1442, [VR_84]
	STR VR_1442, [VR_40]
	MOV VR_1443, #1
	STR VR_1443, [VR_39]
	B .BLOCK_450
.BLOCK_449:
	MOV VR_1444, #0
	STR VR_1444, [VR_84]
	B .BLOCK_673
.BLOCK_450:
	LDR VR_1445, [VR_40]
	CMP VR_1445, #0
	BGT .BLOCK_451
	BLE .BLOCK_452
.BLOCK_451:
	MOV VR_1446, #0
	STR VR_1446, [VR_88]
	MOV VR_1447, #0
	STR VR_1447, [VR_87]
	LDR VR_1448, [VR_40]
	STR VR_1448, [VR_86]
	MOV VR_1449, #1
	STR VR_1449, [VR_85]
	B .BLOCK_453
.BLOCK_452:
	LDR VR_1450, [VR_39]
	STR VR_1450, [VR_88]
	LDR VR_1451, [VR_88]
	MOV r0, VR_1451
	BL putint
	MOV r0, #10
	BL putch
	LDR VR_1452, [VR_84]
	ADD VR_1453, VR_1452, #1
	STR VR_1453, [VR_84]
	B .BLOCK_447
.BLOCK_453:
	LDR VR_1454, [VR_87]
	CMP VR_1454, #16
	BLT .BLOCK_454
	BGE .BLOCK_455
.BLOCK_454:
	B .BLOCK_456
.BLOCK_455:
	B .BLOCK_460
.BLOCK_456:
	LDR VR_1455, [VR_86]
	MOV VR_1457, VR_1455, ASR #0
	ADD VR_1457, VR_1455, VR_1457, LSR #31
	MOV VR_1456, VR_1457, ASR #1
	MOV VR_1458, VR_1456, LSL #1
	SUB VR_1459, VR_1455, VR_1458
	CMP VR_1459, #0
	BNE .BLOCK_459
	BEQ .BLOCK_457
.BLOCK_457:
	LDR VR_1460, [VR_86]
	MOV VR_1462, VR_1460, ASR #0
	ADD VR_1462, VR_1460, VR_1462, LSR #31
	MOV VR_1461, VR_1462, ASR #1
	STR VR_1461, [VR_86]
	LDR VR_1463, [VR_85]
	MOV VR_1465, VR_1463, ASR #0
	ADD VR_1465, VR_1463, VR_1465, LSR #31
	MOV VR_1464, VR_1465, ASR #1
	STR VR_1464, [VR_85]
	LDR VR_1466, [VR_87]
	ADD VR_1467, VR_1466, #1
	STR VR_1467, [VR_87]
	B .BLOCK_453
.BLOCK_458:
	LDR VR_1468, [VR_88]
	LDR VR_1469, [VR_87]
	MOVW VR_1470, :lower16:SHIFT_TABLE
	MOVT VR_1470, :upper16:SHIFT_TABLE
	ADD VR_1471, VR_1470, VR_1469, LSL #2
	LDR VR_1472, [VR_1471]
	MOV VR_1473, VR_1472, LSL #0
	ADD VR_1474, VR_1468, VR_1473
	STR VR_1474, [VR_88]
	B .BLOCK_457
.BLOCK_459:
	LDR VR_1475, [VR_85]
	MOV VR_1477, VR_1475, ASR #0
	ADD VR_1477, VR_1475, VR_1477, LSR #31
	MOV VR_1476, VR_1477, ASR #1
	MOV VR_1478, VR_1476, LSL #1
	SUB VR_1479, VR_1475, VR_1478
	CMP VR_1479, #0
	BNE .BLOCK_458
	BEQ .BLOCK_457
.BLOCK_460:
	LDR VR_1480, [VR_88]
	CMP VR_1480, #0
	BNE .BLOCK_462
	BEQ .BLOCK_461
.BLOCK_461:
	LDR VR_1481, [VR_41]
	STR VR_1481, [VR_29]
	LDR VR_1482, [VR_41]
	STR VR_1482, [VR_28]
	MOV VR_1483, #0
	STR VR_1483, [VR_27]
	B .BLOCK_560
.BLOCK_462:
	LDR VR_1484, [VR_39]
	STR VR_1484, [VR_38]
	LDR VR_1485, [VR_41]
	STR VR_1485, [VR_37]
	MOV VR_1486, #0
	STR VR_1486, [VR_36]
	B .BLOCK_463
.BLOCK_463:
	LDR VR_1487, [VR_37]
	CMP VR_1487, #0
	BNE .BLOCK_464
	BEQ .BLOCK_465
.BLOCK_464:
	MOV VR_1488, #0
	STR VR_1488, [VR_88]
	MOV VR_1489, #0
	STR VR_1489, [VR_87]
	LDR VR_1490, [VR_37]
	STR VR_1490, [VR_86]
	MOV VR_1491, #1
	STR VR_1491, [VR_85]
	B .BLOCK_466
.BLOCK_465:
	LDR VR_1492, [VR_36]
	STR VR_1492, [VR_88]
	LDR VR_1493, [VR_88]
	STR VR_1493, [VR_39]
	B .BLOCK_461
.BLOCK_466:
	LDR VR_1494, [VR_87]
	CMP VR_1494, #16
	BLT .BLOCK_467
	BGE .BLOCK_468
.BLOCK_467:
	B .BLOCK_469
.BLOCK_468:
	B .BLOCK_473
.BLOCK_469:
	LDR VR_1495, [VR_86]
	MOV VR_1497, VR_1495, ASR #0
	ADD VR_1497, VR_1495, VR_1497, LSR #31
	MOV VR_1496, VR_1497, ASR #1
	MOV VR_1498, VR_1496, LSL #1
	SUB VR_1499, VR_1495, VR_1498
	CMP VR_1499, #0
	BNE .BLOCK_472
	BEQ .BLOCK_470
.BLOCK_470:
	LDR VR_1500, [VR_86]
	MOV VR_1502, VR_1500, ASR #0
	ADD VR_1502, VR_1500, VR_1502, LSR #31
	MOV VR_1501, VR_1502, ASR #1
	STR VR_1501, [VR_86]
	LDR VR_1503, [VR_85]
	MOV VR_1505, VR_1503, ASR #0
	ADD VR_1505, VR_1503, VR_1505, LSR #31
	MOV VR_1504, VR_1505, ASR #1
	STR VR_1504, [VR_85]
	LDR VR_1506, [VR_87]
	ADD VR_1507, VR_1506, #1
	STR VR_1507, [VR_87]
	B .BLOCK_466
.BLOCK_471:
	LDR VR_1508, [VR_88]
	LDR VR_1509, [VR_87]
	MOVW VR_1510, :lower16:SHIFT_TABLE
	MOVT VR_1510, :upper16:SHIFT_TABLE
	ADD VR_1511, VR_1510, VR_1509, LSL #2
	LDR VR_1512, [VR_1511]
	MOV VR_1513, VR_1512, LSL #0
	ADD VR_1514, VR_1508, VR_1513
	STR VR_1514, [VR_88]
	B .BLOCK_470
.BLOCK_472:
	LDR VR_1515, [VR_85]
	MOV VR_1517, VR_1515, ASR #0
	ADD VR_1517, VR_1515, VR_1517, LSR #31
	MOV VR_1516, VR_1517, ASR #1
	MOV VR_1518, VR_1516, LSL #1
	SUB VR_1519, VR_1515, VR_1518
	CMP VR_1519, #0
	BNE .BLOCK_471
	BEQ .BLOCK_470
.BLOCK_473:
	LDR VR_1520, [VR_88]
	CMP VR_1520, #0
	BNE .BLOCK_475
	BEQ .BLOCK_474
.BLOCK_474:
	LDR VR_1521, [VR_38]
	STR VR_1521, [VR_32]
	LDR VR_1522, [VR_38]
	STR VR_1522, [VR_31]
	B .BLOCK_510
.BLOCK_475:
	LDR VR_1523, [VR_36]
	STR VR_1523, [VR_35]
	LDR VR_1524, [VR_38]
	STR VR_1524, [VR_34]
	B .BLOCK_476
.BLOCK_476:
	LDR VR_1525, [VR_34]
	CMP VR_1525, #0
	BNE .BLOCK_477
	BEQ .BLOCK_478
.BLOCK_477:
	MOV VR_1526, #0
	STR VR_1526, [VR_88]
	MOV VR_1527, #0
	STR VR_1527, [VR_87]
	LDR VR_1528, [VR_35]
	STR VR_1528, [VR_86]
	LDR VR_1529, [VR_34]
	STR VR_1529, [VR_85]
	B .BLOCK_479
.BLOCK_478:
	LDR VR_1530, [VR_35]
	STR VR_1530, [VR_88]
	LDR VR_1531, [VR_88]
	STR VR_1531, [VR_36]
	B .BLOCK_474
.BLOCK_479:
	LDR VR_1532, [VR_87]
	CMP VR_1532, #16
	BLT .BLOCK_480
	BGE .BLOCK_481
.BLOCK_480:
	B .BLOCK_482
.BLOCK_481:
	LDR VR_1533, [VR_88]
	STR VR_1533, [VR_33]
	MOV VR_1534, #0
	STR VR_1534, [VR_88]
	MOV VR_1535, #0
	STR VR_1535, [VR_87]
	LDR VR_1536, [VR_35]
	STR VR_1536, [VR_86]
	LDR VR_1537, [VR_34]
	STR VR_1537, [VR_85]
	B .BLOCK_492
.BLOCK_482:
	LDR VR_1538, [VR_86]
	MOV VR_1540, VR_1538, ASR #0
	ADD VR_1540, VR_1538, VR_1540, LSR #31
	MOV VR_1539, VR_1540, ASR #1
	MOV VR_1541, VR_1539, LSL #1
	SUB VR_1542, VR_1538, VR_1541
	CMP VR_1542, #0
	BNE .BLOCK_484
	BEQ .BLOCK_488
.BLOCK_483:
	LDR VR_1543, [VR_86]
	MOV VR_1545, VR_1543, ASR #0
	ADD VR_1545, VR_1543, VR_1545, LSR #31
	MOV VR_1544, VR_1545, ASR #1
	STR VR_1544, [VR_86]
	LDR VR_1546, [VR_85]
	MOV VR_1548, VR_1546, ASR #0
	ADD VR_1548, VR_1546, VR_1548, LSR #31
	MOV VR_1547, VR_1548, ASR #1
	STR VR_1547, [VR_85]
	LDR VR_1549, [VR_87]
	ADD VR_1550, VR_1549, #1
	STR VR_1550, [VR_87]
	B .BLOCK_479
.BLOCK_484:
	B .BLOCK_485
.BLOCK_485:
	LDR VR_1551, [VR_85]
	MOV VR_1553, VR_1551, ASR #0
	ADD VR_1553, VR_1551, VR_1553, LSR #31
	MOV VR_1552, VR_1553, ASR #1
	MOV VR_1554, VR_1552, LSL #1
	SUB VR_1555, VR_1551, VR_1554
	CMP VR_1555, #0
	BEQ .BLOCK_487
	BNE .BLOCK_486
.BLOCK_486:
	B .BLOCK_483
.BLOCK_487:
	LDR VR_1556, [VR_88]
	LDR VR_1557, [VR_87]
	MOVW VR_1558, :lower16:SHIFT_TABLE
	MOVT VR_1558, :upper16:SHIFT_TABLE
	ADD VR_1559, VR_1558, VR_1557, LSL #2
	LDR VR_1560, [VR_1559]
	MOV VR_1561, VR_1560, LSL #0
	ADD VR_1562, VR_1556, VR_1561
	STR VR_1562, [VR_88]
	B .BLOCK_486
.BLOCK_488:
	B .BLOCK_489
.BLOCK_489:
	LDR VR_1563, [VR_85]
	MOV VR_1565, VR_1563, ASR #0
	ADD VR_1565, VR_1563, VR_1565, LSR #31
	MOV VR_1564, VR_1565, ASR #1
	MOV VR_1566, VR_1564, LSL #1
	SUB VR_1567, VR_1563, VR_1566
	CMP VR_1567, #0
	BNE .BLOCK_491
	BEQ .BLOCK_490
.BLOCK_490:
	B .BLOCK_483
.BLOCK_491:
	LDR VR_1568, [VR_88]
	LDR VR_1569, [VR_87]
	MOVW VR_1570, :lower16:SHIFT_TABLE
	MOVT VR_1570, :upper16:SHIFT_TABLE
	ADD VR_1571, VR_1570, VR_1569, LSL #2
	LDR VR_1572, [VR_1571]
	MOV VR_1573, VR_1572, LSL #0
	ADD VR_1574, VR_1568, VR_1573
	STR VR_1574, [VR_88]
	B .BLOCK_490
.BLOCK_492:
	LDR VR_1575, [VR_87]
	CMP VR_1575, #16
	BLT .BLOCK_493
	BGE .BLOCK_494
.BLOCK_493:
	B .BLOCK_495
.BLOCK_494:
	LDR VR_1576, [VR_88]
	STR VR_1576, [VR_34]
	B .BLOCK_499
.BLOCK_495:
	LDR VR_1577, [VR_86]
	MOV VR_1579, VR_1577, ASR #0
	ADD VR_1579, VR_1577, VR_1579, LSR #31
	MOV VR_1578, VR_1579, ASR #1
	MOV VR_1580, VR_1578, LSL #1
	SUB VR_1581, VR_1577, VR_1580
	CMP VR_1581, #0
	BNE .BLOCK_498
	BEQ .BLOCK_496
.BLOCK_496:
	LDR VR_1582, [VR_86]
	MOV VR_1584, VR_1582, ASR #0
	ADD VR_1584, VR_1582, VR_1584, LSR #31
	MOV VR_1583, VR_1584, ASR #1
	STR VR_1583, [VR_86]
	LDR VR_1585, [VR_85]
	MOV VR_1587, VR_1585, ASR #0
	ADD VR_1587, VR_1585, VR_1587, LSR #31
	MOV VR_1586, VR_1587, ASR #1
	STR VR_1586, [VR_85]
	LDR VR_1588, [VR_87]
	ADD VR_1589, VR_1588, #1
	STR VR_1589, [VR_87]
	B .BLOCK_492
.BLOCK_497:
	LDR VR_1590, [VR_88]
	LDR VR_1591, [VR_87]
	MOVW VR_1592, :lower16:SHIFT_TABLE
	MOVT VR_1592, :upper16:SHIFT_TABLE
	ADD VR_1593, VR_1592, VR_1591, LSL #2
	LDR VR_1594, [VR_1593]
	MOV VR_1595, VR_1594, LSL #0
	ADD VR_1596, VR_1590, VR_1595
	STR VR_1596, [VR_88]
	B .BLOCK_496
.BLOCK_498:
	LDR VR_1597, [VR_85]
	MOV VR_1599, VR_1597, ASR #0
	ADD VR_1599, VR_1597, VR_1599, LSR #31
	MOV VR_1598, VR_1599, ASR #1
	MOV VR_1600, VR_1598, LSL #1
	SUB VR_1601, VR_1597, VR_1600
	CMP VR_1601, #0
	BNE .BLOCK_497
	BEQ .BLOCK_496
.BLOCK_499:
	MOV VR_1602, #1
	CMP VR_1602, #15
	BGT .BLOCK_501
	BLE .BLOCK_502
.BLOCK_500:
	LDR VR_1603, [VR_88]
	STR VR_1603, [VR_34]
	LDR VR_1604, [VR_33]
	STR VR_1604, [VR_35]
	B .BLOCK_476
.BLOCK_501:
	MOV VR_1605, #0
	STR VR_1605, [VR_88]
	B .BLOCK_500
.BLOCK_502:
	MOV VR_1606, #0
	STR VR_1606, [VR_88]
	MOV VR_1607, #0
	STR VR_1607, [VR_87]
	LDR VR_1608, [VR_34]
	MOVW VR_1609, :lower16:SHIFT_TABLE
	MOVT VR_1609, :upper16:SHIFT_TABLE
	ADD VR_1610, VR_1609, #4
	LDR VR_1611, [VR_1610]
	MUL VR_1612, VR_1608, VR_1611
	STR VR_1612, [VR_86]
	MOVW VR_1613, #65535
	STR VR_1613, [VR_85]
	B .BLOCK_503
.BLOCK_503:
	LDR VR_1614, [VR_87]
	CMP VR_1614, #16
	BLT .BLOCK_504
	BGE .BLOCK_505
.BLOCK_504:
	B .BLOCK_506
.BLOCK_505:
	B .BLOCK_500
.BLOCK_506:
	LDR VR_1615, [VR_86]
	MOV VR_1617, VR_1615, ASR #0
	ADD VR_1617, VR_1615, VR_1617, LSR #31
	MOV VR_1616, VR_1617, ASR #1
	MOV VR_1618, VR_1616, LSL #1
	SUB VR_1619, VR_1615, VR_1618
	CMP VR_1619, #0
	BNE .BLOCK_509
	BEQ .BLOCK_507
.BLOCK_507:
	LDR VR_1620, [VR_86]
	MOV VR_1622, VR_1620, ASR #0
	ADD VR_1622, VR_1620, VR_1622, LSR #31
	MOV VR_1621, VR_1622, ASR #1
	STR VR_1621, [VR_86]
	LDR VR_1623, [VR_85]
	MOV VR_1625, VR_1623, ASR #0
	ADD VR_1625, VR_1623, VR_1625, LSR #31
	MOV VR_1624, VR_1625, ASR #1
	STR VR_1624, [VR_85]
	LDR VR_1626, [VR_87]
	ADD VR_1627, VR_1626, #1
	STR VR_1627, [VR_87]
	B .BLOCK_503
.BLOCK_508:
	LDR VR_1628, [VR_88]
	LDR VR_1629, [VR_87]
	MOVW VR_1630, :lower16:SHIFT_TABLE
	MOVT VR_1630, :upper16:SHIFT_TABLE
	ADD VR_1631, VR_1630, VR_1629, LSL #2
	LDR VR_1632, [VR_1631]
	MOV VR_1633, VR_1632, LSL #0
	ADD VR_1634, VR_1628, VR_1633
	STR VR_1634, [VR_88]
	B .BLOCK_507
.BLOCK_509:
	LDR VR_1635, [VR_85]
	MOV VR_1637, VR_1635, ASR #0
	ADD VR_1637, VR_1635, VR_1637, LSR #31
	MOV VR_1636, VR_1637, ASR #1
	MOV VR_1638, VR_1636, LSL #1
	SUB VR_1639, VR_1635, VR_1638
	CMP VR_1639, #0
	BNE .BLOCK_508
	BEQ .BLOCK_507
.BLOCK_510:
	LDR VR_1640, [VR_31]
	CMP VR_1640, #0
	BNE .BLOCK_511
	BEQ .BLOCK_512
.BLOCK_511:
	MOV VR_1641, #0
	STR VR_1641, [VR_88]
	MOV VR_1642, #0
	STR VR_1642, [VR_87]
	LDR VR_1643, [VR_32]
	STR VR_1643, [VR_86]
	LDR VR_1644, [VR_31]
	STR VR_1644, [VR_85]
	B .BLOCK_513
.BLOCK_512:
	LDR VR_1645, [VR_32]
	STR VR_1645, [VR_88]
	LDR VR_1646, [VR_88]
	STR VR_1646, [VR_38]
	LDR VR_1647, [VR_37]
	STR VR_1647, [VR_86]
	MOV VR_1648, #1
	STR VR_1648, [VR_85]
	B .BLOCK_544
.BLOCK_513:
	LDR VR_1649, [VR_87]
	CMP VR_1649, #16
	BLT .BLOCK_514
	BGE .BLOCK_515
.BLOCK_514:
	B .BLOCK_516
.BLOCK_515:
	LDR VR_1650, [VR_88]
	STR VR_1650, [VR_30]
	MOV VR_1651, #0
	STR VR_1651, [VR_88]
	MOV VR_1652, #0
	STR VR_1652, [VR_87]
	LDR VR_1653, [VR_32]
	STR VR_1653, [VR_86]
	LDR VR_1654, [VR_31]
	STR VR_1654, [VR_85]
	B .BLOCK_526
.BLOCK_516:
	LDR VR_1655, [VR_86]
	MOV VR_1657, VR_1655, ASR #0
	ADD VR_1657, VR_1655, VR_1657, LSR #31
	MOV VR_1656, VR_1657, ASR #1
	MOV VR_1658, VR_1656, LSL #1
	SUB VR_1659, VR_1655, VR_1658
	CMP VR_1659, #0
	BNE .BLOCK_518
	BEQ .BLOCK_522
.BLOCK_517:
	LDR VR_1660, [VR_86]
	MOV VR_1662, VR_1660, ASR #0
	ADD VR_1662, VR_1660, VR_1662, LSR #31
	MOV VR_1661, VR_1662, ASR #1
	STR VR_1661, [VR_86]
	LDR VR_1663, [VR_85]
	MOV VR_1665, VR_1663, ASR #0
	ADD VR_1665, VR_1663, VR_1665, LSR #31
	MOV VR_1664, VR_1665, ASR #1
	STR VR_1664, [VR_85]
	LDR VR_1666, [VR_87]
	ADD VR_1667, VR_1666, #1
	STR VR_1667, [VR_87]
	B .BLOCK_513
.BLOCK_518:
	B .BLOCK_519
.BLOCK_519:
	LDR VR_1668, [VR_85]
	MOV VR_1670, VR_1668, ASR #0
	ADD VR_1670, VR_1668, VR_1670, LSR #31
	MOV VR_1669, VR_1670, ASR #1
	MOV VR_1671, VR_1669, LSL #1
	SUB VR_1672, VR_1668, VR_1671
	CMP VR_1672, #0
	BEQ .BLOCK_521
	BNE .BLOCK_520
.BLOCK_520:
	B .BLOCK_517
.BLOCK_521:
	LDR VR_1673, [VR_88]
	LDR VR_1674, [VR_87]
	MOVW VR_1675, :lower16:SHIFT_TABLE
	MOVT VR_1675, :upper16:SHIFT_TABLE
	ADD VR_1676, VR_1675, VR_1674, LSL #2
	LDR VR_1677, [VR_1676]
	MOV VR_1678, VR_1677, LSL #0
	ADD VR_1679, VR_1673, VR_1678
	STR VR_1679, [VR_88]
	B .BLOCK_520
.BLOCK_522:
	B .BLOCK_523
.BLOCK_523:
	LDR VR_1680, [VR_85]
	MOV VR_1682, VR_1680, ASR #0
	ADD VR_1682, VR_1680, VR_1682, LSR #31
	MOV VR_1681, VR_1682, ASR #1
	MOV VR_1683, VR_1681, LSL #1
	SUB VR_1684, VR_1680, VR_1683
	CMP VR_1684, #0
	BNE .BLOCK_525
	BEQ .BLOCK_524
.BLOCK_524:
	B .BLOCK_517
.BLOCK_525:
	LDR VR_1685, [VR_88]
	LDR VR_1686, [VR_87]
	MOVW VR_1687, :lower16:SHIFT_TABLE
	MOVT VR_1687, :upper16:SHIFT_TABLE
	ADD VR_1688, VR_1687, VR_1686, LSL #2
	LDR VR_1689, [VR_1688]
	MOV VR_1690, VR_1689, LSL #0
	ADD VR_1691, VR_1685, VR_1690
	STR VR_1691, [VR_88]
	B .BLOCK_524
.BLOCK_526:
	LDR VR_1692, [VR_87]
	CMP VR_1692, #16
	BLT .BLOCK_527
	BGE .BLOCK_528
.BLOCK_527:
	B .BLOCK_529
.BLOCK_528:
	LDR VR_1693, [VR_88]
	STR VR_1693, [VR_31]
	B .BLOCK_533
.BLOCK_529:
	LDR VR_1694, [VR_86]
	MOV VR_1696, VR_1694, ASR #0
	ADD VR_1696, VR_1694, VR_1696, LSR #31
	MOV VR_1695, VR_1696, ASR #1
	MOV VR_1697, VR_1695, LSL #1
	SUB VR_1698, VR_1694, VR_1697
	CMP VR_1698, #0
	BNE .BLOCK_532
	BEQ .BLOCK_530
.BLOCK_530:
	LDR VR_1699, [VR_86]
	MOV VR_1701, VR_1699, ASR #0
	ADD VR_1701, VR_1699, VR_1701, LSR #31
	MOV VR_1700, VR_1701, ASR #1
	STR VR_1700, [VR_86]
	LDR VR_1702, [VR_85]
	MOV VR_1704, VR_1702, ASR #0
	ADD VR_1704, VR_1702, VR_1704, LSR #31
	MOV VR_1703, VR_1704, ASR #1
	STR VR_1703, [VR_85]
	LDR VR_1705, [VR_87]
	ADD VR_1706, VR_1705, #1
	STR VR_1706, [VR_87]
	B .BLOCK_526
.BLOCK_531:
	LDR VR_1707, [VR_88]
	LDR VR_1708, [VR_87]
	MOVW VR_1709, :lower16:SHIFT_TABLE
	MOVT VR_1709, :upper16:SHIFT_TABLE
	ADD VR_1710, VR_1709, VR_1708, LSL #2
	LDR VR_1711, [VR_1710]
	MOV VR_1712, VR_1711, LSL #0
	ADD VR_1713, VR_1707, VR_1712
	STR VR_1713, [VR_88]
	B .BLOCK_530
.BLOCK_532:
	LDR VR_1714, [VR_85]
	MOV VR_1716, VR_1714, ASR #0
	ADD VR_1716, VR_1714, VR_1716, LSR #31
	MOV VR_1715, VR_1716, ASR #1
	MOV VR_1717, VR_1715, LSL #1
	SUB VR_1718, VR_1714, VR_1717
	CMP VR_1718, #0
	BNE .BLOCK_531
	BEQ .BLOCK_530
.BLOCK_533:
	MOV VR_1719, #1
	CMP VR_1719, #15
	BGT .BLOCK_535
	BLE .BLOCK_536
.BLOCK_534:
	LDR VR_1720, [VR_88]
	STR VR_1720, [VR_31]
	LDR VR_1721, [VR_30]
	STR VR_1721, [VR_32]
	B .BLOCK_510
.BLOCK_535:
	MOV VR_1722, #0
	STR VR_1722, [VR_88]
	B .BLOCK_534
.BLOCK_536:
	MOV VR_1723, #0
	STR VR_1723, [VR_88]
	MOV VR_1724, #0
	STR VR_1724, [VR_87]
	LDR VR_1725, [VR_31]
	MOVW VR_1726, :lower16:SHIFT_TABLE
	MOVT VR_1726, :upper16:SHIFT_TABLE
	ADD VR_1727, VR_1726, #4
	LDR VR_1728, [VR_1727]
	MUL VR_1729, VR_1725, VR_1728
	STR VR_1729, [VR_86]
	MOVW VR_1730, #65535
	STR VR_1730, [VR_85]
	B .BLOCK_537
.BLOCK_537:
	LDR VR_1731, [VR_87]
	CMP VR_1731, #16
	BLT .BLOCK_538
	BGE .BLOCK_539
.BLOCK_538:
	B .BLOCK_540
.BLOCK_539:
	B .BLOCK_534
.BLOCK_540:
	LDR VR_1732, [VR_86]
	MOV VR_1734, VR_1732, ASR #0
	ADD VR_1734, VR_1732, VR_1734, LSR #31
	MOV VR_1733, VR_1734, ASR #1
	MOV VR_1735, VR_1733, LSL #1
	SUB VR_1736, VR_1732, VR_1735
	CMP VR_1736, #0
	BNE .BLOCK_543
	BEQ .BLOCK_541
.BLOCK_541:
	LDR VR_1737, [VR_86]
	MOV VR_1739, VR_1737, ASR #0
	ADD VR_1739, VR_1737, VR_1739, LSR #31
	MOV VR_1738, VR_1739, ASR #1
	STR VR_1738, [VR_86]
	LDR VR_1740, [VR_85]
	MOV VR_1742, VR_1740, ASR #0
	ADD VR_1742, VR_1740, VR_1742, LSR #31
	MOV VR_1741, VR_1742, ASR #1
	STR VR_1741, [VR_85]
	LDR VR_1743, [VR_87]
	ADD VR_1744, VR_1743, #1
	STR VR_1744, [VR_87]
	B .BLOCK_537
.BLOCK_542:
	LDR VR_1745, [VR_88]
	LDR VR_1746, [VR_87]
	MOVW VR_1747, :lower16:SHIFT_TABLE
	MOVT VR_1747, :upper16:SHIFT_TABLE
	ADD VR_1748, VR_1747, VR_1746, LSL #2
	LDR VR_1749, [VR_1748]
	MOV VR_1750, VR_1749, LSL #0
	ADD VR_1751, VR_1745, VR_1750
	STR VR_1751, [VR_88]
	B .BLOCK_541
.BLOCK_543:
	LDR VR_1752, [VR_85]
	MOV VR_1754, VR_1752, ASR #0
	ADD VR_1754, VR_1752, VR_1754, LSR #31
	MOV VR_1753, VR_1754, ASR #1
	MOV VR_1755, VR_1753, LSL #1
	SUB VR_1756, VR_1752, VR_1755
	CMP VR_1756, #0
	BNE .BLOCK_542
	BEQ .BLOCK_541
.BLOCK_544:
	LDR VR_1757, [VR_85]
	CMP VR_1757, #15
	BGE .BLOCK_546
	BLT .BLOCK_551
.BLOCK_545:
	LDR VR_1758, [VR_88]
	STR VR_1758, [VR_37]
	B .BLOCK_463
.BLOCK_546:
	B .BLOCK_547
.BLOCK_547:
	LDR VR_1759, [VR_86]
	CMP VR_1759, #0
	BLT .BLOCK_549
	BGE .BLOCK_550
.BLOCK_548:
	B .BLOCK_545
.BLOCK_549:
	MOVW VR_1760, #65535
	STR VR_1760, [VR_88]
	B .BLOCK_548
.BLOCK_550:
	MOV VR_1761, #0
	STR VR_1761, [VR_88]
	B .BLOCK_548
.BLOCK_551:
	B .BLOCK_552
.BLOCK_552:
	LDR VR_1762, [VR_85]
	CMP VR_1762, #0
	BGT .BLOCK_554
	BLE .BLOCK_559
.BLOCK_553:
	B .BLOCK_545
.BLOCK_554:
	B .BLOCK_555
.BLOCK_555:
	LDR VR_1763, [VR_86]
	MOVW VR_1764, #32767
	CMP VR_1763, VR_1764
	BGT .BLOCK_557
	BLE .BLOCK_558
.BLOCK_556:
	B .BLOCK_553
.BLOCK_557:
	LDR VR_1765, [VR_86]
	LDR VR_1766, [VR_85]
	MOVW VR_1767, :lower16:SHIFT_TABLE
	MOVT VR_1767, :upper16:SHIFT_TABLE
	ADD VR_1768, VR_1767, VR_1766, LSL #2
	LDR VR_1769, [VR_1768]
	SDIV VR_1770, VR_1765, VR_1769
	STR VR_1770, [VR_86]
	LDR VR_1771, [VR_86]
	ADD VR_1772, VR_1771, #65536
	LDR VR_1773, [VR_85]
	RSB VR_1774, VR_1773, #15
	ADD VR_1775, VR_1774, #1
	MOVW VR_1776, :lower16:SHIFT_TABLE
	MOVT VR_1776, :upper16:SHIFT_TABLE
	ADD VR_1777, VR_1776, VR_1775, LSL #2
	LDR VR_1778, [VR_1777]
	SUB VR_1779, VR_1772, VR_1778
	STR VR_1779, [VR_88]
	B .BLOCK_556
.BLOCK_558:
	LDR VR_1780, [VR_86]
	LDR VR_1781, [VR_85]
	MOVW VR_1782, :lower16:SHIFT_TABLE
	MOVT VR_1782, :upper16:SHIFT_TABLE
	ADD VR_1783, VR_1782, VR_1781, LSL #2
	LDR VR_1784, [VR_1783]
	SDIV VR_1785, VR_1780, VR_1784
	STR VR_1785, [VR_88]
	B .BLOCK_556
.BLOCK_559:
	LDR VR_1786, [VR_86]
	STR VR_1786, [VR_88]
	B .BLOCK_553
.BLOCK_560:
	LDR VR_1787, [VR_28]
	CMP VR_1787, #0
	BNE .BLOCK_561
	BEQ .BLOCK_562
.BLOCK_561:
	MOV VR_1788, #0
	STR VR_1788, [VR_88]
	MOV VR_1789, #0
	STR VR_1789, [VR_87]
	LDR VR_1790, [VR_28]
	STR VR_1790, [VR_86]
	MOV VR_1791, #1
	STR VR_1791, [VR_85]
	B .BLOCK_563
.BLOCK_562:
	LDR VR_1792, [VR_27]
	STR VR_1792, [VR_88]
	LDR VR_1793, [VR_88]
	STR VR_1793, [VR_41]
	LDR VR_1794, [VR_40]
	STR VR_1794, [VR_86]
	MOV VR_1795, #1
	STR VR_1795, [VR_85]
	B .BLOCK_657
.BLOCK_563:
	LDR VR_1796, [VR_87]
	CMP VR_1796, #16
	BLT .BLOCK_564
	BGE .BLOCK_565
.BLOCK_564:
	B .BLOCK_566
.BLOCK_565:
	B .BLOCK_570
.BLOCK_566:
	LDR VR_1797, [VR_86]
	MOV VR_1799, VR_1797, ASR #0
	ADD VR_1799, VR_1797, VR_1799, LSR #31
	MOV VR_1798, VR_1799, ASR #1
	MOV VR_1800, VR_1798, LSL #1
	SUB VR_1801, VR_1797, VR_1800
	CMP VR_1801, #0
	BNE .BLOCK_569
	BEQ .BLOCK_567
.BLOCK_567:
	LDR VR_1802, [VR_86]
	MOV VR_1804, VR_1802, ASR #0
	ADD VR_1804, VR_1802, VR_1804, LSR #31
	MOV VR_1803, VR_1804, ASR #1
	STR VR_1803, [VR_86]
	LDR VR_1805, [VR_85]
	MOV VR_1807, VR_1805, ASR #0
	ADD VR_1807, VR_1805, VR_1807, LSR #31
	MOV VR_1806, VR_1807, ASR #1
	STR VR_1806, [VR_85]
	LDR VR_1808, [VR_87]
	ADD VR_1809, VR_1808, #1
	STR VR_1809, [VR_87]
	B .BLOCK_563
.BLOCK_568:
	LDR VR_1810, [VR_88]
	LDR VR_1811, [VR_87]
	MOVW VR_1812, :lower16:SHIFT_TABLE
	MOVT VR_1812, :upper16:SHIFT_TABLE
	ADD VR_1813, VR_1812, VR_1811, LSL #2
	LDR VR_1814, [VR_1813]
	MOV VR_1815, VR_1814, LSL #0
	ADD VR_1816, VR_1810, VR_1815
	STR VR_1816, [VR_88]
	B .BLOCK_567
.BLOCK_569:
	LDR VR_1817, [VR_85]
	MOV VR_1819, VR_1817, ASR #0
	ADD VR_1819, VR_1817, VR_1819, LSR #31
	MOV VR_1818, VR_1819, ASR #1
	MOV VR_1820, VR_1818, LSL #1
	SUB VR_1821, VR_1817, VR_1820
	CMP VR_1821, #0
	BNE .BLOCK_568
	BEQ .BLOCK_567
.BLOCK_570:
	LDR VR_1822, [VR_88]
	CMP VR_1822, #0
	BNE .BLOCK_572
	BEQ .BLOCK_571
.BLOCK_571:
	LDR VR_1823, [VR_29]
	STR VR_1823, [VR_23]
	LDR VR_1824, [VR_29]
	STR VR_1824, [VR_22]
	B .BLOCK_607
.BLOCK_572:
	LDR VR_1825, [VR_27]
	STR VR_1825, [VR_26]
	LDR VR_1826, [VR_29]
	STR VR_1826, [VR_25]
	B .BLOCK_573
.BLOCK_573:
	LDR VR_1827, [VR_25]
	CMP VR_1827, #0
	BNE .BLOCK_574
	BEQ .BLOCK_575
.BLOCK_574:
	MOV VR_1828, #0
	STR VR_1828, [VR_88]
	MOV VR_1829, #0
	STR VR_1829, [VR_87]
	LDR VR_1830, [VR_26]
	STR VR_1830, [VR_86]
	LDR VR_1831, [VR_25]
	STR VR_1831, [VR_85]
	B .BLOCK_576
.BLOCK_575:
	LDR VR_1832, [VR_26]
	STR VR_1832, [VR_88]
	LDR VR_1833, [VR_88]
	STR VR_1833, [VR_27]
	B .BLOCK_571
.BLOCK_576:
	LDR VR_1834, [VR_87]
	CMP VR_1834, #16
	BLT .BLOCK_577
	BGE .BLOCK_578
.BLOCK_577:
	B .BLOCK_579
.BLOCK_578:
	LDR VR_1835, [VR_88]
	STR VR_1835, [VR_24]
	MOV VR_1836, #0
	STR VR_1836, [VR_88]
	MOV VR_1837, #0
	STR VR_1837, [VR_87]
	LDR VR_1838, [VR_26]
	STR VR_1838, [VR_86]
	LDR VR_1839, [VR_25]
	STR VR_1839, [VR_85]
	B .BLOCK_589
.BLOCK_579:
	LDR VR_1840, [VR_86]
	MOV VR_1842, VR_1840, ASR #0
	ADD VR_1842, VR_1840, VR_1842, LSR #31
	MOV VR_1841, VR_1842, ASR #1
	MOV VR_1843, VR_1841, LSL #1
	SUB VR_1844, VR_1840, VR_1843
	CMP VR_1844, #0
	BNE .BLOCK_581
	BEQ .BLOCK_585
.BLOCK_580:
	LDR VR_1845, [VR_86]
	MOV VR_1847, VR_1845, ASR #0
	ADD VR_1847, VR_1845, VR_1847, LSR #31
	MOV VR_1846, VR_1847, ASR #1
	STR VR_1846, [VR_86]
	LDR VR_1848, [VR_85]
	MOV VR_1850, VR_1848, ASR #0
	ADD VR_1850, VR_1848, VR_1850, LSR #31
	MOV VR_1849, VR_1850, ASR #1
	STR VR_1849, [VR_85]
	LDR VR_1851, [VR_87]
	ADD VR_1852, VR_1851, #1
	STR VR_1852, [VR_87]
	B .BLOCK_576
.BLOCK_581:
	B .BLOCK_582
.BLOCK_582:
	LDR VR_1853, [VR_85]
	MOV VR_1855, VR_1853, ASR #0
	ADD VR_1855, VR_1853, VR_1855, LSR #31
	MOV VR_1854, VR_1855, ASR #1
	MOV VR_1856, VR_1854, LSL #1
	SUB VR_1857, VR_1853, VR_1856
	CMP VR_1857, #0
	BEQ .BLOCK_584
	BNE .BLOCK_583
.BLOCK_583:
	B .BLOCK_580
.BLOCK_584:
	LDR VR_1858, [VR_88]
	LDR VR_1859, [VR_87]
	MOVW VR_1860, :lower16:SHIFT_TABLE
	MOVT VR_1860, :upper16:SHIFT_TABLE
	ADD VR_1861, VR_1860, VR_1859, LSL #2
	LDR VR_1862, [VR_1861]
	MOV VR_1863, VR_1862, LSL #0
	ADD VR_1864, VR_1858, VR_1863
	STR VR_1864, [VR_88]
	B .BLOCK_583
.BLOCK_585:
	B .BLOCK_586
.BLOCK_586:
	LDR VR_1865, [VR_85]
	MOV VR_1867, VR_1865, ASR #0
	ADD VR_1867, VR_1865, VR_1867, LSR #31
	MOV VR_1866, VR_1867, ASR #1
	MOV VR_1868, VR_1866, LSL #1
	SUB VR_1869, VR_1865, VR_1868
	CMP VR_1869, #0
	BNE .BLOCK_588
	BEQ .BLOCK_587
.BLOCK_587:
	B .BLOCK_580
.BLOCK_588:
	LDR VR_1870, [VR_88]
	LDR VR_1871, [VR_87]
	MOVW VR_1872, :lower16:SHIFT_TABLE
	MOVT VR_1872, :upper16:SHIFT_TABLE
	ADD VR_1873, VR_1872, VR_1871, LSL #2
	LDR VR_1874, [VR_1873]
	MOV VR_1875, VR_1874, LSL #0
	ADD VR_1876, VR_1870, VR_1875
	STR VR_1876, [VR_88]
	B .BLOCK_587
.BLOCK_589:
	LDR VR_1877, [VR_87]
	CMP VR_1877, #16
	BLT .BLOCK_590
	BGE .BLOCK_591
.BLOCK_590:
	B .BLOCK_592
.BLOCK_591:
	LDR VR_1878, [VR_88]
	STR VR_1878, [VR_25]
	B .BLOCK_596
.BLOCK_592:
	LDR VR_1879, [VR_86]
	MOV VR_1881, VR_1879, ASR #0
	ADD VR_1881, VR_1879, VR_1881, LSR #31
	MOV VR_1880, VR_1881, ASR #1
	MOV VR_1882, VR_1880, LSL #1
	SUB VR_1883, VR_1879, VR_1882
	CMP VR_1883, #0
	BNE .BLOCK_595
	BEQ .BLOCK_593
.BLOCK_593:
	LDR VR_1884, [VR_86]
	MOV VR_1886, VR_1884, ASR #0
	ADD VR_1886, VR_1884, VR_1886, LSR #31
	MOV VR_1885, VR_1886, ASR #1
	STR VR_1885, [VR_86]
	LDR VR_1887, [VR_85]
	MOV VR_1889, VR_1887, ASR #0
	ADD VR_1889, VR_1887, VR_1889, LSR #31
	MOV VR_1888, VR_1889, ASR #1
	STR VR_1888, [VR_85]
	LDR VR_1890, [VR_87]
	ADD VR_1891, VR_1890, #1
	STR VR_1891, [VR_87]
	B .BLOCK_589
.BLOCK_594:
	LDR VR_1892, [VR_88]
	LDR VR_1893, [VR_87]
	MOVW VR_1894, :lower16:SHIFT_TABLE
	MOVT VR_1894, :upper16:SHIFT_TABLE
	ADD VR_1895, VR_1894, VR_1893, LSL #2
	LDR VR_1896, [VR_1895]
	MOV VR_1897, VR_1896, LSL #0
	ADD VR_1898, VR_1892, VR_1897
	STR VR_1898, [VR_88]
	B .BLOCK_593
.BLOCK_595:
	LDR VR_1899, [VR_85]
	MOV VR_1901, VR_1899, ASR #0
	ADD VR_1901, VR_1899, VR_1901, LSR #31
	MOV VR_1900, VR_1901, ASR #1
	MOV VR_1902, VR_1900, LSL #1
	SUB VR_1903, VR_1899, VR_1902
	CMP VR_1903, #0
	BNE .BLOCK_594
	BEQ .BLOCK_593
.BLOCK_596:
	MOV VR_1904, #1
	CMP VR_1904, #15
	BGT .BLOCK_598
	BLE .BLOCK_599
.BLOCK_597:
	LDR VR_1905, [VR_88]
	STR VR_1905, [VR_25]
	LDR VR_1906, [VR_24]
	STR VR_1906, [VR_26]
	B .BLOCK_573
.BLOCK_598:
	MOV VR_1907, #0
	STR VR_1907, [VR_88]
	B .BLOCK_597
.BLOCK_599:
	MOV VR_1908, #0
	STR VR_1908, [VR_88]
	MOV VR_1909, #0
	STR VR_1909, [VR_87]
	LDR VR_1910, [VR_25]
	MOVW VR_1911, :lower16:SHIFT_TABLE
	MOVT VR_1911, :upper16:SHIFT_TABLE
	ADD VR_1912, VR_1911, #4
	LDR VR_1913, [VR_1912]
	MUL VR_1914, VR_1910, VR_1913
	STR VR_1914, [VR_86]
	MOVW VR_1915, #65535
	STR VR_1915, [VR_85]
	B .BLOCK_600
.BLOCK_600:
	LDR VR_1916, [VR_87]
	CMP VR_1916, #16
	BLT .BLOCK_601
	BGE .BLOCK_602
.BLOCK_601:
	B .BLOCK_603
.BLOCK_602:
	B .BLOCK_597
.BLOCK_603:
	LDR VR_1917, [VR_86]
	MOV VR_1919, VR_1917, ASR #0
	ADD VR_1919, VR_1917, VR_1919, LSR #31
	MOV VR_1918, VR_1919, ASR #1
	MOV VR_1920, VR_1918, LSL #1
	SUB VR_1921, VR_1917, VR_1920
	CMP VR_1921, #0
	BNE .BLOCK_606
	BEQ .BLOCK_604
.BLOCK_604:
	LDR VR_1922, [VR_86]
	MOV VR_1924, VR_1922, ASR #0
	ADD VR_1924, VR_1922, VR_1924, LSR #31
	MOV VR_1923, VR_1924, ASR #1
	STR VR_1923, [VR_86]
	LDR VR_1925, [VR_85]
	MOV VR_1927, VR_1925, ASR #0
	ADD VR_1927, VR_1925, VR_1927, LSR #31
	MOV VR_1926, VR_1927, ASR #1
	STR VR_1926, [VR_85]
	LDR VR_1928, [VR_87]
	ADD VR_1929, VR_1928, #1
	STR VR_1929, [VR_87]
	B .BLOCK_600
.BLOCK_605:
	LDR VR_1930, [VR_88]
	LDR VR_1931, [VR_87]
	MOVW VR_1932, :lower16:SHIFT_TABLE
	MOVT VR_1932, :upper16:SHIFT_TABLE
	ADD VR_1933, VR_1932, VR_1931, LSL #2
	LDR VR_1934, [VR_1933]
	MOV VR_1935, VR_1934, LSL #0
	ADD VR_1936, VR_1930, VR_1935
	STR VR_1936, [VR_88]
	B .BLOCK_604
.BLOCK_606:
	LDR VR_1937, [VR_85]
	MOV VR_1939, VR_1937, ASR #0
	ADD VR_1939, VR_1937, VR_1939, LSR #31
	MOV VR_1938, VR_1939, ASR #1
	MOV VR_1940, VR_1938, LSL #1
	SUB VR_1941, VR_1937, VR_1940
	CMP VR_1941, #0
	BNE .BLOCK_605
	BEQ .BLOCK_604
.BLOCK_607:
	LDR VR_1942, [VR_22]
	CMP VR_1942, #0
	BNE .BLOCK_608
	BEQ .BLOCK_609
.BLOCK_608:
	MOV VR_1943, #0
	STR VR_1943, [VR_88]
	MOV VR_1944, #0
	STR VR_1944, [VR_87]
	LDR VR_1945, [VR_23]
	STR VR_1945, [VR_86]
	LDR VR_1946, [VR_22]
	STR VR_1946, [VR_85]
	B .BLOCK_610
.BLOCK_609:
	LDR VR_1947, [VR_23]
	STR VR_1947, [VR_88]
	LDR VR_1948, [VR_88]
	STR VR_1948, [VR_29]
	LDR VR_1949, [VR_28]
	STR VR_1949, [VR_86]
	MOV VR_1950, #1
	STR VR_1950, [VR_85]
	B .BLOCK_641
.BLOCK_610:
	LDR VR_1951, [VR_87]
	CMP VR_1951, #16
	BLT .BLOCK_611
	BGE .BLOCK_612
.BLOCK_611:
	B .BLOCK_613
.BLOCK_612:
	LDR VR_1952, [VR_88]
	STR VR_1952, [VR_21]
	MOV VR_1953, #0
	STR VR_1953, [VR_88]
	MOV VR_1954, #0
	STR VR_1954, [VR_87]
	LDR VR_1955, [VR_23]
	STR VR_1955, [VR_86]
	LDR VR_1956, [VR_22]
	STR VR_1956, [VR_85]
	B .BLOCK_623
.BLOCK_613:
	LDR VR_1957, [VR_86]
	MOV VR_1959, VR_1957, ASR #0
	ADD VR_1959, VR_1957, VR_1959, LSR #31
	MOV VR_1958, VR_1959, ASR #1
	MOV VR_1960, VR_1958, LSL #1
	SUB VR_1961, VR_1957, VR_1960
	CMP VR_1961, #0
	BNE .BLOCK_615
	BEQ .BLOCK_619
.BLOCK_614:
	LDR VR_1962, [VR_86]
	MOV VR_1964, VR_1962, ASR #0
	ADD VR_1964, VR_1962, VR_1964, LSR #31
	MOV VR_1963, VR_1964, ASR #1
	STR VR_1963, [VR_86]
	LDR VR_1965, [VR_85]
	MOV VR_1967, VR_1965, ASR #0
	ADD VR_1967, VR_1965, VR_1967, LSR #31
	MOV VR_1966, VR_1967, ASR #1
	STR VR_1966, [VR_85]
	LDR VR_1968, [VR_87]
	ADD VR_1969, VR_1968, #1
	STR VR_1969, [VR_87]
	B .BLOCK_610
.BLOCK_615:
	B .BLOCK_616
.BLOCK_616:
	LDR VR_1970, [VR_85]
	MOV VR_1972, VR_1970, ASR #0
	ADD VR_1972, VR_1970, VR_1972, LSR #31
	MOV VR_1971, VR_1972, ASR #1
	MOV VR_1973, VR_1971, LSL #1
	SUB VR_1974, VR_1970, VR_1973
	CMP VR_1974, #0
	BEQ .BLOCK_618
	BNE .BLOCK_617
.BLOCK_617:
	B .BLOCK_614
.BLOCK_618:
	LDR VR_1975, [VR_88]
	LDR VR_1976, [VR_87]
	MOVW VR_1977, :lower16:SHIFT_TABLE
	MOVT VR_1977, :upper16:SHIFT_TABLE
	ADD VR_1978, VR_1977, VR_1976, LSL #2
	LDR VR_1979, [VR_1978]
	MOV VR_1980, VR_1979, LSL #0
	ADD VR_1981, VR_1975, VR_1980
	STR VR_1981, [VR_88]
	B .BLOCK_617
.BLOCK_619:
	B .BLOCK_620
.BLOCK_620:
	LDR VR_1982, [VR_85]
	MOV VR_1984, VR_1982, ASR #0
	ADD VR_1984, VR_1982, VR_1984, LSR #31
	MOV VR_1983, VR_1984, ASR #1
	MOV VR_1985, VR_1983, LSL #1
	SUB VR_1986, VR_1982, VR_1985
	CMP VR_1986, #0
	BNE .BLOCK_622
	BEQ .BLOCK_621
.BLOCK_621:
	B .BLOCK_614
.BLOCK_622:
	LDR VR_1987, [VR_88]
	LDR VR_1988, [VR_87]
	MOVW VR_1989, :lower16:SHIFT_TABLE
	MOVT VR_1989, :upper16:SHIFT_TABLE
	ADD VR_1990, VR_1989, VR_1988, LSL #2
	LDR VR_1991, [VR_1990]
	MOV VR_1992, VR_1991, LSL #0
	ADD VR_1993, VR_1987, VR_1992
	STR VR_1993, [VR_88]
	B .BLOCK_621
.BLOCK_623:
	LDR VR_1994, [VR_87]
	CMP VR_1994, #16
	BLT .BLOCK_624
	BGE .BLOCK_625
.BLOCK_624:
	B .BLOCK_626
.BLOCK_625:
	LDR VR_1995, [VR_88]
	STR VR_1995, [VR_22]
	B .BLOCK_630
.BLOCK_626:
	LDR VR_1996, [VR_86]
	MOV VR_1998, VR_1996, ASR #0
	ADD VR_1998, VR_1996, VR_1998, LSR #31
	MOV VR_1997, VR_1998, ASR #1
	MOV VR_1999, VR_1997, LSL #1
	SUB VR_2000, VR_1996, VR_1999
	CMP VR_2000, #0
	BNE .BLOCK_629
	BEQ .BLOCK_627
.BLOCK_627:
	LDR VR_2001, [VR_86]
	MOV VR_2003, VR_2001, ASR #0
	ADD VR_2003, VR_2001, VR_2003, LSR #31
	MOV VR_2002, VR_2003, ASR #1
	STR VR_2002, [VR_86]
	LDR VR_2004, [VR_85]
	MOV VR_2006, VR_2004, ASR #0
	ADD VR_2006, VR_2004, VR_2006, LSR #31
	MOV VR_2005, VR_2006, ASR #1
	STR VR_2005, [VR_85]
	LDR VR_2007, [VR_87]
	ADD VR_2008, VR_2007, #1
	STR VR_2008, [VR_87]
	B .BLOCK_623
.BLOCK_628:
	LDR VR_2009, [VR_88]
	LDR VR_2010, [VR_87]
	MOVW VR_2011, :lower16:SHIFT_TABLE
	MOVT VR_2011, :upper16:SHIFT_TABLE
	ADD VR_2012, VR_2011, VR_2010, LSL #2
	LDR VR_2013, [VR_2012]
	MOV VR_2014, VR_2013, LSL #0
	ADD VR_2015, VR_2009, VR_2014
	STR VR_2015, [VR_88]
	B .BLOCK_627
.BLOCK_629:
	LDR VR_2016, [VR_85]
	MOV VR_2018, VR_2016, ASR #0
	ADD VR_2018, VR_2016, VR_2018, LSR #31
	MOV VR_2017, VR_2018, ASR #1
	MOV VR_2019, VR_2017, LSL #1
	SUB VR_2020, VR_2016, VR_2019
	CMP VR_2020, #0
	BNE .BLOCK_628
	BEQ .BLOCK_627
.BLOCK_630:
	MOV VR_2021, #1
	CMP VR_2021, #15
	BGT .BLOCK_632
	BLE .BLOCK_633
.BLOCK_631:
	LDR VR_2022, [VR_88]
	STR VR_2022, [VR_22]
	LDR VR_2023, [VR_21]
	STR VR_2023, [VR_23]
	B .BLOCK_607
.BLOCK_632:
	MOV VR_2024, #0
	STR VR_2024, [VR_88]
	B .BLOCK_631
.BLOCK_633:
	MOV VR_2025, #0
	STR VR_2025, [VR_88]
	MOV VR_2026, #0
	STR VR_2026, [VR_87]
	LDR VR_2027, [VR_22]
	MOVW VR_2028, :lower16:SHIFT_TABLE
	MOVT VR_2028, :upper16:SHIFT_TABLE
	ADD VR_2029, VR_2028, #4
	LDR VR_2030, [VR_2029]
	MUL VR_2031, VR_2027, VR_2030
	STR VR_2031, [VR_86]
	MOVW VR_2032, #65535
	STR VR_2032, [VR_85]
	B .BLOCK_634
.BLOCK_634:
	LDR VR_2033, [VR_87]
	CMP VR_2033, #16
	BLT .BLOCK_635
	BGE .BLOCK_636
.BLOCK_635:
	B .BLOCK_637
.BLOCK_636:
	B .BLOCK_631
.BLOCK_637:
	LDR VR_2034, [VR_86]
	MOV VR_2036, VR_2034, ASR #0
	ADD VR_2036, VR_2034, VR_2036, LSR #31
	MOV VR_2035, VR_2036, ASR #1
	MOV VR_2037, VR_2035, LSL #1
	SUB VR_2038, VR_2034, VR_2037
	CMP VR_2038, #0
	BNE .BLOCK_640
	BEQ .BLOCK_638
.BLOCK_638:
	LDR VR_2039, [VR_86]
	MOV VR_2041, VR_2039, ASR #0
	ADD VR_2041, VR_2039, VR_2041, LSR #31
	MOV VR_2040, VR_2041, ASR #1
	STR VR_2040, [VR_86]
	LDR VR_2042, [VR_85]
	MOV VR_2044, VR_2042, ASR #0
	ADD VR_2044, VR_2042, VR_2044, LSR #31
	MOV VR_2043, VR_2044, ASR #1
	STR VR_2043, [VR_85]
	LDR VR_2045, [VR_87]
	ADD VR_2046, VR_2045, #1
	STR VR_2046, [VR_87]
	B .BLOCK_634
.BLOCK_639:
	LDR VR_2047, [VR_88]
	LDR VR_2048, [VR_87]
	MOVW VR_2049, :lower16:SHIFT_TABLE
	MOVT VR_2049, :upper16:SHIFT_TABLE
	ADD VR_2050, VR_2049, VR_2048, LSL #2
	LDR VR_2051, [VR_2050]
	MOV VR_2052, VR_2051, LSL #0
	ADD VR_2053, VR_2047, VR_2052
	STR VR_2053, [VR_88]
	B .BLOCK_638
.BLOCK_640:
	LDR VR_2054, [VR_85]
	MOV VR_2056, VR_2054, ASR #0
	ADD VR_2056, VR_2054, VR_2056, LSR #31
	MOV VR_2055, VR_2056, ASR #1
	MOV VR_2057, VR_2055, LSL #1
	SUB VR_2058, VR_2054, VR_2057
	CMP VR_2058, #0
	BNE .BLOCK_639
	BEQ .BLOCK_638
.BLOCK_641:
	LDR VR_2059, [VR_85]
	CMP VR_2059, #15
	BGE .BLOCK_643
	BLT .BLOCK_648
.BLOCK_642:
	LDR VR_2060, [VR_88]
	STR VR_2060, [VR_28]
	B .BLOCK_560
.BLOCK_643:
	B .BLOCK_644
.BLOCK_644:
	LDR VR_2061, [VR_86]
	CMP VR_2061, #0
	BLT .BLOCK_646
	BGE .BLOCK_647
.BLOCK_645:
	B .BLOCK_642
.BLOCK_646:
	MOVW VR_2062, #65535
	STR VR_2062, [VR_88]
	B .BLOCK_645
.BLOCK_647:
	MOV VR_2063, #0
	STR VR_2063, [VR_88]
	B .BLOCK_645
.BLOCK_648:
	B .BLOCK_649
.BLOCK_649:
	LDR VR_2064, [VR_85]
	CMP VR_2064, #0
	BGT .BLOCK_651
	BLE .BLOCK_656
.BLOCK_650:
	B .BLOCK_642
.BLOCK_651:
	B .BLOCK_652
.BLOCK_652:
	LDR VR_2065, [VR_86]
	MOVW VR_2066, #32767
	CMP VR_2065, VR_2066
	BGT .BLOCK_654
	BLE .BLOCK_655
.BLOCK_653:
	B .BLOCK_650
.BLOCK_654:
	LDR VR_2067, [VR_86]
	LDR VR_2068, [VR_85]
	MOVW VR_2069, :lower16:SHIFT_TABLE
	MOVT VR_2069, :upper16:SHIFT_TABLE
	ADD VR_2070, VR_2069, VR_2068, LSL #2
	LDR VR_2071, [VR_2070]
	SDIV VR_2072, VR_2067, VR_2071
	STR VR_2072, [VR_86]
	LDR VR_2073, [VR_86]
	ADD VR_2074, VR_2073, #65536
	LDR VR_2075, [VR_85]
	RSB VR_2076, VR_2075, #15
	ADD VR_2077, VR_2076, #1
	MOVW VR_2078, :lower16:SHIFT_TABLE
	MOVT VR_2078, :upper16:SHIFT_TABLE
	ADD VR_2079, VR_2078, VR_2077, LSL #2
	LDR VR_2080, [VR_2079]
	SUB VR_2081, VR_2074, VR_2080
	STR VR_2081, [VR_88]
	B .BLOCK_653
.BLOCK_655:
	LDR VR_2082, [VR_86]
	LDR VR_2083, [VR_85]
	MOVW VR_2084, :lower16:SHIFT_TABLE
	MOVT VR_2084, :upper16:SHIFT_TABLE
	ADD VR_2085, VR_2084, VR_2083, LSL #2
	LDR VR_2086, [VR_2085]
	SDIV VR_2087, VR_2082, VR_2086
	STR VR_2087, [VR_88]
	B .BLOCK_653
.BLOCK_656:
	LDR VR_2088, [VR_86]
	STR VR_2088, [VR_88]
	B .BLOCK_650
.BLOCK_657:
	LDR VR_2089, [VR_85]
	CMP VR_2089, #15
	BGE .BLOCK_659
	BLT .BLOCK_664
.BLOCK_658:
	LDR VR_2090, [VR_88]
	STR VR_2090, [VR_40]
	B .BLOCK_450
.BLOCK_659:
	B .BLOCK_660
.BLOCK_660:
	LDR VR_2091, [VR_86]
	CMP VR_2091, #0
	BLT .BLOCK_662
	BGE .BLOCK_663
.BLOCK_661:
	B .BLOCK_658
.BLOCK_662:
	MOVW VR_2092, #65535
	STR VR_2092, [VR_88]
	B .BLOCK_661
.BLOCK_663:
	MOV VR_2093, #0
	STR VR_2093, [VR_88]
	B .BLOCK_661
.BLOCK_664:
	B .BLOCK_665
.BLOCK_665:
	LDR VR_2094, [VR_85]
	CMP VR_2094, #0
	BGT .BLOCK_667
	BLE .BLOCK_672
.BLOCK_666:
	B .BLOCK_658
.BLOCK_667:
	B .BLOCK_668
.BLOCK_668:
	LDR VR_2095, [VR_86]
	MOVW VR_2096, #32767
	CMP VR_2095, VR_2096
	BGT .BLOCK_670
	BLE .BLOCK_671
.BLOCK_669:
	B .BLOCK_666
.BLOCK_670:
	LDR VR_2097, [VR_86]
	LDR VR_2098, [VR_85]
	MOVW VR_2099, :lower16:SHIFT_TABLE
	MOVT VR_2099, :upper16:SHIFT_TABLE
	ADD VR_2100, VR_2099, VR_2098, LSL #2
	LDR VR_2101, [VR_2100]
	SDIV VR_2102, VR_2097, VR_2101
	STR VR_2102, [VR_86]
	LDR VR_2103, [VR_86]
	ADD VR_2104, VR_2103, #65536
	LDR VR_2105, [VR_85]
	RSB VR_2106, VR_2105, #15
	ADD VR_2107, VR_2106, #1
	MOVW VR_2108, :lower16:SHIFT_TABLE
	MOVT VR_2108, :upper16:SHIFT_TABLE
	ADD VR_2109, VR_2108, VR_2107, LSL #2
	LDR VR_2110, [VR_2109]
	SUB VR_2111, VR_2104, VR_2110
	STR VR_2111, [VR_88]
	B .BLOCK_669
.BLOCK_671:
	LDR VR_2112, [VR_86]
	LDR VR_2113, [VR_85]
	MOVW VR_2114, :lower16:SHIFT_TABLE
	MOVT VR_2114, :upper16:SHIFT_TABLE
	ADD VR_2115, VR_2114, VR_2113, LSL #2
	LDR VR_2116, [VR_2115]
	SDIV VR_2117, VR_2112, VR_2116
	STR VR_2117, [VR_88]
	B .BLOCK_669
.BLOCK_672:
	LDR VR_2118, [VR_86]
	STR VR_2118, [VR_88]
	B .BLOCK_666
.BLOCK_673:
	LDR VR_2119, [VR_84]
	CMP VR_2119, #16
	BLT .BLOCK_674
	BGE .BLOCK_675
.BLOCK_674:
	MOV VR_2120, #2
	STR VR_2120, [VR_20]
	LDR VR_2121, [VR_84]
	STR VR_2121, [VR_19]
	MOV VR_2122, #1
	STR VR_2122, [VR_18]
	B .BLOCK_676
.BLOCK_675:
	MOV r0, #0
	ADD sp, sp, #356
	POP {pc}
.BLOCK_676:
	LDR VR_2123, [VR_19]
	CMP VR_2123, #0
	BGT .BLOCK_677
	BLE .BLOCK_678
.BLOCK_677:
	MOV VR_2124, #0
	STR VR_2124, [VR_88]
	MOV VR_2125, #0
	STR VR_2125, [VR_87]
	LDR VR_2126, [VR_19]
	STR VR_2126, [VR_86]
	MOV VR_2127, #1
	STR VR_2127, [VR_85]
	B .BLOCK_679
.BLOCK_678:
	LDR VR_2128, [VR_18]
	STR VR_2128, [VR_88]
	B .BLOCK_899
.BLOCK_679:
	LDR VR_2129, [VR_87]
	CMP VR_2129, #16
	BLT .BLOCK_680
	BGE .BLOCK_681
.BLOCK_680:
	B .BLOCK_682
.BLOCK_681:
	B .BLOCK_686
.BLOCK_682:
	LDR VR_2130, [VR_86]
	MOV VR_2132, VR_2130, ASR #0
	ADD VR_2132, VR_2130, VR_2132, LSR #31
	MOV VR_2131, VR_2132, ASR #1
	MOV VR_2133, VR_2131, LSL #1
	SUB VR_2134, VR_2130, VR_2133
	CMP VR_2134, #0
	BNE .BLOCK_685
	BEQ .BLOCK_683
.BLOCK_683:
	LDR VR_2135, [VR_86]
	MOV VR_2137, VR_2135, ASR #0
	ADD VR_2137, VR_2135, VR_2137, LSR #31
	MOV VR_2136, VR_2137, ASR #1
	STR VR_2136, [VR_86]
	LDR VR_2138, [VR_85]
	MOV VR_2140, VR_2138, ASR #0
	ADD VR_2140, VR_2138, VR_2140, LSR #31
	MOV VR_2139, VR_2140, ASR #1
	STR VR_2139, [VR_85]
	LDR VR_2141, [VR_87]
	ADD VR_2142, VR_2141, #1
	STR VR_2142, [VR_87]
	B .BLOCK_679
.BLOCK_684:
	LDR VR_2143, [VR_88]
	LDR VR_2144, [VR_87]
	MOVW VR_2145, :lower16:SHIFT_TABLE
	MOVT VR_2145, :upper16:SHIFT_TABLE
	ADD VR_2146, VR_2145, VR_2144, LSL #2
	LDR VR_2147, [VR_2146]
	MOV VR_2148, VR_2147, LSL #0
	ADD VR_2149, VR_2143, VR_2148
	STR VR_2149, [VR_88]
	B .BLOCK_683
.BLOCK_685:
	LDR VR_2150, [VR_85]
	MOV VR_2152, VR_2150, ASR #0
	ADD VR_2152, VR_2150, VR_2152, LSR #31
	MOV VR_2151, VR_2152, ASR #1
	MOV VR_2153, VR_2151, LSL #1
	SUB VR_2154, VR_2150, VR_2153
	CMP VR_2154, #0
	BNE .BLOCK_684
	BEQ .BLOCK_683
.BLOCK_686:
	LDR VR_2155, [VR_88]
	CMP VR_2155, #0
	BNE .BLOCK_688
	BEQ .BLOCK_687
.BLOCK_687:
	LDR VR_2156, [VR_20]
	STR VR_2156, [VR_8]
	LDR VR_2157, [VR_20]
	STR VR_2157, [VR_7]
	MOV VR_2158, #0
	STR VR_2158, [VR_6]
	B .BLOCK_786
.BLOCK_688:
	LDR VR_2159, [VR_18]
	STR VR_2159, [VR_17]
	LDR VR_2160, [VR_20]
	STR VR_2160, [VR_16]
	MOV VR_2161, #0
	STR VR_2161, [VR_15]
	B .BLOCK_689
.BLOCK_689:
	LDR VR_2162, [VR_16]
	CMP VR_2162, #0
	BNE .BLOCK_690
	BEQ .BLOCK_691
.BLOCK_690:
	MOV VR_2163, #0
	STR VR_2163, [VR_88]
	MOV VR_2164, #0
	STR VR_2164, [VR_87]
	LDR VR_2165, [VR_16]
	STR VR_2165, [VR_86]
	MOV VR_2166, #1
	STR VR_2166, [VR_85]
	B .BLOCK_692
.BLOCK_691:
	LDR VR_2167, [VR_15]
	STR VR_2167, [VR_88]
	LDR VR_2168, [VR_88]
	STR VR_2168, [VR_18]
	B .BLOCK_687
.BLOCK_692:
	LDR VR_2169, [VR_87]
	CMP VR_2169, #16
	BLT .BLOCK_693
	BGE .BLOCK_694
.BLOCK_693:
	B .BLOCK_695
.BLOCK_694:
	B .BLOCK_699
.BLOCK_695:
	LDR VR_2170, [VR_86]
	MOV VR_2172, VR_2170, ASR #0
	ADD VR_2172, VR_2170, VR_2172, LSR #31
	MOV VR_2171, VR_2172, ASR #1
	MOV VR_2173, VR_2171, LSL #1
	SUB VR_2174, VR_2170, VR_2173
	CMP VR_2174, #0
	BNE .BLOCK_698
	BEQ .BLOCK_696
.BLOCK_696:
	LDR VR_2175, [VR_86]
	MOV VR_2177, VR_2175, ASR #0
	ADD VR_2177, VR_2175, VR_2177, LSR #31
	MOV VR_2176, VR_2177, ASR #1
	STR VR_2176, [VR_86]
	LDR VR_2178, [VR_85]
	MOV VR_2180, VR_2178, ASR #0
	ADD VR_2180, VR_2178, VR_2180, LSR #31
	MOV VR_2179, VR_2180, ASR #1
	STR VR_2179, [VR_85]
	LDR VR_2181, [VR_87]
	ADD VR_2182, VR_2181, #1
	STR VR_2182, [VR_87]
	B .BLOCK_692
.BLOCK_697:
	LDR VR_2183, [VR_88]
	LDR VR_2184, [VR_87]
	MOVW VR_2185, :lower16:SHIFT_TABLE
	MOVT VR_2185, :upper16:SHIFT_TABLE
	ADD VR_2186, VR_2185, VR_2184, LSL #2
	LDR VR_2187, [VR_2186]
	MOV VR_2188, VR_2187, LSL #0
	ADD VR_2189, VR_2183, VR_2188
	STR VR_2189, [VR_88]
	B .BLOCK_696
.BLOCK_698:
	LDR VR_2190, [VR_85]
	MOV VR_2192, VR_2190, ASR #0
	ADD VR_2192, VR_2190, VR_2192, LSR #31
	MOV VR_2191, VR_2192, ASR #1
	MOV VR_2193, VR_2191, LSL #1
	SUB VR_2194, VR_2190, VR_2193
	CMP VR_2194, #0
	BNE .BLOCK_697
	BEQ .BLOCK_696
.BLOCK_699:
	LDR VR_2195, [VR_88]
	CMP VR_2195, #0
	BNE .BLOCK_701
	BEQ .BLOCK_700
.BLOCK_700:
	LDR VR_2196, [VR_17]
	STR VR_2196, [VR_11]
	LDR VR_2197, [VR_17]
	STR VR_2197, [VR_10]
	B .BLOCK_736
.BLOCK_701:
	LDR VR_2198, [VR_15]
	STR VR_2198, [VR_14]
	LDR VR_2199, [VR_17]
	STR VR_2199, [VR_13]
	B .BLOCK_702
.BLOCK_702:
	LDR VR_2200, [VR_13]
	CMP VR_2200, #0
	BNE .BLOCK_703
	BEQ .BLOCK_704
.BLOCK_703:
	MOV VR_2201, #0
	STR VR_2201, [VR_88]
	MOV VR_2202, #0
	STR VR_2202, [VR_87]
	LDR VR_2203, [VR_14]
	STR VR_2203, [VR_86]
	LDR VR_2204, [VR_13]
	STR VR_2204, [VR_85]
	B .BLOCK_705
.BLOCK_704:
	LDR VR_2205, [VR_14]
	STR VR_2205, [VR_88]
	LDR VR_2206, [VR_88]
	STR VR_2206, [VR_15]
	B .BLOCK_700
.BLOCK_705:
	LDR VR_2207, [VR_87]
	CMP VR_2207, #16
	BLT .BLOCK_706
	BGE .BLOCK_707
.BLOCK_706:
	B .BLOCK_708
.BLOCK_707:
	LDR VR_2208, [VR_88]
	STR VR_2208, [VR_12]
	MOV VR_2209, #0
	STR VR_2209, [VR_88]
	MOV VR_2210, #0
	STR VR_2210, [VR_87]
	LDR VR_2211, [VR_14]
	STR VR_2211, [VR_86]
	LDR VR_2212, [VR_13]
	STR VR_2212, [VR_85]
	B .BLOCK_718
.BLOCK_708:
	LDR VR_2213, [VR_86]
	MOV VR_2215, VR_2213, ASR #0
	ADD VR_2215, VR_2213, VR_2215, LSR #31
	MOV VR_2214, VR_2215, ASR #1
	MOV VR_2216, VR_2214, LSL #1
	SUB VR_2217, VR_2213, VR_2216
	CMP VR_2217, #0
	BNE .BLOCK_710
	BEQ .BLOCK_714
.BLOCK_709:
	LDR VR_2218, [VR_86]
	MOV VR_2220, VR_2218, ASR #0
	ADD VR_2220, VR_2218, VR_2220, LSR #31
	MOV VR_2219, VR_2220, ASR #1
	STR VR_2219, [VR_86]
	LDR VR_2221, [VR_85]
	MOV VR_2223, VR_2221, ASR #0
	ADD VR_2223, VR_2221, VR_2223, LSR #31
	MOV VR_2222, VR_2223, ASR #1
	STR VR_2222, [VR_85]
	LDR VR_2224, [VR_87]
	ADD VR_2225, VR_2224, #1
	STR VR_2225, [VR_87]
	B .BLOCK_705
.BLOCK_710:
	B .BLOCK_711
.BLOCK_711:
	LDR VR_2226, [VR_85]
	MOV VR_2228, VR_2226, ASR #0
	ADD VR_2228, VR_2226, VR_2228, LSR #31
	MOV VR_2227, VR_2228, ASR #1
	MOV VR_2229, VR_2227, LSL #1
	SUB VR_2230, VR_2226, VR_2229
	CMP VR_2230, #0
	BEQ .BLOCK_713
	BNE .BLOCK_712
.BLOCK_712:
	B .BLOCK_709
.BLOCK_713:
	LDR VR_2231, [VR_88]
	LDR VR_2232, [VR_87]
	MOVW VR_2233, :lower16:SHIFT_TABLE
	MOVT VR_2233, :upper16:SHIFT_TABLE
	ADD VR_2234, VR_2233, VR_2232, LSL #2
	LDR VR_2235, [VR_2234]
	MOV VR_2236, VR_2235, LSL #0
	ADD VR_2237, VR_2231, VR_2236
	STR VR_2237, [VR_88]
	B .BLOCK_712
.BLOCK_714:
	B .BLOCK_715
.BLOCK_715:
	LDR VR_2238, [VR_85]
	MOV VR_2240, VR_2238, ASR #0
	ADD VR_2240, VR_2238, VR_2240, LSR #31
	MOV VR_2239, VR_2240, ASR #1
	MOV VR_2241, VR_2239, LSL #1
	SUB VR_2242, VR_2238, VR_2241
	CMP VR_2242, #0
	BNE .BLOCK_717
	BEQ .BLOCK_716
.BLOCK_716:
	B .BLOCK_709
.BLOCK_717:
	LDR VR_2243, [VR_88]
	LDR VR_2244, [VR_87]
	MOVW VR_2245, :lower16:SHIFT_TABLE
	MOVT VR_2245, :upper16:SHIFT_TABLE
	ADD VR_2246, VR_2245, VR_2244, LSL #2
	LDR VR_2247, [VR_2246]
	MOV VR_2248, VR_2247, LSL #0
	ADD VR_2249, VR_2243, VR_2248
	STR VR_2249, [VR_88]
	B .BLOCK_716
.BLOCK_718:
	LDR VR_2250, [VR_87]
	CMP VR_2250, #16
	BLT .BLOCK_719
	BGE .BLOCK_720
.BLOCK_719:
	B .BLOCK_721
.BLOCK_720:
	LDR VR_2251, [VR_88]
	STR VR_2251, [VR_13]
	B .BLOCK_725
.BLOCK_721:
	LDR VR_2252, [VR_86]
	MOV VR_2254, VR_2252, ASR #0
	ADD VR_2254, VR_2252, VR_2254, LSR #31
	MOV VR_2253, VR_2254, ASR #1
	MOV VR_2255, VR_2253, LSL #1
	SUB VR_2256, VR_2252, VR_2255
	CMP VR_2256, #0
	BNE .BLOCK_724
	BEQ .BLOCK_722
.BLOCK_722:
	LDR VR_2257, [VR_86]
	MOV VR_2259, VR_2257, ASR #0
	ADD VR_2259, VR_2257, VR_2259, LSR #31
	MOV VR_2258, VR_2259, ASR #1
	STR VR_2258, [VR_86]
	LDR VR_2260, [VR_85]
	MOV VR_2262, VR_2260, ASR #0
	ADD VR_2262, VR_2260, VR_2262, LSR #31
	MOV VR_2261, VR_2262, ASR #1
	STR VR_2261, [VR_85]
	LDR VR_2263, [VR_87]
	ADD VR_2264, VR_2263, #1
	STR VR_2264, [VR_87]
	B .BLOCK_718
.BLOCK_723:
	LDR VR_2265, [VR_88]
	LDR VR_2266, [VR_87]
	MOVW VR_2267, :lower16:SHIFT_TABLE
	MOVT VR_2267, :upper16:SHIFT_TABLE
	ADD VR_2268, VR_2267, VR_2266, LSL #2
	LDR VR_2269, [VR_2268]
	MOV VR_2270, VR_2269, LSL #0
	ADD VR_2271, VR_2265, VR_2270
	STR VR_2271, [VR_88]
	B .BLOCK_722
.BLOCK_724:
	LDR VR_2272, [VR_85]
	MOV VR_2274, VR_2272, ASR #0
	ADD VR_2274, VR_2272, VR_2274, LSR #31
	MOV VR_2273, VR_2274, ASR #1
	MOV VR_2275, VR_2273, LSL #1
	SUB VR_2276, VR_2272, VR_2275
	CMP VR_2276, #0
	BNE .BLOCK_723
	BEQ .BLOCK_722
.BLOCK_725:
	MOV VR_2277, #1
	CMP VR_2277, #15
	BGT .BLOCK_727
	BLE .BLOCK_728
.BLOCK_726:
	LDR VR_2278, [VR_88]
	STR VR_2278, [VR_13]
	LDR VR_2279, [VR_12]
	STR VR_2279, [VR_14]
	B .BLOCK_702
.BLOCK_727:
	MOV VR_2280, #0
	STR VR_2280, [VR_88]
	B .BLOCK_726
.BLOCK_728:
	MOV VR_2281, #0
	STR VR_2281, [VR_88]
	MOV VR_2282, #0
	STR VR_2282, [VR_87]
	LDR VR_2283, [VR_13]
	MOVW VR_2284, :lower16:SHIFT_TABLE
	MOVT VR_2284, :upper16:SHIFT_TABLE
	ADD VR_2285, VR_2284, #4
	LDR VR_2286, [VR_2285]
	MUL VR_2287, VR_2283, VR_2286
	STR VR_2287, [VR_86]
	MOVW VR_2288, #65535
	STR VR_2288, [VR_85]
	B .BLOCK_729
.BLOCK_729:
	LDR VR_2289, [VR_87]
	CMP VR_2289, #16
	BLT .BLOCK_730
	BGE .BLOCK_731
.BLOCK_730:
	B .BLOCK_732
.BLOCK_731:
	B .BLOCK_726
.BLOCK_732:
	LDR VR_2290, [VR_86]
	MOV VR_2292, VR_2290, ASR #0
	ADD VR_2292, VR_2290, VR_2292, LSR #31
	MOV VR_2291, VR_2292, ASR #1
	MOV VR_2293, VR_2291, LSL #1
	SUB VR_2294, VR_2290, VR_2293
	CMP VR_2294, #0
	BNE .BLOCK_735
	BEQ .BLOCK_733
.BLOCK_733:
	LDR VR_2295, [VR_86]
	MOV VR_2297, VR_2295, ASR #0
	ADD VR_2297, VR_2295, VR_2297, LSR #31
	MOV VR_2296, VR_2297, ASR #1
	STR VR_2296, [VR_86]
	LDR VR_2298, [VR_85]
	MOV VR_2300, VR_2298, ASR #0
	ADD VR_2300, VR_2298, VR_2300, LSR #31
	MOV VR_2299, VR_2300, ASR #1
	STR VR_2299, [VR_85]
	LDR VR_2301, [VR_87]
	ADD VR_2302, VR_2301, #1
	STR VR_2302, [VR_87]
	B .BLOCK_729
.BLOCK_734:
	LDR VR_2303, [VR_88]
	LDR VR_2304, [VR_87]
	MOVW VR_2305, :lower16:SHIFT_TABLE
	MOVT VR_2305, :upper16:SHIFT_TABLE
	ADD VR_2306, VR_2305, VR_2304, LSL #2
	LDR VR_2307, [VR_2306]
	MOV VR_2308, VR_2307, LSL #0
	ADD VR_2309, VR_2303, VR_2308
	STR VR_2309, [VR_88]
	B .BLOCK_733
.BLOCK_735:
	LDR VR_2310, [VR_85]
	MOV VR_2312, VR_2310, ASR #0
	ADD VR_2312, VR_2310, VR_2312, LSR #31
	MOV VR_2311, VR_2312, ASR #1
	MOV VR_2313, VR_2311, LSL #1
	SUB VR_2314, VR_2310, VR_2313
	CMP VR_2314, #0
	BNE .BLOCK_734
	BEQ .BLOCK_733
.BLOCK_736:
	LDR VR_2315, [VR_10]
	CMP VR_2315, #0
	BNE .BLOCK_737
	BEQ .BLOCK_738
.BLOCK_737:
	MOV VR_2316, #0
	STR VR_2316, [VR_88]
	MOV VR_2317, #0
	STR VR_2317, [VR_87]
	LDR VR_2318, [VR_11]
	STR VR_2318, [VR_86]
	LDR VR_2319, [VR_10]
	STR VR_2319, [VR_85]
	B .BLOCK_739
.BLOCK_738:
	LDR VR_2320, [VR_11]
	STR VR_2320, [VR_88]
	LDR VR_2321, [VR_88]
	STR VR_2321, [VR_17]
	LDR VR_2322, [VR_16]
	STR VR_2322, [VR_86]
	MOV VR_2323, #1
	STR VR_2323, [VR_85]
	B .BLOCK_770
.BLOCK_739:
	LDR VR_2324, [VR_87]
	CMP VR_2324, #16
	BLT .BLOCK_740
	BGE .BLOCK_741
.BLOCK_740:
	B .BLOCK_742
.BLOCK_741:
	LDR VR_2325, [VR_88]
	STR VR_2325, [VR_9]
	MOV VR_2326, #0
	STR VR_2326, [VR_88]
	MOV VR_2327, #0
	STR VR_2327, [VR_87]
	LDR VR_2328, [VR_11]
	STR VR_2328, [VR_86]
	LDR VR_2329, [VR_10]
	STR VR_2329, [VR_85]
	B .BLOCK_752
.BLOCK_742:
	LDR VR_2330, [VR_86]
	MOV VR_2332, VR_2330, ASR #0
	ADD VR_2332, VR_2330, VR_2332, LSR #31
	MOV VR_2331, VR_2332, ASR #1
	MOV VR_2333, VR_2331, LSL #1
	SUB VR_2334, VR_2330, VR_2333
	CMP VR_2334, #0
	BNE .BLOCK_744
	BEQ .BLOCK_748
.BLOCK_743:
	LDR VR_2335, [VR_86]
	MOV VR_2337, VR_2335, ASR #0
	ADD VR_2337, VR_2335, VR_2337, LSR #31
	MOV VR_2336, VR_2337, ASR #1
	STR VR_2336, [VR_86]
	LDR VR_2338, [VR_85]
	MOV VR_2340, VR_2338, ASR #0
	ADD VR_2340, VR_2338, VR_2340, LSR #31
	MOV VR_2339, VR_2340, ASR #1
	STR VR_2339, [VR_85]
	LDR VR_2341, [VR_87]
	ADD VR_2342, VR_2341, #1
	STR VR_2342, [VR_87]
	B .BLOCK_739
.BLOCK_744:
	B .BLOCK_745
.BLOCK_745:
	LDR VR_2343, [VR_85]
	MOV VR_2345, VR_2343, ASR #0
	ADD VR_2345, VR_2343, VR_2345, LSR #31
	MOV VR_2344, VR_2345, ASR #1
	MOV VR_2346, VR_2344, LSL #1
	SUB VR_2347, VR_2343, VR_2346
	CMP VR_2347, #0
	BEQ .BLOCK_747
	BNE .BLOCK_746
.BLOCK_746:
	B .BLOCK_743
.BLOCK_747:
	LDR VR_2348, [VR_88]
	LDR VR_2349, [VR_87]
	MOVW VR_2350, :lower16:SHIFT_TABLE
	MOVT VR_2350, :upper16:SHIFT_TABLE
	ADD VR_2351, VR_2350, VR_2349, LSL #2
	LDR VR_2352, [VR_2351]
	MOV VR_2353, VR_2352, LSL #0
	ADD VR_2354, VR_2348, VR_2353
	STR VR_2354, [VR_88]
	B .BLOCK_746
.BLOCK_748:
	B .BLOCK_749
.BLOCK_749:
	LDR VR_2355, [VR_85]
	MOV VR_2357, VR_2355, ASR #0
	ADD VR_2357, VR_2355, VR_2357, LSR #31
	MOV VR_2356, VR_2357, ASR #1
	MOV VR_2358, VR_2356, LSL #1
	SUB VR_2359, VR_2355, VR_2358
	CMP VR_2359, #0
	BNE .BLOCK_751
	BEQ .BLOCK_750
.BLOCK_750:
	B .BLOCK_743
.BLOCK_751:
	LDR VR_2360, [VR_88]
	LDR VR_2361, [VR_87]
	MOVW VR_2362, :lower16:SHIFT_TABLE
	MOVT VR_2362, :upper16:SHIFT_TABLE
	ADD VR_2363, VR_2362, VR_2361, LSL #2
	LDR VR_2364, [VR_2363]
	MOV VR_2365, VR_2364, LSL #0
	ADD VR_2366, VR_2360, VR_2365
	STR VR_2366, [VR_88]
	B .BLOCK_750
.BLOCK_752:
	LDR VR_2367, [VR_87]
	CMP VR_2367, #16
	BLT .BLOCK_753
	BGE .BLOCK_754
.BLOCK_753:
	B .BLOCK_755
.BLOCK_754:
	LDR VR_2368, [VR_88]
	STR VR_2368, [VR_10]
	B .BLOCK_759
.BLOCK_755:
	LDR VR_2369, [VR_86]
	MOV VR_2371, VR_2369, ASR #0
	ADD VR_2371, VR_2369, VR_2371, LSR #31
	MOV VR_2370, VR_2371, ASR #1
	MOV VR_2372, VR_2370, LSL #1
	SUB VR_2373, VR_2369, VR_2372
	CMP VR_2373, #0
	BNE .BLOCK_758
	BEQ .BLOCK_756
.BLOCK_756:
	LDR VR_2374, [VR_86]
	MOV VR_2376, VR_2374, ASR #0
	ADD VR_2376, VR_2374, VR_2376, LSR #31
	MOV VR_2375, VR_2376, ASR #1
	STR VR_2375, [VR_86]
	LDR VR_2377, [VR_85]
	MOV VR_2379, VR_2377, ASR #0
	ADD VR_2379, VR_2377, VR_2379, LSR #31
	MOV VR_2378, VR_2379, ASR #1
	STR VR_2378, [VR_85]
	LDR VR_2380, [VR_87]
	ADD VR_2381, VR_2380, #1
	STR VR_2381, [VR_87]
	B .BLOCK_752
.BLOCK_757:
	LDR VR_2382, [VR_88]
	LDR VR_2383, [VR_87]
	MOVW VR_2384, :lower16:SHIFT_TABLE
	MOVT VR_2384, :upper16:SHIFT_TABLE
	ADD VR_2385, VR_2384, VR_2383, LSL #2
	LDR VR_2386, [VR_2385]
	MOV VR_2387, VR_2386, LSL #0
	ADD VR_2388, VR_2382, VR_2387
	STR VR_2388, [VR_88]
	B .BLOCK_756
.BLOCK_758:
	LDR VR_2389, [VR_85]
	MOV VR_2391, VR_2389, ASR #0
	ADD VR_2391, VR_2389, VR_2391, LSR #31
	MOV VR_2390, VR_2391, ASR #1
	MOV VR_2392, VR_2390, LSL #1
	SUB VR_2393, VR_2389, VR_2392
	CMP VR_2393, #0
	BNE .BLOCK_757
	BEQ .BLOCK_756
.BLOCK_759:
	MOV VR_2394, #1
	CMP VR_2394, #15
	BGT .BLOCK_761
	BLE .BLOCK_762
.BLOCK_760:
	LDR VR_2395, [VR_88]
	STR VR_2395, [VR_10]
	LDR VR_2396, [VR_9]
	STR VR_2396, [VR_11]
	B .BLOCK_736
.BLOCK_761:
	MOV VR_2397, #0
	STR VR_2397, [VR_88]
	B .BLOCK_760
.BLOCK_762:
	MOV VR_2398, #0
	STR VR_2398, [VR_88]
	MOV VR_2399, #0
	STR VR_2399, [VR_87]
	LDR VR_2400, [VR_10]
	MOVW VR_2401, :lower16:SHIFT_TABLE
	MOVT VR_2401, :upper16:SHIFT_TABLE
	ADD VR_2402, VR_2401, #4
	LDR VR_2403, [VR_2402]
	MUL VR_2404, VR_2400, VR_2403
	STR VR_2404, [VR_86]
	MOVW VR_2405, #65535
	STR VR_2405, [VR_85]
	B .BLOCK_763
.BLOCK_763:
	LDR VR_2406, [VR_87]
	CMP VR_2406, #16
	BLT .BLOCK_764
	BGE .BLOCK_765
.BLOCK_764:
	B .BLOCK_766
.BLOCK_765:
	B .BLOCK_760
.BLOCK_766:
	LDR VR_2407, [VR_86]
	MOV VR_2409, VR_2407, ASR #0
	ADD VR_2409, VR_2407, VR_2409, LSR #31
	MOV VR_2408, VR_2409, ASR #1
	MOV VR_2410, VR_2408, LSL #1
	SUB VR_2411, VR_2407, VR_2410
	CMP VR_2411, #0
	BNE .BLOCK_769
	BEQ .BLOCK_767
.BLOCK_767:
	LDR VR_2412, [VR_86]
	MOV VR_2414, VR_2412, ASR #0
	ADD VR_2414, VR_2412, VR_2414, LSR #31
	MOV VR_2413, VR_2414, ASR #1
	STR VR_2413, [VR_86]
	LDR VR_2415, [VR_85]
	MOV VR_2417, VR_2415, ASR #0
	ADD VR_2417, VR_2415, VR_2417, LSR #31
	MOV VR_2416, VR_2417, ASR #1
	STR VR_2416, [VR_85]
	LDR VR_2418, [VR_87]
	ADD VR_2419, VR_2418, #1
	STR VR_2419, [VR_87]
	B .BLOCK_763
.BLOCK_768:
	LDR VR_2420, [VR_88]
	LDR VR_2421, [VR_87]
	MOVW VR_2422, :lower16:SHIFT_TABLE
	MOVT VR_2422, :upper16:SHIFT_TABLE
	ADD VR_2423, VR_2422, VR_2421, LSL #2
	LDR VR_2424, [VR_2423]
	MOV VR_2425, VR_2424, LSL #0
	ADD VR_2426, VR_2420, VR_2425
	STR VR_2426, [VR_88]
	B .BLOCK_767
.BLOCK_769:
	LDR VR_2427, [VR_85]
	MOV VR_2429, VR_2427, ASR #0
	ADD VR_2429, VR_2427, VR_2429, LSR #31
	MOV VR_2428, VR_2429, ASR #1
	MOV VR_2430, VR_2428, LSL #1
	SUB VR_2431, VR_2427, VR_2430
	CMP VR_2431, #0
	BNE .BLOCK_768
	BEQ .BLOCK_767
.BLOCK_770:
	LDR VR_2432, [VR_85]
	CMP VR_2432, #15
	BGE .BLOCK_772
	BLT .BLOCK_777
.BLOCK_771:
	LDR VR_2433, [VR_88]
	STR VR_2433, [VR_16]
	B .BLOCK_689
.BLOCK_772:
	B .BLOCK_773
.BLOCK_773:
	LDR VR_2434, [VR_86]
	CMP VR_2434, #0
	BLT .BLOCK_775
	BGE .BLOCK_776
.BLOCK_774:
	B .BLOCK_771
.BLOCK_775:
	MOVW VR_2435, #65535
	STR VR_2435, [VR_88]
	B .BLOCK_774
.BLOCK_776:
	MOV VR_2436, #0
	STR VR_2436, [VR_88]
	B .BLOCK_774
.BLOCK_777:
	B .BLOCK_778
.BLOCK_778:
	LDR VR_2437, [VR_85]
	CMP VR_2437, #0
	BGT .BLOCK_780
	BLE .BLOCK_785
.BLOCK_779:
	B .BLOCK_771
.BLOCK_780:
	B .BLOCK_781
.BLOCK_781:
	LDR VR_2438, [VR_86]
	MOVW VR_2439, #32767
	CMP VR_2438, VR_2439
	BGT .BLOCK_783
	BLE .BLOCK_784
.BLOCK_782:
	B .BLOCK_779
.BLOCK_783:
	LDR VR_2440, [VR_86]
	LDR VR_2441, [VR_85]
	MOVW VR_2442, :lower16:SHIFT_TABLE
	MOVT VR_2442, :upper16:SHIFT_TABLE
	ADD VR_2443, VR_2442, VR_2441, LSL #2
	LDR VR_2444, [VR_2443]
	SDIV VR_2445, VR_2440, VR_2444
	STR VR_2445, [VR_86]
	LDR VR_2446, [VR_86]
	ADD VR_2447, VR_2446, #65536
	LDR VR_2448, [VR_85]
	RSB VR_2449, VR_2448, #15
	ADD VR_2450, VR_2449, #1
	MOVW VR_2451, :lower16:SHIFT_TABLE
	MOVT VR_2451, :upper16:SHIFT_TABLE
	ADD VR_2452, VR_2451, VR_2450, LSL #2
	LDR VR_2453, [VR_2452]
	SUB VR_2454, VR_2447, VR_2453
	STR VR_2454, [VR_88]
	B .BLOCK_782
.BLOCK_784:
	LDR VR_2455, [VR_86]
	LDR VR_2456, [VR_85]
	MOVW VR_2457, :lower16:SHIFT_TABLE
	MOVT VR_2457, :upper16:SHIFT_TABLE
	ADD VR_2458, VR_2457, VR_2456, LSL #2
	LDR VR_2459, [VR_2458]
	SDIV VR_2460, VR_2455, VR_2459
	STR VR_2460, [VR_88]
	B .BLOCK_782
.BLOCK_785:
	LDR VR_2461, [VR_86]
	STR VR_2461, [VR_88]
	B .BLOCK_779
.BLOCK_786:
	LDR VR_2462, [VR_7]
	CMP VR_2462, #0
	BNE .BLOCK_787
	BEQ .BLOCK_788
.BLOCK_787:
	MOV VR_2463, #0
	STR VR_2463, [VR_88]
	MOV VR_2464, #0
	STR VR_2464, [VR_87]
	LDR VR_2465, [VR_7]
	STR VR_2465, [VR_86]
	MOV VR_2466, #1
	STR VR_2466, [VR_85]
	B .BLOCK_789
.BLOCK_788:
	LDR VR_2467, [VR_6]
	STR VR_2467, [VR_88]
	LDR VR_2468, [VR_88]
	STR VR_2468, [VR_20]
	LDR VR_2469, [VR_19]
	STR VR_2469, [VR_86]
	MOV VR_2470, #1
	STR VR_2470, [VR_85]
	B .BLOCK_883
.BLOCK_789:
	LDR VR_2471, [VR_87]
	CMP VR_2471, #16
	BLT .BLOCK_790
	BGE .BLOCK_791
.BLOCK_790:
	B .BLOCK_792
.BLOCK_791:
	B .BLOCK_796
.BLOCK_792:
	LDR VR_2472, [VR_86]
	MOV VR_2474, VR_2472, ASR #0
	ADD VR_2474, VR_2472, VR_2474, LSR #31
	MOV VR_2473, VR_2474, ASR #1
	MOV VR_2475, VR_2473, LSL #1
	SUB VR_2476, VR_2472, VR_2475
	CMP VR_2476, #0
	BNE .BLOCK_795
	BEQ .BLOCK_793
.BLOCK_793:
	LDR VR_2477, [VR_86]
	MOV VR_2479, VR_2477, ASR #0
	ADD VR_2479, VR_2477, VR_2479, LSR #31
	MOV VR_2478, VR_2479, ASR #1
	STR VR_2478, [VR_86]
	LDR VR_2480, [VR_85]
	MOV VR_2482, VR_2480, ASR #0
	ADD VR_2482, VR_2480, VR_2482, LSR #31
	MOV VR_2481, VR_2482, ASR #1
	STR VR_2481, [VR_85]
	LDR VR_2483, [VR_87]
	ADD VR_2484, VR_2483, #1
	STR VR_2484, [VR_87]
	B .BLOCK_789
.BLOCK_794:
	LDR VR_2485, [VR_88]
	LDR VR_2486, [VR_87]
	MOVW VR_2487, :lower16:SHIFT_TABLE
	MOVT VR_2487, :upper16:SHIFT_TABLE
	ADD VR_2488, VR_2487, VR_2486, LSL #2
	LDR VR_2489, [VR_2488]
	MOV VR_2490, VR_2489, LSL #0
	ADD VR_2491, VR_2485, VR_2490
	STR VR_2491, [VR_88]
	B .BLOCK_793
.BLOCK_795:
	LDR VR_2492, [VR_85]
	MOV VR_2494, VR_2492, ASR #0
	ADD VR_2494, VR_2492, VR_2494, LSR #31
	MOV VR_2493, VR_2494, ASR #1
	MOV VR_2495, VR_2493, LSL #1
	SUB VR_2496, VR_2492, VR_2495
	CMP VR_2496, #0
	BNE .BLOCK_794
	BEQ .BLOCK_793
.BLOCK_796:
	LDR VR_2497, [VR_88]
	CMP VR_2497, #0
	BNE .BLOCK_798
	BEQ .BLOCK_797
.BLOCK_797:
	LDR VR_2498, [VR_8]
	STR VR_2498, [VR_2]
	LDR VR_2499, [VR_8]
	STR VR_2499, [VR_1]
	B .BLOCK_833
.BLOCK_798:
	LDR VR_2500, [VR_6]
	STR VR_2500, [VR_5]
	LDR VR_2501, [VR_8]
	STR VR_2501, [VR_4]
	B .BLOCK_799
.BLOCK_799:
	LDR VR_2502, [VR_4]
	CMP VR_2502, #0
	BNE .BLOCK_800
	BEQ .BLOCK_801
.BLOCK_800:
	MOV VR_2503, #0
	STR VR_2503, [VR_88]
	MOV VR_2504, #0
	STR VR_2504, [VR_87]
	LDR VR_2505, [VR_5]
	STR VR_2505, [VR_86]
	LDR VR_2506, [VR_4]
	STR VR_2506, [VR_85]
	B .BLOCK_802
.BLOCK_801:
	LDR VR_2507, [VR_5]
	STR VR_2507, [VR_88]
	LDR VR_2508, [VR_88]
	STR VR_2508, [VR_6]
	B .BLOCK_797
.BLOCK_802:
	LDR VR_2509, [VR_87]
	CMP VR_2509, #16
	BLT .BLOCK_803
	BGE .BLOCK_804
.BLOCK_803:
	B .BLOCK_805
.BLOCK_804:
	LDR VR_2510, [VR_88]
	STR VR_2510, [VR_3]
	MOV VR_2511, #0
	STR VR_2511, [VR_88]
	MOV VR_2512, #0
	STR VR_2512, [VR_87]
	LDR VR_2513, [VR_5]
	STR VR_2513, [VR_86]
	LDR VR_2514, [VR_4]
	STR VR_2514, [VR_85]
	B .BLOCK_815
.BLOCK_805:
	LDR VR_2515, [VR_86]
	MOV VR_2517, VR_2515, ASR #0
	ADD VR_2517, VR_2515, VR_2517, LSR #31
	MOV VR_2516, VR_2517, ASR #1
	MOV VR_2518, VR_2516, LSL #1
	SUB VR_2519, VR_2515, VR_2518
	CMP VR_2519, #0
	BNE .BLOCK_807
	BEQ .BLOCK_811
.BLOCK_806:
	LDR VR_2520, [VR_86]
	MOV VR_2522, VR_2520, ASR #0
	ADD VR_2522, VR_2520, VR_2522, LSR #31
	MOV VR_2521, VR_2522, ASR #1
	STR VR_2521, [VR_86]
	LDR VR_2523, [VR_85]
	MOV VR_2525, VR_2523, ASR #0
	ADD VR_2525, VR_2523, VR_2525, LSR #31
	MOV VR_2524, VR_2525, ASR #1
	STR VR_2524, [VR_85]
	LDR VR_2526, [VR_87]
	ADD VR_2527, VR_2526, #1
	STR VR_2527, [VR_87]
	B .BLOCK_802
.BLOCK_807:
	B .BLOCK_808
.BLOCK_808:
	LDR VR_2528, [VR_85]
	MOV VR_2530, VR_2528, ASR #0
	ADD VR_2530, VR_2528, VR_2530, LSR #31
	MOV VR_2529, VR_2530, ASR #1
	MOV VR_2531, VR_2529, LSL #1
	SUB VR_2532, VR_2528, VR_2531
	CMP VR_2532, #0
	BEQ .BLOCK_810
	BNE .BLOCK_809
.BLOCK_809:
	B .BLOCK_806
.BLOCK_810:
	LDR VR_2533, [VR_88]
	LDR VR_2534, [VR_87]
	MOVW VR_2535, :lower16:SHIFT_TABLE
	MOVT VR_2535, :upper16:SHIFT_TABLE
	ADD VR_2536, VR_2535, VR_2534, LSL #2
	LDR VR_2537, [VR_2536]
	MOV VR_2538, VR_2537, LSL #0
	ADD VR_2539, VR_2533, VR_2538
	STR VR_2539, [VR_88]
	B .BLOCK_809
.BLOCK_811:
	B .BLOCK_812
.BLOCK_812:
	LDR VR_2540, [VR_85]
	MOV VR_2542, VR_2540, ASR #0
	ADD VR_2542, VR_2540, VR_2542, LSR #31
	MOV VR_2541, VR_2542, ASR #1
	MOV VR_2543, VR_2541, LSL #1
	SUB VR_2544, VR_2540, VR_2543
	CMP VR_2544, #0
	BNE .BLOCK_814
	BEQ .BLOCK_813
.BLOCK_813:
	B .BLOCK_806
.BLOCK_814:
	LDR VR_2545, [VR_88]
	LDR VR_2546, [VR_87]
	MOVW VR_2547, :lower16:SHIFT_TABLE
	MOVT VR_2547, :upper16:SHIFT_TABLE
	ADD VR_2548, VR_2547, VR_2546, LSL #2
	LDR VR_2549, [VR_2548]
	MOV VR_2550, VR_2549, LSL #0
	ADD VR_2551, VR_2545, VR_2550
	STR VR_2551, [VR_88]
	B .BLOCK_813
.BLOCK_815:
	LDR VR_2552, [VR_87]
	CMP VR_2552, #16
	BLT .BLOCK_816
	BGE .BLOCK_817
.BLOCK_816:
	B .BLOCK_818
.BLOCK_817:
	LDR VR_2553, [VR_88]
	STR VR_2553, [VR_4]
	B .BLOCK_822
.BLOCK_818:
	LDR VR_2554, [VR_86]
	MOV VR_2556, VR_2554, ASR #0
	ADD VR_2556, VR_2554, VR_2556, LSR #31
	MOV VR_2555, VR_2556, ASR #1
	MOV VR_2557, VR_2555, LSL #1
	SUB VR_2558, VR_2554, VR_2557
	CMP VR_2558, #0
	BNE .BLOCK_821
	BEQ .BLOCK_819
.BLOCK_819:
	LDR VR_2559, [VR_86]
	MOV VR_2561, VR_2559, ASR #0
	ADD VR_2561, VR_2559, VR_2561, LSR #31
	MOV VR_2560, VR_2561, ASR #1
	STR VR_2560, [VR_86]
	LDR VR_2562, [VR_85]
	MOV VR_2564, VR_2562, ASR #0
	ADD VR_2564, VR_2562, VR_2564, LSR #31
	MOV VR_2563, VR_2564, ASR #1
	STR VR_2563, [VR_85]
	LDR VR_2565, [VR_87]
	ADD VR_2566, VR_2565, #1
	STR VR_2566, [VR_87]
	B .BLOCK_815
.BLOCK_820:
	LDR VR_2567, [VR_88]
	LDR VR_2568, [VR_87]
	MOVW VR_2569, :lower16:SHIFT_TABLE
	MOVT VR_2569, :upper16:SHIFT_TABLE
	ADD VR_2570, VR_2569, VR_2568, LSL #2
	LDR VR_2571, [VR_2570]
	MOV VR_2572, VR_2571, LSL #0
	ADD VR_2573, VR_2567, VR_2572
	STR VR_2573, [VR_88]
	B .BLOCK_819
.BLOCK_821:
	LDR VR_2574, [VR_85]
	MOV VR_2576, VR_2574, ASR #0
	ADD VR_2576, VR_2574, VR_2576, LSR #31
	MOV VR_2575, VR_2576, ASR #1
	MOV VR_2577, VR_2575, LSL #1
	SUB VR_2578, VR_2574, VR_2577
	CMP VR_2578, #0
	BNE .BLOCK_820
	BEQ .BLOCK_819
.BLOCK_822:
	MOV VR_2579, #1
	CMP VR_2579, #15
	BGT .BLOCK_824
	BLE .BLOCK_825
.BLOCK_823:
	LDR VR_2580, [VR_88]
	STR VR_2580, [VR_4]
	LDR VR_2581, [VR_3]
	STR VR_2581, [VR_5]
	B .BLOCK_799
.BLOCK_824:
	MOV VR_2582, #0
	STR VR_2582, [VR_88]
	B .BLOCK_823
.BLOCK_825:
	MOV VR_2583, #0
	STR VR_2583, [VR_88]
	MOV VR_2584, #0
	STR VR_2584, [VR_87]
	LDR VR_2585, [VR_4]
	MOVW VR_2586, :lower16:SHIFT_TABLE
	MOVT VR_2586, :upper16:SHIFT_TABLE
	ADD VR_2587, VR_2586, #4
	LDR VR_2588, [VR_2587]
	MUL VR_2589, VR_2585, VR_2588
	STR VR_2589, [VR_86]
	MOVW VR_2590, #65535
	STR VR_2590, [VR_85]
	B .BLOCK_826
.BLOCK_826:
	LDR VR_2591, [VR_87]
	CMP VR_2591, #16
	BLT .BLOCK_827
	BGE .BLOCK_828
.BLOCK_827:
	B .BLOCK_829
.BLOCK_828:
	B .BLOCK_823
.BLOCK_829:
	LDR VR_2592, [VR_86]
	MOV VR_2594, VR_2592, ASR #0
	ADD VR_2594, VR_2592, VR_2594, LSR #31
	MOV VR_2593, VR_2594, ASR #1
	MOV VR_2595, VR_2593, LSL #1
	SUB VR_2596, VR_2592, VR_2595
	CMP VR_2596, #0
	BNE .BLOCK_832
	BEQ .BLOCK_830
.BLOCK_830:
	LDR VR_2597, [VR_86]
	MOV VR_2599, VR_2597, ASR #0
	ADD VR_2599, VR_2597, VR_2599, LSR #31
	MOV VR_2598, VR_2599, ASR #1
	STR VR_2598, [VR_86]
	LDR VR_2600, [VR_85]
	MOV VR_2602, VR_2600, ASR #0
	ADD VR_2602, VR_2600, VR_2602, LSR #31
	MOV VR_2601, VR_2602, ASR #1
	STR VR_2601, [VR_85]
	LDR VR_2603, [VR_87]
	ADD VR_2604, VR_2603, #1
	STR VR_2604, [VR_87]
	B .BLOCK_826
.BLOCK_831:
	LDR VR_2605, [VR_88]
	LDR VR_2606, [VR_87]
	MOVW VR_2607, :lower16:SHIFT_TABLE
	MOVT VR_2607, :upper16:SHIFT_TABLE
	ADD VR_2608, VR_2607, VR_2606, LSL #2
	LDR VR_2609, [VR_2608]
	MOV VR_2610, VR_2609, LSL #0
	ADD VR_2611, VR_2605, VR_2610
	STR VR_2611, [VR_88]
	B .BLOCK_830
.BLOCK_832:
	LDR VR_2612, [VR_85]
	MOV VR_2614, VR_2612, ASR #0
	ADD VR_2614, VR_2612, VR_2614, LSR #31
	MOV VR_2613, VR_2614, ASR #1
	MOV VR_2615, VR_2613, LSL #1
	SUB VR_2616, VR_2612, VR_2615
	CMP VR_2616, #0
	BNE .BLOCK_831
	BEQ .BLOCK_830
.BLOCK_833:
	LDR VR_2617, [VR_1]
	CMP VR_2617, #0
	BNE .BLOCK_834
	BEQ .BLOCK_835
.BLOCK_834:
	MOV VR_2618, #0
	STR VR_2618, [VR_88]
	MOV VR_2619, #0
	STR VR_2619, [VR_87]
	LDR VR_2620, [VR_2]
	STR VR_2620, [VR_86]
	LDR VR_2621, [VR_1]
	STR VR_2621, [VR_85]
	B .BLOCK_836
.BLOCK_835:
	LDR VR_2622, [VR_2]
	STR VR_2622, [VR_88]
	LDR VR_2623, [VR_88]
	STR VR_2623, [VR_8]
	LDR VR_2624, [VR_7]
	STR VR_2624, [VR_86]
	MOV VR_2625, #1
	STR VR_2625, [VR_85]
	B .BLOCK_867
.BLOCK_836:
	LDR VR_2626, [VR_87]
	CMP VR_2626, #16
	BLT .BLOCK_837
	BGE .BLOCK_838
.BLOCK_837:
	B .BLOCK_839
.BLOCK_838:
	LDR VR_2627, [VR_88]
	STR VR_2627, [VR_0]
	MOV VR_2628, #0
	STR VR_2628, [VR_88]
	MOV VR_2629, #0
	STR VR_2629, [VR_87]
	LDR VR_2630, [VR_2]
	STR VR_2630, [VR_86]
	LDR VR_2631, [VR_1]
	STR VR_2631, [VR_85]
	B .BLOCK_849
.BLOCK_839:
	LDR VR_2632, [VR_86]
	MOV VR_2634, VR_2632, ASR #0
	ADD VR_2634, VR_2632, VR_2634, LSR #31
	MOV VR_2633, VR_2634, ASR #1
	MOV VR_2635, VR_2633, LSL #1
	SUB VR_2636, VR_2632, VR_2635
	CMP VR_2636, #0
	BNE .BLOCK_841
	BEQ .BLOCK_845
.BLOCK_840:
	LDR VR_2637, [VR_86]
	MOV VR_2639, VR_2637, ASR #0
	ADD VR_2639, VR_2637, VR_2639, LSR #31
	MOV VR_2638, VR_2639, ASR #1
	STR VR_2638, [VR_86]
	LDR VR_2640, [VR_85]
	MOV VR_2642, VR_2640, ASR #0
	ADD VR_2642, VR_2640, VR_2642, LSR #31
	MOV VR_2641, VR_2642, ASR #1
	STR VR_2641, [VR_85]
	LDR VR_2643, [VR_87]
	ADD VR_2644, VR_2643, #1
	STR VR_2644, [VR_87]
	B .BLOCK_836
.BLOCK_841:
	B .BLOCK_842
.BLOCK_842:
	LDR VR_2645, [VR_85]
	MOV VR_2647, VR_2645, ASR #0
	ADD VR_2647, VR_2645, VR_2647, LSR #31
	MOV VR_2646, VR_2647, ASR #1
	MOV VR_2648, VR_2646, LSL #1
	SUB VR_2649, VR_2645, VR_2648
	CMP VR_2649, #0
	BEQ .BLOCK_844
	BNE .BLOCK_843
.BLOCK_843:
	B .BLOCK_840
.BLOCK_844:
	LDR VR_2650, [VR_88]
	LDR VR_2651, [VR_87]
	MOVW VR_2652, :lower16:SHIFT_TABLE
	MOVT VR_2652, :upper16:SHIFT_TABLE
	ADD VR_2653, VR_2652, VR_2651, LSL #2
	LDR VR_2654, [VR_2653]
	MOV VR_2655, VR_2654, LSL #0
	ADD VR_2656, VR_2650, VR_2655
	STR VR_2656, [VR_88]
	B .BLOCK_843
.BLOCK_845:
	B .BLOCK_846
.BLOCK_846:
	LDR VR_2657, [VR_85]
	MOV VR_2659, VR_2657, ASR #0
	ADD VR_2659, VR_2657, VR_2659, LSR #31
	MOV VR_2658, VR_2659, ASR #1
	MOV VR_2660, VR_2658, LSL #1
	SUB VR_2661, VR_2657, VR_2660
	CMP VR_2661, #0
	BNE .BLOCK_848
	BEQ .BLOCK_847
.BLOCK_847:
	B .BLOCK_840
.BLOCK_848:
	LDR VR_2662, [VR_88]
	LDR VR_2663, [VR_87]
	MOVW VR_2664, :lower16:SHIFT_TABLE
	MOVT VR_2664, :upper16:SHIFT_TABLE
	ADD VR_2665, VR_2664, VR_2663, LSL #2
	LDR VR_2666, [VR_2665]
	MOV VR_2667, VR_2666, LSL #0
	ADD VR_2668, VR_2662, VR_2667
	STR VR_2668, [VR_88]
	B .BLOCK_847
.BLOCK_849:
	LDR VR_2669, [VR_87]
	CMP VR_2669, #16
	BLT .BLOCK_850
	BGE .BLOCK_851
.BLOCK_850:
	B .BLOCK_852
.BLOCK_851:
	LDR VR_2670, [VR_88]
	STR VR_2670, [VR_1]
	B .BLOCK_856
.BLOCK_852:
	LDR VR_2671, [VR_86]
	MOV VR_2673, VR_2671, ASR #0
	ADD VR_2673, VR_2671, VR_2673, LSR #31
	MOV VR_2672, VR_2673, ASR #1
	MOV VR_2674, VR_2672, LSL #1
	SUB VR_2675, VR_2671, VR_2674
	CMP VR_2675, #0
	BNE .BLOCK_855
	BEQ .BLOCK_853
.BLOCK_853:
	LDR VR_2676, [VR_86]
	MOV VR_2678, VR_2676, ASR #0
	ADD VR_2678, VR_2676, VR_2678, LSR #31
	MOV VR_2677, VR_2678, ASR #1
	STR VR_2677, [VR_86]
	LDR VR_2679, [VR_85]
	MOV VR_2681, VR_2679, ASR #0
	ADD VR_2681, VR_2679, VR_2681, LSR #31
	MOV VR_2680, VR_2681, ASR #1
	STR VR_2680, [VR_85]
	LDR VR_2682, [VR_87]
	ADD VR_2683, VR_2682, #1
	STR VR_2683, [VR_87]
	B .BLOCK_849
.BLOCK_854:
	LDR VR_2684, [VR_88]
	LDR VR_2685, [VR_87]
	MOVW VR_2686, :lower16:SHIFT_TABLE
	MOVT VR_2686, :upper16:SHIFT_TABLE
	ADD VR_2687, VR_2686, VR_2685, LSL #2
	LDR VR_2688, [VR_2687]
	MOV VR_2689, VR_2688, LSL #0
	ADD VR_2690, VR_2684, VR_2689
	STR VR_2690, [VR_88]
	B .BLOCK_853
.BLOCK_855:
	LDR VR_2691, [VR_85]
	MOV VR_2693, VR_2691, ASR #0
	ADD VR_2693, VR_2691, VR_2693, LSR #31
	MOV VR_2692, VR_2693, ASR #1
	MOV VR_2694, VR_2692, LSL #1
	SUB VR_2695, VR_2691, VR_2694
	CMP VR_2695, #0
	BNE .BLOCK_854
	BEQ .BLOCK_853
.BLOCK_856:
	MOV VR_2696, #1
	CMP VR_2696, #15
	BGT .BLOCK_858
	BLE .BLOCK_859
.BLOCK_857:
	LDR VR_2697, [VR_88]
	STR VR_2697, [VR_1]
	LDR VR_2698, [VR_0]
	STR VR_2698, [VR_2]
	B .BLOCK_833
.BLOCK_858:
	MOV VR_2699, #0
	STR VR_2699, [VR_88]
	B .BLOCK_857
.BLOCK_859:
	MOV VR_2700, #0
	STR VR_2700, [VR_88]
	MOV VR_2701, #0
	STR VR_2701, [VR_87]
	LDR VR_2702, [VR_1]
	MOVW VR_2703, :lower16:SHIFT_TABLE
	MOVT VR_2703, :upper16:SHIFT_TABLE
	ADD VR_2704, VR_2703, #4
	LDR VR_2705, [VR_2704]
	MUL VR_2706, VR_2702, VR_2705
	STR VR_2706, [VR_86]
	MOVW VR_2707, #65535
	STR VR_2707, [VR_85]
	B .BLOCK_860
.BLOCK_860:
	LDR VR_2708, [VR_87]
	CMP VR_2708, #16
	BLT .BLOCK_861
	BGE .BLOCK_862
.BLOCK_861:
	B .BLOCK_863
.BLOCK_862:
	B .BLOCK_857
.BLOCK_863:
	LDR VR_2709, [VR_86]
	MOV VR_2711, VR_2709, ASR #0
	ADD VR_2711, VR_2709, VR_2711, LSR #31
	MOV VR_2710, VR_2711, ASR #1
	MOV VR_2712, VR_2710, LSL #1
	SUB VR_2713, VR_2709, VR_2712
	CMP VR_2713, #0
	BNE .BLOCK_866
	BEQ .BLOCK_864
.BLOCK_864:
	LDR VR_2714, [VR_86]
	MOV VR_2716, VR_2714, ASR #0
	ADD VR_2716, VR_2714, VR_2716, LSR #31
	MOV VR_2715, VR_2716, ASR #1
	STR VR_2715, [VR_86]
	LDR VR_2717, [VR_85]
	MOV VR_2719, VR_2717, ASR #0
	ADD VR_2719, VR_2717, VR_2719, LSR #31
	MOV VR_2718, VR_2719, ASR #1
	STR VR_2718, [VR_85]
	LDR VR_2720, [VR_87]
	ADD VR_2721, VR_2720, #1
	STR VR_2721, [VR_87]
	B .BLOCK_860
.BLOCK_865:
	LDR VR_2722, [VR_88]
	LDR VR_2723, [VR_87]
	MOVW VR_2724, :lower16:SHIFT_TABLE
	MOVT VR_2724, :upper16:SHIFT_TABLE
	ADD VR_2725, VR_2724, VR_2723, LSL #2
	LDR VR_2726, [VR_2725]
	MOV VR_2727, VR_2726, LSL #0
	ADD VR_2728, VR_2722, VR_2727
	STR VR_2728, [VR_88]
	B .BLOCK_864
.BLOCK_866:
	LDR VR_2729, [VR_85]
	MOV VR_2731, VR_2729, ASR #0
	ADD VR_2731, VR_2729, VR_2731, LSR #31
	MOV VR_2730, VR_2731, ASR #1
	MOV VR_2732, VR_2730, LSL #1
	SUB VR_2733, VR_2729, VR_2732
	CMP VR_2733, #0
	BNE .BLOCK_865
	BEQ .BLOCK_864
.BLOCK_867:
	LDR VR_2734, [VR_85]
	CMP VR_2734, #15
	BGE .BLOCK_869
	BLT .BLOCK_874
.BLOCK_868:
	LDR VR_2735, [VR_88]
	STR VR_2735, [VR_7]
	B .BLOCK_786
.BLOCK_869:
	B .BLOCK_870
.BLOCK_870:
	LDR VR_2736, [VR_86]
	CMP VR_2736, #0
	BLT .BLOCK_872
	BGE .BLOCK_873
.BLOCK_871:
	B .BLOCK_868
.BLOCK_872:
	MOVW VR_2737, #65535
	STR VR_2737, [VR_88]
	B .BLOCK_871
.BLOCK_873:
	MOV VR_2738, #0
	STR VR_2738, [VR_88]
	B .BLOCK_871
.BLOCK_874:
	B .BLOCK_875
.BLOCK_875:
	LDR VR_2739, [VR_85]
	CMP VR_2739, #0
	BGT .BLOCK_877
	BLE .BLOCK_882
.BLOCK_876:
	B .BLOCK_868
.BLOCK_877:
	B .BLOCK_878
.BLOCK_878:
	LDR VR_2740, [VR_86]
	MOVW VR_2741, #32767
	CMP VR_2740, VR_2741
	BGT .BLOCK_880
	BLE .BLOCK_881
.BLOCK_879:
	B .BLOCK_876
.BLOCK_880:
	LDR VR_2742, [VR_86]
	LDR VR_2743, [VR_85]
	MOVW VR_2744, :lower16:SHIFT_TABLE
	MOVT VR_2744, :upper16:SHIFT_TABLE
	ADD VR_2745, VR_2744, VR_2743, LSL #2
	LDR VR_2746, [VR_2745]
	SDIV VR_2747, VR_2742, VR_2746
	STR VR_2747, [VR_86]
	LDR VR_2748, [VR_86]
	ADD VR_2749, VR_2748, #65536
	LDR VR_2750, [VR_85]
	RSB VR_2751, VR_2750, #15
	ADD VR_2752, VR_2751, #1
	MOVW VR_2753, :lower16:SHIFT_TABLE
	MOVT VR_2753, :upper16:SHIFT_TABLE
	ADD VR_2754, VR_2753, VR_2752, LSL #2
	LDR VR_2755, [VR_2754]
	SUB VR_2756, VR_2749, VR_2755
	STR VR_2756, [VR_88]
	B .BLOCK_879
.BLOCK_881:
	LDR VR_2757, [VR_86]
	LDR VR_2758, [VR_85]
	MOVW VR_2759, :lower16:SHIFT_TABLE
	MOVT VR_2759, :upper16:SHIFT_TABLE
	ADD VR_2760, VR_2759, VR_2758, LSL #2
	LDR VR_2761, [VR_2760]
	SDIV VR_2762, VR_2757, VR_2761
	STR VR_2762, [VR_88]
	B .BLOCK_879
.BLOCK_882:
	LDR VR_2763, [VR_86]
	STR VR_2763, [VR_88]
	B .BLOCK_876
.BLOCK_883:
	LDR VR_2764, [VR_85]
	CMP VR_2764, #15
	BGE .BLOCK_885
	BLT .BLOCK_890
.BLOCK_884:
	LDR VR_2765, [VR_88]
	STR VR_2765, [VR_19]
	B .BLOCK_676
.BLOCK_885:
	B .BLOCK_886
.BLOCK_886:
	LDR VR_2766, [VR_86]
	CMP VR_2766, #0
	BLT .BLOCK_888
	BGE .BLOCK_889
.BLOCK_887:
	B .BLOCK_884
.BLOCK_888:
	MOVW VR_2767, #65535
	STR VR_2767, [VR_88]
	B .BLOCK_887
.BLOCK_889:
	MOV VR_2768, #0
	STR VR_2768, [VR_88]
	B .BLOCK_887
.BLOCK_890:
	B .BLOCK_891
.BLOCK_891:
	LDR VR_2769, [VR_85]
	CMP VR_2769, #0
	BGT .BLOCK_893
	BLE .BLOCK_898
.BLOCK_892:
	B .BLOCK_884
.BLOCK_893:
	B .BLOCK_894
.BLOCK_894:
	LDR VR_2770, [VR_86]
	MOVW VR_2771, #32767
	CMP VR_2770, VR_2771
	BGT .BLOCK_896
	BLE .BLOCK_897
.BLOCK_895:
	B .BLOCK_892
.BLOCK_896:
	LDR VR_2772, [VR_86]
	LDR VR_2773, [VR_85]
	MOVW VR_2774, :lower16:SHIFT_TABLE
	MOVT VR_2774, :upper16:SHIFT_TABLE
	ADD VR_2775, VR_2774, VR_2773, LSL #2
	LDR VR_2776, [VR_2775]
	SDIV VR_2777, VR_2772, VR_2776
	STR VR_2777, [VR_86]
	LDR VR_2778, [VR_86]
	ADD VR_2779, VR_2778, #65536
	LDR VR_2780, [VR_85]
	RSB VR_2781, VR_2780, #15
	ADD VR_2782, VR_2781, #1
	MOVW VR_2783, :lower16:SHIFT_TABLE
	MOVT VR_2783, :upper16:SHIFT_TABLE
	ADD VR_2784, VR_2783, VR_2782, LSL #2
	LDR VR_2785, [VR_2784]
	SUB VR_2786, VR_2779, VR_2785
	STR VR_2786, [VR_88]
	B .BLOCK_895
.BLOCK_897:
	LDR VR_2787, [VR_86]
	LDR VR_2788, [VR_85]
	MOVW VR_2789, :lower16:SHIFT_TABLE
	MOVT VR_2789, :upper16:SHIFT_TABLE
	ADD VR_2790, VR_2789, VR_2788, LSL #2
	LDR VR_2791, [VR_2790]
	SDIV VR_2792, VR_2787, VR_2791
	STR VR_2792, [VR_88]
	B .BLOCK_895
.BLOCK_898:
	LDR VR_2793, [VR_86]
	STR VR_2793, [VR_88]
	B .BLOCK_892
.BLOCK_899:
	LDR VR_2794, [VR_84]
	MOVW VR_2795, :lower16:SHIFT_TABLE
	MOVT VR_2795, :upper16:SHIFT_TABLE
	ADD VR_2796, VR_2795, VR_2794, LSL #2
	LDR VR_2797, [VR_2796]
	LDR VR_2798, [VR_88]
	CMP VR_2797, VR_2798
	BNE .BLOCK_901
	BEQ .BLOCK_900
.BLOCK_900:
	LDR VR_2799, [VR_84]
	ADD VR_2800, VR_2799, #1
	STR VR_2800, [VR_84]
	B .BLOCK_673
.BLOCK_901:
	MOV r0, #1
	ADD sp, sp, #356
	POP {pc}
.BLOCK_902:
	B .BLOCK_900
.BLOCK_903:
	MOV r0, #0
	ADD sp, sp, #356
	POP {pc}


	.global main
main:
.BLOCK_904:
	SUB sp, sp, #0
	BL long_func
	MOV VR_0, r0
	MOV r0, VR_0
	POP {pc}
.BLOCK_905:
	MOV r0, #0
	POP {pc}


	.data
	.align 4
	.global SHIFT_TABLE
SHIFT_TABLE:
	.word	1
	.word	2
	.word	4
	.word	8
	.word	16
	.word	32
	.word	64
	.word	128
	.word	256
	.word	512
	.word	1024
	.word	2048
	.word	4096
	.word	8192
	.word	16384
	.word	32768


	.end
