// Seed: 1294493178
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    output wand id_3,
    output uwire id_4,
    input supply1 id_5,
    input tri id_6,
    input supply1 id_7,
    output wor id_8,
    input tri0 id_9,
    input tri id_10,
    output supply1 id_11,
    output tri0 id_12,
    output wor id_13
);
  assign id_4 = id_2;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input supply1 id_2,
    input wand id_3,
    input wor id_4,
    output wor id_5,
    input uwire id_6,
    input supply1 id_7,
    output tri0 id_8,
    inout wor id_9,
    input tri0 id_10,
    output wire id_11
    , id_14,
    output wire id_12
);
  assign id_14 = id_4;
  module_0(
      id_3, id_10, id_6, id_9, id_5, id_9, id_6, id_14, id_11, id_2, id_10, id_9, id_9, id_14
  );
endmodule
