

================================================================
== Vitis HLS Report for 'simulation_top'
================================================================
* Date:           Fri Aug 16 17:28:43 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.937 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------+-------+---------+---------+----------+----------+-----+-----+----------+
        |          |       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        | Instance | Module|   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------+-------+---------+---------+----------+----------+-----+-----+----------+
        |KPN_1_U0  |KPN_1  |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        +----------+-------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       34|     -|   11443|   17259|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       34|     0|   11443|   17259|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        5|     0|       2|       7|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------+-------+---------+----+-------+-------+-----+
    | Instance | Module| BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +----------+-------+---------+----+-------+-------+-----+
    |KPN_1_U0  |KPN_1  |       34|   0|  11443|  17259|    0|
    +----------+-------+---------+----+-------+-------+-----+
    |Total     |       |       34|   0|  11443|  17259|    0|
    +----------+-------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+--------------+----------------------------+--------------+
|              RTL Ports             | Dir | Bits|   Protocol   |        Source Object       |    C Type    |
+------------------------------------+-----+-----+--------------+----------------------------+--------------+
|lpcore_init_event_stream_0_dout     |   in|  129|       ap_fifo|  lpcore_init_event_stream_0|       pointer|
|lpcore_init_event_stream_0_empty_n  |   in|    1|       ap_fifo|  lpcore_init_event_stream_0|       pointer|
|lpcore_init_event_stream_0_read     |  out|    1|       ap_fifo|  lpcore_init_event_stream_0|       pointer|
|lpcore_init_event_stream_1_dout     |   in|  129|       ap_fifo|  lpcore_init_event_stream_1|       pointer|
|lpcore_init_event_stream_1_empty_n  |   in|    1|       ap_fifo|  lpcore_init_event_stream_1|       pointer|
|lpcore_init_event_stream_1_read     |  out|    1|       ap_fifo|  lpcore_init_event_stream_1|       pointer|
|ap_clk                              |   in|    1|  ap_ctrl_none|              simulation_top|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_none|              simulation_top|  return value|
+------------------------------------+-----+-----+--------------+----------------------------+--------------+

