
*** Running vivado
    with args -log LAB7.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LAB7.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source LAB7.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 235.355 ; gain = 16.664
Command: synth_design -top LAB7 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5108 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 320.465 ; gain = 81.863
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LAB7' [C:/Users/ianma/Documents/Simula/LAB7/LAB7.srcs/sources_1/new/LAB7.vhd:12]
INFO: [Synth 8-3491] module 'Divisor_de_F' declared at 'C:/Users/ianma/Documents/Simula/LAB7/LAB7.srcs/sources_1/new/Divisor_de_F.vhd:5' bound to instance 'DIV' of component 'Divisor_de_F' [C:/Users/ianma/Documents/Simula/LAB7/LAB7.srcs/sources_1/new/LAB7.vhd:23]
INFO: [Synth 8-638] synthesizing module 'Divisor_de_F' [C:/Users/ianma/Documents/Simula/LAB7/LAB7.srcs/sources_1/new/Divisor_de_F.vhd:11]
WARNING: [Synth 8-614] signal 'contador' is read in the process but is not in the sensitivity list [C:/Users/ianma/Documents/Simula/LAB7/LAB7.srcs/sources_1/new/Divisor_de_F.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Divisor_de_F' (1#1) [C:/Users/ianma/Documents/Simula/LAB7/LAB7.srcs/sources_1/new/Divisor_de_F.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'LAB7' (2#1) [C:/Users/ianma/Documents/Simula/LAB7/LAB7.srcs/sources_1/new/LAB7.vhd:12]
WARNING: [Synth 8-3331] design LAB7 has unconnected port led[3]
WARNING: [Synth 8-3331] design LAB7 has unconnected port led[2]
WARNING: [Synth 8-3331] design LAB7 has unconnected port led[1]
WARNING: [Synth 8-3331] design LAB7 has unconnected port sw[3]
WARNING: [Synth 8-3331] design LAB7 has unconnected port sw[2]
WARNING: [Synth 8-3331] design LAB7 has unconnected port sw[1]
WARNING: [Synth 8-3331] design LAB7 has unconnected port sw[0]
WARNING: [Synth 8-3331] design LAB7 has unconnected port btn[3]
WARNING: [Synth 8-3331] design LAB7 has unconnected port btn[2]
WARNING: [Synth 8-3331] design LAB7 has unconnected port btn[1]
WARNING: [Synth 8-3331] design LAB7 has unconnected port btn[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 359.793 ; gain = 121.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 359.793 ; gain = 121.191
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ianma/Downloads/Pratica 6/zybo_board.xdc]
Finished Parsing XDC File [C:/Users/ianma/Downloads/Pratica 6/zybo_board.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ianma/Downloads/Pratica 6/zybo_board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LAB7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LAB7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 657.945 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:25 ; elapsed = 00:01:40 . Memory (MB): peak = 657.945 ; gain = 419.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:25 ; elapsed = 00:01:41 . Memory (MB): peak = 657.945 ; gain = 419.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:01:41 . Memory (MB): peak = 657.945 ; gain = 419.344
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk1hz" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element contador_reg was removed.  [C:/Users/ianma/Documents/Simula/LAB7/LAB7.srcs/sources_1/new/Divisor_de_F.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:26 ; elapsed = 00:01:42 . Memory (MB): peak = 657.945 ; gain = 419.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Divisor_de_F 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "DIV/clk1hz" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element DIV/contador_reg was removed.  [C:/Users/ianma/Documents/Simula/LAB7/LAB7.srcs/sources_1/new/Divisor_de_F.vhd:23]
WARNING: [Synth 8-3331] design LAB7 has unconnected port led[3]
WARNING: [Synth 8-3331] design LAB7 has unconnected port led[2]
WARNING: [Synth 8-3331] design LAB7 has unconnected port led[1]
WARNING: [Synth 8-3331] design LAB7 has unconnected port sw[3]
WARNING: [Synth 8-3331] design LAB7 has unconnected port sw[2]
WARNING: [Synth 8-3331] design LAB7 has unconnected port sw[1]
WARNING: [Synth 8-3331] design LAB7 has unconnected port sw[0]
WARNING: [Synth 8-3331] design LAB7 has unconnected port btn[3]
WARNING: [Synth 8-3331] design LAB7 has unconnected port btn[2]
WARNING: [Synth 8-3331] design LAB7 has unconnected port btn[1]
WARNING: [Synth 8-3331] design LAB7 has unconnected port btn[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:46 . Memory (MB): peak = 657.945 ; gain = 419.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:42 ; elapsed = 00:03:24 . Memory (MB): peak = 657.945 ; gain = 419.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:42 ; elapsed = 00:03:24 . Memory (MB): peak = 657.945 ; gain = 419.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:42 ; elapsed = 00:03:24 . Memory (MB): peak = 657.945 ; gain = 419.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:47 ; elapsed = 00:03:30 . Memory (MB): peak = 657.945 ; gain = 419.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:47 ; elapsed = 00:03:30 . Memory (MB): peak = 657.945 ; gain = 419.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:47 ; elapsed = 00:03:30 . Memory (MB): peak = 657.945 ; gain = 419.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:47 ; elapsed = 00:03:30 . Memory (MB): peak = 657.945 ; gain = 419.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:47 ; elapsed = 00:03:30 . Memory (MB): peak = 657.945 ; gain = 419.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:47 ; elapsed = 00:03:30 . Memory (MB): peak = 657.945 ; gain = 419.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |    28|
|4     |LUT4   |     1|
|5     |LUT5   |     1|
|6     |LUT6   |     4|
|7     |FDCE   |    28|
|8     |IBUF   |     1|
|9     |OBUF   |     1|
|10    |OBUFT  |     3|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |    75|
|2     |  DIV    |Divisor_de_F |    69|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:47 ; elapsed = 00:03:30 . Memory (MB): peak = 657.945 ; gain = 419.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:44 ; elapsed = 00:02:46 . Memory (MB): peak = 657.945 ; gain = 121.191
Synthesis Optimization Complete : Time (s): cpu = 00:02:48 ; elapsed = 00:03:31 . Memory (MB): peak = 657.945 ; gain = 419.344
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:56 ; elapsed = 00:03:46 . Memory (MB): peak = 657.945 ; gain = 422.590
INFO: [Common 17-1381] The checkpoint 'C:/Users/ianma/Documents/Simula/LAB7/LAB7.runs/synth_1/LAB7.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 657.945 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 15:18:49 2017...
