INFO: [HLS 200-0] Workspace /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution opened at Mon Nov 11 13:37:50 CET 2019
Command   open_solution returned 0; 0 sec.
Execute   set_part xc7z020clg484-1 
Execute     add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       license_isbetapart xc7z020 
Command       license_isbetapart returned 1; 0.01 sec.
Execute       open_platform DefaultPlatform 
Command       open_platform returned 0; 0 sec.
Execute       import_lib /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq 
Execute         source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/plb46.lib 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/fsl.lib 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/axi4.lib 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.lib 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.lib 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.lib 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfft.lib 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfir.lib 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/dds_compiler.lib 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0 sec.
Execute         source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_old.lib 
Command         ap_source returned 0; 0 sec.
Execute         source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_vivado.lib 
Command         ap_source returned 0; 0 sec.
Execute         source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/target_info.tcl 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.hlp 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.hlp 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.hlp 
Command           ap_source returned 0; 0.01 sec.
Command         ap_source returned 0; 0.01 sec.
Execute         source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/dsp48e1.hlp 
Command         ap_source returned 0; 0 sec.
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Command         config_chip_info returned 0; 0 sec.
Execute         config_chip_info -quiet -speed medium 
Command         config_chip_info returned 0; 0 sec.
Execute         source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/target_info.tcl 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.hlp 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.hlp 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.hlp 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0 sec.
Command       import_lib returned 0; 0.01 sec.
Execute       source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/plb46.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/fsl.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/axi4.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.gen 
Command               ap_source returned 0; 0.01 sec.
Execute               source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.gen 
Command               ap_source returned 0; 0 sec.
Command             ap_source returned 0; 0.01 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command             ap_source returned 0; 0.01 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfir.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfft.gen 
Command             ap_source returned 0; 0.06 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/util.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/dds_compiler.gen 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0.08 sec.
Execute           source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.gen 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0.08 sec.
Command       ap_source returned 0; 0.08 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Command       config_chip_info returned 0; 0 sec.
Execute       config_chip_info -quiet -speed slow 
Command       config_chip_info returned 0; 0 sec.
Command     add_library returned 0; 0.1 sec.
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       open_platform DefaultPlatform 
Command       open_platform returned 0; 0 sec.
Execute       import_lib /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_hp.lib 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0.01 sec.
Execute         source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/target_info.tcl 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.hlp 
Command               ap_source returned 0; 0 sec.
Execute               source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.hlp 
Command               ap_source returned 0; 0 sec.
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.hlp 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0 sec.
Execute         source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq_hp.hlp 
Command         ap_source returned 0; 0 sec.
Command       import_lib returned 0; 0.01 sec.
Execute       source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_fpv6.gen 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0 sec.
Command     add_library returned 0; 0.02 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute     get_default_platform 
Command     get_default_platform returned 0; 0 sec.
Command   set_part returned 0; 0.13 sec.
Execute   create_clock -period 10 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Command     config_clock returned 0; 0 sec.
Command   create_clock returned 0; 0 sec.
Execute   source ./directives.tcl 
Execute     set_directive_interface -mode ap_ctrl_none wrapperAdmin 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_ctrl_none=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Command     set_directive_interface returned 0; 0 sec.
Execute     set_directive_interface -mode ap_fifo wrapperAdmin din 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_ctrl_none=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddin 
Command     set_directive_interface returned 0; 0 sec.
Execute     set_directive_interface -mode ap_fifo wrapperAdmin dout 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_ctrl_none=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddin 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddout 
Command     set_directive_interface returned 0; 0 sec.
Execute     set_directive_interface -mode ap_fifo wrapperAdmin pr 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_ctrl_none=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddin 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddout 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredpr 
Command     set_directive_interface returned 0; 0 sec.
Execute     set_directive_interface -mode ap_fifo wrapperAdmin prDone 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_ctrl_none=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddin 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddout 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredpr 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredprDone 
Command     set_directive_interface returned 0; 0 sec.
Execute     set_directive_dataflow wrapperAdmin 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_ctrl_none=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddin 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddout 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredpr 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredprDone 
INFO: [HLS 200-0] Setting directive 'DATAFLOW' 
Command     set_directive_dataflow returned 0; 0 sec.
Execute     config_dataflow -default_channel fifo -fifo_depth 16 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 16.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
Command     config_dataflow returned 0; 0 sec.
Execute     set_directive_inline buildResponseHead 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_ctrl_none=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddin 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddout 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredpr 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredprDone 
INFO: [HLS 200-0] Setting directive 'DATAFLOW' 
INFO: [HLS 200-0] Setting directive 'INLINE' 
Command     set_directive_inline returned 0; 0 sec.
Execute     set_directive_inline buildResponse 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_ctrl_none=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddin 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddout 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredpr 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredprDone 
INFO: [HLS 200-0] Setting directive 'DATAFLOW' 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' 
Command     set_directive_inline returned 0; 0 sec.
Execute     set_directive_inline -off forward 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_ctrl_none=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddin 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddout 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredpr 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredprDone 
INFO: [HLS 200-0] Setting directive 'DATAFLOW' 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' off=positionBoolean1 
Command     set_directive_inline returned 0; 0 sec.
Execute     set_directive_inline newObject 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_ctrl_none=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddin 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddout 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredpr 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredprDone 
INFO: [HLS 200-0] Setting directive 'DATAFLOW' 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' off=positionBoolean1 
INFO: [HLS 200-0] Setting directive 'INLINE' 
Command     set_directive_inline returned 0; 0.01 sec.
Execute     set_directive_inline wrapper_newObject 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_ctrl_none=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddin 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddout 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredpr 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredprDone 
INFO: [HLS 200-0] Setting directive 'DATAFLOW' 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' off=positionBoolean1 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' 
Command     set_directive_inline returned 0; 0 sec.
Execute     set_directive_inline readParameters_newObject 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_ctrl_none=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddin 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddout 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredpr 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredprDone 
INFO: [HLS 200-0] Setting directive 'DATAFLOW' 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' off=positionBoolean1 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' 
Command     set_directive_inline returned 0; 0 sec.
Execute     set_directive_inline wrapper_status 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_ctrl_none=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddin 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddout 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredpr 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredprDone 
INFO: [HLS 200-0] Setting directive 'DATAFLOW' 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' off=positionBoolean1 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' 
Command     set_directive_inline returned 0; 0 sec.
Command   ap_source returned 0; 0.01 sec.
Execute   csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -VP9_rom_infer_simplify=0 -ng=0 -g=0 -opt_fp=0 -enable_clang39=0 
INFO: [HLS 200-10] Analyzing design file './casting.cc' ...
INFO: [HLS 200-0] Compiling one TU...
Execute       is_m_axi_addr64 
Command       is_m_axi_addr64 returned 0; 0 sec.
INFO: [HLS 200-0] Handling ./casting.cc as C++
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       is_encrypted ./casting.cc 
Command       is_encrypted returned 0; 0 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-0] Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2017.4/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "./casting.cc"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2017.4/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/casting.pp.0.cc" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2017.4/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ./casting.cc -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2017.4/common/technology/autopilot -I /opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/casting.pp.0.cc
Command       clang returned 0; 0.63 sec.
INFO: [HLS 200-0] Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2017.4/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2017.4/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/casting.pp.0.cc"  -o "/home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/useless.bc"  
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2017.4/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2017.4/common/technology/autopilot -I /opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/casting.pp.0.cc -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/useless.bc
Command       clang returned 0; 0.63 sec.
INFO: [HLS 200-0] GCC PP time: 1 seconds per iteration
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_ctrl_none=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddin 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddout 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredpr 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredprDone 
INFO: [HLS 200-0] Setting directive 'DATAFLOW' 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' off=positionBoolean1 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' 
Execute       list_core -type functional_unit 
Command       list_core returned 0; 0 sec.
INFO: [HLS 200-0] CDT Preprocessing...
INFO: [HLS 200-0] Marker-Pragma convertor: /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/casting.pp.0.cc /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/casting.pp.0.cc.ap-line.cc /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/casting.pp.0.cc.ap-line.cc.CXX 1
INFO: [HLS 200-0] Converting Markers to Pragmas...
Execute       cdt  "/home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/casting.pp.0.cc.ap-line.cc"  -m "wrapperAdmin" -o "/home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/casting.pp.0.cc.ap-cdt.cc" --pp --directive /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/solution.directive --source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/./casting.cc --error /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSP_Double_Pump_Mac16 DSP_Double_Pump_Mac8 DSP_Macro DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_fulldsp HAddSub_meddsp HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db --ca --es --gf --pd --p2d /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db --sd --scff /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/.systemc_flag --ad 
Command       cdt returned 0; 0.5 sec.
INFO: [HLS 200-0] Marker-Pragma convertor: /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/casting.pp.0.cc.ap-cdt.cc /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/casting.pragma.0.cc /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/casting.pragma.0.cc.ap-line.CXX 0
INFO: [HLS 200-0] Converting Pragmas to Markers...
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/pragma.status.tcl 
Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-0] Pragma Handling...
INFO: [HLS 200-0] Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2017.4/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/casting.pragma.1.cc"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2017.4/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/casting.pragma.2.cc" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2017.4/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/casting.pragma.1.cc -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2017.4/common/technology/autopilot -I /opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/casting.pragma.2.cc
Command       clang returned 0; 0.63 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-0] Processing labels
Execute       clang  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2017.4/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/casting.pragma.2.cc"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2017.4/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/casting.g.bc" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2017.4/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/casting.pragma.2.cc -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2017.4/common/technology/autopilot -I /opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/casting.g.bc
Command       clang returned 0; 0.63 sec.
INFO: [HLS 200-10] Analyzing design file './wrapperAdmin.cc' ...
INFO: [HLS 200-0] Compiling one TU...
Execute       is_m_axi_addr64 
Command       is_m_axi_addr64 returned 0; 0 sec.
INFO: [HLS 200-0] Handling ./wrapperAdmin.cc as C++
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       is_encrypted ./wrapperAdmin.cc 
Command       is_encrypted returned 0; 0 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-0] Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2017.4/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "./wrapperAdmin.cc"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2017.4/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.pp.0.cc" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2017.4/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ./wrapperAdmin.cc -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2017.4/common/technology/autopilot -I /opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.pp.0.cc
Command       clang returned 0; 0.64 sec.
INFO: [HLS 200-0] Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2017.4/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2017.4/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.pp.0.cc"  -o "/home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/useless.bc"  
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2017.4/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2017.4/common/technology/autopilot -I /opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.pp.0.cc -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/useless.bc
Command       clang returned 0; 0.63 sec.
INFO: [HLS 200-0] GCC PP time: 1 seconds per iteration
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_ctrl_none=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddin 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddout 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredpr 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredprDone 
INFO: [HLS 200-0] Setting directive 'DATAFLOW' 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' off=positionBoolean1 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'INLINE' 
Execute       list_core -type functional_unit 
Command       list_core returned 0; 0 sec.
INFO: [HLS 200-0] CDT Preprocessing...
INFO: [HLS 200-0] Marker-Pragma convertor: /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.pp.0.cc /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.pp.0.cc.ap-line.cc /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.pp.0.cc.ap-line.cc.CXX 1
INFO: [HLS 200-0] Converting Markers to Pragmas...
Execute       cdt  "/home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.pp.0.cc.ap-line.cc"  -m "wrapperAdmin" -o "/home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.pp.0.cc.ap-cdt.cc" --pp --directive /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/solution.directive --source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/./wrapperAdmin.cc --error /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSP_Double_Pump_Mac16 DSP_Double_Pump_Mac8 DSP_Macro DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_fulldsp HAddSub_meddsp HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db --ca --es --gf --pd --p2d /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db --sd --scff /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/.systemc_flag --ad 
Command       cdt returned 0; 0.59 sec.
INFO: [HLS 200-0] Marker-Pragma convertor: /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.pp.0.cc.ap-cdt.cc /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.pragma.0.cc /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.pragma.0.cc.ap-line.CXX 0
INFO: [HLS 200-0] Converting Pragmas to Markers...
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/pragma.status.tcl 
Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-0] Pragma Handling...
INFO: [HLS 200-0] Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2017.4/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.pragma.1.cc"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2017.4/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.pragma.2.cc" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2017.4/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.pragma.1.cc -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2017.4/common/technology/autopilot -I /opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.pragma.2.cc
Command       clang returned 0; 0.64 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-0] Processing labels
Execute       clang  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2017.4/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.pragma.2.cc"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2017.4/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.g.bc" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2017.4/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.pragma.2.cc -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2017.4/common/technology/autopilot -I /opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.g.bc
Command       clang returned 0; 0.63 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/ve_warning.tcl 
Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-10] Validating synthesis directives ...
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/pragma.status.tcl 
Command       ap_source returned 0; 0 sec.
WARNING: [HLS 200-40] Directive 'INLINE' cannot be applied: Function 'buildResponseHead' does not exist in any synthesis source file.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 333.555 ; gain = 13.371 ; free physical = 19135 ; free virtual = 39603
INFO: [HLS 200-0] Linking Release ...
Execute       llvm-ld /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/casting.bc /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.bc -hls-opt -except-internalize wrapperAdmin -L/opt/Xilinx/Vivado/2017.4/lnx64/lib -lm_basic -lhlsmc++ -lhlsm -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.o 
Command       llvm-ld returned 0; 0.32 sec.
Execute       disassemble /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.o 
Execute         is_encrypted /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.o.bc 
Command         is_encrypted returned 0; 0 sec.
Command       disassemble returned 0; 0.31 sec.
INFO: [HLS 200-0] Disassemble time: 0 seconds per iteration
INFO: [HLS 200-0] Linking Debug ...
Execute       llvm-ld /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/casting.g.bc /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.g.bc -hls-opt -except-internalize wrapperAdmin -L/opt/Xilinx/Vivado/2017.4/lnx64/lib -lm_basic -lhlsmc++ -lhlsm -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.g 
Command       llvm-ld returned 0; 0.33 sec.
INFO: [HLS 200-0] Disassemble time: 0 seconds per iteration
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 333.555 ; gain = 13.371 ; free physical = 19134 ; free virtual = 39603
Execute       ::config_rtl 
Command       config_rtl returned 0; 0 sec.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 -enable_clang39=0 -VP9_rom_infer_simplify=0 
Execute         cleanup_all_models 
Command         cleanup_all_models returned 0; 0 sec.
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.pp.bc -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.pp.0.bc -f 
Command         transform returned 0; 0.01 sec.
Execute         llvm-ld /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2017.4/lnx64/lib -lfloatconversion -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.g.0 
Command         llvm-ld returned 0; 0.32 sec.
INFO: [HLS 200-0] Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top wrapperAdmin -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.g.0.bc -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'buildResponse' into 'wrapperAdmin' (./wrapperAdmin.cc:149).
INFO: [XFORM 203-603] Inlining function 'buildResponse' into 'wrapperAdmin' (./wrapperAdmin.cc:142).
INFO: [XFORM 203-603] Inlining function 'buildResponse' into 'wrapperAdmin' (./wrapperAdmin.cc:137).
INFO: [XFORM 203-603] Inlining function 'buildResponse' into 'wrapperAdmin' (./wrapperAdmin.cc:130).
INFO: [XFORM 203-603] Inlining function 'readParameters_newObject' into 'wrapper_newObject' (./wrapperAdmin.cc:80).
INFO: [XFORM 203-603] Inlining function 'newObject' into 'wrapper_newObject' (./wrapperAdmin.cc:81).
INFO: [XFORM 203-603] Inlining function 'wrapper_newObject' into 'wrapperAdmin' (./wrapperAdmin.cc:132).
INFO: [XFORM 203-603] Inlining function 'wrapper_status' into 'wrapperAdmin' (./wrapperAdmin.cc:136).
Command         transform returned 0; 0.02 sec.
Execute         disassemble /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.g.1 /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.g.1 
Execute           is_encrypted /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.g.1.bc 
Command           is_encrypted returned 0; 0 sec.
Command         disassemble returned 0; 0.33 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 333.582 ; gain = 13.398 ; free physical = 19131 ; free virtual = 39600
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-0] Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.g.1.bc -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform returned 0; 0.03 sec.
INFO: [HLS 200-0] Checking Synthesizability 2/2..
Execute         transform -syn-check /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.g.2.prechk.bc -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform returned 0; 0.01 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 333.582 ; gain = 13.398 ; free physical = 19131 ; free virtual = 39600
INFO: [HLS 200-0] Compiler optimizing ...
INFO: [HLS 200-0] Share syncheck's 1.bc for syn flow: copy /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.g.1.bc to /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.o.1.bc
INFO: [HLS 200-0] Presyn 1...
Execute         transform -hls -tmp /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -simplifycfg -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.o.1.bc -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'wrapperAdmin' (./wrapperAdmin.cc:121), detected/extracted 1 process function(s): 
	 'Block__proc11'.
Command         transform returned 0; 0.12 sec.
INFO: [HLS 200-0] Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.o.1.tmp.bc -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-602] Inlining function 'to_int' into 'Block__proc11' (./wrapperAdmin.cc:95->./wrapperAdmin.cc:80->./wrapperAdmin.cc:132) automatically.
INFO: [XFORM 203-602] Inlining function 'to_short' into 'Block__proc11' (./wrapperAdmin.cc:97->./wrapperAdmin.cc:80->./wrapperAdmin.cc:132) automatically.
Command         transform returned 0; 0.07 sec.
Execute         disassemble /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.o.2 /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.o.2 
Execute           is_encrypted /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.o.2.bc 
Command           is_encrypted returned 0; 0 sec.
Command         disassemble returned 0; 0.32 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 461.555 ; gain = 141.371 ; free physical = 19109 ; free virtual = 39579
INFO: [HLS 200-0] Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -interface-preproc -directive-preproc -interface-gen -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -read-loop-dep -dce -bitwidth -loop-dep -check-stream -norm-name -legalize -validate-dataflow -cdfg-build /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.o.2.bc -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform returned 0; 0.11 sec.
Execute         disassemble /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.o.3 /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.o.3 
Execute           is_encrypted /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.o.3.bc 
Command           is_encrypted returned 0; 0 sec.
Command         disassemble returned 0; 0.33 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 461.555 ; gain = 141.371 ; free physical = 19089 ; free virtual = 39561
INFO: [HLS 200-0] Finish building internal data model.
Command       opt_and_import_c returned 0; 1.67 sec.
Command     elaborate returned 0; 8.84 sec.
Execute     autosyn 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-0] Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'wrapperAdmin' ...
Execute       ap_set_top_model wrapperAdmin 
WARNING: [SYN 201-103] Legalizing function name 'Block__proc11' to 'Block_proc11'.
Command       ap_set_top_model returned 0; 0 sec.
Execute       get_model_list wrapperAdmin -filter all-wo-channel -topdown 
Command       get_model_list returned 0; 0 sec.
Execute       preproc_iomode -model wrapperAdmin 
Command       preproc_iomode returned 0; 0 sec.
Execute       preproc_iomode -model Block__proc11 
Command       preproc_iomode returned 0; 0 sec.
Execute       preproc_iomode -model forward 
Command       preproc_iomode returned 0; 0 sec.
Execute       preproc_iomode -model getRequestHead 
Command       preproc_iomode returned 0; 0 sec.
Execute       get_model_list wrapperAdmin -filter all-wo-channel 
Command       get_model_list returned 0; 0 sec.
INFO: [HLS 200-0] Model list for configure: getRequestHead forward Block__proc11 wrapperAdmin
INFO: [HLS 200-0] Configuring Module : getRequestHead ...
Execute       set_default_model getRequestHead 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit getRequestHead 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : forward ...
Execute       set_default_model forward 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit forward 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : Block__proc11 ...
Execute       set_default_model Block__proc11 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit Block__proc11 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : wrapperAdmin ...
Execute       set_default_model wrapperAdmin 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit wrapperAdmin 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Model list for preprocess: getRequestHead forward Block__proc11 wrapperAdmin
INFO: [HLS 200-0] Preprocessing Module: getRequestHead ...
Execute       set_default_model getRequestHead 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model getRequestHead 
Command       cdfg_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess getRequestHead 
Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: forward ...
Execute       set_default_model forward 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model forward 
Command       cdfg_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess forward 
Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: Block__proc11 ...
Execute       set_default_model Block__proc11 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model Block__proc11 
Command       cdfg_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess Block__proc11 
Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: wrapperAdmin ...
Execute       set_default_model wrapperAdmin 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model wrapperAdmin 
Command       cdfg_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess wrapperAdmin 
Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Model list for synthesis: getRequestHead forward Block__proc11 wrapperAdmin
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getRequestHead'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model getRequestHead 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model getRequestHead 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 0.03 sec.
INFO: [HLS 200-111]  Elapsed time: 9.19 seconds; current allocated memory: 90.870 MB.
Execute       report -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/getRequestHead.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.01 sec.
Execute       db_write -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/getRequestHead.sched.adb -f 
Command       db_write returned 0; 0 sec.
INFO: [HLS 200-0] Finish scheduling getRequestHead.
Execute       set_default_model getRequestHead 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model getRequestHead 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=getRequestHead
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0 sec.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 91.029 MB.
Execute       report -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/getRequestHead.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.01 sec.
Execute       db_write -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/getRequestHead.bind.adb -f 
Command       db_write returned 0; 0.01 sec.
INFO: [HLS 200-0] Finish binding getRequestHead.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forward 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model forward 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 0.02 sec.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 91.145 MB.
Execute       report -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/forward.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0 sec.
Execute       db_write -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/forward.sched.adb -f 
Command       db_write returned 0; 0 sec.
INFO: [HLS 200-0] Finish scheduling forward.
Execute       set_default_model forward 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model forward 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=forward
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.02 sec.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 91.195 MB.
Execute       report -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/forward.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0 sec.
Execute       db_write -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/forward.bind.adb -f 
Command       db_write returned 0; 0 sec.
INFO: [HLS 200-0] Finish binding forward.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc11'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block__proc11 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model Block__proc11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 91.586 MB.
Execute       report -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/Block_proc11.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0 sec.
Execute       db_write -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/Block_proc11.sched.adb -f 
Command       db_write returned 0; 0.01 sec.
INFO: [HLS 200-0] Finish scheduling Block__proc11.
Execute       set_default_model Block__proc11 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model Block__proc11 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=Block__proc11
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.01 sec.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 91.891 MB.
Execute       report -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/Block_proc11.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.02 sec.
Execute       db_write -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/Block_proc11.bind.adb -f 
Command       db_write returned 0; 0 sec.
INFO: [HLS 200-0] Finish binding Block__proc11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wrapperAdmin'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model wrapperAdmin 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model wrapperAdmin 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 0.01 sec.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 91.934 MB.
Execute       report -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0 sec.
Execute       db_write -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.sched.adb -f 
Command       db_write returned 0; 0 sec.
INFO: [HLS 200-0] Finish scheduling wrapperAdmin.
Execute       set_default_model wrapperAdmin 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model wrapperAdmin 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=wrapperAdmin
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.02 sec.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 92.028 MB.
Execute       report -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.01 sec.
Execute       db_write -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.bind.adb -f 
Command       db_write returned 0; 0 sec.
INFO: [HLS 200-0] Finish binding wrapperAdmin.
Execute       get_model_list wrapperAdmin -filter all-wo-channel 
Command       get_model_list returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess getRequestHead 
Command       rtl_gen_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess forward 
Command       rtl_gen_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess Block__proc11 
Command       rtl_gen_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess wrapperAdmin 
Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Model list for RTL generation: getRequestHead forward Block__proc11 wrapperAdmin
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getRequestHead'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model getRequestHead -vendor xilinx -mg_file /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/getRequestHead.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'getRequestHead_words32' to 'getRequestHead_wobkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'getRequestHead'.
Command       create_rtl_model returned 0; 0 sec.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 92.242 MB.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0 sec.
Execute       gen_rtl getRequestHead -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/syn/systemc/getRequestHead -synmodules getRequestHead forward Block__proc11 wrapperAdmin 
Command       gen_rtl returned 0; 0 sec.
Execute       gen_rtl getRequestHead -style xilinx -f -lang vhdl -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/syn/vhdl/getRequestHead 
Command       gen_rtl returned 0; 0 sec.
Execute       gen_rtl getRequestHead -style xilinx -f -lang vlog -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/syn/verilog/getRequestHead 
Command       gen_rtl returned 0; 0 sec.
Execute       gen_tb_info getRequestHead -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/getRequestHead -p /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db 
Command       gen_tb_info returned 0; 0 sec.
Execute       report -model getRequestHead -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/syn/report/getRequestHead_csynth.rpt -f 
Command       report returned 0; 0.01 sec.
Execute       report -model getRequestHead -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/syn/report/getRequestHead_csynth.xml -f -x 
Command       report returned 0; 0 sec.
Execute       report -model getRequestHead -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/getRequestHead.verbose.rpt -verbose -f 
Command       report returned 0; 0.01 sec.
Execute       db_write -model getRequestHead -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/getRequestHead.adb -f 
Command       db_write returned 0; 0 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model forward -vendor xilinx -mg_file /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/forward.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward'.
Command       create_rtl_model returned 0; 0 sec.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 92.825 MB.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0 sec.
Execute       gen_rtl forward -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/syn/systemc/forward -synmodules getRequestHead forward Block__proc11 wrapperAdmin 
Command       gen_rtl returned 0; 0 sec.
Execute       gen_rtl forward -style xilinx -f -lang vhdl -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/syn/vhdl/forward 
Command       gen_rtl returned 0; 0 sec.
Execute       gen_rtl forward -style xilinx -f -lang vlog -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/syn/verilog/forward 
Command       gen_rtl returned 0; 0 sec.
Execute       gen_tb_info forward -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/forward -p /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db 
Command       gen_tb_info returned 0; 0.01 sec.
Execute       report -model forward -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/syn/report/forward_csynth.rpt -f 
Command       report returned 0; 0 sec.
Execute       report -model forward -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/syn/report/forward_csynth.xml -f -x 
Command       report returned 0; 0 sec.
Execute       report -model forward -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/forward.verbose.rpt -verbose -f 
Command       report returned 0; 0 sec.
Execute       db_write -model forward -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/forward.adb -f 
Command       db_write returned 0; 0 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc11'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Block__proc11 -vendor xilinx -mg_file /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/Block_proc11.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'header_objectID' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_methodID' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_cb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_status' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Block_proc11_words32' to 'Block_proc11_wordcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc11'.
Command       create_rtl_model returned 0; 0.01 sec.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 93.668 MB.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0 sec.
Execute       gen_rtl Block__proc11 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/syn/systemc/Block_proc11 -synmodules getRequestHead forward Block__proc11 wrapperAdmin 
Command       gen_rtl returned 0; 0 sec.
Execute       gen_rtl Block__proc11 -style xilinx -f -lang vhdl -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/syn/vhdl/Block_proc11 
Command       gen_rtl returned 0; 0 sec.
Execute       gen_rtl Block__proc11 -style xilinx -f -lang vlog -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/syn/verilog/Block_proc11 
Command       gen_rtl returned 0; 0 sec.
Execute       gen_tb_info Block__proc11 -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/Block_proc11 -p /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db 
Command       gen_tb_info returned 0; 0.01 sec.
Execute       report -model Block__proc11 -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/syn/report/Block_proc11_csynth.rpt -f 
Command       report returned 0; 0.01 sec.
Execute       report -model Block__proc11 -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/syn/report/Block_proc11_csynth.xml -f -x 
Command       report returned 0; 0.01 sec.
Execute       report -model Block__proc11 -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/Block_proc11.verbose.rpt -verbose -f 
Command       report returned 0; 0.03 sec.
Execute       db_write -model Block__proc11 -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/Block_proc11.adb -f 
Command       db_write returned 0; 0.01 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wrapperAdmin'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model wrapperAdmin -vendor xilinx -mg_file /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapperAdmin/din_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapperAdmin/dout_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapperAdmin/pr_V_addr' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapperAdmin/pr_V_areaID' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapperAdmin/prDone_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'wrapperAdmin' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'wrapperAdmin'.
Command       create_rtl_model returned 0; 0 sec.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 94.918 MB.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0 sec.
Execute       gen_rtl wrapperAdmin -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/syn/systemc/wrapperAdmin -synmodules getRequestHead forward Block__proc11 wrapperAdmin 
Command       gen_rtl returned 0; 0 sec.
Execute       gen_rtl wrapperAdmin -istop -style xilinx -f -lang vhdl -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/syn/vhdl/wrapperAdmin 
Command       gen_rtl returned 0; 0 sec.
Execute       gen_rtl wrapperAdmin -istop -style xilinx -f -lang vlog -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/syn/verilog/wrapperAdmin 
Command       gen_rtl returned 0; 0 sec.
Execute       export_constraint_db -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.constraint.tcl -f -tool general 
Command       export_constraint_db returned 0; 0 sec.
Execute       report -model wrapperAdmin -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.design.xml -verbose -f -dv 
Command       report returned 0; 0.03 sec.
Execute       report -model wrapperAdmin -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.sdaccel.xml -verbose -f -sdaccel 
Command       report returned 0; 0 sec.
Execute       gen_tb_info wrapperAdmin -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin -p /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db 
Command       gen_tb_info returned 0; 0 sec.
Execute       report -model wrapperAdmin -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/syn/report/wrapperAdmin_csynth.rpt -f 
Command       report returned 0; 0 sec.
Execute       report -model wrapperAdmin -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/syn/report/wrapperAdmin_csynth.xml -f -x 
Command       report returned 0; 0 sec.
Execute       report -model wrapperAdmin -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.verbose.rpt -verbose -f 
Command       report returned 0; 0.01 sec.
Execute       db_write -model wrapperAdmin -o /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.adb -f 
Command       db_write returned 0; 0.01 sec.
Execute       sc_get_clocks wrapperAdmin 
Command       sc_get_clocks returned 0; 0 sec.
Execute       sc_get_portdomain wrapperAdmin 
Command       sc_get_portdomain returned 0; 0 sec.
INFO: [HLS 200-0] Model list for RTL component generation: getRequestHead forward Block__proc11 wrapperAdmin
INFO: [HLS 200-0] Handling components in module [getRequestHead] ... 
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/getRequestHead.compgen.tcl 
INFO: [HLS 200-0] Found component getRequestHead_wobkb.
INFO: [HLS 200-0] Append model getRequestHead_wobkb
Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-0] Handling components in module [forward] ... 
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/forward.compgen.tcl 
Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-0] Handling components in module [Block_proc11] ... 
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/Block_proc11.compgen.tcl 
INFO: [HLS 200-0] Found component fifo_w32_d16_A.
INFO: [HLS 200-0] Append model fifo_w32_d16_A
Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-0] Handling components in module [wrapperAdmin] ... 
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.compgen.tcl 
Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-0] Append model getRequestHead
INFO: [HLS 200-0] Append model forward
INFO: [HLS 200-0] Append model Block_proc11
INFO: [HLS 200-0] Append model wrapperAdmin
INFO: [HLS 200-0] Generating RTL model list ...
INFO: [HLS 200-0] All models in this session: getRequestHead_wobkb fifo_w32_d16_A getRequestHead forward Block_proc11 wrapperAdmin
INFO: [HLS 200-0] To file: write model getRequestHead_wobkb
INFO: [HLS 200-0] To file: write model fifo_w32_d16_A
INFO: [HLS 200-0] To file: write model getRequestHead
INFO: [HLS 200-0] To file: write model forward
INFO: [HLS 200-0] To file: write model Block_proc11
INFO: [HLS 200-0] To file: write model wrapperAdmin
INFO: [HLS 200-0] Finished generating RTL model list.


INFO: [HLS 200-0] RTL Generation done.
INFO: [HLS 200-0] CAS Generation done.
INFO: [HLS 200-0] CBC Generation done.
Execute       export_ssdm /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/a.export.ll 
Command       export_ssdm returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /opt/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/APCoreGen.gen 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0 sec.
Execute       source /opt/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/op.gen 
Command       ap_source returned 0; 0 sec.
Execute       source /opt/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/op_simcore.gen 
Command       ap_source returned 0; 0 sec.
Execute       source /opt/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/interface.gen 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/plb46.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/fsl.gen 
Command             ap_source returned 0; 0.01 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/axi4.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.gen 
Command               ap_source returned 0; 0 sec.
Execute               source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.gen 
Command               ap_source returned 0; 0 sec.
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command             ap_source returned 0; 0.01 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfir.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfft.gen 
Command             ap_source returned 0; 0.06 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/util.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/dds_compiler.gen 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0.08 sec.
Execute           source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.gen 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0.08 sec.
Command       ap_source returned 0; 0.08 sec.
Execute       source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_fpv6.gen 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/getRequestHead.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'getRequestHead_wobkb_ram (RAM)' using distributed RAMs.
Command       ap_source returned 0; 0.02 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/forward.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/Block_proc11.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w32_d16_A' using Shift Registers.
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /opt/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/APCoreGen.gen 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0 sec.
Execute       source /opt/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/op.gen 
Command       ap_source returned 0; 0 sec.
Execute       source /opt/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/op_simcore.gen 
Command       ap_source returned 0; 0 sec.
Execute       source /opt/Xilinx/Vivado/2017.4/common/technology/generic/autopilot/interface.gen 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/plb46.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/fsl.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/axi4.gen 
Command             ap_source returned 0; 0.01 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.gen 
Command               ap_source returned 0; 0 sec.
Execute               source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.gen 
Command               ap_source returned 0; 0 sec.
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command             ap_source returned 0; 0.01 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfir.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfft.gen 
Command             ap_source returned 0; 0.06 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/util.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/dds_compiler.gen 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0.08 sec.
Execute           source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.gen 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0.08 sec.
Command       ap_source returned 0; 0.08 sec.
Execute       source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_fpv6.gen 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.tbgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.tbgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/getRequestHead.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/forward.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/Block_proc11.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/getRequestHead.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/forward.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/Block_proc11.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/getRequestHead.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/forward.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/Block_proc11.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.constraint.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.tbgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.tbgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.tbgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.tbgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/wrapperAdmin.constraint.tcl 
Command       ap_source returned 0; 0 sec.
Execute       sc_get_clocks wrapperAdmin 
Command       sc_get_clocks returned 0; 0 sec.
Execute       source /home/julian/workspace/devel/fpga_by_example/zedboard/DPR/src/IPs/zipFactory/src/hls/prj.hlsObj/solution/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 461.555 ; gain = 141.371 ; free physical = 19075 ; free virtual = 39550
INFO: [SYSC 207-301] Generating SystemC RTL for wrapperAdmin.
INFO: [VHDL 208-304] Generating VHDL RTL for wrapperAdmin.
INFO: [VLOG 209-307] Generating Verilog RTL for wrapperAdmin.
Command     autosyn returned 0; 0.81 sec.
Command   csynth_design returned 0; 9.65 sec.
Command ap_source returned 0; 9.81 sec.
Execute cleanup_all 
Command cleanup_all returned 0; 0.01 sec.
