{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663717234025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663717234027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 20 20:40:33 2022 " "Processing started: Tue Sep 20 20:40:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663717234027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717234027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717234027 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717234514 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663717234664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663717234664 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CPU.v(130) " "Verilog HDL information at CPU.v(130): always construct contains both blocking and non-blocking assignments" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 130 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1663717247320 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux CPU.v " "Entity \"Mux\" obtained from \"CPU.v\" instead of from Quartus Prime megafunction library" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 12 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1663717247358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.v 12 12 " "Found 12 design units, including 12 entities, in source file CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_counter " "Found entity 1: Program_counter" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663717247358 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux " "Found entity 2: Mux" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663717247358 ""} { "Info" "ISGN_ENTITY_NAME" "3 Somador_Padrao " "Found entity 3: Somador_Padrao" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663717247358 ""} { "Info" "ISGN_ENTITY_NAME" "4 ULA " "Found entity 4: ULA" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663717247358 ""} { "Info" "ISGN_ENTITY_NAME" "5 Registradores " "Found entity 5: Registradores" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663717247358 ""} { "Info" "ISGN_ENTITY_NAME" "6 Mem_instr " "Found entity 6: Mem_instr" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663717247358 ""} { "Info" "ISGN_ENTITY_NAME" "7 Mem_dados " "Found entity 7: Mem_dados" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663717247358 ""} { "Info" "ISGN_ENTITY_NAME" "8 instru_out " "Found entity 8: instru_out" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663717247358 ""} { "Info" "ISGN_ENTITY_NAME" "9 Mux_IN " "Found entity 9: Mux_IN" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663717247358 ""} { "Info" "ISGN_ENTITY_NAME" "10 CPU " "Found entity 10: CPU" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663717247358 ""} { "Info" "ISGN_ENTITY_NAME" "11 datapath " "Found entity 11: datapath" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663717247358 ""} { "Info" "ISGN_ENTITY_NAME" "12 Unidade_controle " "Found entity 12: Unidade_controle" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 350 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663717247358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717247358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Saidadata.v 4 4 " "Found 4 design units, including 4 entities, in source file Saidadata.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisaoCasas " "Found entity 1: DivisaoCasas" {  } { { "Saidadata.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/Saidadata.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663717247382 ""} { "Info" "ISGN_ENTITY_NAME" "2 Negativo " "Found entity 2: Negativo" {  } { { "Saidadata.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/Saidadata.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663717247382 ""} { "Info" "ISGN_ENTITY_NAME" "3 DecodBCD " "Found entity 3: DecodBCD" {  } { { "Saidadata.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/Saidadata.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663717247382 ""} { "Info" "ISGN_ENTITY_NAME" "4 SaidaDados " "Found entity 4: SaidaDados" {  } { { "Saidadata.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/Saidadata.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663717247382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717247382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Extensores.v 3 3 " "Found 3 design units, including 3 entities, in source file Extensores.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor_Entrada " "Found entity 1: Extensor_Entrada" {  } { { "Extensores.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/Extensores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663717247389 ""} { "Info" "ISGN_ENTITY_NAME" "2 ExtensorBit " "Found entity 2: ExtensorBit" {  } { { "Extensores.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/Extensores.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663717247389 ""} { "Info" "ISGN_ENTITY_NAME" "3 Extensor_bitsB " "Found entity 3: Extensor_bitsB" {  } { { "Extensores.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/Extensores.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663717247389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717247389 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "19 DivFreq.v(6) " "Verilog HDL Expression warning at DivFreq.v(6): truncated literal to match 19 bits" {  } { { "DivFreq.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/DivFreq.v" 6 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1663717247390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivFreq.v 1 1 " "Found 1 design units, including 1 entities, in source file DivFreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivFreq " "Found entity 1: DivFreq" {  } { { "DivFreq.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/DivFreq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663717247390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717247390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Sdes CPU.v(284) " "Verilog HDL Implicit Net warning at CPU.v(284): created implicit net for \"Sdes\"" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 284 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663717247391 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(280) " "Verilog HDL Instantiation warning at CPU.v(280): instance has no name" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 280 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1663717247392 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(282) " "Verilog HDL Instantiation warning at CPU.v(282): instance has no name" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 282 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1663717247393 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663717247747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor_Entrada Extensor_Entrada:comb_3 " "Elaborating entity \"Extensor_Entrada\" for hierarchy \"Extensor_Entrada:comb_3\"" {  } { { "CPU.v" "comb_3" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663717247860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SaidaDados SaidaDados:comb_4 " "Elaborating entity \"SaidaDados\" for hierarchy \"SaidaDados:comb_4\"" {  } { { "CPU.v" "comb_4" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663717247879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Saidadata.v(115) " "Verilog HDL assignment warning at Saidadata.v(115): truncated value with size 32 to match size of target (11)" {  } { { "Saidadata.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/Saidadata.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663717247902 "|CPU|SaidaDados:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Negativo SaidaDados:comb_4\|Negativo:Negativo " "Elaborating entity \"Negativo\" for hierarchy \"SaidaDados:comb_4\|Negativo:Negativo\"" {  } { { "Saidadata.v" "Negativo" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/Saidadata.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663717247903 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Saidadata.v(39) " "Verilog HDL Always Construct warning at Saidadata.v(39): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Saidadata.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/Saidadata.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663717247904 "|CPU|SaidaDados:comb_4|Negativo:Negativo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisaoCasas SaidaDados:comb_4\|DivisaoCasas:DivisaoCasas " "Elaborating entity \"DivisaoCasas\" for hierarchy \"SaidaDados:comb_4\|DivisaoCasas:DivisaoCasas\"" {  } { { "Saidadata.v" "DivisaoCasas" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/Saidadata.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663717247905 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Saidadata.v(18) " "Verilog HDL assignment warning at Saidadata.v(18): truncated value with size 32 to match size of target (4)" {  } { { "Saidadata.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/Saidadata.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663717247909 "|CPU|SaidaDados:comb_4|DivisaoCasas:DivisaoCasas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Saidadata.v(16) " "Verilog HDL assignment warning at Saidadata.v(16): truncated value with size 32 to match size of target (4)" {  } { { "Saidadata.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/Saidadata.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663717247909 "|CPU|SaidaDados:comb_4|DivisaoCasas:DivisaoCasas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Saidadata.v(14) " "Verilog HDL assignment warning at Saidadata.v(14): truncated value with size 32 to match size of target (4)" {  } { { "Saidadata.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/Saidadata.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663717247909 "|CPU|SaidaDados:comb_4|DivisaoCasas:DivisaoCasas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodBCD SaidaDados:comb_4\|DecodBCD:DecodBCD_Centena " "Elaborating entity \"DecodBCD\" for hierarchy \"SaidaDados:comb_4\|DecodBCD:DecodBCD_Centena\"" {  } { { "Saidadata.v" "DecodBCD_Centena" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/Saidadata.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663717247909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_controle Unidade_controle:UC " "Elaborating entity \"Unidade_controle\" for hierarchy \"Unidade_controle:UC\"" {  } { { "CPU.v" "UC" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663717247912 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ControleUla CPU.v(371) " "Verilog HDL Always Construct warning at CPU.v(371): inferring latch(es) for variable \"ControleUla\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663717247918 "|CPU|Unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SinalMux CPU.v(371) " "Verilog HDL Always Construct warning at CPU.v(371): inferring latch(es) for variable \"SinalMux\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663717247919 "|CPU|Unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regSinalEscritaMem CPU.v(371) " "Verilog HDL Always Construct warning at CPU.v(371): inferring latch(es) for variable \"regSinalEscritaMem\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663717247919 "|CPU|Unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SinalEscritaReg CPU.v(371) " "Verilog HDL Always Construct warning at CPU.v(371): inferring latch(es) for variable \"SinalEscritaReg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663717247919 "|CPU|Unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sdadoext CPU.v(371) " "Verilog HDL Always Construct warning at CPU.v(371): inferring latch(es) for variable \"Sdadoext\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663717247919 "|CPU|Unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Smuxula CPU.v(371) " "Verilog HDL Always Construct warning at CPU.v(371): inferring latch(es) for variable \"Smuxula\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663717247919 "|CPU|Unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sdesv CPU.v(371) " "Verilog HDL Always Construct warning at CPU.v(371): inferring latch(es) for variable \"Sdesv\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663717247919 "|CPU|Unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SelPC CPU.v(371) " "Verilog HDL Always Construct warning at CPU.v(371): inferring latch(es) for variable \"SelPC\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663717247919 "|CPU|Unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SJal CPU.v(371) " "Verilog HDL Always Construct warning at CPU.v(371): inferring latch(es) for variable \"SJal\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663717247920 "|CPU|Unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OutWrite CPU.v(371) " "Verilog HDL Always Construct warning at CPU.v(371): inferring latch(es) for variable \"OutWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663717247920 "|CPU|Unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SIn CPU.v(371) " "Verilog HDL Always Construct warning at CPU.v(371): inferring latch(es) for variable \"SIn\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663717247920 "|CPU|Unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SHlt CPU.v(371) " "Verilog HDL Always Construct warning at CPU.v(371): inferring latch(es) for variable \"SHlt\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663717247920 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHlt CPU.v(371) " "Inferred latch for \"SHlt\" at CPU.v(371)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717247922 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIn CPU.v(371) " "Inferred latch for \"SIn\" at CPU.v(371)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717247922 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutWrite CPU.v(371) " "Inferred latch for \"OutWrite\" at CPU.v(371)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717247922 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SJal CPU.v(371) " "Inferred latch for \"SJal\" at CPU.v(371)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717247922 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelPC CPU.v(371) " "Inferred latch for \"SelPC\" at CPU.v(371)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717247922 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sdesv CPU.v(371) " "Inferred latch for \"Sdesv\" at CPU.v(371)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717247923 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Smuxula CPU.v(371) " "Inferred latch for \"Smuxula\" at CPU.v(371)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717247923 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sdadoext CPU.v(371) " "Inferred latch for \"Sdadoext\" at CPU.v(371)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717247923 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SinalEscritaReg CPU.v(371) " "Inferred latch for \"SinalEscritaReg\" at CPU.v(371)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717247923 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSinalEscritaMem CPU.v(371) " "Inferred latch for \"regSinalEscritaMem\" at CPU.v(371)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717247923 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SinalMux CPU.v(371) " "Inferred latch for \"SinalMux\" at CPU.v(371)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717247923 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ControleUla\[0\] CPU.v(371) " "Inferred latch for \"ControleUla\[0\]\" at CPU.v(371)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717247924 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ControleUla\[1\] CPU.v(371) " "Inferred latch for \"ControleUla\[1\]\" at CPU.v(371)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717247924 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ControleUla\[2\] CPU.v(371) " "Inferred latch for \"ControleUla\[2\]\" at CPU.v(371)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717247924 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ControleUla\[3\] CPU.v(371) " "Inferred latch for \"ControleUla\[3\]\" at CPU.v(371)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717247924 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ControleUla\[4\] CPU.v(371) " "Inferred latch for \"ControleUla\[4\]\" at CPU.v(371)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717247924 "|CPU|Unidade_controle:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:data " "Elaborating entity \"datapath\" for hierarchy \"datapath:data\"" {  } { { "CPU.v" "data" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663717247934 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 CPU.v(316) " "Verilog HDL assignment warning at CPU.v(316): truncated value with size 32 to match size of target (2)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663717247936 "|CPU|datapath:data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_counter datapath:data\|Program_counter:Pc " "Elaborating entity \"Program_counter\" for hierarchy \"datapath:data\|Program_counter:Pc\"" {  } { { "CPU.v" "Pc" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663717247961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_instr datapath:data\|Mem_instr:minst " "Elaborating entity \"Mem_instr\" for hierarchy \"datapath:data\|Mem_instr:minst\"" {  } { { "CPU.v" "minst" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663717247967 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "48 0 255 CPU.v(157) " "Verilog HDL warning at CPU.v(157): number of words (48) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 157 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1663717247970 "|CPU|datapath:data|Mem_instr:minst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 CPU.v(153) " "Net \"rom.data_a\" at CPU.v(153) has no driver or initial value, using a default initial value '0'" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 153 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1663717247977 "|CPU|datapath:data|Mem_instr:minst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 CPU.v(153) " "Net \"rom.waddr_a\" at CPU.v(153) has no driver or initial value, using a default initial value '0'" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 153 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1663717247977 "|CPU|datapath:data|Mem_instr:minst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 CPU.v(153) " "Net \"rom.we_a\" at CPU.v(153) has no driver or initial value, using a default initial value '0'" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 153 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1663717247977 "|CPU|datapath:data|Mem_instr:minst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registradores datapath:data\|Registradores:Regis " "Elaborating entity \"Registradores\" for hierarchy \"datapath:data\|Registradores:Regis\"" {  } { { "CPU.v" "Regis" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663717247984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA datapath:data\|ULA:ula " "Elaborating entity \"ULA\" for hierarchy \"datapath:data\|ULA:ula\"" {  } { { "CPU.v" "ula" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663717248184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_dados datapath:data\|Mem_dados:md " "Elaborating entity \"Mem_dados\" for hierarchy \"datapath:data\|Mem_dados:md\"" {  } { { "CPU.v" "md" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663717248205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor_bitsB datapath:data\|Extensor_bitsB:dezesseis " "Elaborating entity \"Extensor_bitsB\" for hierarchy \"datapath:data\|Extensor_bitsB:dezesseis\"" {  } { { "CPU.v" "dezesseis" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663717248262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtensorBit datapath:data\|ExtensorBit:vinteseis " "Elaborating entity \"ExtensorBit\" for hierarchy \"datapath:data\|ExtensorBit:vinteseis\"" {  } { { "CPU.v" "vinteseis" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663717248276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux datapath:data\|Mux:muxexteout " "Elaborating entity \"Mux\" for hierarchy \"datapath:data\|Mux:muxexteout\"" {  } { { "CPU.v" "muxexteout" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663717248290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_IN datapath:data\|Mux_IN:muxinput " "Elaborating entity \"Mux_IN\" for hierarchy \"datapath:data\|Mux_IN:muxinput\"" {  } { { "CPU.v" "muxinput" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663717248295 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CPU.v(236) " "Verilog HDL assignment warning at CPU.v(236): truncated value with size 32 to match size of target (11)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663717248296 "|CPU|datapath:data|Mux_IN:muxinput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CPU.v(240) " "Verilog HDL assignment warning at CPU.v(240): truncated value with size 32 to match size of target (11)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663717248296 "|CPU|datapath:data|Mux_IN:muxinput"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador_Padrao datapath:data\|Somador_Padrao:SumP " "Elaborating entity \"Somador_Padrao\" for hierarchy \"datapath:data\|Somador_Padrao:SumP\"" {  } { { "CPU.v" "SumP" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663717248302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instru_out datapath:data\|instru_out:t " "Elaborating entity \"instru_out\" for hierarchy \"datapath:data\|instru_out:t\"" {  } { { "CPU.v" "t" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663717248307 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SinalM\[1\] " "Net \"SinalM\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "SinalM\[1\]" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 268 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1663717248494 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1663717248494 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SinalM\[1\] " "Net \"SinalM\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "SinalM\[1\]" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 268 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1663717248496 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1663717248496 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SinalM\[1\] " "Net \"SinalM\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "SinalM\[1\]" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 268 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1663717248496 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1663717248496 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datapath:data\|Mem_dados:md\|ram_rtl_0 " "Inferred dual-clock RAM node \"datapath:data\|Mem_dados:md\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1663717249901 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:data\|Mem_dados:md\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:data\|Mem_dados:md\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1663717251269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1663717251269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1663717251269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1663717251269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1663717251269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1663717251269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1663717251269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1663717251269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1663717251269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1663717251269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1663717251269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1663717251269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1663717251269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1663717251269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPU.ram0_Mem_dados_dd29cdc3.hdl.mif " "Parameter INIT_FILE set to db/CPU.ram0_Mem_dados_dd29cdc3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1663717251269 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1663717251269 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:data\|Mem_instr:minst\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:data\|Mem_instr:minst\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1663717251269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1663717251269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1663717251269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1663717251269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1663717251269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1663717251269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1663717251269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1663717251269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1663717251269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPU.ram0_Mem_instr_d6c2048e.hdl.mif " "Parameter INIT_FILE set to db/CPU.ram0_Mem_instr_d6c2048e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1663717251269 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1663717251269 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1663717251269 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:data\|ULA:ula\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:data\|ULA:ula\|Mult0\"" {  } { { "CPU.v" "Mult0" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 69 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1663717251272 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "datapath:data\|ULA:ula\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"datapath:data\|ULA:ula\|Div0\"" {  } { { "CPU.v" "Div0" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1663717251272 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1663717251272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data\|Mem_dados:md\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"datapath:data\|Mem_dados:md\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663717251724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data\|Mem_dados:md\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"datapath:data\|Mem_dados:md\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717251724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717251724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717251724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717251724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717251724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717251724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717251724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717251724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717251724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717251724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717251724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717251724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717251724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717251724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CPU.ram0_Mem_dados_dd29cdc3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CPU.ram0_Mem_dados_dd29cdc3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717251724 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663717251724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0jh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0jh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0jh1 " "Found entity 1: altsyncram_0jh1" {  } { { "db/altsyncram_0jh1.tdf" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/db/altsyncram_0jh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663717251844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717251844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663717251854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717251854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717251854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717251854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717251854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717251854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717251854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717251854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717251854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717251854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CPU.ram0_Mem_instr_d6c2048e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CPU.ram0_Mem_instr_d6c2048e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717251854 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663717251854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pp61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pp61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pp61 " "Found entity 1: altsyncram_pp61" {  } { { "db/altsyncram_pp61.tdf" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/db/altsyncram_pp61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663717251919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717251919 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/db/CPU.ram0_Mem_instr_d6c2048e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/db/CPU.ram0_Mem_instr_d6c2048e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/leoenne/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1663717252049 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/db/CPU.ram0_Mem_instr_d6c2048e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/db/CPU.ram0_Mem_instr_d6c2048e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/leoenne/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1663717252051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data\|ULA:ula\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"datapath:data\|ULA:ula\|lpm_mult:Mult0\"" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663717252152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data\|ULA:ula\|lpm_mult:Mult0 " "Instantiated megafunction \"datapath:data\|ULA:ula\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717252153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717252153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717252153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717252153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717252153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717252153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717252153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717252153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717252153 ""}  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663717252153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/db/mult_46t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663717252222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717252222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data\|ULA:ula\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"datapath:data\|ULA:ula\|lpm_divide:Div0\"" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 70 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663717252295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data\|ULA:ula\|lpm_divide:Div0 " "Instantiated megafunction \"datapath:data\|ULA:ula\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717252296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717252296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717252296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717252296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663717252296 ""}  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 70 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663717252296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92p " "Found entity 1: lpm_divide_92p" {  } { { "db/lpm_divide_92p.tdf" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/db/lpm_divide_92p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663717252362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717252362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663717252387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717252387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663717252481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717252481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663717252595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717252595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663717252670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717252670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663717252682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717252682 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data\|ULA:ula\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"datapath:data\|ULA:ula\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/leoenne/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 69 -1 0 } } { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 326 0 0 } } { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 286 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663717252977 "|CPU|datapath:data|ULA:ula|lpm_mult:Mult0|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data\|ULA:ula\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"datapath:data\|ULA:ula\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/leoenne/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 69 -1 0 } } { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 326 0 0 } } { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 286 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663717252977 "|CPU|datapath:data|ULA:ula|lpm_mult:Mult0|mult_46t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1663717252977 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1663717252977 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1663717253923 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "146 " "Ignored 146 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1663717254014 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1663717254014 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1663717254014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_controle:UC\|Sdadoext " "Latch Unidade_controle:UC\|Sdadoext has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_pp61.tdf" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/db/altsyncram_pp61.tdf" 665 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663717254036 ""}  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 359 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663717254036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_controle:UC\|Smuxula " "Latch Unidade_controle:UC\|Smuxula has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_pp61.tdf" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/db/altsyncram_pp61.tdf" 665 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663717254036 ""}  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 360 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663717254036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_controle:UC\|ControleUla\[2\] " "Latch Unidade_controle:UC\|ControleUla\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a29 " "Ports D and ENA on the latch are fed by the same signal datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a29" {  } { { "db/altsyncram_pp61.tdf" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/db/altsyncram_pp61.tdf" 644 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663717254036 ""}  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663717254036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_controle:UC\|ControleUla\[3\] " "Latch Unidade_controle:UC\|ControleUla\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_pp61.tdf" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/db/altsyncram_pp61.tdf" 665 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663717254036 ""}  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663717254036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_controle:UC\|ControleUla\[4\] " "Latch Unidade_controle:UC\|ControleUla\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_pp61.tdf" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/db/altsyncram_pp61.tdf" 686 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663717254036 ""}  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 371 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663717254036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_controle:UC\|SinalMux " "Latch Unidade_controle:UC\|SinalMux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a29 " "Ports D and ENA on the latch are fed by the same signal datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a29" {  } { { "db/altsyncram_pp61.tdf" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/db/altsyncram_pp61.tdf" 644 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663717254036 ""}  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 356 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663717254036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_controle:UC\|SIn " "Latch Unidade_controle:UC\|SIn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a29 " "Ports D and ENA on the latch are fed by the same signal datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a29" {  } { { "db/altsyncram_pp61.tdf" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/db/altsyncram_pp61.tdf" 644 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663717254037 ""}  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 365 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663717254037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_controle:UC\|regSinalEscritaMem " "Latch Unidade_controle:UC\|regSinalEscritaMem has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a29 " "Ports D and ENA on the latch are fed by the same signal datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a29" {  } { { "db/altsyncram_pp61.tdf" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/db/altsyncram_pp61.tdf" 644 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663717254037 ""}  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 357 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663717254037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_controle:UC\|SinalEscritaReg " "Latch Unidade_controle:UC\|SinalEscritaReg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_pp61.tdf" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/db/altsyncram_pp61.tdf" 686 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663717254037 ""}  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 358 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663717254037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_controle:UC\|SHlt " "Latch Unidade_controle:UC\|SHlt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_pp61.tdf" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/db/altsyncram_pp61.tdf" 686 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663717254037 ""}  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 366 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663717254037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_controle:UC\|SJal " "Latch Unidade_controle:UC\|SJal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a29 " "Ports D and ENA on the latch are fed by the same signal datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a29" {  } { { "db/altsyncram_pp61.tdf" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/db/altsyncram_pp61.tdf" 644 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663717254037 ""}  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 363 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663717254037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_controle:UC\|OutWrite " "Latch Unidade_controle:UC\|OutWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a29 " "Ports D and ENA on the latch are fed by the same signal datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a29" {  } { { "db/altsyncram_pp61.tdf" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/db/altsyncram_pp61.tdf" 644 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663717254037 ""}  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663717254037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_controle:UC\|Sdesv " "Latch Unidade_controle:UC\|Sdesv has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a29 " "Ports D and ENA on the latch are fed by the same signal datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a29" {  } { { "db/altsyncram_pp61.tdf" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/db/altsyncram_pp61.tdf" 644 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663717254037 ""}  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 361 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663717254037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_controle:UC\|SelPC " "Latch Unidade_controle:UC\|SelPC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_pp61.tdf" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/db/altsyncram_pp61.tdf" 686 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663717254037 ""}  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 362 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663717254037 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Display4\[1\] VCC " "Pin \"Display4\[1\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663717255933 "|CPU|Display4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4\[2\] VCC " "Pin \"Display4\[2\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663717255933 "|CPU|Display4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4\[3\] VCC " "Pin \"Display4\[3\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663717255933 "|CPU|Display4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4\[4\] VCC " "Pin \"Display4\[4\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663717255933 "|CPU|Display4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4\[5\] VCC " "Pin \"Display4\[5\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663717255933 "|CPU|Display4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4\[6\] VCC " "Pin \"Display4\[6\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/CPU.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663717255933 "|CPU|Display4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1663717255933 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1663717256318 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/output_files/CPU.map.smsg " "Generated suppressed messages file /home/leoenne/Documentos/Lab_Computacao/Verilog/CPU/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717262196 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1663717262720 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663717262720 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5420 " "Implemented 5420 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663717263851 ""} { "Info" "ICUT_CUT_TM_OPINS" "100 " "Implemented 100 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663717263851 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5242 " "Implemented 5242 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663717263851 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1663717263851 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1663717263851 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663717263851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "990 " "Peak virtual memory: 990 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663717263881 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 20 20:41:03 2022 " "Processing ended: Tue Sep 20 20:41:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663717263881 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663717263881 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663717263881 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663717263881 ""}
