// Seed: 2317031835
module module_0;
  supply1 id_1, id_2 = -1;
  assign id_1 = id_1.id_2 !== id_2;
  specify
    (posedge id_3 => (id_4 +: -1'h0)) = (1 * -1);
  endspecify
  wire id_5;
  assign id_4 = id_3;
  assign id_2 = id_1;
  assign id_4 = -1;
  wire id_6, id_7, id_8, id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  module_0 modCall_1 ();
  wor id_4;
  supply0 id_5, id_6, id_7, id_8, id_9 = id_9;
  wire id_10;
  assign id_4 = -1;
  assign id_6 = -1;
  wire id_11, id_12;
endmodule
