$date
	Wed Feb 05 15:21:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module D_FlipFlop_tb $end
$var wire 1 ! Q $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ clock $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ clock $end
$var reg 1 ! Q $end
$var reg 1 % internal $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
0$
0#
0"
x!
$end
#5
0%
1$
#10
0$
1"
#15
0!
1%
1$
#20
0$
1#
0"
#25
0%
1$
#30
0$
1"
#35
1!
1%
1$
#40
0$
