// Seed: 3041460330
module module_0 ();
  id_1(
      .id_0(1 < id_2), .id_1(id_2), .id_2(1), .id_3(1 == id_3), .id_4(id_3), .id_5(id_3 - 1)
  );
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    output wor id_2,
    output supply0 id_3,
    input uwire id_4,
    output supply0 id_5,
    input tri id_6,
    input supply1 id_7,
    input uwire id_8,
    input wor id_9,
    input wire id_10,
    input uwire id_11,
    input supply0 id_12,
    input wire id_13,
    input wand id_14,
    input supply0 id_15,
    output tri0 id_16,
    input uwire id_17
);
  assign id_2 = 1;
  module_0();
  assign id_3 = 'b0;
  xor (id_0, id_10, id_11, id_12, id_13, id_14, id_15, id_17, id_4, id_6, id_7, id_8, id_9);
endmodule
