//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32267302
// Cuda compilation tools, release 12.0, V12.0.140
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	eigenValsBatchKernel
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd
(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
;
.global .align 8 .b8 __cudart_sin_cos_coeffs[128] = {186, 94, 120, 249, 101, 219, 229, 61, 70, 210, 176, 44, 241, 229, 90, 190, 146, 227, 172, 105, 227, 29, 199, 62, 161, 98, 219, 25, 160, 1, 42, 191, 24, 8, 17, 17, 17, 17, 129, 63, 84, 85, 85, 85, 85, 85, 197, 191, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 100, 129, 253, 32, 131, 255, 168, 189, 40, 133, 239, 193, 167, 238, 33, 62, 217, 230, 6, 142, 79, 126, 146, 190, 233, 188, 221, 25, 160, 1, 250, 62, 71, 93, 193, 22, 108, 193, 86, 191, 81, 85, 85, 85, 85, 85, 165, 63, 0, 0, 0, 0, 0, 0, 224, 191, 0, 0, 0, 0, 0, 0, 240, 63};
.global .align 8 .b8 __cudart_i2opi_d[144] = {8, 93, 141, 31, 177, 95, 251, 107, 234, 146, 82, 138, 247, 57, 7, 61, 123, 241, 229, 235, 199, 186, 39, 117, 45, 234, 95, 158, 102, 63, 70, 79, 183, 9, 203, 39, 207, 126, 54, 109, 31, 109, 10, 90, 139, 17, 47, 239, 15, 152, 5, 222, 255, 151, 248, 31, 59, 40, 249, 189, 139, 95, 132, 156, 244, 57, 83, 131, 57, 214, 145, 57, 65, 126, 95, 180, 38, 112, 156, 233, 132, 68, 187, 46, 245, 53, 130, 232, 62, 167, 41, 177, 28, 235, 29, 254, 28, 146, 209, 9, 234, 46, 73, 6, 224, 210, 77, 66, 58, 110, 36, 183, 97, 197, 187, 222, 171, 99, 81, 254, 65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry eigenValsBatchKernel(
	.param .u32 eigenValsBatchKernel_param_0,
	.param .u64 eigenValsBatchKernel_param_1,
	.param .u64 eigenValsBatchKernel_param_2,
	.param .f64 eigenValsBatchKernel_param_3
)
{
	.local .align 4 .b8 	__local_depot0[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<30>;
	.reg .b32 	%r<64>;
	.reg .f64 	%fd<303>;
	.reg .b64 	%rd<23>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r19, [eigenValsBatchKernel_param_0];
	ld.param.u64 	%rd3, [eigenValsBatchKernel_param_1];
	ld.param.u64 	%rd4, [eigenValsBatchKernel_param_2];
	ld.param.f64 	%fd68, [eigenValsBatchKernel_param_3];
	add.u64 	%rd5, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r20, %ntid.x;
	mov.u32 	%r21, %ctaid.x;
	mov.u32 	%r22, %tid.x;
	mad.lo.s32 	%r1, %r21, %r20, %r22;
	setp.ge.s32 	%p1, %r1, %r19;
	@%p1 bra 	$L__BB0_50;

	cvta.to.global.u64 	%rd6, %rd3;
	mul.lo.s32 	%r23, %r1, 9;
	mul.wide.s32 	%rd7, %r23, 8;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.f64 	%fd69, [%rd8+64];
	ld.global.f64 	%fd70, [%rd8+32];
	mul.f64 	%fd71, %fd70, %fd69;
	ld.global.f64 	%fd72, [%rd8+40];
	ld.global.f64 	%fd73, [%rd8+56];
	mul.f64 	%fd74, %fd73, %fd72;
	sub.f64 	%fd75, %fd71, %fd74;
	ld.global.f64 	%fd76, [%rd8];
	mul.f64 	%fd77, %fd76, %fd75;
	ld.global.f64 	%fd78, [%rd8+8];
	mul.f64 	%fd79, %fd78, %fd69;
	ld.global.f64 	%fd80, [%rd8+16];
	mul.f64 	%fd81, %fd73, %fd80;
	sub.f64 	%fd82, %fd79, %fd81;
	ld.global.f64 	%fd83, [%rd8+24];
	mul.f64 	%fd84, %fd83, %fd82;
	sub.f64 	%fd85, %fd77, %fd84;
	mul.f64 	%fd86, %fd78, %fd72;
	mul.f64 	%fd87, %fd70, %fd80;
	sub.f64 	%fd88, %fd86, %fd87;
	ld.global.f64 	%fd89, [%rd8+48];
	fma.rn.f64 	%fd90, %fd89, %fd88, %fd85;
	mul.f64 	%fd91, %fd76, %fd69;
	mul.f64 	%fd92, %fd89, %fd80;
	sub.f64 	%fd93, %fd91, %fd92;
	add.f64 	%fd94, %fd75, %fd93;
	mul.f64 	%fd95, %fd76, %fd70;
	mul.f64 	%fd96, %fd83, %fd78;
	sub.f64 	%fd97, %fd95, %fd96;
	add.f64 	%fd98, %fd76, 0d0000000000000000;
	add.f64 	%fd99, %fd98, %fd70;
	add.f64 	%fd100, %fd99, %fd69;
	add.f64 	%fd101, %fd94, %fd97;
	neg.f64 	%fd102, %fd100;
	mul.lo.s32 	%r24, %r1, 3;
	cvta.to.global.u64 	%rd9, %rd4;
	mul.wide.s32 	%rd10, %r24, 8;
	add.s64 	%rd2, %rd9, %rd10;
	mul.f64 	%fd103, %fd101, 0d4008000000000000;
	mul.f64 	%fd104, %fd100, %fd100;
	sub.f64 	%fd105, %fd103, %fd104;
	div.rn.f64 	%fd106, %fd105, 0d4022000000000000;
	add.f64 	%fd107, %fd100, %fd100;
	mul.f64 	%fd108, %fd107, %fd100;
	mul.f64 	%fd109, %fd100, 0d4022000000000000;
	mul.f64 	%fd110, %fd101, %fd109;
	fma.rn.f64 	%fd111, %fd108, %fd102, %fd110;
	mul.f64 	%fd112, %fd90, 0d403B000000000000;
	sub.f64 	%fd113, %fd111, %fd112;
	div.rn.f64 	%fd114, %fd113, 0d403B000000000000;
	neg.f64 	%fd115, %fd106;
	sqrt.rn.f64 	%fd116, %fd115;
	add.f64 	%fd1, %fd116, %fd116;
	div.rn.f64 	%fd2, %fd100, 0d4008000000000000;
	mul.f64 	%fd117, %fd106, %fd1;
	div.rn.f64 	%fd3, %fd114, %fd117;
	mov.f64 	%fd118, 0d3FF0000000000000;
	sub.f64 	%fd119, %fd118, %fd68;
	setp.gt.f64 	%p2, %fd3, %fd119;
	@%p2 bra 	$L__BB0_43;
	bra.uni 	$L__BB0_2;

$L__BB0_43:
	add.f64 	%fd299, %fd2, %fd1;
	st.global.f64 	[%rd2], %fd299;
	fma.rn.f64 	%fd297, %fd1, 0dBFE0000000000000, %fd2;
	st.global.f64 	[%rd2+8], %fd297;
	st.global.f64 	[%rd2+16], %fd297;
	mov.f64 	%fd298, %fd297;
	bra.uni 	$L__BB0_44;

$L__BB0_2:
	add.f64 	%fd120, %fd68, 0dBFF0000000000000;
	setp.lt.f64 	%p3, %fd3, %fd120;
	@%p3 bra 	$L__BB0_42;
	bra.uni 	$L__BB0_3;

$L__BB0_42:
	sub.f64 	%fd299, %fd2, %fd1;
	st.global.f64 	[%rd2], %fd299;
	fma.rn.f64 	%fd297, %fd1, 0d3FE0000000000000, %fd2;
	st.global.f64 	[%rd2+8], %fd297;
	st.global.f64 	[%rd2+16], %fd297;
	mov.f64 	%fd298, %fd297;
	bra.uni 	$L__BB0_44;

$L__BB0_3:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2}, %fd3;
	}
	abs.f64 	%fd4, %fd3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r25}, %fd4;
	}
	setp.lt.s32 	%p4, %r25, 1071801958;
	@%p4 bra 	$L__BB0_11;
	bra.uni 	$L__BB0_4;

$L__BB0_11:
	mul.f64 	%fd168, %fd4, %fd4;
	mov.f64 	%fd169, 0dBFB3823B180754AF;
	mov.f64 	%fd170, 0d3FB0066BDC1895E9;
	fma.rn.f64 	%fd171, %fd170, %fd168, %fd169;
	mov.f64 	%fd172, 0d3FB11E52CC2F79AE;
	fma.rn.f64 	%fd173, %fd171, %fd168, %fd172;
	mov.f64 	%fd174, 0dBF924EAF3526861B;
	fma.rn.f64 	%fd175, %fd173, %fd168, %fd174;
	mov.f64 	%fd176, 0d3F91DF02A31E6CB7;
	fma.rn.f64 	%fd177, %fd175, %fd168, %fd176;
	mov.f64 	%fd178, 0d3F847D18B0EEC6CC;
	fma.rn.f64 	%fd179, %fd177, %fd168, %fd178;
	mov.f64 	%fd180, 0d3F8D0AF961BA53B0;
	fma.rn.f64 	%fd181, %fd179, %fd168, %fd180;
	mov.f64 	%fd182, 0d3F91BF7734CF1C48;
	fma.rn.f64 	%fd183, %fd181, %fd168, %fd182;
	mov.f64 	%fd184, 0d3F96E91483144EF7;
	fma.rn.f64 	%fd185, %fd183, %fd168, %fd184;
	mov.f64 	%fd186, 0d3F9F1C6E0A4F9F81;
	fma.rn.f64 	%fd187, %fd185, %fd168, %fd186;
	mov.f64 	%fd188, 0d3FA6DB6DC27FA92B;
	fma.rn.f64 	%fd189, %fd187, %fd168, %fd188;
	mov.f64 	%fd190, 0d3FB333333320F91B;
	fma.rn.f64 	%fd191, %fd189, %fd168, %fd190;
	mov.f64 	%fd192, 0d3FC5555555555F4D;
	fma.rn.f64 	%fd193, %fd191, %fd168, %fd192;
	mul.f64 	%fd194, %fd168, %fd193;
	fma.rn.f64 	%fd12, %fd194, %fd4, %fd4;
	setp.lt.s32 	%p8, %r2, 0;
	@%p8 bra 	$L__BB0_13;

	mov.f64 	%fd195, 0dBC91A62633145C07;
	add.rn.f64 	%fd196, %fd12, %fd195;
	neg.f64 	%fd197, %fd196;
	mov.f64 	%fd198, 0d3FF921FB54442D18;
	add.rn.f64 	%fd284, %fd198, %fd197;
	bra.uni 	$L__BB0_14;

$L__BB0_4:
	mov.f64 	%fd121, 0d3FF0000000000000;
	sub.f64 	%fd5, %fd121, %fd4;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3}, %fd5;
	}
	setp.lt.s32 	%p5, %r3, 1;
	@%p5 bra 	$L__BB0_6;

	add.s32 	%r26, %r3, -1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r27, %temp}, %fd5;
	}
	mov.b64 	%fd122, {%r27, %r26};
	rsqrt.approx.ftz.f64 	%fd123, %fd122;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd123;
	}
	add.s32 	%r29, %r28, -1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r30, %temp}, %fd123;
	}
	mov.b64 	%fd124, {%r30, %r29};
	mul.f64 	%fd125, %fd122, %fd123;
	neg.f64 	%fd126, %fd125;
	fma.rn.f64 	%fd127, %fd125, %fd126, %fd122;
	fma.rn.f64 	%fd128, %fd127, %fd124, %fd125;
	neg.f64 	%fd129, %fd128;
	fma.rn.f64 	%fd130, %fd128, %fd129, %fd122;
	fma.rn.f64 	%fd132, %fd123, %fd129, %fd121;
	fma.rn.f64 	%fd133, %fd132, %fd124, %fd124;
	fma.rn.f64 	%fd134, %fd130, %fd133, %fd128;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r31}, %fd134;
	}
	add.s32 	%r32, %r31, 1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r33, %temp}, %fd134;
	}
	mov.b64 	%fd135, {%r33, %r32};
	mov.f64 	%fd136, 0dBEBAC2FE66FAAC4B;
	mov.f64 	%fd137, 0d3EC715B371155F70;
	fma.rn.f64 	%fd138, %fd137, %fd5, %fd136;
	mov.f64 	%fd139, 0d3ED9A9B88EFCD9B8;
	fma.rn.f64 	%fd140, %fd138, %fd5, %fd139;
	mov.f64 	%fd141, 0d3EDD0F40A8A0C4C3;
	fma.rn.f64 	%fd142, %fd140, %fd5, %fd141;
	mov.f64 	%fd143, 0d3EF46D4CFA9E0E1F;
	fma.rn.f64 	%fd144, %fd142, %fd5, %fd143;
	mov.f64 	%fd145, 0d3F079C168D1E2422;
	fma.rn.f64 	%fd146, %fd144, %fd5, %fd145;
	mov.f64 	%fd147, 0d3F1C9A88C3BCA540;
	fma.rn.f64 	%fd148, %fd146, %fd5, %fd147;
	mov.f64 	%fd149, 0d3F31C4E64BD476DF;
	fma.rn.f64 	%fd150, %fd148, %fd5, %fd149;
	mov.f64 	%fd151, 0d3F46E8BA60009C8F;
	fma.rn.f64 	%fd152, %fd150, %fd5, %fd151;
	mov.f64 	%fd153, 0d3F5F1C71C62B05A2;
	fma.rn.f64 	%fd154, %fd152, %fd5, %fd153;
	mov.f64 	%fd155, 0d3F76DB6DB6DC9F2C;
	fma.rn.f64 	%fd156, %fd154, %fd5, %fd155;
	mov.f64 	%fd157, 0d3F9333333333329C;
	fma.rn.f64 	%fd158, %fd156, %fd5, %fd157;
	mov.f64 	%fd159, 0d3FB5555555555555;
	fma.rn.f64 	%fd160, %fd158, %fd5, %fd159;
	mul.f64 	%fd161, %fd5, %fd160;
	fma.rn.f64 	%fd284, %fd161, %fd135, %fd135;
	bra.uni 	$L__BB0_7;

$L__BB0_13:
	mov.f64 	%fd199, 0d3C91A62633145C07;
	add.rn.f64 	%fd200, %fd12, %fd199;
	mov.f64 	%fd201, 0d3FF921FB54442D18;
	add.rn.f64 	%fd284, %fd201, %fd200;
	bra.uni 	$L__BB0_14;

$L__BB0_6:
	mov.f64 	%fd162, 0d0000000000000000;
	mul.rn.f64 	%fd284, %fd4, %fd162;

$L__BB0_7:
	setp.gt.s32 	%p6, %r3, -1;
	@%p6 bra 	$L__BB0_9;

	mov.f64 	%fd163, 0d7FF0000000000000;
	mul.rn.f64 	%fd284, %fd284, %fd163;

$L__BB0_9:
	setp.gt.s32 	%p7, %r2, -1;
	@%p7 bra 	$L__BB0_14;

	mov.f64 	%fd164, 0dBCA1A62633145C07;
	add.rn.f64 	%fd165, %fd284, %fd164;
	neg.f64 	%fd166, %fd165;
	mov.f64 	%fd167, 0d400921FB54442D18;
	add.rn.f64 	%fd284, %fd167, %fd166;

$L__BB0_14:
	add.f64 	%fd202, %fd284, 0d0000000000000000;
	div.rn.f64 	%fd16, %fd202, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r34, %temp}, %fd16;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd16;
	}
	and.b32  	%r36, %r35, 2147483647;
	setp.eq.s32 	%p9, %r36, 2146435072;
	setp.eq.s32 	%p10, %r34, 0;
	and.pred  	%p11, %p10, %p9;
	@%p11 bra 	$L__BB0_18;
	bra.uni 	$L__BB0_15;

$L__BB0_18:
	mov.f64 	%fd212, 0d0000000000000000;
	mul.rn.f64 	%fd286, %fd16, %fd212;
	mov.u32 	%r59, 1;
	bra.uni 	$L__BB0_19;

$L__BB0_15:
	mul.f64 	%fd203, %fd16, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r58, %fd203;
	st.local.u32 	[%rd1], %r58;
	cvt.rn.f64.s32 	%fd204, %r58;
	neg.f64 	%fd205, %fd204;
	mov.f64 	%fd206, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd207, %fd205, %fd206, %fd16;
	mov.f64 	%fd208, 0d3C91A62633145C00;
	fma.rn.f64 	%fd209, %fd205, %fd208, %fd207;
	mov.f64 	%fd210, 0d397B839A252049C0;
	fma.rn.f64 	%fd286, %fd205, %fd210, %fd209;
	abs.f64 	%fd211, %fd16;
	setp.ltu.f64 	%p12, %fd211, 0d41E0000000000000;
	@%p12 bra 	$L__BB0_17;

	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd16;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd5;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd286, [retval0+0];
	} // callseq 0
	ld.local.u32 	%r58, [%rd1];

$L__BB0_17:
	add.s32 	%r59, %r58, 1;

$L__BB0_19:
	and.b32  	%r38, %r59, 1;
	shl.b32 	%r39, %r59, 3;
	and.b32  	%r40, %r39, 8;
	setp.eq.s32 	%p13, %r38, 0;
	selp.f64 	%fd213, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p13;
	mul.wide.s32 	%rd12, %r40, 8;
	mov.u64 	%rd13, __cudart_sin_cos_coeffs;
	add.s64 	%rd14, %rd13, %rd12;
	ld.global.nc.f64 	%fd214, [%rd14+8];
	mul.rn.f64 	%fd22, %fd286, %fd286;
	fma.rn.f64 	%fd215, %fd213, %fd22, %fd214;
	ld.global.nc.f64 	%fd216, [%rd14+16];
	fma.rn.f64 	%fd217, %fd215, %fd22, %fd216;
	ld.global.nc.f64 	%fd218, [%rd14+24];
	fma.rn.f64 	%fd219, %fd217, %fd22, %fd218;
	ld.global.nc.f64 	%fd220, [%rd14+32];
	fma.rn.f64 	%fd221, %fd219, %fd22, %fd220;
	ld.global.nc.f64 	%fd222, [%rd14+40];
	fma.rn.f64 	%fd223, %fd221, %fd22, %fd222;
	ld.global.nc.f64 	%fd224, [%rd14+48];
	fma.rn.f64 	%fd23, %fd223, %fd22, %fd224;
	fma.rn.f64 	%fd288, %fd23, %fd286, %fd286;
	@%p13 bra 	$L__BB0_21;

	mov.f64 	%fd225, 0d3FF0000000000000;
	fma.rn.f64 	%fd288, %fd23, %fd22, %fd225;

$L__BB0_21:
	and.b32  	%r41, %r59, 2;
	setp.eq.s32 	%p14, %r41, 0;
	@%p14 bra 	$L__BB0_23;

	mov.f64 	%fd226, 0d0000000000000000;
	mov.f64 	%fd227, 0dBFF0000000000000;
	fma.rn.f64 	%fd288, %fd288, %fd227, %fd226;

$L__BB0_23:
	fma.rn.f64 	%fd228, %fd1, %fd288, %fd2;
	st.global.f64 	[%rd2], %fd228;
	add.f64 	%fd229, %fd284, 0d401921FB54442D18;
	div.rn.f64 	%fd29, %fd229, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r42, %temp}, %fd29;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r43}, %fd29;
	}
	and.b32  	%r44, %r43, 2147483647;
	setp.eq.s32 	%p15, %r44, 2146435072;
	setp.eq.s32 	%p16, %r42, 0;
	and.pred  	%p17, %p16, %p15;
	@%p17 bra 	$L__BB0_27;
	bra.uni 	$L__BB0_24;

$L__BB0_27:
	mov.f64 	%fd239, 0d0000000000000000;
	mul.rn.f64 	%fd290, %fd29, %fd239;
	mov.u32 	%r61, 1;
	bra.uni 	$L__BB0_28;

$L__BB0_24:
	mul.f64 	%fd230, %fd29, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r60, %fd230;
	st.local.u32 	[%rd1], %r60;
	cvt.rn.f64.s32 	%fd231, %r60;
	neg.f64 	%fd232, %fd231;
	mov.f64 	%fd233, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd234, %fd232, %fd233, %fd29;
	mov.f64 	%fd235, 0d3C91A62633145C00;
	fma.rn.f64 	%fd236, %fd232, %fd235, %fd234;
	mov.f64 	%fd237, 0d397B839A252049C0;
	fma.rn.f64 	%fd290, %fd232, %fd237, %fd236;
	abs.f64 	%fd238, %fd29;
	setp.ltu.f64 	%p18, %fd238, 0d41E0000000000000;
	@%p18 bra 	$L__BB0_26;

	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd29;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd5;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd290, [retval0+0];
	} // callseq 1
	ld.local.u32 	%r60, [%rd1];

$L__BB0_26:
	add.s32 	%r61, %r60, 1;

$L__BB0_28:
	and.b32  	%r46, %r61, 1;
	shl.b32 	%r47, %r61, 3;
	and.b32  	%r48, %r47, 8;
	setp.eq.s32 	%p19, %r46, 0;
	selp.f64 	%fd240, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p19;
	mul.wide.s32 	%rd16, %r48, 8;
	add.s64 	%rd18, %rd13, %rd16;
	ld.global.nc.f64 	%fd241, [%rd18+8];
	mul.rn.f64 	%fd35, %fd290, %fd290;
	fma.rn.f64 	%fd242, %fd240, %fd35, %fd241;
	ld.global.nc.f64 	%fd243, [%rd18+16];
	fma.rn.f64 	%fd244, %fd242, %fd35, %fd243;
	ld.global.nc.f64 	%fd245, [%rd18+24];
	fma.rn.f64 	%fd246, %fd244, %fd35, %fd245;
	ld.global.nc.f64 	%fd247, [%rd18+32];
	fma.rn.f64 	%fd248, %fd246, %fd35, %fd247;
	ld.global.nc.f64 	%fd249, [%rd18+40];
	fma.rn.f64 	%fd250, %fd248, %fd35, %fd249;
	ld.global.nc.f64 	%fd251, [%rd18+48];
	fma.rn.f64 	%fd36, %fd250, %fd35, %fd251;
	fma.rn.f64 	%fd292, %fd36, %fd290, %fd290;
	@%p19 bra 	$L__BB0_30;

	mov.f64 	%fd252, 0d3FF0000000000000;
	fma.rn.f64 	%fd292, %fd36, %fd35, %fd252;

$L__BB0_30:
	and.b32  	%r49, %r61, 2;
	setp.eq.s32 	%p20, %r49, 0;
	@%p20 bra 	$L__BB0_32;

	mov.f64 	%fd253, 0d0000000000000000;
	mov.f64 	%fd254, 0dBFF0000000000000;
	fma.rn.f64 	%fd292, %fd292, %fd254, %fd253;

$L__BB0_32:
	fma.rn.f64 	%fd255, %fd1, %fd292, %fd2;
	st.global.f64 	[%rd2+8], %fd255;
	add.f64 	%fd256, %fd284, 0d402921FB54442D18;
	div.rn.f64 	%fd42, %fd256, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r50, %temp}, %fd42;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r51}, %fd42;
	}
	and.b32  	%r52, %r51, 2147483647;
	setp.eq.s32 	%p21, %r52, 2146435072;
	setp.eq.s32 	%p22, %r50, 0;
	and.pred  	%p23, %p22, %p21;
	@%p23 bra 	$L__BB0_36;
	bra.uni 	$L__BB0_33;

$L__BB0_36:
	mov.f64 	%fd266, 0d0000000000000000;
	mul.rn.f64 	%fd294, %fd42, %fd266;
	mov.u32 	%r63, 1;
	bra.uni 	$L__BB0_37;

$L__BB0_33:
	mul.f64 	%fd257, %fd42, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r62, %fd257;
	st.local.u32 	[%rd1], %r62;
	cvt.rn.f64.s32 	%fd258, %r62;
	neg.f64 	%fd259, %fd258;
	mov.f64 	%fd260, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd261, %fd259, %fd260, %fd42;
	mov.f64 	%fd262, 0d3C91A62633145C00;
	fma.rn.f64 	%fd263, %fd259, %fd262, %fd261;
	mov.f64 	%fd264, 0d397B839A252049C0;
	fma.rn.f64 	%fd294, %fd259, %fd264, %fd263;
	abs.f64 	%fd265, %fd42;
	setp.ltu.f64 	%p24, %fd265, 0d41E0000000000000;
	@%p24 bra 	$L__BB0_35;

	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd42;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd5;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd294, [retval0+0];
	} // callseq 2
	ld.local.u32 	%r62, [%rd1];

$L__BB0_35:
	add.s32 	%r63, %r62, 1;

$L__BB0_37:
	and.b32  	%r54, %r63, 1;
	shl.b32 	%r55, %r63, 3;
	and.b32  	%r56, %r55, 8;
	setp.eq.s32 	%p25, %r54, 0;
	selp.f64 	%fd267, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p25;
	mul.wide.s32 	%rd20, %r56, 8;
	add.s64 	%rd22, %rd13, %rd20;
	ld.global.nc.f64 	%fd268, [%rd22+8];
	mul.rn.f64 	%fd48, %fd294, %fd294;
	fma.rn.f64 	%fd269, %fd267, %fd48, %fd268;
	ld.global.nc.f64 	%fd270, [%rd22+16];
	fma.rn.f64 	%fd271, %fd269, %fd48, %fd270;
	ld.global.nc.f64 	%fd272, [%rd22+24];
	fma.rn.f64 	%fd273, %fd271, %fd48, %fd272;
	ld.global.nc.f64 	%fd274, [%rd22+32];
	fma.rn.f64 	%fd275, %fd273, %fd48, %fd274;
	ld.global.nc.f64 	%fd276, [%rd22+40];
	fma.rn.f64 	%fd277, %fd275, %fd48, %fd276;
	ld.global.nc.f64 	%fd278, [%rd22+48];
	fma.rn.f64 	%fd49, %fd277, %fd48, %fd278;
	fma.rn.f64 	%fd296, %fd49, %fd294, %fd294;
	@%p25 bra 	$L__BB0_39;

	mov.f64 	%fd279, 0d3FF0000000000000;
	fma.rn.f64 	%fd296, %fd49, %fd48, %fd279;

$L__BB0_39:
	and.b32  	%r57, %r63, 2;
	setp.eq.s32 	%p26, %r57, 0;
	@%p26 bra 	$L__BB0_41;

	mov.f64 	%fd280, 0d0000000000000000;
	mov.f64 	%fd281, 0dBFF0000000000000;
	fma.rn.f64 	%fd296, %fd296, %fd281, %fd280;

$L__BB0_41:
	fma.rn.f64 	%fd297, %fd1, %fd296, %fd2;
	st.global.f64 	[%rd2+16], %fd297;
	ld.global.f64 	%fd299, [%rd2];
	ld.global.f64 	%fd298, [%rd2+8];

$L__BB0_44:
	setp.geu.f64 	%p27, %fd299, %fd298;
	mov.f64 	%fd300, %fd298;
	@%p27 bra 	$L__BB0_46;

	st.global.f64 	[%rd2], %fd298;
	st.global.f64 	[%rd2+8], %fd299;
	mov.f64 	%fd300, %fd299;
	mov.f64 	%fd299, %fd298;

$L__BB0_46:
	setp.geu.f64 	%p28, %fd299, %fd297;
	@%p28 bra 	$L__BB0_48;

	st.global.f64 	[%rd2], %fd297;
	st.global.f64 	[%rd2+16], %fd299;
	mov.f64 	%fd297, %fd299;

$L__BB0_48:
	setp.geu.f64 	%p29, %fd300, %fd297;
	@%p29 bra 	$L__BB0_50;

	st.global.f64 	[%rd2+8], %fd297;
	st.global.f64 	[%rd2+16], %fd300;

$L__BB0_50:
	ret;

}
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
{
	.local .align 8 .b8 	__local_depot1[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .b32 	%r<33>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<80>;


	mov.u64 	%SPL, __local_depot1;
	ld.param.f64 	%fd4, [__internal_trig_reduction_slowpathd_param_0];
	ld.param.u64 	%rd18, [__internal_trig_reduction_slowpathd_param_1];
	add.u64 	%rd1, %SPL, 0;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd4;
	}
	bfe.u32 	%r2, %r1, 20, 11;
	setp.eq.s32 	%p1, %r2, 2047;
	@%p1 bra 	$L__BB1_7;

	add.s32 	%r3, %r2, -1024;
	shr.u32 	%r10, %r3, 6;
	mov.u32 	%r11, 16;
	sub.s32 	%r12, %r11, %r10;
	mov.u32 	%r13, 15;
	sub.s32 	%r4, %r13, %r10;
	mov.u32 	%r14, 19;
	sub.s32 	%r15, %r14, %r10;
	setp.gt.s32 	%p2, %r12, 14;
	selp.b32 	%r5, 18, %r15, %p2;
	setp.gt.s32 	%p3, %r12, %r5;
	mov.u64 	%rd77, 0;
	mov.u32 	%r32, %r4;
	@%p3 bra 	$L__BB1_4;

	add.s32 	%r16, %r4, -15;
	mul.wide.s32 	%rd22, %r16, 8;
	mov.u64 	%rd23, __cudart_i2opi_d;
	add.s64 	%rd24, %rd23, %rd22;
	add.s64 	%rd75, %rd24, 120;
	mov.b64 	%rd25, %fd4;
	shl.b64 	%rd26, %rd25, 11;
	or.b64  	%rd3, %rd26, -9223372036854775808;
	mov.u64 	%rd74, %rd1;
	mov.u32 	%r32, %r4;

$L__BB1_3:
	.pragma "nounroll";
	ld.global.nc.u64 	%rd27, [%rd75];
	{
	.reg .u32 %r0, %r1, %r2, %r3, %alo, %ahi, %blo, %bhi, %clo, %chi;
	mov.b64 	{%alo,%ahi}, %rd27;
	mov.b64 	{%blo,%bhi}, %rd3;
	mov.b64 	{%clo,%chi}, %rd77;
	mad.lo.cc.u32 	%r0, %alo, %blo, %clo;
	madc.hi.cc.u32 	%r1, %alo, %blo, %chi;
	madc.hi.u32 	%r2, %alo, %bhi, 0;
	mad.lo.cc.u32 	%r1, %alo, %bhi, %r1;
	madc.hi.cc.u32 	%r2, %ahi, %blo, %r2;
	madc.hi.u32 	%r3, %ahi, %bhi, 0;
	mad.lo.cc.u32 	%r1, %ahi, %blo, %r1;
	madc.lo.cc.u32 	%r2, %ahi, %bhi, %r2;
	addc.u32 	%r3, %r3, 0;
	mov.b64 	%rd28, {%r0,%r1};
	mov.b64 	%rd77, {%r2,%r3};
	}
	st.local.u64 	[%rd74], %rd28;
	add.s64 	%rd75, %rd75, 8;
	add.s64 	%rd74, %rd74, 8;
	add.s32 	%r32, %r32, 1;
	setp.lt.s32 	%p4, %r32, %r5;
	@%p4 bra 	$L__BB1_3;

$L__BB1_4:
	sub.s32 	%r17, %r32, %r4;
	mul.wide.s32 	%rd29, %r17, 8;
	add.s64 	%rd30, %rd1, %rd29;
	st.local.u64 	[%rd30], %rd77;
	ld.local.u64 	%rd79, [%rd1+16];
	ld.local.u64 	%rd78, [%rd1+24];
	and.b32  	%r9, %r3, 63;
	setp.eq.s32 	%p5, %r9, 0;
	@%p5 bra 	$L__BB1_6;

	mov.u32 	%r18, 64;
	sub.s32 	%r19, %r18, %r9;
	shl.b64 	%rd31, %rd78, %r9;
	shr.u64 	%rd32, %rd79, %r19;
	or.b64  	%rd78, %rd31, %rd32;
	shl.b64 	%rd33, %rd79, %r9;
	ld.local.u64 	%rd34, [%rd1+8];
	shr.u64 	%rd35, %rd34, %r19;
	or.b64  	%rd79, %rd35, %rd33;

$L__BB1_6:
	and.b32  	%r20, %r1, -2147483648;
	shr.u64 	%rd36, %rd78, 62;
	cvt.u32.u64 	%r21, %rd36;
	shr.u64 	%rd37, %rd79, 62;
	shl.b64 	%rd38, %rd78, 2;
	or.b64  	%rd39, %rd37, %rd38;
	shr.u64 	%rd40, %rd78, 61;
	cvt.u32.u64 	%r22, %rd40;
	and.b32  	%r23, %r22, 1;
	add.s32 	%r24, %r23, %r21;
	neg.s32 	%r25, %r24;
	setp.eq.s32 	%p6, %r20, 0;
	selp.b32 	%r26, %r24, %r25, %p6;
	cvta.to.local.u64 	%rd41, %rd18;
	mov.u64 	%rd42, 0;
	st.local.u32 	[%rd41], %r26;
	setp.eq.s32 	%p7, %r23, 0;
	shl.b64 	%rd43, %rd79, 2;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %a0, %a1, %a2, %a3, %b0, %b1, %b2, %b3;
	mov.b64 	{%a0,%a1}, %rd42;
	mov.b64 	{%a2,%a3}, %rd42;
	mov.b64 	{%b0,%b1}, %rd43;
	mov.b64 	{%b2,%b3}, %rd39;
	sub.cc.u32 	%r0, %a0, %b0;
	subc.cc.u32 	%r1, %a1, %b1;
	subc.cc.u32 	%r2, %a2, %b2;
	subc.u32 	%r3, %a3, %b3;
	mov.b64 	%rd44, {%r0,%r1};
	mov.b64 	%rd45, {%r2,%r3};
	}
	selp.b64 	%rd46, %rd39, %rd45, %p7;
	selp.b64 	%rd47, %rd43, %rd44, %p7;
	xor.b32  	%r27, %r20, -2147483648;
	selp.b32 	%r28, %r20, %r27, %p7;
	clz.b64 	%r29, %rd46;
	cvt.u64.u32 	%rd48, %r29;
	setp.eq.s64 	%p8, %rd48, 0;
	shl.b64 	%rd49, %rd46, %r29;
	mov.u64 	%rd50, 64;
	sub.s64 	%rd51, %rd50, %rd48;
	cvt.u32.u64 	%r30, %rd51;
	shr.u64 	%rd52, %rd47, %r30;
	or.b64  	%rd53, %rd52, %rd49;
	selp.b64 	%rd54, %rd46, %rd53, %p8;
	mov.u64 	%rd55, -3958705157555305931;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %alo, %ahi, %blo, %bhi;
	mov.b64 	{%alo,%ahi}, %rd54;
	mov.b64 	{%blo,%bhi}, %rd55;
	mul.lo.u32 	%r0, %alo, %blo;
	mul.hi.u32 	%r1, %alo, %blo;
	mad.lo.cc.u32 	%r1, %alo, %bhi, %r1;
	madc.hi.u32 	%r2, %alo, %bhi, 0;
	mad.lo.cc.u32 	%r1, %ahi, %blo, %r1;
	madc.hi.cc.u32 	%r2, %ahi, %blo, %r2;
	madc.hi.u32 	%r3, %ahi, %bhi, 0;
	mad.lo.cc.u32 	%r2, %ahi, %bhi, %r2;
	addc.u32 	%r3, %r3, 0;
	mov.b64 	%rd56, {%r0,%r1};
	mov.b64 	%rd57, {%r2,%r3};
	}
	setp.gt.s64 	%p9, %rd57, 0;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %a0, %a1, %a2, %a3, %b0, %b1, %b2, %b3;
	mov.b64 	{%a0,%a1}, %rd56;
	mov.b64 	{%a2,%a3}, %rd57;
	mov.b64 	{%b0,%b1}, %rd56;
	mov.b64 	{%b2,%b3}, %rd57;
	add.cc.u32 	%r0, %a0, %b0;
	addc.cc.u32 	%r1, %a1, %b1;
	addc.cc.u32 	%r2, %a2, %b2;
	addc.u32 	%r3, %a3, %b3;
	mov.b64 	%rd58, {%r0,%r1};
	mov.b64 	%rd59, {%r2,%r3};
	}
	selp.b64 	%rd60, %rd59, %rd57, %p9;
	selp.u64 	%rd61, 1, 0, %p9;
	add.s64 	%rd62, %rd48, %rd61;
	cvt.u64.u32 	%rd63, %r28;
	shl.b64 	%rd64, %rd63, 32;
	shl.b64 	%rd65, %rd62, 52;
	mov.u64 	%rd66, 4602678819172646912;
	sub.s64 	%rd67, %rd66, %rd65;
	add.s64 	%rd68, %rd60, 1;
	shr.u64 	%rd69, %rd68, 10;
	add.s64 	%rd70, %rd69, 1;
	shr.u64 	%rd71, %rd70, 1;
	add.s64 	%rd72, %rd67, %rd71;
	or.b64  	%rd73, %rd72, %rd64;
	mov.b64 	%fd4, %rd73;

$L__BB1_7:
	st.param.f64 	[func_retval0+0], %fd4;
	ret;

}

