// Seed: 2434207595
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output id_12;
  output id_11;
  output id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  input id_5;
  inout id_4;
  input id_3;
  inout id_2;
  inout id_1;
  assign id_11 = id_4;
  wor id_12;
  always begin
    #1;
    id_12[1] <= id_2[1'b0 : 1] ^ id_7;
  end
endmodule
