{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607779978127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607779978137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 12 08:32:57 2020 " "Processing started: Sat Dec 12 08:32:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607779978137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1607779978137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off lab8 -c lab8 " "Command: quartus_pow --read_settings_files=off --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1607779978137 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1607779979534 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1607779979705 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1607779979706 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1607779983051 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Power Analyzer" 0 -1 1607779983051 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8.sdc " "Reading SDC File: 'lab8.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1607779983316 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 9 ADC_CLK_10 port " "Ignored filter at lab8.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" "" { Text "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1607779983317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock lab8.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at lab8.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" "" { Text "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607779983320 ""}  } { { "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" "" { Text "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1607779983320 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 10 MAX10_CLK1_50 port " "Ignored filter at lab8.sdc(10): MAX10_CLK1_50 could not be matched with a port" {  } { { "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" "" { Text "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1607779983320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock lab8.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at lab8.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\]" {  } { { "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" "" { Text "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607779983320 ""}  } { { "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" "" { Text "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1607779983320 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 12 CLOCK_50 port " "Ignored filter at lab8.sdc(12): CLOCK_50 could not be matched with a port" {  } { { "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" "" { Text "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1607779983321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock lab8.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at lab8.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports CLOCK_50\] " "create_clock -period \"50.0 MHz\" \[get_ports CLOCK_50\]" {  } { { "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" "" { Text "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607779983321 ""}  } { { "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" "" { Text "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1607779983321 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 18 m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] pin " "Ignored filter at lab8.sdc(18): m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" "" { Text "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1607779983324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8.sdc 18 Argument -source is an empty collection " "Ignored create_generated_clock at lab8.sdc(18): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{ m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" "" { Text "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607779983324 ""}  } { { "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" "" { Text "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1607779983324 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1607779983336 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1607779983336 ""}  } {  } 0 332110 "%1!s!" 0 0 "Power Analyzer" 0 -1 1607779983336 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Power Analyzer" 0 -1 1607779983336 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 49 clk_dram_ext clock " "Ignored filter at lab8.sdc(49): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" "" { Text "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1607779983336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 49 Argument -clock is not an object ID " "Ignored set_input_delay at lab8.sdc(49): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" "" { Text "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607779983337 ""}  } { { "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" "" { Text "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1607779983337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 50 Argument -clock is not an object ID " "Ignored set_input_delay at lab8.sdc(50): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" "" { Text "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607779983337 ""}  } { { "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" "" { Text "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1607779983337 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 65 DRAM_DQM* port " "Ignored filter at lab8.sdc(65): DRAM_DQM* could not be matched with a port" {  } { { "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" "" { Text "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1607779983338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at lab8.sdc(65): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_DQM*\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_DQM*\}\]" {  } { { "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" "" { Text "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607779983338 ""}  } { { "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" "" { Text "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1607779983338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 66 Argument -clock is not an object ID " "Ignored set_output_delay at lab8.sdc(66): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_DQM*\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_DQM*\}\]" {  } { { "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" "" { Text "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607779983338 ""}  } { { "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" "" { Text "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1607779983338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 67 Argument -clock is not an object ID " "Ignored set_output_delay at lab8.sdc(67): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" "" { Text "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607779983339 ""}  } { { "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" "" { Text "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1607779983339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at lab8.sdc(68): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" "" { Text "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607779983339 ""}  } { { "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" "" { Text "C:/Users/likyl/Downloads/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/385-fa2020-db4797fdb9e982d8a8752a4b88d53421f2ef0977/final_project/lab8.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1607779983339 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab8_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1607779983342 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1607779983398 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1607779983436 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|sdram_pll\|sd1\|pll7\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1607779983595 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Power Analyzer" 0 -1 1607779983595 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|sdram_pll\|sd1\|pll7\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|sdram_pll\|sd1\|pll7\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1607779983596 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Power Analyzer" 0 -1 1607779983596 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk " "Node: Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab8_soc:u0\|lab8_soc_sdram:sdram\|m_addr\[0\] Clk " "Register lab8_soc:u0\|lab8_soc_sdram:sdram\|m_addr\[0\] is being clocked by Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607779983606 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1607779983606 "|lab8|Clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARDUINO_IO\[5\] " "Node: ARDUINO_IO\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab8_soc:u0\|audio_data_interface:audio_data_0\|reg_variable:audio_samples\[186\].AUDIO_DATA\|Data_Out\[14\] ARDUINO_IO\[5\] " "Register lab8_soc:u0\|audio_data_interface:audio_data_0\|reg_variable:audio_samples\[186\].AUDIO_DATA\|Data_Out\[14\] is being clocked by ARDUINO_IO\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607779983606 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1607779983606 "|lab8|ARDUINO_IO[5]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga_module\|vs " "Node: vga_controller:vga_module\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register bomb:bomb_module\|Y_Pos\[0\] vga_controller:vga_module\|vs " "Register bomb:bomb_module\|Y_Pos\[0\] is being clocked by vga_controller:vga_module\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607779983607 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1607779983607 "|lab8|vga_controller:vga_module|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga_module\|clkdiv " "Node: vga_controller:vga_module\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga_module\|vs vga_controller:vga_module\|clkdiv " "Register vga_controller:vga_module\|vs is being clocked by vga_controller:vga_module\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607779983607 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1607779983607 "|lab8|vga_controller:vga_module|clkdiv"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607779983607 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Power Analyzer" 0 -1 1607779983607 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Power Analyzer" 0 -1 1607779984172 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1607779984253 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1607779984253 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1607779984253 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1607779984803 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1607779984899 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1607779985460 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1607779985933 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1607779986365 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1607780011894 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.015 millions of transitions / sec " "Average toggle rate for this design is 0.015 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1607780020466 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "106.21 mW " "Total thermal power estimate for the design is 106.21 mW" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1607780021331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 29 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5022 " "Peak virtual memory: 5022 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607780022164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 12 08:33:42 2020 " "Processing ended: Sat Dec 12 08:33:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607780022164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607780022164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607780022164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1607780022164 ""}
