<?xml version="1.0" encoding="UTF-8"?>
<questel-patent-document lang="en" date-produced="20180805" produced-by="Questel" schema-version="3.23" file="US06183563B2.xml">
  <bibliographic-data lang="en">
    <publication-reference publ-desc="Granted patent as second publication">
      <document-id>
        <country>US</country>
        <doc-number>06183563</doc-number>
        <kind>B2</kind>
        <date>20010206</date>
      </document-id>
      <document-id data-format="questel">
        <doc-number>US6183563</doc-number>
      </document-id>
    </publication-reference>
    <original-publication-kind>B2</original-publication-kind>
    <application-reference family-id="36580479" extended-family-id="13747705">
      <document-id>
        <country>US</country>
        <doc-number>09313765</doc-number>
        <kind>A</kind>
        <date>19990518</date>
      </document-id>
      <document-id data-format="questel">
        <doc-number>1999US-09313765</doc-number>
      </document-id>
      <document-id data-format="questel_Uid">
        <doc-number>14044463</doc-number>
      </document-id>
    </application-reference>
    <language-of-filing>en</language-of-filing>
    <language-of-publication>en</language-of-publication>
    <priority-claims>
      <priority-claim kind="national" sequence="1">
        <country>KR</country>
        <doc-number>19980017858</doc-number>
        <kind>A</kind>
        <date>19980518</date>
        <priority-active-indicator>Y</priority-active-indicator>
      </priority-claim>
      <priority-claim data-format="questel" sequence="1">
        <doc-number>1998KR-0017858</doc-number>
      </priority-claim>
    </priority-claims>
    <dates-of-public-availability>
      <publication-of-grant-date>
        <date>20010206</date>
      </publication-of-grant-date>
    </dates-of-public-availability>
    <classifications-ipcr>
      <classification-ipcr sequence="1">
        <text>H01L  21/205       20060101AFI20051220RMJP</text>
        <ipc-version-indicator>
          <date>20060101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>21</main-group>
        <subgroup>205</subgroup>
        <symbol-position>F</symbol-position>
        <classification-value>I</classification-value>
        <generating-office>
          <country>JP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>M</classification-data-source>
        <action-date>
          <date>20051220</date>
        </action-date>
      </classification-ipcr>
      <classification-ipcr sequence="2">
        <text>C23C  16/44        20060101A I20051008RMEP</text>
        <ipc-version-indicator>
          <date>20060101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>C</section>
        <class>23</class>
        <subclass>C</subclass>
        <main-group>16</main-group>
        <subgroup>44</subgroup>
        <classification-value>I</classification-value>
        <generating-office>
          <country>EP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>M</classification-data-source>
        <action-date>
          <date>20051008</date>
        </action-date>
      </classification-ipcr>
      <classification-ipcr sequence="3">
        <text>C23C  16/455       20060101A I20051008RMEP</text>
        <ipc-version-indicator>
          <date>20060101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>C</section>
        <class>23</class>
        <subclass>C</subclass>
        <main-group>16</main-group>
        <subgroup>455</subgroup>
        <classification-value>I</classification-value>
        <generating-office>
          <country>EP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>M</classification-data-source>
        <action-date>
          <date>20051008</date>
        </action-date>
      </classification-ipcr>
      <classification-ipcr sequence="4">
        <text>H01L  21/00        20060101A I20051008RMEP</text>
        <ipc-version-indicator>
          <date>20060101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>21</main-group>
        <subgroup>00</subgroup>
        <classification-value>I</classification-value>
        <generating-office>
          <country>EP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>M</classification-data-source>
        <action-date>
          <date>20051008</date>
        </action-date>
      </classification-ipcr>
      <classification-ipcr sequence="5">
        <text>H01L  21/20        20060101ALI20060101BMKR</text>
        <ipc-version-indicator>
          <date>20060101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>21</main-group>
        <subgroup>20</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>I</classification-value>
        <generating-office>
          <country>KR</country>
        </generating-office>
        <classification-status>B</classification-status>
        <classification-data-source>M</classification-data-source>
        <action-date>
          <date>20060101</date>
        </action-date>
      </classification-ipcr>
    </classifications-ipcr>
    <classification-national>
      <country>US</country>
      <main-classification>
        <text>118715000</text>
        <class>118</class>
        <subclass>715000</subclass>
      </main-classification>
      <further-classification sequence="1">
        <text>204298150</text>
        <class>204</class>
        <subclass>298150</subclass>
      </further-classification>
    </classification-national>
    <classifications-ecla>
      <classification-ecla sequence="1">
        <text>C23C-016/455K2</text>
        <section>C</section>
        <class>23</class>
        <subclass>C</subclass>
        <main-group>016</main-group>
        <subgroup>455K2</subgroup>
      </classification-ecla>
      <classification-ecla sequence="2">
        <text>C23C-016/44H</text>
        <section>C</section>
        <class>23</class>
        <subclass>C</subclass>
        <main-group>016</main-group>
        <subgroup>44H</subgroup>
      </classification-ecla>
      <classification-ecla sequence="3">
        <text>C23C-016/455A2</text>
        <section>C</section>
        <class>23</class>
        <subclass>C</subclass>
        <main-group>016</main-group>
        <subgroup>455A2</subgroup>
      </classification-ecla>
      <classification-ecla sequence="4">
        <text>C23C-016/455E</text>
        <section>C</section>
        <class>23</class>
        <subclass>C</subclass>
        <main-group>016</main-group>
        <subgroup>455E</subgroup>
      </classification-ecla>
      <classification-ecla sequence="5">
        <text>C23C-016/455K16</text>
        <section>C</section>
        <class>23</class>
        <subclass>C</subclass>
        <main-group>016</main-group>
        <subgroup>455K16</subgroup>
      </classification-ecla>
      <classification-ecla sequence="6">
        <text>H01L-021/67S2D</text>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>021</main-group>
        <subgroup>67S2D</subgroup>
      </classification-ecla>
      <classification-ecla sequence="7">
        <text>H01L-021/67S2V</text>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>021</main-group>
        <subgroup>67S2V</subgroup>
      </classification-ecla>
    </classifications-ecla>
    <patent-classifications>
      <patent-classification sequence="1">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>C23C-016/45565</classification-symbol>
        <section>C</section>
        <class>23</class>
        <subclass>C</subclass>
        <main-group>16</main-group>
        <subgroup>45565</subgroup>
        <symbol-position>F</symbol-position>
        <classification-value>I</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130101</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="2">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>C23C-016/4412</classification-symbol>
        <section>C</section>
        <class>23</class>
        <subclass>C</subclass>
        <main-group>16</main-group>
        <subgroup>4412</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>I</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130101</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="3">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>C23C-016/45504</classification-symbol>
        <section>C</section>
        <class>23</class>
        <subclass>C</subclass>
        <main-group>16</main-group>
        <subgroup>45504</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>I</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130101</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="4">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>C23C-016/45519</classification-symbol>
        <section>C</section>
        <class>23</class>
        <subclass>C</subclass>
        <main-group>16</main-group>
        <subgroup>45519</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>I</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130101</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="5">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>C23C-016/4558</classification-symbol>
        <section>C</section>
        <class>23</class>
        <subclass>C</subclass>
        <main-group>16</main-group>
        <subgroup>4558</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>I</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130101</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="6">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>H01L-021/67017</classification-symbol>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>21</main-group>
        <subgroup>67017</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>I</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130101</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="7">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>H01L-021/6715</classification-symbol>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>21</main-group>
        <subgroup>6715</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>I</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130101</date>
        </action-date>
      </patent-classification>
    </patent-classifications>
    <number-of-claims>7</number-of-claims>
    <exemplary-claim>1</exemplary-claim>
    <figures>
      <number-of-drawing-sheets>5</number-of-drawing-sheets>
      <number-of-figures>6</number-of-figures>
      <image-key data-format="questel">US6183563</image-key>
    </figures>
    <invention-title format="original" lang="en" id="title_en">Apparatus for depositing thin films on semiconductor wafers</invention-title>
    <references-cited>
      <citation srep-phase="examiner">
        <patcit num="1">
          <text>WANG DAVID N, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5000113</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5000113</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="2">
          <text>ODA MASAO, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5010842</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5010842</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="3">
          <text>WONG MANUS K, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5522932</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5522932</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="4">
          <text>ZHAO JUN, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5558717</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5558717</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="5">
          <text>HORIUCHI TAKASHI, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5788747</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5788747</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="6">
          <text>TOMOYASU MASAYUKI, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5900103</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5900103</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="7">
          <text>CHEN AIHUA, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5906683</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5906683</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="8">
          <text>LEI LAWRENCE, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5968276</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5968276</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="9">
          <text>FUJITSU LTD</text>
          <document-id>
            <country>JP</country>
            <doc-number>H0246723</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>JP02046723</doc-number>
          </document-id>
        </patcit>
      </citation>
    </references-cited>
    <parties>
      <applicants>
        <applicant data-format="original" app-type="applicant" sequence="1">
          <addressbook lang="en">
            <orgname>IPS Ltd.</orgname>
            <address>
              <address-1>KR</address-1>
              <country>KR</country>
            </address>
          </addressbook>
          <nationality>
            <country>KR</country>
          </nationality>
        </applicant>
        <applicant data-format="questel" app-type="applicant" sequence="2">
          <addressbook lang="en">
            <orgname>IPS</orgname>
          </addressbook>
          <nationality>
            <country>KR</country>
          </nationality>
        </applicant>
      </applicants>
      <inventors>
        <inventor data-format="original" sequence="1">
          <addressbook lang="en">
            <name>Choi, Won-sung</name>
            <address>
              <address-1>Kyungki-do, KR</address-1>
              <city>Kyungki-do</city>
              <country>KR</country>
            </address>
          </addressbook>
          <nationality>
            <country>KR</country>
          </nationality>
        </inventor>
        <inventor data-format="original" sequence="2">
          <addressbook lang="en">
            <name>Oh, Kyu-un</name>
            <address>
              <address-1>Kyungki-do, KR</address-1>
              <city>Kyungki-do</city>
              <country>KR</country>
            </address>
          </addressbook>
          <nationality>
            <country>KR</country>
          </nationality>
        </inventor>
      </inventors>
      <agents>
        <agent sequence="1" rep-type="agent">
          <addressbook lang="en">
            <orgname>Nixon &amp; Vanderhye PC</orgname>
          </addressbook>
        </agent>
        <agent sequence="2" rep-type="agent">
          <addressbook lang="en">
            <name>Presta, Frank P.</name>
          </addressbook>
        </agent>
      </agents>
    </parties>
    <examiners>
      <primary-examiner>
        <name>Lund, Jeffrie R.</name>
      </primary-examiner>
    </examiners>
    <lgst-data>
      <lgst-status>GRANTED</lgst-status>
    </lgst-data>
  </bibliographic-data>
  <abstract format="original" lang="en" id="abstr_en">
    <p id="P-EN-00001" num="00001">
      <br/>
      An apparatus for depositing thin films on a semiconductor wafer.
      <br/>
      The thin film deposition apparatus includes a reactor block receiving a semiconductor wafer; a shower head plate covering the reactor block to maintain the internal pressure of the reactor block at a predetermined level; a reaction gas supply connected to the shower head plate, for supplying reaction gases; an inert gas supply connected to the shower head plate, for supplying an inert gas; an exhaust portion connected to the reactor block, for exhausting the gases out of the reactor block; and a diffusion plate installed in the shower head plate, having a plurality of passages connected to the source of inert gas supply, a plurality of nozzles connected to the passages, the inert gas sprayed through the nozzles lowering a wall of inert gas along the inner wall of the reactor block, and a plurality of spray holes, the reaction gases spread over the wafer through the spray holes.
    </p>
  </abstract>
  <description format="original" lang="en" id="desc_en">
    <heading>BACKGROUND OF THE INVENTION</heading>
    <p num="1">
      1.
      <br/>
      Field of the Invention
    </p>
    <p num="2">The present invention relates to an apparatus for depositing thin films on a semiconductor wafer.</p>
    <p num="3">2. Description of the Related Art</p>
    <p num="4">
      Referring to FIGS. 1 and 2, a conventional thin film deposition apparatus comprises a reactor 1, first and second pipes 2 and 3 through which first and second reaction gases are injected into the reactor 1, and an exhaust pipe 4 for exhausting the reaction gases from the reactor 1.
      <br/>
      Also, first and second valves 5 and 6 which are opened or closed by a controller (not shown) are connected to the fist and second pipes 2 and 3, respectively, and a pump 7 is installed in the exhaust pipe 4.
    </p>
    <p num="5">
      In the apparatus with the above structure, the controller closes the second valve 6 and opens the first valve 5, the first reaction gas is provided through the first valve 5 to the reactor 1, and then exhausted through the exhaust pipe 4 and the pump 7.
      <br/>
      Then, the controller closes the first valve 5 and opens the second valve 6, the second reaction gas is provided through the second valve 6 to the reactor 1, and then exhausted through the exhaust pipe 4 and the pump 7.
    </p>
    <p num="6">
      However, during a thin film deposition step, the reaction gases provided to the reactor are deposited over the entire inner wall of the reactor exposed to the reaction gases in addition to the wafer.
      <br/>
      Thus, a cleaning step for cleaning the inner wall of the reactor must be performed periodically.
    </p>
    <p num="7">
      Also, because the exhaust pipe 4 is installed at only one side of the reactor 1, the distribution of the reaction gases in the reactor 1, that is, between a part near the exhaust pipe 4 and another part far away from the exhaust pipe 4, is different.
      <br/>
      Such difference in distribution of the reaction gases in the reactor causes uneven distribution of the reaction gases on the wafer, thereby interfering with the laminar flow of the reaction gases over the wafer.
    </p>
    <heading>SUMMARY OF THE INVENTION</heading>
    <p num="8">It is an object of the present invention to provide an apparatus for depositing thin films on a semiconductor wafer, in which the area of a part of a reactor exposed to reaction gases is reduced, making a cleaning cycle longer, and a laminar flow of the reaction gases can be ensured over the entire wafer.</p>
    <p num="9">To achieve the object of the present invention, there is provided an apparatus for depositing thin films on a semiconductor wafer, comprising: a reactor block receiving a semiconductor wafer; a shower head plate covering the reactor block to maintain the internal pressure of the reactor block at a predetermined level; a reaction gas supply for supplying reaction gases, the reaction gas supply connected to the shower head plate; an inert gas supply for supplying an inert gas, the inert gas supply connected to the shower head plate; an exhaust portion for exhausting the gases out of the reactor block, the exhaust portion connected to the reactor block; and a diffusion plate having a plurality of passages connected to the source of inert gas supply, a plurality of nozzles connected to the passages, the inert gas sprayed through the nozzles lowering a wall of inert gas along the inner wall of the reactor block, and a plurality of spray holes, the reaction gases spread over the wafer through the spray holes, the diffusion plate installed in the shower head plate.</p>
    <p num="10">Preferably, the passages are radially formed from the center of the diffusion plate, and the nozzles are formed along the outer circumference of the diffusion plate, being slanted toward the inner wall of the reactor block.</p>
    <p num="11">Preferably, the apparatus for depositing thin films on a semiconductor wafer further comprises a shield installed in the reactor block, such that the gas of inert gas is lowered along the inner wall of the shield.</p>
    <p num="12">Preferably, the apparatus for depositing thin films on a semiconductor wafer further comprises an exhaust means having an anti-flow cylinder, the wafer positioned above the anti-flow cylinder and an exhaust plate formed in the anti-flow cylinder, and the exhaust plate having at least three or more exhaust holes symmetrically arranged to be connected to the exhaust portion.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading>
    <p num="13">
      The above object and advantages of the present invention will become more apparent by describing in detail a preferred embodiment thereof with reference to the attached drawings in which:
      <br/>
      FIG. 1 is a schematic view of a conventional thin film deposition apparatus;
      <br/>
      FIG. 2 is a perspective view of the reactor shown in FIG. 1;
      <br/>
      FIG. 3 is an exploded perspective view of a thin film deposition apparatus according to the present invention;
      <br/>
      FIG. 4 is a perspective view of the shower head plate and the diffusion plate of FIG. 3;
      <br/>
      FIG. 5 is a vertical sectional view of the shower head plate shown in FIG. 3; and
      <br/>
      FIG. 6 is a vertical sectional view of the reactor block shown in FIG. 3.
    </p>
    <heading>DESCRIPTION OF THE PREFERRED EMBODIMENT</heading>
    <p num="14">
      Referring to FIGS. 3 and 4, a thin film deposition apparatus according to the present invention comprises a reactor block 10 for receiving a semiconductor wafer (not shown), and a shower head plate 20 hinged by hinges 29a and 29b.
      <br/>
      The shower head plate 20 covers the reactor block 10 to maintain the internal pressure of the reactor block 10 to a predetermined level.
      <br/>
      Also, a diffusion plate 30 through which reaction gases are sprayed is installed in the shower head plate 20, and the diffusion plate 30 is placed in the reactor block 10 when the reactor block 10 is covered by the shower head plate 20.
    </p>
    <p num="15">
      First and second pipes 11 and 12 connected to a reaction gas supply (not shown), through which the reaction gases are supplied to the reactor block 10, and a third pipe 13 connected to an inert gas supply (not shown), are connected to the reactor block 10.
      <br/>
      The pipes 11, 12 and 13 are connected respectively to first, second and third connection pipes 21, 22 and 23 installed in the shower head plate 20 through a connection portion 14.
      <br/>
      Also, O-rings 14a are inserted in the connection portion 14 such that the pipes 11, 12 and 13 of the reactor block 10 are effectively coupled to the connection pipes 21, 22 and 23 when the hinged shower head plate 20 swings on the hinges 29a and 29b to cover the reactor block 10, and are efficiently disconnected when the shower head plate 20 is apart from the reactor block 10.
      <br/>
      Also, three or more reactor exhaust holes 18 through which the inert gas or/and reaction gases flow are symmetrically formed in the reactor block 10.
    </p>
    <p num="16">
      The diffusion plate 30 comprises a plurality of passages 32 radiating in all directions, a plurality of nozzles 31 that are formed along the outer circumference of the diffusion plate 30, being connected with the passages 32, and are slanted toward the inner wall of the reactor block 10, and many spray holes 33 that are evenly distributed on the surface of the diffusion plate 30 and are connected to the first and second pipes 21 and 22.
      <br/>
      The inert gas is sprayed over the inner wall of the reactor block 10 through the third pipe 13, the third connection pipe 23, the passages 32 and the nozzles 31 in sequence, thus lowering a wall of gas.
    </p>
    <p num="17">
      Also, a shield 25 serving to minimize the area exposed to the reaction gases is detachably installed in the reactor block 10.
      <br/>
      The shield 25 is formed of alumina, aluminum or stainless steel, and is installed very closely to the inner wall of the reactor block 10.
      <br/>
      When the shield 25 is installed in the reactor block 10, a wall of inert gas is lowered along the inner wall of the shield 25.
    </p>
    <p num="18">
      Also, an exhaust means 27 for a laminar flow of the reaction gases over a wafer is detachably installed in the reactor block 10.
      <br/>
      The exhaust means 27 comprises an exhaust plate 27b as the bottom of the shield 25, and an anti-flow cylinder 27a formed around the inner circumference of the exhaust plate 27b.
      <br/>
      Here, the exhaust plate 27b has exhaust holes 28 connected to an exhaust portion (not show) connected to the reactor block 10, corresponding to the reactor exhaust holes 18, through which the inert gas and the reaction gases can be discharged.
      <br/>
      The exhaust means 27 is formed of alumina, aluminum or stainless steel.
      <br/>
      Preferably, the exhaust plate 27b having the exhaust holes 28 is placed below a wafer at a separation distance of 30-50 mm.
    </p>
    <p num="19">
      In the thin film deposition apparatus, when a wafer transferred through a wafer transfer hole 15 is positioned above the anti-flow cylinder 27a, the reaction gases flow through the first pipe 11 and the first connection pipe 21, or the second pipe 12 and the second connection pipe 22, and are finally sprayed into the reactor block 10 through spray holes 33 of the diffusion plate 30.
      <br/>
      Also, the inert gas flows through the third pipe 13, the third connection pipe 23 and the passages 32 in sequence and is then sprayed into the reactor block 10 through the nozzles 31, lowering a wall of inert gas along the inner wall of the shield 25.
      <br/>
      The wall of inert gas prevents the reaction gases from contacting the shield 25.
    </p>
    <p num="20">Here, the anti-flow cylinder 27a and the evenly distributed spray holes 33 allow a laminar flow of reaction gases over a wafer, and the reaction gases and the inert gas sprayed by the diffusion plate 30 into the reactor block 10 are discharged through the symmetrically placed exhaust holes 28 and the reactor exhaust holes 18.</p>
    <p num="21">In the thin film deposition apparatus according to the present invention, a wall of inert gas is lowered along the inner wall of the shield installed in the reactor block, so that the deposition of the reaction gases on the reactor block or the shield is prevented, thereby elongating the cleaning cycle.</p>
    <p num="22">Also, a laminar flow of reaction gases over the wafer placed above the anti-flow cylinder is achieved and the reaction gases and the inert gas are evenly discharged through the symmetrically arranged discharge holes, thereby allowing different gas to continuously flow in.</p>
  </description>
  <claims format="original" lang="en" id="claim_en">
    <claim num="1">
      <claim-text>What is claimed is:</claim-text>
      <claim-text>1.</claim-text>
      <claim-text>An apparatus for depositing thin films on a semiconductor wafer, comprising:</claim-text>
      <claim-text>a reactor block receiving a semiconductor wafer, said reactor block having an inner wall; a shower head plate covering the reactor block to maintain internal pressure in the reactor block at a predetermined level; a reaction gas supply for supplying reaction gases, the reaction gas supply connected to the shower head plate; an inert gas supply for supplying an inert gas, the inert gas supply connected to the shower head plate; an exhaust portion for exhausting the reaction and inert gases out of the reactor block, the exhaust portion connected to the reactor block;</claim-text>
      <claim-text>and a diffusion plate having a plurality of passages connected to the inert gas supply, a plurality of nozzles connected to the passages, the inert gas sprayed through the nozzles creating a wall of inert gas along the inner wall of the reactor block, and a plurality of spray holes, the reaction gases spread over the wafer through the spray holes, the diffusion plate installed in the shower head plate and having an outer circumference;</claim-text>
      <claim-text>the nozzles being formed along the outer circumference of the diffusion plate and being slanted toward the inner wall of the reactor block to prevent the deposition of reaction gases thereon.</claim-text>
    </claim>
    <claim num="2">
      <claim-text>2. The apparatus of claim 1, wherein the passages are radially formed from the center of the diffusion plate.</claim-text>
    </claim>
    <claim num="3">
      <claim-text>3. The apparatus of claim 1, further comprising a shield with an inner wall installed in the reactor block, such that the gas of inert gas is lowered along the inner wall of the shield.</claim-text>
    </claim>
    <claim num="4">
      <claim-text>4. The apparatus of claim 3, wherein the shield is formed of at least one material selected from the group consisting of alumina, aluminum and stainless steel.</claim-text>
    </claim>
    <claim num="5">
      <claim-text>5. The apparatus of claim 1, further comprising an exhaust means having an anti-flow cylinder, the wafer positioned above the anti-flow cylinder and an exhaust plate formed in the anti-flow cylinder, and the exhaust plate having at least three exhaust holes symmetrically arranged to be connected to the exhaust portion.</claim-text>
    </claim>
    <claim num="6">
      <claim-text>6. The apparatus of claim 5, wherein the exhaust plate of the exhaust means is lower than the height of the wafer by 30-50 mm.</claim-text>
    </claim>
    <claim num="7">
      <claim-text>7. The apparatus of claim 1, further comprising O-rings inserted in the shower head plate or the reactor block, for allowing a safe connection and disconnection between pipes installed in the shower head plate and pipes installed in the reactor block.</claim-text>
    </claim>
  </claims>
</questel-patent-document>