// Seed: 1837343724
module module_0 (
    input  tri0  id_0,
    output tri1  id_1,
    input  tri0  id_2,
    input  uwire id_3
);
  parameter id_5 = 1;
endmodule
module module_1 (
    input wand id_0,
    output wor id_1,
    input supply1 id_2,
    input tri1 id_3,
    input uwire id_4
);
  generate
    wand id_6;
    assign id_1 = 1;
  endgenerate
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_3
  );
  assign #1 id_6 = -1;
  localparam id_7 = 1;
  wire id_8;
  logic [-1 : -1] id_9;
  wire id_10;
  assign id_9 = id_6;
endmodule
