// Seed: 3643610885
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  tri0 id_3;
  id_4 :
  assert property (@* -1) id_2 = id_4;
  assign id_2 = 1 == -1'b0 - {-1} - id_3;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    inout supply0 id_0,
    input wand id_1,
    input tri id_2,
    input supply0 id_3,
    input uwire id_4,
    input wor id_5,
    input uwire id_6,
    input uwire id_7,
    output uwire id_8,
    output wand id_9,
    input tri1 id_10,
    input wand id_11,
    output supply1 id_12,
    output tri1 id_13,
    input tri1 id_14,
    output wire id_15
);
  wire id_17;
  and primCall (id_0, id_4, id_3, id_2, id_17, id_14, id_5, id_7, id_10, id_11, id_1);
  module_0 modCall_1 (id_17);
endmodule
