# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../P6.srcs/sim_1/new/test_ram.vhd" \

# Do not sort compile order
nosort
