

================================================================
== Vitis HLS Report for 'load_ap_uint_256_ap_int_8_ap_int_8_32u_s'
================================================================
* Date:           Wed May 22 21:11:25 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Sparse_HLS.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1     |        ?|        ?|         3|          -|          -|     ?|        no|
        |- VITIS_LOOP_26_2     |        ?|        ?|         3|          -|          -|     ?|        no|
        |- VITIS_LOOP_30_3     |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_31_4    |        ?|        ?|         ?|          -|          -|     ?|        no|
        |  ++ VITIS_LOOP_35_5  |        ?|        ?|         2|          -|          -|     ?|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     485|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     6|       0|     188|    -|
|Memory           |       16|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     681|    -|
|Register         |        -|     -|    1451|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       16|     6|    1451|    1354|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        2|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+-----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT | URAM|
    +-----------------------+--------------------+---------+----+---+-----+-----+
    |mul_32s_32s_32_1_1_U5  |mul_32s_32s_32_1_1  |        0|   3|  0|   20|    0|
    |mul_32s_32s_32_1_1_U6  |mul_32s_32s_32_1_1  |        0|   3|  0|   20|    0|
    |mux_325_8_1_1_U7       |mux_325_8_1_1       |        0|   0|  0|  148|    0|
    +-----------------------+--------------------+---------+----+---+-----+-----+
    |Total                  |                    |        0|   6|  0|  188|    0|
    +-----------------------+--------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |                              Module                             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |am_ram_V_U  |load_ap_uint_256_ap_int_8_ap_int_8_32u_s_am_ram_V_RAM_AUTO_1R1W  |        8|  0|   0|    0|    64|  256|     1|        16384|
    |fm_ram_V_U  |load_ap_uint_256_ap_int_8_ap_int_8_32u_s_fm_ram_V_RAM_AUTO_1R1W  |        8|  0|   0|    0|   512|  256|     1|       131072|
    +------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                                                                 |       16|  0|   0|    0|   576|  512|     2|       147456|
    +------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln23_1_fu_540_p2    |         +|   0|  0|  34|          27|           1|
    |add_ln23_fu_474_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln26_1_fu_604_p2    |         +|   0|  0|  34|          27|           1|
    |add_ln26_fu_562_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln31_fu_665_p2      |         +|   0|  0|  39|          32|           1|
    |add_ln35_fu_994_p2      |         +|   0|  0|  39|          32|           1|
    |add_ln39_fu_1056_p2     |         +|   0|  0|  16|           9|           9|
    |block_4_fu_637_p2       |         +|   0|  0|  34|          27|           1|
    |count_2_fu_1071_p2      |         +|   0|  0|  39|          32|           1|
    |ap_block_state87        |       and|   0|  0|   2|           1|           1|
    |icmp_ln1023_fu_1042_p2  |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln23_fu_535_p2     |      icmp|   0|  0|  17|          27|          27|
    |icmp_ln26_fu_599_p2     |      icmp|   0|  0|  17|          27|          27|
    |icmp_ln30_fu_632_p2     |      icmp|   0|  0|  17|          27|          27|
    |icmp_ln31_fu_660_p2     |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln35_fu_989_p2     |      icmp|   0|  0|  20|          32|          32|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    |ap_block_state88        |        or|   0|  0|   2|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 485|         470|         292|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |am_ROWS_c_blk_n                   |    9|          2|    1|          2|
    |am_ram_V_address0                 |   14|          3|    6|         18|
    |ap_NS_fsm                         |  463|         89|    1|         89|
    |ap_done                           |    9|          2|    1|          2|
    |ap_phi_mux_count_1_phi_fu_438_p4  |    9|          2|   32|         64|
    |block_fu_248                      |    9|          2|   27|         54|
    |col_reg_411                       |    9|          2|   32|         64|
    |count_1_reg_434                   |    9|          2|   32|         64|
    |count_reg_422                     |    9|          2|   32|         64|
    |count_stream4_blk_n               |    9|          2|    1|          2|
    |fm_COLS_c9_blk_n                  |    9|          2|    1|          2|
    |fm_ROWS_c_blk_n                   |    9|          2|    1|          2|
    |fm_ram_V_address0                 |   14|          3|    9|         27|
    |fm_stream2_blk_n                  |    9|          2|    1|          2|
    |i_fu_232                          |    9|          2|   27|         54|
    |idx_stream3_blk_n                 |    9|          2|    1|          2|
    |j_fu_244                          |    9|          2|   27|         54|
    |m_axi_sparse_data_ARADDR          |   14|          3|   64|        192|
    |m_axi_sparse_data_ARLEN           |   14|          3|   32|         96|
    |real_start                        |    9|          2|    1|          2|
    |row_reg_400                       |    9|          2|   32|         64|
    |sparse_data_blk_n_AR              |    9|          2|    1|          2|
    |sparse_data_blk_n_R               |    9|          2|    1|          2|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  681|        137|  363|        924|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add_ln31_reg_1215                 |   32|   0|   32|          0|
    |add_ln35_reg_1388                 |   32|   0|   32|          0|
    |am_loop_num_reg_1133              |   27|   0|   27|          0|
    |ap_CS_fsm                         |   88|   0|   88|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |block_4_reg_1202                  |   27|   0|   27|          0|
    |block_fu_248                      |   27|   0|   27|          0|
    |col_reg_411                       |   32|   0|   32|          0|
    |count_1_reg_434                   |   32|   0|   32|          0|
    |count_reg_422                     |   32|   0|   32|          0|
    |fm_loop_num_reg_1101              |   27|   0|   27|          0|
    |i_fu_232                          |   27|   0|   27|          0|
    |icmp_ln1023_reg_1393              |    1|   0|    1|          0|
    |j_fu_244                          |   27|   0|   27|          0|
    |l_val_V_64_reg_1230               |    8|   0|    8|          0|
    |l_val_V_65_reg_1235               |    8|   0|    8|          0|
    |l_val_V_66_reg_1240               |    8|   0|    8|          0|
    |l_val_V_67_reg_1245               |    8|   0|    8|          0|
    |l_val_V_68_reg_1250               |    8|   0|    8|          0|
    |l_val_V_69_reg_1255               |    8|   0|    8|          0|
    |l_val_V_70_reg_1260               |    8|   0|    8|          0|
    |l_val_V_71_reg_1265               |    8|   0|    8|          0|
    |l_val_V_72_reg_1270               |    8|   0|    8|          0|
    |l_val_V_73_reg_1275               |    8|   0|    8|          0|
    |l_val_V_74_reg_1280               |    8|   0|    8|          0|
    |l_val_V_75_reg_1285               |    8|   0|    8|          0|
    |l_val_V_76_reg_1290               |    8|   0|    8|          0|
    |l_val_V_77_reg_1295               |    8|   0|    8|          0|
    |l_val_V_78_reg_1300               |    8|   0|    8|          0|
    |l_val_V_79_reg_1305               |    8|   0|    8|          0|
    |l_val_V_80_reg_1310               |    8|   0|    8|          0|
    |l_val_V_81_reg_1315               |    8|   0|    8|          0|
    |l_val_V_82_reg_1320               |    8|   0|    8|          0|
    |l_val_V_83_reg_1325               |    8|   0|    8|          0|
    |l_val_V_84_reg_1330               |    8|   0|    8|          0|
    |l_val_V_85_reg_1335               |    8|   0|    8|          0|
    |l_val_V_86_reg_1340               |    8|   0|    8|          0|
    |l_val_V_87_reg_1345               |    8|   0|    8|          0|
    |l_val_V_88_reg_1350               |    8|   0|    8|          0|
    |l_val_V_89_reg_1355               |    8|   0|    8|          0|
    |l_val_V_90_reg_1360               |    8|   0|    8|          0|
    |l_val_V_91_reg_1365               |    8|   0|    8|          0|
    |l_val_V_92_reg_1370               |    8|   0|    8|          0|
    |l_val_V_93_reg_1375               |    8|   0|    8|          0|
    |l_val_V_94_reg_1380               |    8|   0|    8|          0|
    |l_val_V_reg_1225                  |    8|   0|    8|          0|
    |mul_reg_1207                      |    4|   0|    9|          5|
    |row_reg_400                       |   32|   0|   32|          0|
    |sparse_data_addr_1_read_reg_1194  |  256|   0|  256|          0|
    |sparse_data_addr_read_reg_1163    |  256|   0|  256|          0|
    |start_once_reg                    |    1|   0|    1|          0|
    |trunc_ln38_1_reg_1397             |    8|   0|    8|          0|
    |trunc_ln3_reg_1107                |   59|   0|   59|          0|
    |trunc_ln4_reg_1158                |   59|   0|   59|          0|
    |trunc_ln5_reg_1189                |   27|   0|   27|          0|
    |zext_ln22_reg_1138                |   27|   0|   32|          5|
    |zext_ln23_1_reg_1143              |   27|   0|   64|         37|
    |zext_ln26_1_reg_1174              |   27|   0|   64|         37|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1451|   0| 1535|         84|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  load<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  load<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  load<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|start_full_n                  |   in|    1|  ap_ctrl_hs|  load<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  load<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  load<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  load<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  load<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|start_out                     |  out|    1|  ap_ctrl_hs|  load<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|start_write                   |  out|    1|  ap_ctrl_hs|  load<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|am_ROWS                       |   in|   32|     ap_none|                                        am_ROWS|        scalar|
|am_COLS                       |   in|   32|     ap_none|                                        am_COLS|        scalar|
|fm_ROWS                       |   in|   32|     ap_none|                                        fm_ROWS|        scalar|
|fm_COLS                       |   in|   32|     ap_none|                                        fm_COLS|        scalar|
|m_axi_sparse_data_AWVALID     |  out|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_AWREADY     |   in|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_AWADDR      |  out|   64|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_AWID        |  out|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_AWLEN       |  out|   32|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_AWSIZE      |  out|    3|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_AWBURST     |  out|    2|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_AWLOCK      |  out|    2|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_AWCACHE     |  out|    4|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_AWPROT      |  out|    3|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_AWQOS       |  out|    4|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_AWREGION    |  out|    4|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_AWUSER      |  out|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_WVALID      |  out|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_WREADY      |   in|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_WDATA       |  out|  256|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_WSTRB       |  out|   32|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_WLAST       |  out|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_WID         |  out|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_WUSER       |  out|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_ARVALID     |  out|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_ARREADY     |   in|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_ARADDR      |  out|   64|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_ARID        |  out|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_ARLEN       |  out|   32|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_ARSIZE      |  out|    3|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_ARBURST     |  out|    2|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_ARLOCK      |  out|    2|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_ARCACHE     |  out|    4|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_ARPROT      |  out|    3|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_ARQOS       |  out|    4|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_ARREGION    |  out|    4|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_ARUSER      |  out|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_RVALID      |   in|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_RREADY      |  out|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_RDATA       |   in|  256|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_RLAST       |   in|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_RID         |   in|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_RFIFONUM    |   in|    9|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_RUSER       |   in|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_RRESP       |   in|    2|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_BVALID      |   in|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_BREADY      |  out|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_BRESP       |   in|    2|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_BID         |   in|    1|       m_axi|                                    sparse_data|       pointer|
|m_axi_sparse_data_BUSER       |   in|    1|       m_axi|                                    sparse_data|       pointer|
|inputs                        |   in|   64|     ap_none|                                         inputs|        scalar|
|idx_stream3_din               |  out|    8|     ap_fifo|                                    idx_stream3|       pointer|
|idx_stream3_num_data_valid    |   in|    8|     ap_fifo|                                    idx_stream3|       pointer|
|idx_stream3_fifo_cap          |   in|    8|     ap_fifo|                                    idx_stream3|       pointer|
|idx_stream3_full_n            |   in|    1|     ap_fifo|                                    idx_stream3|       pointer|
|idx_stream3_write             |  out|    1|     ap_fifo|                                    idx_stream3|       pointer|
|count_stream4_din             |  out|    8|     ap_fifo|                                  count_stream4|       pointer|
|count_stream4_num_data_valid  |   in|    7|     ap_fifo|                                  count_stream4|       pointer|
|count_stream4_fifo_cap        |   in|    7|     ap_fifo|                                  count_stream4|       pointer|
|count_stream4_full_n          |   in|    1|     ap_fifo|                                  count_stream4|       pointer|
|count_stream4_write           |  out|    1|     ap_fifo|                                  count_stream4|       pointer|
|fm_stream2_din                |  out|  256|     ap_fifo|                                     fm_stream2|       pointer|
|fm_stream2_num_data_valid     |   in|    8|     ap_fifo|                                     fm_stream2|       pointer|
|fm_stream2_fifo_cap           |   in|    8|     ap_fifo|                                     fm_stream2|       pointer|
|fm_stream2_full_n             |   in|    1|     ap_fifo|                                     fm_stream2|       pointer|
|fm_stream2_write              |  out|    1|     ap_fifo|                                     fm_stream2|       pointer|
|input_data_addr1              |   in|   32|     ap_none|                               input_data_addr1|        scalar|
|input_data_addr2              |   in|   32|     ap_none|                               input_data_addr2|        scalar|
|am_ROWS_c_din                 |  out|   32|     ap_fifo|                                      am_ROWS_c|       pointer|
|am_ROWS_c_num_data_valid      |   in|    2|     ap_fifo|                                      am_ROWS_c|       pointer|
|am_ROWS_c_fifo_cap            |   in|    2|     ap_fifo|                                      am_ROWS_c|       pointer|
|am_ROWS_c_full_n              |   in|    1|     ap_fifo|                                      am_ROWS_c|       pointer|
|am_ROWS_c_write               |  out|    1|     ap_fifo|                                      am_ROWS_c|       pointer|
|fm_ROWS_c_din                 |  out|   32|     ap_fifo|                                      fm_ROWS_c|       pointer|
|fm_ROWS_c_num_data_valid      |   in|    3|     ap_fifo|                                      fm_ROWS_c|       pointer|
|fm_ROWS_c_fifo_cap            |   in|    3|     ap_fifo|                                      fm_ROWS_c|       pointer|
|fm_ROWS_c_full_n              |   in|    1|     ap_fifo|                                      fm_ROWS_c|       pointer|
|fm_ROWS_c_write               |  out|    1|     ap_fifo|                                      fm_ROWS_c|       pointer|
|fm_COLS_c9_din                |  out|   32|     ap_fifo|                                     fm_COLS_c9|       pointer|
|fm_COLS_c9_num_data_valid     |   in|    2|     ap_fifo|                                     fm_COLS_c9|       pointer|
|fm_COLS_c9_fifo_cap           |   in|    2|     ap_fifo|                                     fm_COLS_c9|       pointer|
|fm_COLS_c9_full_n             |   in|    1|     ap_fifo|                                     fm_COLS_c9|       pointer|
|fm_COLS_c9_write              |  out|    1|     ap_fifo|                                     fm_COLS_c9|       pointer|
+------------------------------+-----+-----+------------+-----------------------------------------------+--------------+

