libName ""
langName "Verilog"
extDirs ".v"
libFiles ""
viewName "module"
libDirs ""
