Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,7803
design__instance__area,65658
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,3
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,81
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.005046487785875797
power__switching__total,0.0025105879176408052
power__leakage__total,7.559994230632583E-8
power__total,0.007557150907814503
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.6074944053084649
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.4888594112331703
timing__hold__ws__corner:nom_tt_025C_1v80,0.31967573937247307
timing__setup__ws__corner:nom_tt_025C_1v80,0.6572023111735402
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.319676
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,0.657202
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,125
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,81
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.8925860303519441
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.732516512625068
timing__hold__ws__corner:nom_ss_100C_1v60,0.8949603533795578
timing__setup__ws__corner:nom_ss_100C_1v60,-3.765000862088203
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-231.31395409383094
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-3.765000862088203
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.894960
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,183
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-3.765001
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,179
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,81
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4878363406870438
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.4151205885425647
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11502926714509139
timing__setup__ws__corner:nom_ff_n40C_1v95,2.5170470864471852
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.115029
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,2.517047
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,168
design__max_fanout_violation__count,81
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.48186767051555096
clock__skew__worst_setup,0.40869339624893375
timing__hold__ws,0.11264750562300223
timing__setup__ws,-3.921691526966374
timing__hold__tns,0.0
timing__setup__tns,-279.47883376397033
timing__hold__wns,0
timing__setup__wns,-3.921691526966374
timing__hold_vio__count,0
timing__hold_r2r__ws,0.112648
timing__hold_r2r_vio__count,0
timing__setup_vio__count,545
timing__setup_r2r__ws,-3.921691
timing__setup_r2r_vio__count,533
design__die__bbox,0.0 0.0 508.76 225.76
design__core__bbox,2.76 2.72 506.0 223.04
design__io,45
design__die__area,114858
design__core__area,110874
design__instance__count__stdcell,7803
design__instance__area__stdcell,65658
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.592186
design__instance__utilization__stdcell,0.592186
design__instance__count__class:buffer,7
design__instance__count__class:inverter,137
design__instance__count__class:clock_gate_cell,4
design__instance__count__class:sequential_cell,1125
design__instance__count__class:multi_input_combinational_cell,3416
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,6181
design__instance__count__class:tap_cell,1577
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,163614
design__violations,0
design__instance__count__class:timing_repair_buffer,1115
design__instance__count__class:clock_buffer,73
design__instance__count__class:clock_inverter,42
design__instance__count__setup_buffer,60
design__instance__count__hold_buffer,728
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
design__instance__count__class:antenna_cell,307
antenna_diodes_count,14
route__net,5895
route__net__special,2
route__drc_errors__iter:1,4185
route__wirelength__iter:1,187489
route__drc_errors__iter:2,2164
route__wirelength__iter:2,185674
route__drc_errors__iter:3,2148
route__wirelength__iter:3,185378
route__drc_errors__iter:4,789
route__wirelength__iter:4,185116
route__drc_errors__iter:5,163
route__wirelength__iter:5,185122
route__drc_errors__iter:6,34
route__wirelength__iter:6,185087
route__drc_errors__iter:7,5
route__wirelength__iter:7,185101
route__drc_errors__iter:8,0
route__wirelength__iter:8,185098
route__drc_errors,0
route__wirelength,185098
route__vias,45076
route__vias__singlecut,45076
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,760.99
timing__unannotated_net__count__corner:nom_tt_025C_1v80,48
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,48
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,48
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,3
design__max_fanout_violation__count__corner:min_tt_025C_1v80,81
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5999158006834311
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.4848500627109493
timing__hold__ws__corner:min_tt_025C_1v80,0.3123471569796559
timing__setup__ws__corner:min_tt_025C_1v80,0.7309575374097985
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.312347
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,0.730958
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,48
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,83
design__max_fanout_violation__count__corner:min_ss_100C_1v60,81
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.8779107689304966
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.723191749177519
timing__hold__ws__corner:min_ss_100C_1v60,0.8771262853191097
timing__setup__ws__corner:min_ss_100C_1v60,-3.63130158443263
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-185.23483005094036
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-3.63130158443263
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.877126
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,162
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-3.631302
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,158
timing__unannotated_net__count__corner:min_ss_100C_1v60,48
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,81
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.48186767051555096
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.40869339624893375
timing__hold__ws__corner:min_ff_n40C_1v95,0.11264750562300223
timing__setup__ws__corner:min_ff_n40C_1v95,2.5665896800992183
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.112648
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,2.566590
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,48
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,3
design__max_fanout_violation__count__corner:max_tt_025C_1v80,81
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.6160604423195268
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.5014655499451051
timing__hold__ws__corner:max_tt_025C_1v80,0.32420989033327674
timing__setup__ws__corner:max_tt_025C_1v80,0.5697353861061579
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.324210
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,0.569735
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,48
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,168
design__max_fanout_violation__count__corner:max_ss_100C_1v60,81
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.9089614873613873
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.7502367828222736
timing__hold__ws__corner:max_ss_100C_1v60,0.9067972185359733
timing__setup__ws__corner:max_ss_100C_1v60,-3.921691526966374
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-279.47883376397033
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-3.921691526966374
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.906797
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,200
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-3.921691
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,196
timing__unannotated_net__count__corner:max_ss_100C_1v60,48
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,81
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.4948509519996172
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.42702517730539763
timing__hold__ws__corner:max_ff_n40C_1v95,0.11746848271032982
timing__setup__ws__corner:max_ff_n40C_1v95,2.458105788492072
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.117468
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,2.458106
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,48
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,48
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79986
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000135013
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00013795
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000192085
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00013795
design_powergrid__voltage__worst,0.00013795
design_powergrid__voltage__worst__net:VPWR,1.79986
design_powergrid__drop__worst,0.00013795
design_powergrid__drop__worst__net:VPWR,0.000135013
design_powergrid__voltage__worst__net:VGND,0.00013795
design_powergrid__drop__worst__net:VGND,0.00013795
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001879999999999999957278097595381183282370329834520816802978515625
ir__drop__worst,0.00013500000000000000172604985859692305893986485898494720458984375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
