// Seed: 2099521827
module module_0 (
    input wand id_0,
    input wand id_1
);
  always begin : LABEL_0
    id_3 = id_0;
  end
endmodule
module module_1 (
    output tri   id_0,
    output tri   id_1,
    input  tri0  id_2,
    input  tri0  id_3,
    output uwire id_4
);
  wor  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  =  1 'b0 ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ;
  id_28 :
  assert property (@(posedge id_22) id_17)
  else;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_0 = 0;
  wire id_29;
endmodule
