0.7
2020.1
May 27 2020
20:09:33
C:/Users/Pratyush Nandi/project_final_project/project_final_project.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/Pratyush Nandi/project_final_project/project_final_project.srcs/sources_1/imports/FPGA_PROJECT-master/file_read.v,1607884100,verilog,,,,file_read,,,,,,,,
C:/Users/Pratyush Nandi/project_final_project/project_final_project.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1607865177,verilog,,C:/Users/Pratyush Nandi/project_final_project/project_final_project.srcs/sources_1/imports/FPGA_PROJECT-master/file_read.v,,blk_mem_gen_0,,,,,,,,
C:/Users/Pratyush Nandi/project_final_project/project_final_project.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,1607865241,verilog,,C:/Users/Pratyush Nandi/project_final_project/project_final_project.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,,blk_mem_gen_1,,,,,,,,
