The following files were generated for 'ila_chip' in directory
C:\Users\hp\Documents\eda\chip_fpmsp\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * ila_chip.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * ila_chip.cdc
   * ila_chip.constraints/ila_chip.ucf
   * ila_chip.constraints/ila_chip.xdc
   * ila_chip.ncf
   * ila_chip.ngc
   * ila_chip.ucf
   * ila_chip.vhd
   * ila_chip.vho
   * ila_chip.xdc
   * ila_chip_xmdf.tcl

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * ila_chip.vho

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * ila_chip.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * ila_chip.sym

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * ila_chip.gise
   * ila_chip.xise

Deliver Readme:
   Readme file for the IP.

   * ila_chip_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * ila_chip_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

