[SETTINGS]
UUT_module%FSKModulator%
TB_module%FSKModulator_tb%
DSN_PATH%$dsn\src\TestBench%
OUTPUT_DIRECTORY%C:\work\tinysdr_fpga_ble_tx\simulation\src\TestBench%
STIMULUS%NO%
VECTORS_FILE%%
AWF_FILE%%
TB_FILE%FSKModulator_tb.v%
MACRO_FILE%FSKModulator_tb_runtest.do%
UUT_module_FILE%%
LIBRARY_NAME%work%
LIBRARY_TYPE%work%
TestBench_TYPE%simple%
ENABLE_FILE%none%
RESULT_FILE%none%

[GENERICS]
VSS%1'b0%
VCC%1'b1%
symbol_size%10'd4%

[PORTS]
clk%in%wire%NO%NOCLK%
rst%in%wire%NO%NOCLK%
symVal%in%wire%NO%NOCLK%
FSK_I%out%[12:0]wire%NO%NOCLK%
FSK_Q%out%[12:0]wire%NO%NOCLK%
symDone%out%reg%NO%NOCLK%

[SDF]

[INCLUDE]
[Verilog_FILES]


