
---------- Begin Simulation Statistics ----------
final_tick                                 5843225200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60048                       # Simulator instruction rate (inst/s)
host_mem_usage                                4416836                       # Number of bytes of host memory used
host_op_rate                                   114928                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    71.27                       # Real time elapsed on the host
host_tick_rate                               81982653                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4279836                       # Number of instructions simulated
sim_ops                                       8191376                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005843                       # Number of seconds simulated
sim_ticks                                  5843225200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1330827                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             33959                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1363801                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             955662                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1330827                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           375165                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1436407                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   33332                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        18322                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   6837197                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6243632                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             34011                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     784412                       # Number of branches committed
system.cpu.commit.bw_lim_events               1285692                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             916                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         9042084                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              4279836                       # Number of instructions committed
system.cpu.commit.committedOps                8191376                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     11971711                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.684228                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.367863                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      9229646     77.10%     77.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       464272      3.88%     80.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       391967      3.27%     84.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       600134      5.01%     89.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1285692     10.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     11971711                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     822608                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                30540                       # Number of function calls committed.
system.cpu.commit.int_insts                   8008204                       # Number of committed integer instructions.
system.cpu.commit.loads                       1218888                       # Number of loads committed
system.cpu.commit.membars                          29                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        43027      0.53%      0.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          5908787     72.13%     72.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1726      0.02%     72.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            60008      0.73%     73.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           7629      0.09%     73.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1408      0.02%     73.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     73.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     73.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     73.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           12888      0.16%     73.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           65397      0.80%     74.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           28700      0.35%     74.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          25930      0.32%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1334      0.02%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd          650      0.01%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         3920      0.05%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          875126     10.68%     85.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         490301      5.99%     91.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       343762      4.20%     96.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       320783      3.92%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8191376                       # Class of committed instruction
system.cpu.commit.refs                        2029972                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     4279836                       # Number of Instructions Simulated
system.cpu.committedOps                       8191376                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.413230                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.413230                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued        28229                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        38280                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        74461                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          5067                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               6397931                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               26001571                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1078573                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   6291500                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 185980                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                402371                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     5103927                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          3063                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     5422475                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           798                       # TLB misses on write requests
system.cpu.fetch.Branches                     1436407                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1514513                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      12371903                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  7579                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       12408916                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           392                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  371960                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.098330                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1797981                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             988994                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.849457                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           14356355                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.949160                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.906842                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6696429     46.64%     46.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   199758      1.39%     48.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   792074      5.52%     53.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   473455      3.30%     56.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  6194639     43.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             14356355                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   3703460                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3076687                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    708432800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    708432800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    708432800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    708432400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    708432400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    708432400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     13433600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     13432400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      1123600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      1123600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      1123600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      1123600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     14831200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     14851200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     14726400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     14778800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)   1065508800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)   1140393600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)   1080485200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)   1125391600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     8752922800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          251709                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                40543                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1238706                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.572141                       # Inst execution rate
system.cpu.iew.exec_refs                     10522247                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5422461                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2702711                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               5511687                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1131                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               724                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5627174                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            24171786                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               5099786                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            578784                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              22965942                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3732                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                216728                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 185980                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                204792                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           642                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            62808                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          284                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          107                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          244                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      4292797                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      4816089                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            107                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        29582                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          10961                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  14929242                       # num instructions consuming a value
system.cpu.iew.wb_count                      20759598                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.703781                       # average fanout of values written-back
system.cpu.iew.wb_producers                  10506917                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.421105                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22475743                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 34895131                       # number of integer regfile reads
system.cpu.int_regfile_writes                11268470                       # number of integer regfile writes
system.cpu.ipc                               0.292978                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.292978                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1662419      7.06%      7.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              10626490     45.13%     52.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1778      0.01%     52.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 65387      0.28%     52.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                9700      0.04%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1536      0.01%     52.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     52.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     52.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     52.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     52.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     52.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                13694      0.06%     52.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     52.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                69603      0.30%     52.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     52.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                30831      0.13%     53.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               26663      0.11%     53.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     53.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     53.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2567      0.01%     53.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     53.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     53.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     53.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             650      0.00%     53.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     53.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     53.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            3961      0.02%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     53.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1805627      7.67%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2107356      8.95%     69.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         3683778     15.65%     85.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        3432689     14.58%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               23544729                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7286100                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14648692                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6413050                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           13930460                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               14596210                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           46986740                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     14346548                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26221832                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   24170236                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  23544729                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1550                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        15980399                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            189622                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            634                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5565200                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      14356355                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.640021                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.839580                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7544333     52.55%     52.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              483657      3.37%     55.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              612869      4.27%     60.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1026650      7.15%     67.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4688846     32.66%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14356355                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.611762                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1514580                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           350                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13728                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            19181                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              5511687                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5627174                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                13021337                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    792                       # number of misc regfile writes
system.cpu.numCycles                         14608064                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     71                       # Number of system calls
system.cpu.rename.BlockCycles                 3055719                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               9804737                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              190                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  49038                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1307332                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  11611                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5579                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              63503466                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               24957069                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            23105446                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   6341041                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                3361004                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 185980                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               3444393                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 13300686                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           4010458                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         38077661                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          21890                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1017                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1335114                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1072                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     25945039                       # The number of ROB reads
system.cpu.rob.rob_writes                    36852733                       # The number of ROB writes
system.cpu.timesIdled                            7828                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests       105827                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          783                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests         212934                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              786                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued        22034                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified          22035                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage             2389                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        86836                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        177809                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   5843225200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              70352                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38593                       # Transaction distribution
system.membus.trans_dist::CleanEvict            48241                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20622                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20622                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         70352                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       268783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       268783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 268783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      8292288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      8292288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8292288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             90975                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   90975    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               90975                       # Request fanout histogram
system.membus.reqLayer2.occupancy           134033287                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy          196278613                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   5843225200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               85670                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         79879                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict            112930                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq              33606                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              21437                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             21437                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          85670                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        38193                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       281844                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  320037                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       820032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      8676736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  9496768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                            120596                       # Total snoops (count)
system.l2bus.snoopTraffic                     2470336                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             227699                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.003562                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.059795                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   226891     99.65%     99.65% # Request fanout histogram
system.l2bus.snoop_fanout::1                      805      0.35%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        3      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total               227699                       # Request fanout histogram
system.l2bus.respLayer1.occupancy           113147198                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy            127362335                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            15383598                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      5843225200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5843225200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1500488                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1500488                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1500488                       # number of overall hits
system.cpu.icache.overall_hits::total         1500488                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        14025                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14025                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        14025                       # number of overall misses
system.cpu.icache.overall_misses::total         14025                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    327679199                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    327679199                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    327679199                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    327679199                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1514513                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1514513                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1514513                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1514513                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009260                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009260                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009260                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009260                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 23363.935758                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23363.935758                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 23363.935758                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23363.935758                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          428                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst         1206                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1206                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1206                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1206                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        12819                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        12819                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        12819                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        12819                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    276056399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    276056399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    276056399                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    276056399                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008464                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008464                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008464                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008464                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 21534.940245                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 21534.940245                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 21534.940245                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 21534.940245                       # average overall mshr miss latency
system.cpu.icache.replacements                  12561                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1500488                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1500488                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        14025                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14025                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    327679199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    327679199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1514513                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1514513                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009260                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009260                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 23363.935758                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23363.935758                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1206                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1206                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        12819                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        12819                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    276056399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    276056399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008464                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008464                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 21534.940245                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21534.940245                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   5843225200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5843225200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.811855                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1435461                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             12563                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            114.261005                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.811855                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995359                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995359                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3041845                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3041845                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5843225200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5843225200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5843225200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4884815                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4884815                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5656022                       # number of overall hits
system.cpu.dcache.overall_hits::total         5656022                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        56938                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          56938                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       194415                       # number of overall misses
system.cpu.dcache.overall_misses::total        194415                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3222521999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3222521999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3222521999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3222521999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4941753                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4941753                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5850437                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5850437                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011522                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011522                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033231                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033231                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56597.035354                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56597.035354                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 16575.480282                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16575.480282                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30718                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          693                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               795                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.638994                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          231                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              2024                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks        41286                       # number of writebacks
system.cpu.dcache.writebacks::total             41286                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24174                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24174                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24174                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24174                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        32764                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        32764                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        70342                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher        23948                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        94290                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1989310399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1989310399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4407396799                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    498894977                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4906291776                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006630                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006630                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012023                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016117                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60716.347180                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60716.347180                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62656.688735                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 20832.427635                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52034.062743                       # average overall mshr miss latency
system.cpu.dcache.replacements                  93264                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      4095199                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4095199                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        35462                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         35462                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1730283600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1730283600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4130661                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4130661                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48792.611810                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48792.611810                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        24137                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        24137                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11325                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11325                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    515670800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    515670800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002742                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002742                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45533.845475                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45533.845475                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       789616                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         789616                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21476                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21476                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1492238399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1492238399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       811092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       811092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026478                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026478                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69484.000698                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69484.000698                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        21439                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21439                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1473639599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1473639599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026432                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026432                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68736.396240                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68736.396240                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       771207                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        771207                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data       137477                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       137477                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       908684                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       908684                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.151292                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.151292                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        37578                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        37578                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   2418086400                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   2418086400                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.041354                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.041354                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 64348.459205                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 64348.459205                       # average SoftPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher        23948                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total        23948                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    498894977                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    498894977                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 20832.427635                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 20832.427635                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   5843225200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5843225200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1014.887225                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5246198                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             93264                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             56.251051                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   747.351248                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   267.535977                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.729835                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.261266                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991101                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          465                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          559                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          414                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          467                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.454102                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.545898                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11795162                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11795162                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   5843225200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           10269                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5386                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher        15116                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               30771                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          10269                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5386                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher        15116                       # number of overall hits
system.l2cache.overall_hits::total              30771                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2544                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         64954                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         8832                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             76330                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2544                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        64954                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         8832                       # number of overall misses
system.l2cache.overall_misses::total            76330                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    174370400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   4274671600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    350338329                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   4799380329                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    174370400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   4274671600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    350338329                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   4799380329                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        12813                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        70340                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher        23948                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          107101                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        12813                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        70340                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher        23948                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         107101                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.198548                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.923429                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.368799                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.712692                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.198548                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.923429                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.368799                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.712692                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68541.823899                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65810.752225                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 39666.930367                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 62876.723818                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68541.823899                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65810.752225                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 39666.930367                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 62876.723818                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                   12                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks          38593                       # number of writebacks
system.l2cache.writebacks::total                38593                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           10                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher         4896                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total           4906                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           10                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher         4896                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total          4906                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2544                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        64944                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3936                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        71424                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2544                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        64944                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3936                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher        19550                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        90974                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    154018400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   3754770000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    244374826                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   4153163226                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    154018400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   3754770000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    244374826                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher   1072648903                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   5225812129                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.198548                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.923287                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.164356                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.666885                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.198548                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.923287                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.164356                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.849423                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60541.823899                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 57815.502587                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62087.100102                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58148.006636                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60541.823899                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 57815.502587                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62087.100102                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 54866.951560                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57442.919175                       # average overall mshr miss latency
system.l2cache.replacements                     86984                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        41286                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        41286                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        41286                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        41286                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          633                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          633                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher        19550                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total        19550                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher   1072648903                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total   1072648903                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 54866.951560                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 54866.951560                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data            1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data        20400                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total        20400                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data        20400                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total        20400                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data        12400                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total        12400                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data        12400                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total        12400                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          814                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              814                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        20623                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          20623                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   1438274400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   1438274400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        21437                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        21437                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.962028                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.962028                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69741.279154                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69741.279154                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data        20622                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        20622                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   1273287600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   1273287600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.961982                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.961982                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61744.137329                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61744.137329                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        10269                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4572                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher        15116                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        29957                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2544                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        44331                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         8832                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        55707                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    174370400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   2836397200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    350338329                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   3361105929                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        12813                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        48903                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher        23948                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        85664                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.198548                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.906509                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.368799                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.650297                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68541.823899                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 63982.251697                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 39666.930367                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 60335.432333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher         4896                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total         4905                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2544                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        44322                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3936                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        50802                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    154018400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   2481482400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    244374826                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   2879875626                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.198548                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.906325                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.164356                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.593038                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60541.823899                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 55987.599838                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62087.100102                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 56688.233259                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   5843225200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   5843225200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4022.662556                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 201414                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                86984                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.315529                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     4.764225                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   121.392745                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2854.980682                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   228.121501                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   813.403402                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.001163                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.029637                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.697017                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.055694                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.198585                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.982095                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1213                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2883                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           37                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1162                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2756                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.296143                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.703857                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1794424                       # Number of tag accesses
system.l2cache.tags.data_accesses             1794424                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   5843225200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          162816                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         4156416                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       251904                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher      1251200                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             5822336                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       162816                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         162816                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      2469952                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          2469952                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2544                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            64944                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3936                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher        19550                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                90974                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         38593                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               38593                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           27864064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          711322233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     43110438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher    214128321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              996425056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      27864064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          27864064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       422703544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             422703544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       422703544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          27864064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         711322233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     43110438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher    214128321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1419128600                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                54363653200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 284431                       # Simulator instruction rate (inst/s)
host_mem_usage                                4424004                       # Number of bytes of host memory used
host_op_rate                                   567690                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   694.34                       # Real time elapsed on the host
host_tick_rate                               69879908                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   197491761                       # Number of instructions simulated
sim_ops                                     394169720                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.048520                       # Number of seconds simulated
sim_ticks                                 48520428000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             33717298                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            324684                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          33974071                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           32028397                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        33717298                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1688901                       # Number of indirect misses.
system.cpu.branchPred.lookups                33979713                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2439                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        13739                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 166041472                       # number of cc regfile reads
system.cpu.cc_regfile_writes                132836997                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            324704                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   32703857                       # Number of branches committed
system.cpu.commit.bw_lim_events              93483167                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              52                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         6754557                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            193211925                       # Number of instructions committed
system.cpu.commit.committedOps              385978344                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    119384712                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.233063                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.504159                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     17962627     15.05%     15.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      4837137      4.05%     19.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2096804      1.76%     20.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1004977      0.84%     21.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     93483167     78.30%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    119384712                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                  183437095                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1447                       # Number of function calls committed.
system.cpu.commit.int_insts                 264349144                       # Number of committed integer instructions.
system.cpu.commit.loads                      63549903                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       279842      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        199304758     51.64%     51.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          621778      0.16%     51.87% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              280      0.00%     51.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       59882650     15.51%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             80      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              94      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          101844      0.03%     67.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     67.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             738      0.00%     67.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          76594      0.02%     67.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            47      0.00%     67.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     67.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd     30300030      7.85%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt       193040      0.05%     75.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv          100      0.00%     75.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult     30022310      7.78%     83.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     83.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     83.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     83.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     83.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     83.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     83.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     83.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     83.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     83.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     83.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2653270      0.69%     83.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         449707      0.12%     83.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead     60896633     15.78%     99.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      1194549      0.31%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         385978344                       # Class of committed instruction
system.cpu.commit.refs                       65194159                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   193211925                       # Number of Instructions Simulated
system.cpu.committedOps                     385978344                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.627814                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.627814                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued       949351                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit      4897240                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified      6306172                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage        300744                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles              10791797                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              396470069                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  7442022                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                 101705092                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 325061                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                823188                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    66087037                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          4031                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1654841                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           697                       # TLB misses on write requests
system.cpu.fetch.Branches                    33979713                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   7838454                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     112805810                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  7230                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      201139835                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           142                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  650122                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.280127                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            7956099                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           32030836                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.658187                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          121087160                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.317986                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.438759                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 16886241     13.95%     13.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3388828      2.80%     16.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   712873      0.59%     17.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3445896      2.85%     20.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 96653322     79.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            121087160                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                 184552615                       # number of floating regfile reads
system.cpu.fp_regfile_writes                183559163                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)  13422528800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)  13422528800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)  13422528400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)  13422528800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)  13422528800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)  13422528800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)    124497200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)    124495200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)   6103771600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)   6103771600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)   6103771200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)   6103771200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)   6069718800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)   6069858400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)   6069582400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)   6069698000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)   6635132800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)   6634445200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)   6635984400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)   6636256400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total   156019926800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          213910                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               528096                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 32938517                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.211214                       # Inst execution rate
system.cpu.iew.exec_refs                     65867505                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1654841                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1458707                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              64831530                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                108                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               281                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1668301                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           392732861                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              64212664                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            811025                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             389523754                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1807                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 29091                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 325061                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 32756                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          4617                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            86169                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          450                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        17276                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1281627                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        24046                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            450                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        27747                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         500349                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 453756147                       # num instructions consuming a value
system.cpu.iew.wb_count                     389154682                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.635554                       # average fanout of values written-back
system.cpu.iew.wb_producers                 288386730                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.208172                       # insts written-back per cycle
system.cpu.iew.wb_sent                      389395669                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                337533888                       # number of integer regfile reads
system.cpu.int_regfile_writes               171484459                       # number of integer regfile writes
system.cpu.ipc                               1.592830                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.592830                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            284962      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             201337932     51.58%     51.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               622178      0.16%     51.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   303      0.00%     51.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            61037466     15.64%     67.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 248      0.00%     67.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  128      0.00%     67.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               102290      0.03%     67.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     67.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  840      0.00%     67.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               76642      0.02%     67.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                118      0.00%     67.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd        30300190      7.76%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          194489      0.05%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             100      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult       30022347      7.69%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2709949      0.69%     83.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              458349      0.12%     83.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        61988207     15.88%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1198041      0.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              390334779                       # Type of FU issued
system.cpu.iq.fp_alu_accesses               185708830                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads           371558705                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses    184615382                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes          190279737                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              204340987                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          530775475                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    204539300                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         209208074                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  392732682                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 390334779                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 179                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         6754517                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            577462                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            127                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      8702506                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     121087160                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.223585                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.397726                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12587036     10.40%     10.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9232050      7.62%     18.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4551892      3.76%     21.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             6865783      5.67%     27.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            87850399     72.55%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       121087160                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.217901                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     7838481                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            57                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            177438                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            89887                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             64831530                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1668301                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               131859839                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     45                       # number of misc regfile writes
system.cpu.numCycles                        121301070                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      6                       # Number of system calls
system.cpu.rename.BlockCycles                 7196529                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             483385290                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  12768                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  7819995                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  76511                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                122603                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             833049347                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              395201401                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           494872034                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                 101853416                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                3332932                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 325061                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               3890428                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 11486743                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups         188386294                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        342515705                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1731                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 77                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1745519                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             92                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    418634446                       # The number of ROB reads
system.cpu.rob.rob_writes                   787168617                       # The number of ROB writes
system.cpu.timesIdled                            2665                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           69                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests       741095                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops         3143                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests        1482190                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops             3144                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued        13708                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified          13709                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage             1219                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       246038                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        492378                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  48520428000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             228046                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        51268                       # Transaction distribution
system.membus.trans_dist::CleanEvict           194770                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18294                       # Transaction distribution
system.membus.trans_dist::ReadExResp            18294                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        228046                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       738718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       738718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 738718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port     19046912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total     19046912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19046912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            246340                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  246340    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              246340                       # Request fanout histogram
system.membus.reqLayer2.occupancy           280080096                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy          543918504                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  48520428000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp              679042                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty        589730                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict            398986                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq              17633                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              62053                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             62053                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         679042                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        12126                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2211159                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 2223285                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       258688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     81632960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 81891648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                            265254                       # Total snoops (count)
system.l2bus.snoopTraffic                     3281152                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples            1006349                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.003194                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.056440                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                  1003136     99.68%     99.68% # Request fanout histogram
system.l2bus.snoop_fanout::1                     3212      0.32%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total              1006349                       # Request fanout histogram
system.l2bus.respLayer1.occupancy           884463999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy           1158546792                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4853193                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     48520428000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  48520428000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7833731                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7833731                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7833731                       # number of overall hits
system.cpu.icache.overall_hits::total         7833731                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4723                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4723                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4723                       # number of overall misses
system.cpu.icache.overall_misses::total          4723                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    221248800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    221248800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    221248800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    221248800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7838454                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7838454                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7838454                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7838454                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000603                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000603                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000603                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000603                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46844.971416                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46844.971416                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46844.971416                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46844.971416                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          336                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          681                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          681                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          681                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          681                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         4042                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4042                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4042                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4042                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    185034000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    185034000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    185034000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    185034000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000516                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000516                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000516                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000516                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 45777.832756                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45777.832756                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 45777.832756                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45777.832756                       # average overall mshr miss latency
system.cpu.icache.replacements                   4042                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7833731                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7833731                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4723                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4723                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    221248800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    221248800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7838454                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7838454                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000603                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000603                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46844.971416                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46844.971416                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          681                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          681                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4042                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4042                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    185034000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    185034000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000516                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000516                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 45777.832756                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45777.832756                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  48520428000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  48520428000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6826211                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4042                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1688.820139                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           65                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15680950                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15680950                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  48520428000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  48520428000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  48520428000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     65785097                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         65785097                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     65785097                       # number of overall hits
system.cpu.dcache.overall_hits::total        65785097                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1841622                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1841622                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1841622                       # number of overall misses
system.cpu.dcache.overall_misses::total       1841622                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  59152602366                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  59152602366                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  59152602366                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  59152602366                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     67626719                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     67626719                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     67626719                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     67626719                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.027232                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027232                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.027232                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027232                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32119.839123                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32119.839123                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32119.839123                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32119.839123                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        98297                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1178                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5343                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.397342                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   117.800000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches             19578                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks       538462                       # number of writebacks
system.cpu.dcache.writebacks::total            538462                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1624502                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1624502                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1624502                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1624502                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       217120                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       217120                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       217120                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher       519933                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       737053                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6405877176                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6405877176                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6405877176                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher  15172533912                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21578411088                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003211                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003211                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003211                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010899                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29503.855822                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29503.855822                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29503.855822                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 29181.709782                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29276.607093                       # average overall mshr miss latency
system.cpu.dcache.replacements                 737053                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     64219148                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        64219148                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1763315                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1763315                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  57031293200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  57031293200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     65982463                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     65982463                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026724                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026724                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32343.224665                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32343.224665                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1608208                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1608208                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       155107                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       155107                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4578416400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4578416400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002351                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002351                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29517.793523                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29517.793523                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1565949                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1565949                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        78307                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        78307                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2121309166                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2121309166                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1644256                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1644256                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.047625                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047625                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 27089.649278                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27089.649278                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16294                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16294                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        62013                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        62013                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1827460776                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1827460776                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.037715                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037715                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 29468.994824                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29468.994824                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher       519933                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total       519933                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher  15172533912                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total  15172533912                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 29181.709782                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 29181.709782                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  48520428000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  48520428000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            66488225                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            737053                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             90.208201                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   272.450171                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   751.549829                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.266065                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.733935                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          640                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          478                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          158                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          274                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           97                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.625000                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         135990491                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        135990491                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  48520428000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1634                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          150131                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher       352045                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              503810                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1634                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         150131                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher       352045                       # number of overall hits
system.l2cache.overall_hits::total             503810                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2408                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         66989                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher       167888                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            237285                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2408                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        66989                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher       167888                       # number of overall misses
system.l2cache.overall_misses::total           237285                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    166398800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   4801188000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher  11756084917                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  16723671717                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    166398800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   4801188000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher  11756084917                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  16723671717                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         4042                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       217120                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher       519933                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          741095                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         4042                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       217120                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher       519933                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         741095                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.595745                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.308534                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.322903                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.320182                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.595745                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.308534                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.322903                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.320182                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 69102.491694                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 71671.289316                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 70023.378187                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 70479.262140                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 69102.491694                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 71671.289316                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 70023.378187                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 70479.262140                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                   91                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks          51268                       # number of writebacks
system.l2cache.writebacks::total                51268                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           66                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher         1277                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total           1343                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           66                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher         1277                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total          1343                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2408                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        66923                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher       166611                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       235942                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2408                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        66923                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher       166611                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher        10398                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       246340                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    147134800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   4262702400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher  10360221816                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  14770059016                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    147134800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   4262702400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher  10360221816                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher    662067626                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  15432126642                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.595745                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.308230                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.320447                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.318369                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.595745                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.308230                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.320447                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.332400                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 61102.491694                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63695.626317                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62182.099717                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 62600.380670                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 61102.491694                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63695.626317                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62182.099717                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 63672.593383                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 62645.638719                       # average overall mshr miss latency
system.l2cache.replacements                    247621                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks       538462                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       538462                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks       538462                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       538462                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks         1529                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         1529                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher        10398                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total        10398                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher    662067626                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total    662067626                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 63672.593383                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 63672.593383                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data        43707                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::.cpu.dcache.prefetcher           40                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            43747                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        18306                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          18306                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   1366939600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   1366939600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        62013                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.dcache.prefetcher           40                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        62053                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.295196                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.295006                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 74671.670491                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 74671.670491                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data           12                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total           12                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data        18294                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        18294                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   1219888800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   1219888800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.295003                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.294812                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 66682.453263                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 66682.453263                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1634                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data       106424                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher       352005                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       460063                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2408                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        48683                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher       167888                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total       218979                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    166398800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   3434248400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher  11756084917                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  15356732117                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         4042                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       155107                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher       519893                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       679042                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.595745                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.313867                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.322928                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.322482                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 69102.491694                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 70543.072530                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 70023.378187                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 70128.789140                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data           54                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher         1277                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total         1331                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2408                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        48629                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       166611                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total       217648                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    147134800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   3042813600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher  10360221816                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  13550170216                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.595745                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.313519                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.320472                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.320522                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 61102.491694                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 62571.996134                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62182.099717                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 62257.269610                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  48520428000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  48520428000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                1507492                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               247621                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 6.087900                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.539706                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    30.476800                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1616.066117                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  2062.672381                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   374.244996                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003061                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.007441                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.394547                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.503582                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.091368                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         2932                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         1164                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1         1342                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1585                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          655                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          417                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.715820                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.284180                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             12104941                       # Number of tag accesses
system.l2cache.tags.data_accesses            12104941                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  48520428000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          154112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         4283072                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher     10663104                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher       665472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            15765760                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       154112                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         154112                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      3281152                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          3281152                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2408                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            66923                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher       166611                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher        10398                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               246340                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         51268                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               51268                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            3176229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           88273582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    219765250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     13715295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              324930357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       3176229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           3176229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        67624136                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              67624136                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        67624136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           3176229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          88273582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    219765250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     13715295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             392554493                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                54457050800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              221774016                       # Simulator instruction rate (inst/s)
host_mem_usage                                4428100                       # Number of bytes of host memory used
host_op_rate                                442594549                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.89                       # Real time elapsed on the host
host_tick_rate                              104793641                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   197640906                       # Number of instructions simulated
sim_ops                                     394457644                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000093                       # Number of seconds simulated
sim_ticks                                    93397600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                36982                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1634                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             38395                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8621                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           36982                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            28361                       # Number of indirect misses.
system.cpu.branchPred.lookups                   41827                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1467                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1290                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    185541                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   101483                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1844                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      34234                       # Number of branches committed
system.cpu.commit.bw_lim_events                 58110                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             382                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           39600                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               149145                       # Number of instructions committed
system.cpu.commit.committedOps                 287924                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       184936                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.556885                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.817638                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        98863     53.46%     53.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         9926      5.37%     58.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         8553      4.62%     63.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         9484      5.13%     68.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        58110     31.42%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       184936                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2634                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1152                       # Number of function calls committed.
system.cpu.commit.int_insts                    285784                       # Number of committed integer instructions.
system.cpu.commit.loads                         42504                       # Number of loads committed
system.cpu.commit.membars                         168                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1169      0.41%      0.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           221601     76.97%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              12      0.00%     77.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              189      0.07%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            136      0.05%     77.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.08%     77.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             120      0.04%     77.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             185      0.06%     77.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             272      0.09%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            200      0.07%     77.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           115      0.04%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           41678     14.48%     92.35% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          20653      7.17%     99.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          826      0.29%     99.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          544      0.19%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            287924                       # Class of committed instruction
system.cpu.commit.refs                          63701                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      149145                       # Number of Instructions Simulated
system.cpu.committedOps                        287924                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.565550                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.565550                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          314                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          164                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          538                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            34                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 71301                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 340845                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    32212                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     88258                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1865                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  3003                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       46066                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           279                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       22848                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            31                       # TLB misses on write requests
system.cpu.fetch.Branches                       41827                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     22479                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        158344                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   510                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         182208                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  211                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1265                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    3730                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179135                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              34948                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              10088                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.780354                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             196639                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.807185                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.910909                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   100069     50.89%     50.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2943      1.50%     52.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     6943      3.53%     55.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     8202      4.17%     60.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    78482     39.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               196639                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      4008                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2498                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     16051600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     16051200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     16051600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     16051600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     16051600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     16051600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        50800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        50000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        54800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        54800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        55200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        55200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       137200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       134400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       137600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       132800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      6930000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      7012000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      6965600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      7005600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      125085200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           36855                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2215                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    35886                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.337769                       # Inst execution rate
system.cpu.iew.exec_refs                        68951                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      22842                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   27663                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 48164                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                339                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                56                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                24041                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              327503                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 46109                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2317                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                312361                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    119                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   515                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1865                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   756                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            18                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             4237                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         5662                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2844                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             23                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1935                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            280                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    344720                       # num instructions consuming a value
system.cpu.iew.wb_count                        310778                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.662993                       # average fanout of values written-back
system.cpu.iew.wb_producers                    228547                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.330989                       # insts written-back per cycle
system.cpu.iew.wb_sent                         311517                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   444773                       # number of integer regfile reads
system.cpu.int_regfile_writes                  248633                       # number of integer regfile writes
system.cpu.ipc                               0.638753                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.638753                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1965      0.62%      0.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                240771     76.51%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   13      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   239      0.08%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 258      0.08%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 292      0.09%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  151      0.05%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  373      0.12%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  366      0.12%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 238      0.08%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                227      0.07%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                45417     14.43%     92.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               22490      7.15%     99.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1213      0.39%     99.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            662      0.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 314675                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3807                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7637                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3611                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               6468                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 308903                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             819340                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       307167                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            360647                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     326792                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    314675                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 711                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           39589                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               985                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            329                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        52886                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        196639                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.600267                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.675328                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               90516     46.03%     46.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               13812      7.02%     53.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               21676     11.02%     64.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               25029     12.73%     76.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               45606     23.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          196639                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.347679                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       22690                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           261                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               845                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2372                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                48164                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               24041                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  149415                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           233494                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      4                       # Number of system calls
system.cpu.rename.BlockCycles                   61253                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                328465                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1501                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    33922                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    725                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   431                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                854621                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 336260                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              381375                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     88812                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3647                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1865                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  7369                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    52934                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              6103                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           484741                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3418                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                150                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      7202                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            164                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       454350                       # The number of ROB reads
system.cpu.rob.rob_writes                      666836                       # The number of ROB writes
system.cpu.timesIdled                             344                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1690                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           11                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           3379                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               11                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          208                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            208                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               48                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1729                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3196                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     93397600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1439                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            9                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1720                       # Transaction distribution
system.membus.trans_dist::ReadExReq                28                       # Transaction distribution
system.membus.trans_dist::ReadExResp               28                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1439                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         4663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         4663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        94464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        94464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   94464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1467                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1467    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1467                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1299274                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3170226                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     93397600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1647                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           402                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2934                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                317                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 42                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                42                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1648                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1570                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3498                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    5068                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        33472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        99776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   133248                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              1964                       # Total snoops (count)
system.l2bus.snoopTraffic                         576                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               3654                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.003284                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.057220                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     3642     99.67%     99.67% # Request fanout histogram
system.l2bus.snoop_fanout::1                       12      0.33%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 3654                       # Request fanout histogram
system.l2bus.respLayer1.occupancy             1399200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.5                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1759754                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              627600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.7                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        93397600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     93397600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        21839                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            21839                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        21839                       # number of overall hits
system.cpu.icache.overall_hits::total           21839                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          640                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            640                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          640                       # number of overall misses
system.cpu.icache.overall_misses::total           640                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     36706000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36706000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     36706000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36706000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        22479                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        22479                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        22479                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        22479                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.028471                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.028471                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.028471                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.028471                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57353.125000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57353.125000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57353.125000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57353.125000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          141                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    70.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          116                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          116                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          116                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          116                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          524                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          524                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          524                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          524                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     30843600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30843600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     30843600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30843600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023311                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023311                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023311                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023311                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58861.832061                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58861.832061                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58861.832061                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58861.832061                       # average overall mshr miss latency
system.cpu.icache.replacements                    523                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        21839                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           21839                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          640                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           640                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     36706000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36706000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        22479                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        22479                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.028471                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.028471                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57353.125000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57353.125000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          116                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          116                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          524                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          524                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     30843600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30843600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023311                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023311                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58861.832061                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58861.832061                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     93397600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     93397600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1111770                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               779                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1427.175866                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             45481                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            45481                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     93397600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     93397600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     93397600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        61137                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            61137                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        61137                       # number of overall hits
system.cpu.dcache.overall_hits::total           61137                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1762                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1762                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1762                       # number of overall misses
system.cpu.dcache.overall_misses::total          1762                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    106022800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    106022800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    106022800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    106022800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        62899                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        62899                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        62899                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        62899                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028013                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028013                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028013                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028013                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60171.850170                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60171.850170                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60171.850170                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60171.850170                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1370                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          251                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.928571                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          251                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                30                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          393                       # number of writebacks
system.cpu.dcache.writebacks::total               393                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          892                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          892                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          892                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          892                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          870                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          870                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          870                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          296                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1166                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     53643200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     53643200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     53643200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher     11314553                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     64957753                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013832                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013832                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013832                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018538                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61658.850575                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61658.850575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61658.850575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 38224.841216                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55709.908233                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1166                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        39977                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           39977                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1719                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1719                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    103894000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    103894000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        41696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        41696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.041227                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041227                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60438.627109                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60438.627109                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          891                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          891                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          828                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          828                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     51555200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     51555200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019858                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019858                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62264.734300                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62264.734300                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        21160                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          21160                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           43                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           43                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2128800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2128800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        21203                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        21203                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002028                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002028                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49506.976744                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49506.976744                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           42                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2088000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2088000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001981                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001981                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49714.285714                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49714.285714                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          296                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          296                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher     11314553                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total     11314553                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 38224.841216                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 38224.841216                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     93397600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     93397600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              600342                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2190                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            274.128767                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   565.145290                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   458.854710                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.551900                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.448100                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          328                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          696                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          519                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.320312                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            126964                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           126964                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     93397600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              99                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             127                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          137                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 363                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             99                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            127                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          137                       # number of overall hits
system.l2cache.overall_hits::total                363                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           425                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           743                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher          159                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1327                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          425                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          743                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher          159                       # number of overall misses
system.l2cache.overall_misses::total             1327                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     29377200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     51498400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      9939489                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     90815089                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     29377200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     51498400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      9939489                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     90815089                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          524                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          870                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher          296                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1690                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          524                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          870                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher          296                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1690                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.811069                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.854023                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.537162                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.785207                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.811069                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.854023                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.537162                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.785207                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 69122.823529                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69311.440108                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 62512.509434                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68436.389601                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 69122.823529                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69311.440108                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 62512.509434                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68436.389601                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              9                       # number of writebacks
system.l2cache.writebacks::total                    9                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           46                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             46                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           46                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            46                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          425                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          743                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher          113                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1281                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          425                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          743                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher          113                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          187                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1468                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     25985200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     45554400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      6638307                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     78177907                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     25985200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     45554400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      6638307                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     12015037                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     90192944                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.811069                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.854023                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.381757                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.757988                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.811069                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.854023                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.381757                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.868639                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 61141.647059                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61311.440108                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58746.079646                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 61028.811085                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 61141.647059                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61311.440108                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58746.079646                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 64251.534759                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 61439.335150                       # average overall mshr miss latency
system.l2cache.replacements                      1647                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          393                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          393                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          393                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          393                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           92                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           92                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          187                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          187                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     12015037                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     12015037                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 64251.534759                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 64251.534759                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data           14                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               14                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           28                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             28                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1918800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1918800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           42                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           42                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.666667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68528.571429                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68528.571429                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           28                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           28                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1694800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1694800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60528.571429                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60528.571429                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           99                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          113                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          137                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          349                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          425                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          715                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher          159                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1299                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     29377200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     49579600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      9939489                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     88896289                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          524                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          828                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          296                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1648                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.811069                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.863527                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.537162                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.788228                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 69122.823529                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69342.097902                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 62512.509434                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68434.402617                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           46                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           46                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          425                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          715                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher          113                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1253                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     25985200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     43859600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      6638307                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     76483107                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.811069                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.863527                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.381757                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.760316                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 61141.647059                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61342.097902                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58746.079646                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61039.989625                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     93397600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     93397600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  11141                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 5743                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.939927                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   131.826022                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   441.617872                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1135.632459                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  2264.509768                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   122.413879                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.032184                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.107817                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.277254                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.552859                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.029886                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         2077                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2019                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           27                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          394                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1656                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          202                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         1075                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          742                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.507080                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.492920                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                28679                       # Number of tag accesses
system.l2cache.tags.data_accesses               28679                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     93397600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           27136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           47552                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         7232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        11968                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               93888                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        27136                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          27136                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          576                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              576                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              424                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              743                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher          113                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          187                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1467                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             9                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   9                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          290542798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          509135138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     77432397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher    128140338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             1005250670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     290542798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         290542798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         6167182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               6167182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         6167182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         290542798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         509135138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     77432397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher    128140338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1011417852                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
