// Seed: 1870081957
module module_0 ();
  bit id_1;
  assign id_1 = id_1;
  always @(posedge -1 == id_1) id_1 = #1 1 == id_1;
  wire id_2;
  wire id_3;
  assign id_2 = id_1;
endmodule
module module_0 (
    output uwire id_0,
    input tri id_1,
    output tri id_2,
    input wire id_3,
    input supply1 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply0 module_1,
    input uwire id_8,
    input tri0 id_9
);
  module_0 modCall_1 ();
endmodule
