

================================================================
== Vivado HLS Report for 'AttentionMatmulWrite'
================================================================
* Date:           Fri Jan 13 09:13:29 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_project
* Solution:       solution_1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.371|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  132|  8196|  132|  8196|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+------------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+-----+------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |  129|  8193|         3|          1|          1| 128 ~ 8192 |    yes   |
        +----------+-----+------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%out_data_14_V_1 = alloca i32"   --->   Operation 7 'alloca' 'out_data_14_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%out_data_15_V_1 = alloca i32"   --->   Operation 8 'alloca' 'out_data_15_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_data_14_V_2 = alloca i32"   --->   Operation 9 'alloca' 'out_data_14_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_data_15_V_2 = alloca i32"   --->   Operation 10 'alloca' 'out_data_15_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_data_14_V_3 = alloca i32"   --->   Operation 11 'alloca' 'out_data_14_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out_data_15_V_3 = alloca i32"   --->   Operation 12 'alloca' 'out_data_15_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_data_14_V_4 = alloca i32"   --->   Operation 13 'alloca' 'out_data_14_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%out_data_15_V_4 = alloca i32"   --->   Operation 14 'alloca' 'out_data_15_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%out_data_14_V_5 = alloca i32"   --->   Operation 15 'alloca' 'out_data_14_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%out_data_15_V_5 = alloca i32"   --->   Operation 16 'alloca' 'out_data_15_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%out_data_14_V_6 = alloca i32"   --->   Operation 17 'alloca' 'out_data_14_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%out_data_15_V_6 = alloca i32"   --->   Operation 18 'alloca' 'out_data_15_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%out_data_14_V_7 = alloca i32"   --->   Operation 19 'alloca' 'out_data_14_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%out_data_15_V_7 = alloca i32"   --->   Operation 20 'alloca' 'out_data_15_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%out_data_14_V_8 = alloca i32"   --->   Operation 21 'alloca' 'out_data_14_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%out_data_15_V_8 = alloca i32"   --->   Operation 22 'alloca' 'out_data_15_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.83ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_n_r_V_V)" [src/modules.hpp:1063]   --->   Operation 23 'read' 'tmp_V' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (1.83ns)   --->   "%tmp_V_53 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_n_c_V_V)" [src/modules.hpp:1064]   --->   Operation 24 'read' 'tmp_V_53' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln302 = trunc i32 %tmp_V to i16" [src/modules.hpp:1073]   --->   Operation 25 'trunc' 'trunc_ln302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln302_1 = trunc i32 %tmp_V_53 to i16" [src/modules.hpp:1073]   --->   Operation 26 'trunc' 'trunc_ln302_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lhs_V = zext i16 %trunc_ln302 to i32" [src/modules.hpp:1073]   --->   Operation 27 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%rhs_V = zext i16 %trunc_ln302_1 to i32" [src/modules.hpp:1073]   --->   Operation 28 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.53ns) (root node of the DSP)   --->   "%ret_V = mul i32 %rhs_V, %lhs_V" [src/modules.hpp:1073]   --->   Operation 29 'mul' 'ret_V' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln6 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V, i32 4, i32 19)" [src/modules.hpp:1073]   --->   Operation 30 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_V_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %ret_V, i32 1, i32 31)" [src/modules.hpp:1083]   --->   Operation 31 'partselect' 'ret_V_3' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.69>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1800, i32 0, i32 0, [1 x i8]* @p_str1801, [1 x i8]* @p_str1802, [1 x i8]* @p_str1803, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1804, [1 x i8]* @p_str1805)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1793, i32 0, i32 0, [1 x i8]* @p_str1794, [1 x i8]* @p_str1795, [1 x i8]* @p_str1796, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1797, [1 x i8]* @p_str1798)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_n_c_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str442, i32 0, i32 0, [1 x i8]* @p_str443, [1 x i8]* @p_str444, [1 x i8]* @p_str445, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str446, [1 x i8]* @p_str447)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_n_r_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str435, i32 0, i32 0, [1 x i8]* @p_str436, [1 x i8]* @p_str437, [1 x i8]* @p_str438, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str439, [1 x i8]* @p_str440)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str407, i32 0, i32 0, [1 x i8]* @p_str408, [1 x i8]* @p_str409, [1 x i8]* @p_str410, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str411, [1 x i8]* @p_str412)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str400, i32 0, i32 0, [1 x i8]* @p_str401, [1 x i8]* @p_str402, [1 x i8]* @p_str403, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str404, [1 x i8]* @p_str405)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str393, i32 0, i32 0, [1 x i8]* @p_str394, [1 x i8]* @p_str395, [1 x i8]* @p_str396, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str397, [1 x i8]* @p_str398)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str386, i32 0, i32 0, [1 x i8]* @p_str387, [1 x i8]* @p_str388, [1 x i8]* @p_str389, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str390, [1 x i8]* @p_str391)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str379, i32 0, i32 0, [1 x i8]* @p_str380, [1 x i8]* @p_str381, [1 x i8]* @p_str382, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str383, [1 x i8]* @p_str384)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_s = call i512 @_ssdm_op_BitConcatenate.i512.i448.i32.i32(i448 0, i32 %tmp_V_53, i32 %tmp_V)" [src/modules.hpp:1069]   --->   Operation 41 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.85ns)   --->   "%temp_user_V = add i16 1, %trunc_ln6" [src/modules.hpp:1073]   --->   Operation 42 'add' 'temp_user_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %p_Result_s, i8 4, i8 16, i16 %temp_user_V, i1 false)" [src/modules.hpp:1074]   --->   Operation 43 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ret_V_1 = zext i31 %ret_V_3 to i32" [src/modules.hpp:1083]   --->   Operation 44 'zext' 'ret_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.00ns)   --->   "%ret_V_2 = add i32 -1, %ret_V_1" [src/modules.hpp:1105]   --->   Operation 45 'add' 'ret_V_2' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.65ns)   --->   "br label %1" [src/modules.hpp:1083]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.28>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%i_op_assign = phi i31 [ 0, %0 ], [ %i, %hls_label_25_end ]"   --->   Operation 47 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.99ns)   --->   "%icmp_ln1083 = icmp eq i31 %i_op_assign, %ret_V_3" [src/modules.hpp:1083]   --->   Operation 48 'icmp' 'icmp_ln1083' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.00ns)   --->   "%i = add i31 %i_op_assign, 1" [src/modules.hpp:1083]   --->   Operation 49 'add' 'i' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1083, label %2, label %hls_label_25_begin" [src/modules.hpp:1083]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%index = trunc i31 %i_op_assign to i3" [src/modules.hpp:1083]   --->   Operation 51 'trunc' 'index' <Predicate = (!icmp_ln1083)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln302 = zext i31 %i_op_assign to i32" [src/modules.hpp:1083]   --->   Operation 52 'zext' 'zext_ln302' <Predicate = (!icmp_ln1083)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.58ns)   --->   "%icmp_ln1097 = icmp eq i3 %index, -1" [src/modules.hpp:1097]   --->   Operation 53 'icmp' 'icmp_ln1097' <Predicate = (!icmp_ln1083)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1097, label %.preheader.0, label %hls_label_25_end" [src/modules.hpp:1097]   --->   Operation 54 'br' <Predicate = (!icmp_ln1083)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.99ns)   --->   "%temp_last_V = icmp eq i32 %zext_ln302, %ret_V_2" [src/modules.hpp:1105]   --->   Operation 55 'icmp' 'temp_last_V' <Predicate = (!icmp_ln1083 & icmp_ln1097)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.83>
ST_4 : Operation 56 [1/1] (1.83ns)   --->   "%tmp_V_54 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_0_V_V)" [src/modules.hpp:1093]   --->   Operation 56 'read' 'tmp_V_54' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 57 [1/1] (1.83ns)   --->   "%tmp_V_55 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_1_V_V)" [src/modules.hpp:1093]   --->   Operation 57 'read' 'tmp_V_55' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 4.21>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%out_data_14_V_1_loa = load i32* %out_data_14_V_1" [src/modules.hpp:1093]   --->   Operation 58 'load' 'out_data_14_V_1_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%out_data_15_V_1_loa = load i32* %out_data_15_V_1" [src/modules.hpp:1093]   --->   Operation 59 'load' 'out_data_15_V_1_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%out_data_14_V_2_loa = load i32* %out_data_14_V_2" [src/modules.hpp:1093]   --->   Operation 60 'load' 'out_data_14_V_2_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%out_data_15_V_2_loa = load i32* %out_data_15_V_2" [src/modules.hpp:1093]   --->   Operation 61 'load' 'out_data_15_V_2_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%out_data_14_V_3_loa = load i32* %out_data_14_V_3" [src/modules.hpp:1093]   --->   Operation 62 'load' 'out_data_14_V_3_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%out_data_15_V_3_loa = load i32* %out_data_15_V_3" [src/modules.hpp:1093]   --->   Operation 63 'load' 'out_data_15_V_3_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%out_data_14_V_4_loa = load i32* %out_data_14_V_4" [src/modules.hpp:1093]   --->   Operation 64 'load' 'out_data_14_V_4_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%out_data_15_V_4_loa = load i32* %out_data_15_V_4" [src/modules.hpp:1093]   --->   Operation 65 'load' 'out_data_15_V_4_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%out_data_14_V_5_loa = load i32* %out_data_14_V_5" [src/modules.hpp:1093]   --->   Operation 66 'load' 'out_data_14_V_5_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%out_data_15_V_5_loa = load i32* %out_data_15_V_5" [src/modules.hpp:1093]   --->   Operation 67 'load' 'out_data_15_V_5_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%out_data_14_V_6_loa = load i32* %out_data_14_V_6" [src/modules.hpp:1093]   --->   Operation 68 'load' 'out_data_14_V_6_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%out_data_15_V_6_loa = load i32* %out_data_15_V_6" [src/modules.hpp:1093]   --->   Operation 69 'load' 'out_data_15_V_6_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%out_data_14_V_7_loa = load i32* %out_data_14_V_7" [src/modules.hpp:1093]   --->   Operation 70 'load' 'out_data_14_V_7_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%out_data_15_V_7_loa = load i32* %out_data_15_V_7" [src/modules.hpp:1093]   --->   Operation 71 'load' 'out_data_15_V_7_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%out_data_14_V_8_loa = load i32* %out_data_14_V_8" [src/modules.hpp:1093]   --->   Operation 72 'load' 'out_data_14_V_8_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%out_data_15_V_8_loa = load i32* %out_data_15_V_8" [src/modules.hpp:1093]   --->   Operation 73 'load' 'out_data_15_V_8_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str35)" [src/modules.hpp:1083]   --->   Operation 74 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 128, i32 8192, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:1084]   --->   Operation 75 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:1085]   --->   Operation 76 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.58ns)   --->   "%icmp_ln180 = icmp eq i3 %index, -2" [src/modules.hpp:1093]   --->   Operation 77 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node out_data_14_V_10)   --->   "%out_data_14_V = select i1 %icmp_ln180, i32 %out_data_14_V_8_loa, i32 %tmp_V_54" [src/modules.hpp:1093]   --->   Operation 78 'select' 'out_data_14_V' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.58ns)   --->   "%icmp_ln180_1 = icmp eq i3 %index, -3" [src/modules.hpp:1093]   --->   Operation 79 'icmp' 'icmp_ln180_1' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_14_V_10 = select i1 %icmp_ln180_1, i32 %out_data_14_V_8_loa, i32 %out_data_14_V" [src/modules.hpp:1093]   --->   Operation 80 'select' 'out_data_14_V_10' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.58ns)   --->   "%icmp_ln180_2 = icmp eq i3 %index, -4" [src/modules.hpp:1093]   --->   Operation 81 'icmp' 'icmp_ln180_2' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node out_data_14_V_12)   --->   "%out_data_14_V_11 = select i1 %icmp_ln180_2, i32 %out_data_14_V_8_loa, i32 %out_data_14_V_10" [src/modules.hpp:1093]   --->   Operation 82 'select' 'out_data_14_V_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.58ns)   --->   "%icmp_ln180_3 = icmp eq i3 %index, 3" [src/modules.hpp:1093]   --->   Operation 83 'icmp' 'icmp_ln180_3' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_14_V_12 = select i1 %icmp_ln180_3, i32 %out_data_14_V_8_loa, i32 %out_data_14_V_11" [src/modules.hpp:1093]   --->   Operation 84 'select' 'out_data_14_V_12' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.58ns)   --->   "%icmp_ln180_4 = icmp eq i3 %index, 2" [src/modules.hpp:1093]   --->   Operation 85 'icmp' 'icmp_ln180_4' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node out_data_14_V_14)   --->   "%out_data_14_V_13 = select i1 %icmp_ln180_4, i32 %out_data_14_V_8_loa, i32 %out_data_14_V_12" [src/modules.hpp:1093]   --->   Operation 86 'select' 'out_data_14_V_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.58ns)   --->   "%icmp_ln180_5 = icmp eq i3 %index, 1" [src/modules.hpp:1093]   --->   Operation 87 'icmp' 'icmp_ln180_5' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_14_V_14 = select i1 %icmp_ln180_5, i32 %out_data_14_V_8_loa, i32 %out_data_14_V_13" [src/modules.hpp:1093]   --->   Operation 88 'select' 'out_data_14_V_14' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.58ns)   --->   "%icmp_ln180_6 = icmp eq i3 %index, 0" [src/modules.hpp:1093]   --->   Operation 89 'icmp' 'icmp_ln180_6' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_14_V_15 = select i1 %icmp_ln180_6, i32 %out_data_14_V_8_loa, i32 %out_data_14_V_14" [src/modules.hpp:1093]   --->   Operation 90 'select' 'out_data_14_V_15' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node out_data_14_V_17)   --->   "%out_data_14_V_16 = select i1 %icmp_ln180, i32 %tmp_V_54, i32 %out_data_14_V_7_loa" [src/modules.hpp:1093]   --->   Operation 91 'select' 'out_data_14_V_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_14_V_17 = select i1 %icmp_ln180_1, i32 %out_data_14_V_7_loa, i32 %out_data_14_V_16" [src/modules.hpp:1093]   --->   Operation 92 'select' 'out_data_14_V_17' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node out_data_14_V_19)   --->   "%out_data_14_V_18 = select i1 %icmp_ln180_2, i32 %out_data_14_V_7_loa, i32 %out_data_14_V_17" [src/modules.hpp:1093]   --->   Operation 93 'select' 'out_data_14_V_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_14_V_19 = select i1 %icmp_ln180_3, i32 %out_data_14_V_7_loa, i32 %out_data_14_V_18" [src/modules.hpp:1093]   --->   Operation 94 'select' 'out_data_14_V_19' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node out_data_14_V_21)   --->   "%out_data_14_V_20 = select i1 %icmp_ln180_4, i32 %out_data_14_V_7_loa, i32 %out_data_14_V_19" [src/modules.hpp:1093]   --->   Operation 95 'select' 'out_data_14_V_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_14_V_21 = select i1 %icmp_ln180_5, i32 %out_data_14_V_7_loa, i32 %out_data_14_V_20" [src/modules.hpp:1093]   --->   Operation 96 'select' 'out_data_14_V_21' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_14_V_22 = select i1 %icmp_ln180_6, i32 %out_data_14_V_7_loa, i32 %out_data_14_V_21" [src/modules.hpp:1093]   --->   Operation 97 'select' 'out_data_14_V_22' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node out_data_14_V_24)   --->   "%out_data_14_V_23 = select i1 %icmp_ln180_1, i32 %tmp_V_54, i32 %out_data_14_V_6_loa" [src/modules.hpp:1093]   --->   Operation 98 'select' 'out_data_14_V_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_14_V_24 = select i1 %icmp_ln180_2, i32 %out_data_14_V_6_loa, i32 %out_data_14_V_23" [src/modules.hpp:1093]   --->   Operation 99 'select' 'out_data_14_V_24' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node out_data_14_V_26)   --->   "%out_data_14_V_25 = select i1 %icmp_ln180_3, i32 %out_data_14_V_6_loa, i32 %out_data_14_V_24" [src/modules.hpp:1093]   --->   Operation 100 'select' 'out_data_14_V_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_14_V_26 = select i1 %icmp_ln180_4, i32 %out_data_14_V_6_loa, i32 %out_data_14_V_25" [src/modules.hpp:1093]   --->   Operation 101 'select' 'out_data_14_V_26' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node out_data_14_V_28)   --->   "%out_data_14_V_27 = select i1 %icmp_ln180_5, i32 %out_data_14_V_6_loa, i32 %out_data_14_V_26" [src/modules.hpp:1093]   --->   Operation 102 'select' 'out_data_14_V_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_14_V_28 = select i1 %icmp_ln180_6, i32 %out_data_14_V_6_loa, i32 %out_data_14_V_27" [src/modules.hpp:1093]   --->   Operation 103 'select' 'out_data_14_V_28' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node out_data_14_V_30)   --->   "%out_data_14_V_29 = select i1 %icmp_ln180_2, i32 %tmp_V_54, i32 %out_data_14_V_5_loa" [src/modules.hpp:1093]   --->   Operation 104 'select' 'out_data_14_V_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_14_V_30 = select i1 %icmp_ln180_3, i32 %out_data_14_V_5_loa, i32 %out_data_14_V_29" [src/modules.hpp:1093]   --->   Operation 105 'select' 'out_data_14_V_30' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node out_data_14_V_32)   --->   "%out_data_14_V_31 = select i1 %icmp_ln180_4, i32 %out_data_14_V_5_loa, i32 %out_data_14_V_30" [src/modules.hpp:1093]   --->   Operation 106 'select' 'out_data_14_V_31' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_14_V_32 = select i1 %icmp_ln180_5, i32 %out_data_14_V_5_loa, i32 %out_data_14_V_31" [src/modules.hpp:1093]   --->   Operation 107 'select' 'out_data_14_V_32' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_14_V_33 = select i1 %icmp_ln180_6, i32 %out_data_14_V_5_loa, i32 %out_data_14_V_32" [src/modules.hpp:1093]   --->   Operation 108 'select' 'out_data_14_V_33' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node out_data_14_V_35)   --->   "%out_data_14_V_34 = select i1 %icmp_ln180_3, i32 %tmp_V_54, i32 %out_data_14_V_4_loa" [src/modules.hpp:1093]   --->   Operation 109 'select' 'out_data_14_V_34' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_14_V_35 = select i1 %icmp_ln180_4, i32 %out_data_14_V_4_loa, i32 %out_data_14_V_34" [src/modules.hpp:1093]   --->   Operation 110 'select' 'out_data_14_V_35' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node out_data_14_V_37)   --->   "%out_data_14_V_36 = select i1 %icmp_ln180_5, i32 %out_data_14_V_4_loa, i32 %out_data_14_V_35" [src/modules.hpp:1093]   --->   Operation 111 'select' 'out_data_14_V_36' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_14_V_37 = select i1 %icmp_ln180_6, i32 %out_data_14_V_4_loa, i32 %out_data_14_V_36" [src/modules.hpp:1093]   --->   Operation 112 'select' 'out_data_14_V_37' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node out_data_14_V_39)   --->   "%out_data_14_V_38 = select i1 %icmp_ln180_4, i32 %tmp_V_54, i32 %out_data_14_V_3_loa" [src/modules.hpp:1093]   --->   Operation 113 'select' 'out_data_14_V_38' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_14_V_39 = select i1 %icmp_ln180_5, i32 %out_data_14_V_3_loa, i32 %out_data_14_V_38" [src/modules.hpp:1093]   --->   Operation 114 'select' 'out_data_14_V_39' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_14_V_40 = select i1 %icmp_ln180_6, i32 %out_data_14_V_3_loa, i32 %out_data_14_V_39" [src/modules.hpp:1093]   --->   Operation 115 'select' 'out_data_14_V_40' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node out_data_14_V_42)   --->   "%out_data_14_V_41 = select i1 %icmp_ln180_5, i32 %tmp_V_54, i32 %out_data_14_V_2_loa" [src/modules.hpp:1093]   --->   Operation 116 'select' 'out_data_14_V_41' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_14_V_42 = select i1 %icmp_ln180_6, i32 %out_data_14_V_2_loa, i32 %out_data_14_V_41" [src/modules.hpp:1093]   --->   Operation 117 'select' 'out_data_14_V_42' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.44ns)   --->   "%out_data_14_V_43 = select i1 %icmp_ln180_6, i32 %tmp_V_54, i32 %out_data_14_V_1_loa" [src/modules.hpp:1093]   --->   Operation 118 'select' 'out_data_14_V_43' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node out_data_15_V_10)   --->   "%out_data_15_V = select i1 %icmp_ln180, i32 %out_data_15_V_8_loa, i32 %tmp_V_55" [src/modules.hpp:1093]   --->   Operation 119 'select' 'out_data_15_V' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_15_V_10 = select i1 %icmp_ln180_1, i32 %out_data_15_V_8_loa, i32 %out_data_15_V" [src/modules.hpp:1093]   --->   Operation 120 'select' 'out_data_15_V_10' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node out_data_15_V_12)   --->   "%out_data_15_V_11 = select i1 %icmp_ln180_2, i32 %out_data_15_V_8_loa, i32 %out_data_15_V_10" [src/modules.hpp:1093]   --->   Operation 121 'select' 'out_data_15_V_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_15_V_12 = select i1 %icmp_ln180_3, i32 %out_data_15_V_8_loa, i32 %out_data_15_V_11" [src/modules.hpp:1093]   --->   Operation 122 'select' 'out_data_15_V_12' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node out_data_15_V_14)   --->   "%out_data_15_V_13 = select i1 %icmp_ln180_4, i32 %out_data_15_V_8_loa, i32 %out_data_15_V_12" [src/modules.hpp:1093]   --->   Operation 123 'select' 'out_data_15_V_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_15_V_14 = select i1 %icmp_ln180_5, i32 %out_data_15_V_8_loa, i32 %out_data_15_V_13" [src/modules.hpp:1093]   --->   Operation 124 'select' 'out_data_15_V_14' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_15_V_15 = select i1 %icmp_ln180_6, i32 %out_data_15_V_8_loa, i32 %out_data_15_V_14" [src/modules.hpp:1093]   --->   Operation 125 'select' 'out_data_15_V_15' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node out_data_15_V_17)   --->   "%out_data_15_V_16 = select i1 %icmp_ln180, i32 %tmp_V_55, i32 %out_data_15_V_7_loa" [src/modules.hpp:1093]   --->   Operation 126 'select' 'out_data_15_V_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_15_V_17 = select i1 %icmp_ln180_1, i32 %out_data_15_V_7_loa, i32 %out_data_15_V_16" [src/modules.hpp:1093]   --->   Operation 127 'select' 'out_data_15_V_17' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node out_data_15_V_19)   --->   "%out_data_15_V_18 = select i1 %icmp_ln180_2, i32 %out_data_15_V_7_loa, i32 %out_data_15_V_17" [src/modules.hpp:1093]   --->   Operation 128 'select' 'out_data_15_V_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_15_V_19 = select i1 %icmp_ln180_3, i32 %out_data_15_V_7_loa, i32 %out_data_15_V_18" [src/modules.hpp:1093]   --->   Operation 129 'select' 'out_data_15_V_19' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node out_data_15_V_21)   --->   "%out_data_15_V_20 = select i1 %icmp_ln180_4, i32 %out_data_15_V_7_loa, i32 %out_data_15_V_19" [src/modules.hpp:1093]   --->   Operation 130 'select' 'out_data_15_V_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_15_V_21 = select i1 %icmp_ln180_5, i32 %out_data_15_V_7_loa, i32 %out_data_15_V_20" [src/modules.hpp:1093]   --->   Operation 131 'select' 'out_data_15_V_21' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_15_V_22 = select i1 %icmp_ln180_6, i32 %out_data_15_V_7_loa, i32 %out_data_15_V_21" [src/modules.hpp:1093]   --->   Operation 132 'select' 'out_data_15_V_22' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node out_data_15_V_24)   --->   "%out_data_15_V_23 = select i1 %icmp_ln180_1, i32 %tmp_V_55, i32 %out_data_15_V_6_loa" [src/modules.hpp:1093]   --->   Operation 133 'select' 'out_data_15_V_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_15_V_24 = select i1 %icmp_ln180_2, i32 %out_data_15_V_6_loa, i32 %out_data_15_V_23" [src/modules.hpp:1093]   --->   Operation 134 'select' 'out_data_15_V_24' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node out_data_15_V_26)   --->   "%out_data_15_V_25 = select i1 %icmp_ln180_3, i32 %out_data_15_V_6_loa, i32 %out_data_15_V_24" [src/modules.hpp:1093]   --->   Operation 135 'select' 'out_data_15_V_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_15_V_26 = select i1 %icmp_ln180_4, i32 %out_data_15_V_6_loa, i32 %out_data_15_V_25" [src/modules.hpp:1093]   --->   Operation 136 'select' 'out_data_15_V_26' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node out_data_15_V_28)   --->   "%out_data_15_V_27 = select i1 %icmp_ln180_5, i32 %out_data_15_V_6_loa, i32 %out_data_15_V_26" [src/modules.hpp:1093]   --->   Operation 137 'select' 'out_data_15_V_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_15_V_28 = select i1 %icmp_ln180_6, i32 %out_data_15_V_6_loa, i32 %out_data_15_V_27" [src/modules.hpp:1093]   --->   Operation 138 'select' 'out_data_15_V_28' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node out_data_15_V_30)   --->   "%out_data_15_V_29 = select i1 %icmp_ln180_2, i32 %tmp_V_55, i32 %out_data_15_V_5_loa" [src/modules.hpp:1093]   --->   Operation 139 'select' 'out_data_15_V_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_15_V_30 = select i1 %icmp_ln180_3, i32 %out_data_15_V_5_loa, i32 %out_data_15_V_29" [src/modules.hpp:1093]   --->   Operation 140 'select' 'out_data_15_V_30' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node out_data_15_V_32)   --->   "%out_data_15_V_31 = select i1 %icmp_ln180_4, i32 %out_data_15_V_5_loa, i32 %out_data_15_V_30" [src/modules.hpp:1093]   --->   Operation 141 'select' 'out_data_15_V_31' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_15_V_32 = select i1 %icmp_ln180_5, i32 %out_data_15_V_5_loa, i32 %out_data_15_V_31" [src/modules.hpp:1093]   --->   Operation 142 'select' 'out_data_15_V_32' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_15_V_33 = select i1 %icmp_ln180_6, i32 %out_data_15_V_5_loa, i32 %out_data_15_V_32" [src/modules.hpp:1093]   --->   Operation 143 'select' 'out_data_15_V_33' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node out_data_15_V_35)   --->   "%out_data_15_V_34 = select i1 %icmp_ln180_3, i32 %tmp_V_55, i32 %out_data_15_V_4_loa" [src/modules.hpp:1093]   --->   Operation 144 'select' 'out_data_15_V_34' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_15_V_35 = select i1 %icmp_ln180_4, i32 %out_data_15_V_4_loa, i32 %out_data_15_V_34" [src/modules.hpp:1093]   --->   Operation 145 'select' 'out_data_15_V_35' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node out_data_15_V_37)   --->   "%out_data_15_V_36 = select i1 %icmp_ln180_5, i32 %out_data_15_V_4_loa, i32 %out_data_15_V_35" [src/modules.hpp:1093]   --->   Operation 146 'select' 'out_data_15_V_36' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_15_V_37 = select i1 %icmp_ln180_6, i32 %out_data_15_V_4_loa, i32 %out_data_15_V_36" [src/modules.hpp:1093]   --->   Operation 147 'select' 'out_data_15_V_37' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node out_data_15_V_39)   --->   "%out_data_15_V_38 = select i1 %icmp_ln180_4, i32 %tmp_V_55, i32 %out_data_15_V_3_loa" [src/modules.hpp:1093]   --->   Operation 148 'select' 'out_data_15_V_38' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_15_V_39 = select i1 %icmp_ln180_5, i32 %out_data_15_V_3_loa, i32 %out_data_15_V_38" [src/modules.hpp:1093]   --->   Operation 149 'select' 'out_data_15_V_39' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_15_V_40 = select i1 %icmp_ln180_6, i32 %out_data_15_V_3_loa, i32 %out_data_15_V_39" [src/modules.hpp:1093]   --->   Operation 150 'select' 'out_data_15_V_40' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node out_data_15_V_42)   --->   "%out_data_15_V_41 = select i1 %icmp_ln180_5, i32 %tmp_V_55, i32 %out_data_15_V_2_loa" [src/modules.hpp:1093]   --->   Operation 151 'select' 'out_data_15_V_41' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_data_15_V_42 = select i1 %icmp_ln180_6, i32 %out_data_15_V_2_loa, i32 %out_data_15_V_41" [src/modules.hpp:1093]   --->   Operation 152 'select' 'out_data_15_V_42' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.44ns)   --->   "%out_data_15_V_43 = select i1 %icmp_ln180_6, i32 %tmp_V_55, i32 %out_data_15_V_1_loa" [src/modules.hpp:1093]   --->   Operation 153 'select' 'out_data_15_V_43' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "store i32 %out_data_15_V_15, i32* %out_data_15_V_8" [src/modules.hpp:1097]   --->   Operation 154 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "store i32 %out_data_14_V_15, i32* %out_data_14_V_8" [src/modules.hpp:1097]   --->   Operation 155 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "store i32 %out_data_15_V_22, i32* %out_data_15_V_7" [src/modules.hpp:1097]   --->   Operation 156 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "store i32 %out_data_14_V_22, i32* %out_data_14_V_7" [src/modules.hpp:1097]   --->   Operation 157 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "store i32 %out_data_15_V_28, i32* %out_data_15_V_6" [src/modules.hpp:1097]   --->   Operation 158 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "store i32 %out_data_14_V_28, i32* %out_data_14_V_6" [src/modules.hpp:1097]   --->   Operation 159 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "store i32 %out_data_15_V_33, i32* %out_data_15_V_5" [src/modules.hpp:1097]   --->   Operation 160 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "store i32 %out_data_14_V_33, i32* %out_data_14_V_5" [src/modules.hpp:1097]   --->   Operation 161 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "store i32 %out_data_15_V_37, i32* %out_data_15_V_4" [src/modules.hpp:1097]   --->   Operation 162 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "store i32 %out_data_14_V_37, i32* %out_data_14_V_4" [src/modules.hpp:1097]   --->   Operation 163 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "store i32 %out_data_15_V_40, i32* %out_data_15_V_3" [src/modules.hpp:1097]   --->   Operation 164 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "store i32 %out_data_14_V_40, i32* %out_data_14_V_3" [src/modules.hpp:1097]   --->   Operation 165 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "store i32 %out_data_15_V_42, i32* %out_data_15_V_2" [src/modules.hpp:1097]   --->   Operation 166 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "store i32 %out_data_14_V_42, i32* %out_data_14_V_2" [src/modules.hpp:1097]   --->   Operation 167 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "store i32 %out_data_15_V_43, i32* %out_data_15_V_1" [src/modules.hpp:1097]   --->   Operation 168 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "store i32 %out_data_14_V_43, i32* %out_data_14_V_1" [src/modules.hpp:1097]   --->   Operation 169 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = call i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i32 %out_data_15_V_15, i32 %out_data_14_V_15, i32 %out_data_15_V_22, i32 %out_data_14_V_22, i32 %out_data_15_V_28, i32 %out_data_14_V_28, i32 %out_data_15_V_33, i32 %out_data_14_V_33, i32 %out_data_15_V_37, i32 %out_data_14_V_37, i32 %out_data_15_V_40, i32 %out_data_14_V_40, i32 %out_data_15_V_42, i32 %out_data_14_V_42, i32 %out_data_15_V_43, i32 %out_data_14_V_43)" [src/modules.hpp:1100]   --->   Operation 170 'bitconcatenate' 'tmp_data_V_3' <Predicate = (icmp_ln1097)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %tmp_data_V_3, i8 4, i8 16, i16 %temp_user_V, i1 %temp_last_V)" [src/modules.hpp:1107]   --->   Operation 171 'write' <Predicate = (icmp_ln1097)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "br label %hls_label_25_end" [src/modules.hpp:1108]   --->   Operation 172 'br' <Predicate = (icmp_ln1097)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str35, i32 %tmp)" [src/modules.hpp:1109]   --->   Operation 173 'specregionend' 'empty' <Predicate = (!icmp_ln1083)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "br label %1" [src/modules.hpp:1083]   --->   Operation 174 'br' <Predicate = (!icmp_ln1083)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "ret void" [src/modules.hpp:1110]   --->   Operation 175 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.37ns
The critical path consists of the following:
	fifo read on port 'in_n_r_V_V' (src/modules.hpp:1063) [35]  (1.84 ns)
	'mul' operation of DSP[42] ('ret.V', src/modules.hpp:1073) [42]  (2.53 ns)

 <State 2>: 2.69ns
The critical path consists of the following:
	'add' operation ('temp.user.V', src/modules.hpp:1073) [44]  (0.853 ns)
	fifo write on port 'out_V_data_V' (src/modules.hpp:1074) [45]  (1.84 ns)

 <State 3>: 1.28ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1083', src/modules.hpp:1083) [52]  (0.998 ns)
	blocking operation 0.287 ns on control path)

 <State 4>: 1.84ns
The critical path consists of the following:
	fifo read on port 'in_0_V_V' (src/modules.hpp:1093) [77]  (1.84 ns)

 <State 5>: 4.22ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln180', src/modules.hpp:1093) [78]  (0.584 ns)
	'select' operation ('out_data[14].V', src/modules.hpp:1093) [79]  (0 ns)
	'select' operation ('out_data[14].V', src/modules.hpp:1093) [81]  (0.449 ns)
	'select' operation ('out_data[14].V', src/modules.hpp:1093) [83]  (0 ns)
	'select' operation ('out_data[14].V', src/modules.hpp:1093) [85]  (0.449 ns)
	'select' operation ('out_data[14].V', src/modules.hpp:1093) [87]  (0 ns)
	'select' operation ('out_data[14].V', src/modules.hpp:1093) [89]  (0.449 ns)
	'select' operation ('out_data[14].V', src/modules.hpp:1093) [91]  (0.449 ns)
	fifo write on port 'out_V_data_V' (src/modules.hpp:1107) [177]  (1.84 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
