# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do xbar_stage_5_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/17.1/xbar_stage_5/xbar_stage_5.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:10 on Apr 02,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/xbar_stage_5/xbar_stage_5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xbar_stage_5
# -- Compiling architecture rtl of xbar_stage_5
# End time: 15:34:10 on Apr 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/17.1/xbar_stage_5/xbar_gen.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:10 on Apr 02,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/xbar_stage_5/xbar_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xbar_gen
# -- Compiling architecture rtl of xbar_gen
# End time: 15:34:10 on Apr 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/17.1/xbar_stage_5/xbar_v2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:10 on Apr 02,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/xbar_stage_5/xbar_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xbar_v2
# -- Compiling architecture rtl of xbar_v2
# End time: 15:34:11 on Apr 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.xbar_stage_5
# vsim work.xbar_stage_5 
# Start time: 15:34:21 on Apr 02,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.xbar_stage_5(rtl)
# Loading work.xbar_gen(rtl)
# Loading work.xbar_v2(rtl)
do C:/intelFPGA_lite/17.1/xbar_stage_5/simulation/modelsim/wave.do
# .main_pane.wave.interior.cs.body.pw.wf
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# 1
# 1
add wave -position end  sim:/xbar_stage_5/LEDR
run
wave create -driver freeze -pattern constant -value 00000 -range 4 0 -starttime 0ps -endtime 100ps sim:/xbar_stage_5/SW
wave modify -driver freeze -pattern constant -value 00001 -range 4 0 -starttime 100ps -endtime 200ps Edit:/xbar_stage_5/SW
wave modify -driver freeze -pattern constant -value 00011 -range 4 0 -starttime 200ps -endtime 300ps Edit:/xbar_stage_5/SW
wave modify -driver freeze -pattern constant -value 00111 -range 4 0 -starttime 300ps -endtime 400ps Edit:/xbar_stage_5/SW
wave modify -driver freeze -pattern constant -value 01111 -range 4 0 -starttime 400ps -endtime 500ps Edit:/xbar_stage_5/SW
wave modify -driver freeze -pattern constant -value 11111 -range 4 0 -starttime 500ps -endtime 600ps Edit:/xbar_stage_5/SW
add wave -position end  sim:/xbar_stage_5/LEDR
restart
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/intelFPGA_lite/17.1/xbar_stage_5/simulation/modelsim/wave.do
wave editwrite -file C:/intelFPGA_lite/17.1/xbar_stage_5/simulation/modelsim/wave.do -append
# End time: 15:39:13 on Apr 02,2020, Elapsed time: 0:04:52
# Errors: 0, Warnings: 0
