// Seed: 1497189185
module module_0 (
    input id_0,
    output id_1,
    output logic id_2
);
  logic id_3;
  logic id_4;
  logic id_5;
  assign id_2 = id_0;
endmodule
`timescale 1 ps / 1ps
module module_1;
  logic id_3;
  reg   id_4 = 1;
  initial begin
    id_2 <= id_0;
    if (id_4 && id_4 == 1) id_4 <= 1;
  end
endmodule
