

================================================================
== Vivado HLS Report for 'worker_COO_SpMV'
================================================================
* Date:           Sun Nov 20 12:28:56 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        COO_SpMV.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.09|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2512|  2512|  2512|  2512|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2510|  2510|        12|          1|          1|  2500|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     28|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     14|
|Register         |        -|      -|     166|     11|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      5|     514|    764|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |                Instance                |                Module               | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |worker_fadd_32ns_32ns_32_5_full_dsp_U9  |worker_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |worker_fmul_32ns_32ns_32_4_max_dsp_U10  |worker_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |Total                                   |                                     |        0|      5|  348|  711|
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+------------------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |         Module         | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------------+---------+---+----+------+-----+------+-------------+
    |vector_U  |worker_COO_SpMV_vector  |        1|  0|   0|   100|   32|     1|         3200|
    +----------+------------------------+---------+---+----+------+-----+------+-------------+
    |Total     |                        |        1|  0|   0|   100|   32|     1|         3200|
    +----------+------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_5_fu_137_p2       |     +    |      0|  0|  12|          12|           1|
    |exitcond_fu_131_p2  |   icmp   |      0|  0|   5|          12|          12|
    |tmp_fu_147_p2       |   icmp   |      0|  0|  11|          32|          32|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  28|          56|          45|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it11  |   1|          2|    1|          2|
    |i_reg_111               |  12|          2|   12|         24|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  14|          8|   14|         30|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it11  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9   |   1|   0|    1|          0|
    |i_reg_111               |  12|   0|   12|          0|
    |output_addr_reg_221     |   5|   0|    5|          0|
    |output_load_reg_232     |  32|   0|   32|          0|
    |row_load_reg_211        |   5|   0|    5|          0|
    |tmp_3_reg_237           |  32|   0|   32|          0|
    |tmp_8_reg_227           |  32|   0|   32|          0|
    |tmp_reg_182             |   1|   0|    1|          0|
    |val_load_reg_201        |  32|   0|   32|          0|
    |output_addr_reg_221     |   0|   5|    5|          0|
    |row_load_reg_211        |   0|   5|    5|          0|
    |tmp_reg_182             |   0|   1|    1|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 166|  11|  177|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | worker_COO_SpMV | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | worker_COO_SpMV | return value |
|ap_start           |  in |    1| ap_ctrl_hs | worker_COO_SpMV | return value |
|ap_done            | out |    1| ap_ctrl_hs | worker_COO_SpMV | return value |
|ap_idle            | out |    1| ap_ctrl_hs | worker_COO_SpMV | return value |
|ap_ready           | out |    1| ap_ctrl_hs | worker_COO_SpMV | return value |
|row_address0       | out |   12|  ap_memory |       row       |     array    |
|row_ce0            | out |    1|  ap_memory |       row       |     array    |
|row_q0             |  in |    5|  ap_memory |       row       |     array    |
|col_address0       | out |   12|  ap_memory |       col       |     array    |
|col_ce0            | out |    1|  ap_memory |       col       |     array    |
|col_q0             |  in |    7|  ap_memory |       col       |     array    |
|val_r_address0     | out |   12|  ap_memory |      val_r      |     array    |
|val_r_ce0          | out |    1|  ap_memory |      val_r      |     array    |
|val_r_q0           |  in |   32|  ap_memory |      val_r      |     array    |
|output_r_address0  | out |    5|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_q0        |  in |   32|  ap_memory |     output_r    |     array    |
|output_r_address1  | out |    5|  ap_memory |     output_r    |     array    |
|output_r_ce1       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we1       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d1        | out |   32|  ap_memory |     output_r    |     array    |
|nnz                |  in |   32|   ap_none  |       nnz       |    scalar    |
+-------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 1
  Pipeline-0: II = 1, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	14  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	2  / true
14 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: nnz_read [1/1] 1.04ns
:0  %nnz_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nnz)

ST_1: stg_16 [1/1] 1.57ns
:1  br label %1


 <State 2>: 2.71ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i12 [ 0, %0 ], [ %i_5, %._crit_edge ]

ST_2: exitcond [1/1] 2.14ns
:1  %exitcond = icmp eq i12 %i, -1596

ST_2: i_5 [1/1] 1.84ns
:2  %i_5 = add i12 %i, 1

ST_2: stg_20 [1/1] 0.00ns
:3  br i1 %exitcond, label %3, label %2

ST_2: i_cast1 [1/1] 0.00ns
:0  %i_cast1 = zext i12 %i to i32

ST_2: tmp [1/1] 2.52ns
:4  %tmp = icmp slt i32 %i_cast1, %nnz_read

ST_2: stg_23 [1/1] 0.00ns
:5  br i1 %tmp, label %branch2, label %._crit_edge

ST_2: tmp_s [1/1] 0.00ns
branch2:0  %tmp_s = zext i12 %i to i64

ST_2: val_addr [1/1] 0.00ns
branch2:1  %val_addr = getelementptr [2500 x float]* %val_r, i64 0, i64 %tmp_s

ST_2: val_load [2/2] 2.71ns
branch2:2  %val_load = load float* %val_addr, align 4

ST_2: col_addr [1/1] 0.00ns
branch2:3  %col_addr = getelementptr [2500 x i7]* %col, i64 0, i64 %tmp_s

ST_2: col_load [2/2] 2.71ns
branch2:4  %col_load = load i7* %col_addr, align 1

ST_2: row_addr [1/1] 0.00ns
branch2:9  %row_addr = getelementptr [2500 x i5]* %row, i64 0, i64 %tmp_s

ST_2: row_load [2/2] 2.71ns
branch2:10  %row_load = load i5* %row_addr, align 1


 <State 3>: 5.10ns
ST_3: val_load [1/2] 2.71ns
branch2:2  %val_load = load float* %val_addr, align 4

ST_3: col_load [1/2] 2.71ns
branch2:4  %col_load = load i7* %col_addr, align 1

ST_3: tmp_7 [1/1] 0.00ns
branch2:5  %tmp_7 = zext i7 %col_load to i64

ST_3: vector_addr [1/1] 0.00ns
branch2:6  %vector_addr = getelementptr inbounds [100 x float]* @vector, i64 0, i64 %tmp_7

ST_3: vector_load [2/2] 2.39ns
branch2:7  %vector_load = load float* %vector_addr, align 4

ST_3: row_load [1/2] 2.71ns
branch2:10  %row_load = load i5* %row_addr, align 1


 <State 4>: 8.09ns
ST_4: vector_load [1/2] 2.39ns
branch2:7  %vector_load = load float* %vector_addr, align 4

ST_4: tmp_8 [4/4] 5.70ns
branch2:8  %tmp_8 = fmul float %val_load, %vector_load


 <State 5>: 5.70ns
ST_5: tmp_8 [3/4] 5.70ns
branch2:8  %tmp_8 = fmul float %val_load, %vector_load


 <State 6>: 5.70ns
ST_6: tmp_8 [2/4] 5.70ns
branch2:8  %tmp_8 = fmul float %val_load, %vector_load

ST_6: tmp_9 [1/1] 0.00ns
branch2:11  %tmp_9 = zext i5 %row_load to i64

ST_6: output_addr [1/1] 0.00ns
branch2:12  %output_addr = getelementptr [25 x float]* %output_r, i64 0, i64 %tmp_9

ST_6: output_load [2/2] 2.39ns
branch2:13  %output_load = load float* %output_addr, align 4


 <State 7>: 5.70ns
ST_7: tmp_8 [1/4] 5.70ns
branch2:8  %tmp_8 = fmul float %val_load, %vector_load

ST_7: output_load [1/2] 2.39ns
branch2:13  %output_load = load float* %output_addr, align 4


 <State 8>: 7.26ns
ST_8: tmp_3 [5/5] 7.26ns
branch2:14  %tmp_3 = fadd float %output_load, %tmp_8


 <State 9>: 7.26ns
ST_9: tmp_3 [4/5] 7.26ns
branch2:14  %tmp_3 = fadd float %output_load, %tmp_8


 <State 10>: 7.26ns
ST_10: tmp_3 [3/5] 7.26ns
branch2:14  %tmp_3 = fadd float %output_load, %tmp_8


 <State 11>: 7.26ns
ST_11: tmp_3 [2/5] 7.26ns
branch2:14  %tmp_3 = fadd float %output_load, %tmp_8


 <State 12>: 7.26ns
ST_12: tmp_3 [1/5] 7.26ns
branch2:14  %tmp_3 = fadd float %output_load, %tmp_8


 <State 13>: 2.39ns
ST_13: empty [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2500, i64 2500, i64 2500)

ST_13: tmp_6 [1/1] 0.00ns
:2  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1) nounwind

ST_13: stg_53 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_13: stg_54 [1/1] 2.39ns
branch2:15  store float %tmp_3, float* %output_addr, align 4

ST_13: stg_55 [1/1] 0.00ns
branch2:16  br label %._crit_edge

ST_13: empty_10 [1/1] 0.00ns
._crit_edge:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_6) nounwind

ST_13: stg_57 [1/1] 0.00ns
._crit_edge:1  br label %1


 <State 14>: 0.00ns
ST_14: stg_58 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ row]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ nnz]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vector]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
nnz_read    (read             ) [ 001111111111110]
stg_16      (br               ) [ 011111111111110]
i           (phi              ) [ 001000000000000]
exitcond    (icmp             ) [ 001111111111110]
i_5         (add              ) [ 011111111111110]
stg_20      (br               ) [ 000000000000000]
i_cast1     (zext             ) [ 000000000000000]
tmp         (icmp             ) [ 001111111111110]
stg_23      (br               ) [ 000000000000000]
tmp_s       (zext             ) [ 000000000000000]
val_addr    (getelementptr    ) [ 001100000000000]
col_addr    (getelementptr    ) [ 001100000000000]
row_addr    (getelementptr    ) [ 001100000000000]
val_load    (load             ) [ 001011110000000]
col_load    (load             ) [ 000000000000000]
tmp_7       (zext             ) [ 000000000000000]
vector_addr (getelementptr    ) [ 001010000000000]
row_load    (load             ) [ 001011100000000]
vector_load (load             ) [ 001001110000000]
tmp_9       (zext             ) [ 000000000000000]
output_addr (getelementptr    ) [ 001000011111110]
tmp_8       (fmul             ) [ 001000001111100]
output_load (load             ) [ 001000001111100]
tmp_3       (fadd             ) [ 001000000000010]
empty       (speclooptripcount) [ 000000000000000]
tmp_6       (specregionbegin  ) [ 000000000000000]
stg_53      (specpipeline     ) [ 000000000000000]
stg_54      (store            ) [ 000000000000000]
stg_55      (br               ) [ 000000000000000]
empty_10    (specregionend    ) [ 000000000000000]
stg_57      (br               ) [ 011111111111110]
stg_58      (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="row">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="val_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nnz">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnz"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="vector">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="nnz_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nnz_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="val_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="12" slack="0"/>
<pin id="52" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="val_addr/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="12" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="58" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_load/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="col_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="7" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="12" slack="0"/>
<pin id="64" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="12" slack="0"/>
<pin id="69" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="70" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_load/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="row_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="5" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="12" slack="0"/>
<pin id="76" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="12" slack="0"/>
<pin id="81" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="82" dir="1" index="2" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_load/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="vector_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="7" slack="0"/>
<pin id="88" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vector_addr/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="7" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="94" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vector_load/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="output_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="5" slack="0"/>
<pin id="100" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/6 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="5" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="3" bw="5" slack="7"/>
<pin id="109" dir="0" index="4" bw="32" slack="1"/>
<pin id="106" dir="1" index="2" bw="32" slack="1"/>
<pin id="110" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_load/6 stg_54/13 "/>
</bind>
</comp>

<comp id="111" class="1005" name="i_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="12" slack="1"/>
<pin id="113" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="i_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="12" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="0" index="1" bw="32" slack="1"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="exitcond_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="12" slack="0"/>
<pin id="133" dir="0" index="1" bw="12" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_5_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="12" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="i_cast1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="12" slack="0"/>
<pin id="145" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="1"/>
<pin id="150" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_s_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="12" slack="0"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_7_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_9_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="3"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="168" class="1005" name="nnz_read_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nnz_read "/>
</bind>
</comp>

<comp id="173" class="1005" name="exitcond_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="11"/>
<pin id="175" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="177" class="1005" name="i_5_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="12" slack="0"/>
<pin id="179" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="182" class="1005" name="tmp_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="186" class="1005" name="val_addr_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="12" slack="1"/>
<pin id="188" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="val_addr "/>
</bind>
</comp>

<comp id="191" class="1005" name="col_addr_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="12" slack="1"/>
<pin id="193" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="col_addr "/>
</bind>
</comp>

<comp id="196" class="1005" name="row_addr_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="12" slack="1"/>
<pin id="198" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="row_addr "/>
</bind>
</comp>

<comp id="201" class="1005" name="val_load_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_load "/>
</bind>
</comp>

<comp id="206" class="1005" name="vector_addr_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="1"/>
<pin id="208" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="vector_addr "/>
</bind>
</comp>

<comp id="211" class="1005" name="row_load_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="3"/>
<pin id="213" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="row_load "/>
</bind>
</comp>

<comp id="216" class="1005" name="vector_load_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vector_load "/>
</bind>
</comp>

<comp id="221" class="1005" name="output_addr_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="1"/>
<pin id="223" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="227" class="1005" name="tmp_8_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="232" class="1005" name="output_load_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_load "/>
</bind>
</comp>

<comp id="237" class="1005" name="tmp_3_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="20" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="130"><net_src comp="91" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="115" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="115" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="115" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="115" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="158"><net_src comp="152" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="162"><net_src comp="67" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="167"><net_src comp="164" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="171"><net_src comp="42" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="176"><net_src comp="131" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="137" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="185"><net_src comp="147" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="48" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="194"><net_src comp="60" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="199"><net_src comp="72" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="204"><net_src comp="55" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="209"><net_src comp="84" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="214"><net_src comp="79" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="219"><net_src comp="91" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="224"><net_src comp="96" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="103" pin=3"/></net>

<net id="230"><net_src comp="126" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="235"><net_src comp="103" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="240"><net_src comp="122" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="103" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {13 }
	Port: vector | {}
 - Input state : 
	Port: worker_COO_SpMV : row | {2 3 }
	Port: worker_COO_SpMV : col | {2 3 }
	Port: worker_COO_SpMV : val_r | {2 3 }
	Port: worker_COO_SpMV : output_r | {6 7 }
	Port: worker_COO_SpMV : nnz | {1 }
	Port: worker_COO_SpMV : vector | {3 4 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_5 : 1
		stg_20 : 2
		i_cast1 : 1
		tmp : 2
		stg_23 : 3
		tmp_s : 1
		val_addr : 2
		val_load : 3
		col_addr : 2
		col_load : 3
		row_addr : 2
		row_load : 3
	State 3
		tmp_7 : 1
		vector_addr : 2
		vector_load : 3
	State 4
		tmp_8 : 1
	State 5
	State 6
		output_addr : 1
		output_load : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		empty_10 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_122     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_126     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|   icmp   |   exitcond_fu_131   |    0    |    0    |    5    |
|          |      tmp_fu_147     |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|    add   |      i_5_fu_137     |    0    |    0    |    12   |
|----------|---------------------|---------|---------|---------|
|   read   | nnz_read_read_fu_42 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    i_cast1_fu_143   |    0    |    0    |    0    |
|   zext   |     tmp_s_fu_152    |    0    |    0    |    0    |
|          |     tmp_7_fu_159    |    0    |    0    |    0    |
|          |     tmp_9_fu_164    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   348   |   739   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  col_addr_reg_191 |   12   |
|  exitcond_reg_173 |    1   |
|    i_5_reg_177    |   12   |
|     i_reg_111     |   12   |
|  nnz_read_reg_168 |   32   |
|output_addr_reg_221|    5   |
|output_load_reg_232|   32   |
|  row_addr_reg_196 |   12   |
|  row_load_reg_211 |    5   |
|   tmp_3_reg_237   |   32   |
|   tmp_8_reg_227   |   32   |
|    tmp_reg_182    |    1   |
|  val_addr_reg_186 |   12   |
|  val_load_reg_201 |   32   |
|vector_addr_reg_206|    7   |
|vector_load_reg_216|   32   |
+-------------------+--------+
|       Total       |   271  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_55 |  p0  |   2  |  12  |   24   ||    12   |
|  grp_access_fu_67 |  p0  |   2  |  12  |   24   ||    12   |
|  grp_access_fu_79 |  p0  |   2  |  12  |   24   ||    12   |
|  grp_access_fu_91 |  p0  |   2  |   7  |   14   ||    7    |
| grp_access_fu_103 |  p0  |   2  |   5  |   10   ||    5    |
|     grp_fu_126    |  p1  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   160  ||  9.426  ||    80   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   739  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   80   |
|  Register |    -   |    -   |   271  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    9   |   619  |   819  |
+-----------+--------+--------+--------+--------+
