
# Flash Self-Tuning (Tprog & Tcyc, VTG/CRT_TUNE)
RW 0001
0 02 0500C0
0 0A 00023F

# NOP (256 cycles. Wait for VTG/CRT Limiter stabilize)
NO 00FF

# Register Write (Clock and SRAM)
RW 0001
1 0B 030483
1 0C 000045

#--- createBootHexFLS Start of MEM Data ---#
MC 00C8
1
00000000
00002000
00000091
00000000
00000000
00000000
00000000
00000000
00000080
00000080
00000080
00000080
00000000
00000000
00000080
00000000
00000000
00000189
00000195
000001A1
000001AD
000001B9
000001C5
000001D1
000001DD
000001E9
000001F9
00000209
00000219
00000229
00000239
00000249
00000000
0000E7FE
00000000
00000000
00000000
F906F000
B500E7FC
E0012300
330146C0
D1FB4283
0000BD00
02090880
0A09B508
06004B05
60184308
22104B04
200A601A
FFE9F7FF
46C0BD08
A0002000
A000200C
1C14B510
D0032900
02092180
E0014301
0C410440
F7FF4804
2C00FFDF
4B03D002
601A2201
46C0BD10
A0000034
A0001300
B5084805
4B056801
23904019
4319021B
FFCAF7FF
46C0BD08
A0000028
FFFF0FFF
B5084805
4B056801
23A04019
4319021B
FFBAF7FF
46C0BD08
A0000028
FFFF0FFF
01004B02
60014318
47702001
A0003000
20800603
43180580
60184B01
46C04770
A0003000
22004B01
4770601A
A0003010
4A034B02
4A036013
47706013
00007FFF
E000E280
E000E100
22014B01
4770601A
E000E280
22024B01
4770601A
E000E280
22044B01
4770601A
E000E280
22084B01
4770601A
E000E280
22104B01
4770601A
E000E280
22204B01
4770601A
E000E280
22404B01
4770601A
E000E280
22804B01
4770601A
E000E280
22804B02
601A0052
46C04770
E000E280
22804B02
601A0092
46C04770
E000E280
22804B02
601A00D2
46C04770
E000E280
22804B02
601A0112
46C04770
E000E280
22804B02
601A0152
46C04770
E000E280
22804B02
601A0192
46C04770
E000E280
22804B02
601A01D2
46C04770
E000E280
4A0BB508
480C4B0B
4B0C601A
490C2200
F7FF601A
490BFF1D
F7FF20AA
F7FFFF65
2004FF43
FF68F7FF
FF4EF7FF
46C0BD08
DEADBEEF
00000324
A0000020
00000328
0000DEAD
AAAAAAAA
F7FFB510
20A0FF65
68020600
429A4B18
2100D108
FEF8F7FF
20052101
F7FF1C0A
E7FEFF07
681A4B13
429A4B13
F7FFD001
4C12FFC3
682120CC
FF32F7FF
2B0A6823
490FD10B
F7FF20CC
2000FF2B
22011C01
FEEEF7FF
FF36F7FF
6823E7FE
33012101
1C0A2005
F7FF6023
F7FFFEE3
E7FEFF2B
00B0C3CB
00000324
DEADBEEF
00000328
0EA7F00D
#--- createBootHexFLS End of MEM Data ---#


# Register Write (Write B0C3CB in Reg0 in Proc. And Set RUN_CPU)
RW 0001
0 00 B0C3CB
1 10 000001

# Tail Idle
SL
