# Verilog HDL Series â€“ Day 2: Half Adder & Full Adder

This repository is part of my daily Verilog HDL learning series shared on LinkedIn.

## ğŸ§  Modules Implemented
- **Half Adder**: Binary addition of two single-bit inputs
- **Full Adder**: Binary addition of two bits + carry-in

## ğŸ“‚ Files Included
/adders/
â”‚
â”œâ”€â”€ half_adder.v
â”œâ”€â”€ full_adder.v
â”œâ”€â”€ tb_half_adder.v
â”œâ”€â”€ tb_full_adder.v
â”œâ”€â”€ waveforms

## ğŸ› ï¸ Tools Used
- Vivado (Version 2021.1)
- Verilog HDL
- Custom Testbenches

## ğŸ¯ Learning Outcomes
- Understand basic binary arithmetic at gate level
- Learn how to create modular, reusable Verilog code
- Simulate and verify functionality using waveform outputs

## ğŸ“¸ Simulation
Waveform results and RTL schematic screenshots are available in the `/waveforms` folder.

## ğŸ“Œ Author
[Neeli Vikas]  
Connect with me on [LinkedIn](https://www.linkedin.com/in/vikas-neeli)

---

Let me know if you want the actual Verilog code for both adders and testbenches.
