/********************************************
START Program,OV2640_QVGA		Generated,Sun Sep  4 16:08:21 2016		Level:C++
********************************************/

const struct sensor_reg OV2640_QVGA[] =
{
	{RB1_RSVD_2c,0xff},                              /*1	[2c := ff]		RB1_RSVD_2c	0xff*/
	{RB1_ADDVSH,0xdf},                               /*2	[2e := df]		MSB of insert dummy lines in Vertical direction	0xdf*/
	{RB1_RSVD_3c,0x32},                              /*3	[3c := 32]		RB1_RSVD_3c	0x32*/
	{RB1_CLKRC,0x00},                                /*4	[11 := 00]		Internal clock	0x00*/
	{RB1_COM2,0x02},                                 /*5	[09 := 02]		Common control 2	0x02*/
	{RB1_REG04,0xa8},                                /*6	[04 := a8]		Register 04	 Always set/DEF  |  Horizontal mirror image ON/OFF/HFLIP_IMG  |  HREF_EN(08)/HREF_EN */
	{RB1_COM8,0xe5},                                 /*7	[13 := e5]		Common control 8	 Banding filter1/DEF  |  Banding filter2/BNDF_EN  |  AGC Auto/Manual/AGC_EN  |  Auto/Manual Exposure/AEC_EN */
	{RB1_COM9,0x48},                                 /*8	[14 := 48]		Common control 9 Automatic gain ceiling - maximum AGC value [7:5]	 AGC_GAIN_8x(40)/AGC_GAIN_8x  ??08?? */
	{RB1_RSVD_2c,0x0c},                              /*9	[2c := 0c]		RB1_RSVD_2c	0x0c*/
	{RB1_RSVD_33,0x78},                              /*10	[33 := 78]		RB1_RSVD_33	0x78*/
	{RB1_RSVD_3a,0x33},                              /*11	[3a := 33]		RB1_RSVD_3a	0x33*/
	{RB1_RSVD_3b,0xfb},                              /*12	[3b := fb]		RB1_RSVD_3b	0xfb*/
	{RB1_RSVD_3e,0x00},                              /*13	[3e := 00]		RB1_RSVD_3e	0x00*/
	{RB1_RSVD_43,0x11},                              /*14	[43 := 11]		RB1_RSVD_43	0x11*/
	{RB1_RSVD_16,0x10},                              /*15	[16 := 10]		RB1_RSVD_16	0x10*/
	{RB1_RSVD_39,0x02},                              /*16	[39 := 02]		RB1_RSVD_39	0x02*/
	{RB1_RSVD_35,0x88},                              /*17	[35 := 88]		RB1_RSVD_35	0x88*/
	{RB1_RSVD_22,0x0a},                              /*18	[22 := 0a]		RB1_RSVD_22	0x0a*/
	{RB1_RSVD_37,0x40},                              /*19	[37 := 40]		RB1_RSVD_37	0x40*/
	{RB1_RSVD_23,0x00},                              /*20	[23 := 00]		RB1_RSVD_23	0x00*/
	{RB1_ARCOM2,0xa0},                               /*21	[34 := a0]		Zoom: Horizontal start point	0xa0*/
	{RB1_RSVD_06,0x02},                              /*22	[06 := 02]		RB1_RSVD_06	0x02*/
	{RB1_RSVD_06,0x88},                              /*23	[06 := 88]		RB1_RSVD_06	0x88*/
	{RB1_RSVD_07,0xc0},                              /*24	[07 := c0]		RB1_RSVD_07	0xc0*/
	{RB1_COM4,0xb7},                                 /*25	[0d := b7]		RB1_COM4	0xb7*/
	{RB1_RSVD_0e,0x01},                              /*26	[0e := 01]		RB1_RSVD_0e	0x01*/
	{RB1_RSVD_4c,0x00},                              /*27	[4c := 00]		RB1_RSVD_4c	0x00*/
	{RB1_RSVD_4a,0x81},                              /*28	[4a := 81]		RB1_RSVD_4a	0x81*/
	{RB1_RSVD_21,0x99},                              /*29	[21 := 99]		RB1_RSVD_21	0x99*/
	{RB1_AEW,0x40},                                  /*30	[24 := 40]		AGC/AEC - Stable operating region (upper limit)	0x40*/
	{RB1_AEB,0x38},                                  /*31	[25 := 38]		AGC/AEC - Stable operating region (lower limit)	0x38*/
	{RB1_VV,0x82},                                   /*32	[26 := 82]		AGC/AEC Fast mode operating region	 HIGH_TH_SET(08)/HIGH_TH_SET(8)  |  LOW_TH_SET(02)/LOW_TH_SET(2) */
	{RB1_RSVD_5c,0x00},                              /*33	[5c := 00]		RB1_RSVD_5c	0x00*/
	{RB1_RSVD_63,0x00},                              /*34	[63 := 00]		RB1_RSVD_63	0x00*/
	{RB1_FLL,0x22},                                  /*35	[46 := 22]		Frame Length Adjustment LSBs	0x22*/
	{RB1_COM3,0x3a},                                 /*36	[0c := 3a]		Common control 3	 BAND_AUTO(02)/BAND_AUTO  ??38?? */
	{RB1_REG5D,0x55},                                /*37	[5d := 55]		AVGsel[7:0],   16-zone average weight option	0x55*/
	{RB1_REG5E,0x7d},                                /*38	[5e := 7d]		AVGsel[15:8],  16-zone average weight option	0x7d*/
	{RB1_REG5F,0x7d},                                /*39	[5f := 7d]		AVGsel[23:16], 16-zone average weight option	0x7d*/
	{RB1_REG60,0x55},                                /*40	[60 := 55]		AVGsel[31:24], 16-zone average weight option	0x55*/
	{RB1_HISTO_LOW,0x70},                            /*41	[61 := 70]		Histogram Algorithm Low Level	0x70*/
	{RB1_HISTO_HIGH,0x80},                           /*42	[62 := 80]		Histogram Algorithm High Level	0x80*/
	{RB1_RSVD_7c,0x05},                              /*43	[7c := 05]		RB1_RSVD_7c	0x05*/
	{RB1_RSVD_20,0x80},                              /*44	[20 := 80]		RB1_RSVD_20	0x80*/
	{RB1_RSVD_28,0x30},                              /*45	[28 := 30]		RB1_RSVD_28	0x30*/
	{RB1_RSVD_6c,0x00},                              /*46	[6c := 00]		RB1_RSVD_6c	0x00*/
	{RB1_RSVD_6d,0x80},                              /*47	[6d := 80]		RB1_RSVD_6d	0x80*/
	{RB1_RSVD_6e,0x00},                              /*48	[6e := 00]		RB1_RSVD_6e	0x00*/
	{RB1_RSVD_70,0x02},                              /*49	[70 := 02]		RB1_RSVD_70	0x02*/
	{RB1_RSVD_71,0x94},                              /*50	[71 := 94]		RB1_RSVD_71	0x94*/
	{RB1_RSVD_73,0xc1},                              /*51	[73 := c1]		RB1_RSVD_73	0xc1*/
	{RB1_RSVD_3d,0x34},                              /*52	[3d := 34]		RB1_RSVD_3d	0x34*/
	{RB1_COM7,0x04},                                 /*53	[12 := 04]		Common control 7	 Enable Zoom/ZOOM_EN */
	{RB1_RSVD_5a,0x57},                              /*54	[5a := 57]		RB1_RSVD_5a	0x57*/
	{RB1_BD50,0xbb},                                 /*55	[4f := bb]		50Hz Banding AEC 8 LSBs	0xbb*/
	{RB1_BD60,0x9c},                                 /*56	[50 := 9c]		60Hz Banding AEC 8 LSBs	0x9c*/
	{RB1_RSVD_e5,0x7f},                              /*57	[e5 := 7f]		Undocumented	0x7f*/
	{RB1_RSVD_f9,0xc0},                              /*58	[f9 := c0]		Undocumented	0xc0*/
	{RB1_RSVD_41,0x24},                              /*59	[41 := 24]		RB1_RSVD_41	0x24*/
	{RB1_RSVD_e0,0x14},                              /*60	[e0 := 14]		Undocumented	0x14*/
	{RB1_RSVD_76,0xff},                              /*61	[76 := ff]		RB1_RSVD_76	0xff*/
	{RB1_RSVD_33,0xa0},                              /*62	[33 := a0]		RB1_RSVD_33	0xa0*/
	{RB1_RSVD_42,0x20},                              /*63	[42 := 20]		RB1_RSVD_42	0x20*/
	{RB1_RSVD_43,0x18},                              /*64	[43 := 18]		RB1_RSVD_43	0x18*/
	{RB1_RSVD_4c,0x00},                              /*65	[4c := 00]		RB1_RSVD_4c	0x00*/
	{RB1_RSVD_87,0xd0},                              /*66	[87 := d0]		Undocumented	0xd0*/
	{RB1_RSVD_88,0x3f},                              /*67	[88 := 3f]		Undocumented	0x3f*/
	{RB1_RSVD_d7,0x03},                              /*68	[d7 := 03]		Undocumented	0x03*/
	{RB1_RSVD_d9,0x10},                              /*69	[d9 := 10]		Undocumented	0x10*/
	{RB1_RSVD_d3,0x82},                              /*70	[d3 := 82]		Undocumented	0x82*/
	{RB1_RSVD_c8,0x08},                              /*71	[c8 := 08]		Undocumented	0x08*/
	{RB1_RSVD_c9,0x80},                              /*72	[c9 := 80]		Undocumented	0x80*/
	{RB1_RSVD_7c,0x00},                              /*73	[7c := 00]		RB1_RSVD_7c	0x00*/
	{RB1_RSVD_7d,0x00},                              /*74	[7d := 00]		RB1_RSVD_7d	0x00*/
	{RB1_RSVD_7c,0x03},                              /*75	[7c := 03]		RB1_RSVD_7c	0x03*/
	{RB1_RSVD_7d,0x48},                              /*76	[7d := 48]		RB1_RSVD_7d	0x48*/
	{RB1_RSVD_7d,0x48},                              /*77	[7d := 48]		RB1_RSVD_7d	0x48*/
	{RB1_RSVD_7c,0x08},                              /*78	[7c := 08]		RB1_RSVD_7c	0x08*/
	{RB1_RSVD_7d,0x20},                              /*79	[7d := 20]		RB1_RSVD_7d	0x20*/
	{RB1_RSVD_7d,0x10},                              /*80	[7d := 10]		RB1_RSVD_7d	0x10*/
	{RB1_RSVD_7d,0x0e},                              /*81	[7d := 0e]		RB1_RSVD_7d	0x0e*/
	{RB1_RSVD_90,0x00},                              /*82	[90 := 00]		Undocumented	0x00*/
	{RB1_RSVD_91,0x0e},                              /*83	[91 := 0e]		Undocumented	0x0e*/
	{RB1_RSVD_91,0x1a},                              /*84	[91 := 1a]		Undocumented	0x1a*/
	{RB1_RSVD_91,0x31},                              /*85	[91 := 31]		Undocumented	0x31*/
	{RB1_RSVD_91,0x5a},                              /*86	[91 := 5a]		Undocumented	0x5a*/
	{RB1_RSVD_91,0x69},                              /*87	[91 := 69]		Undocumented	0x69*/
	{RB1_RSVD_91,0x75},                              /*88	[91 := 75]		Undocumented	0x75*/
	{RB1_RSVD_91,0x7e},                              /*89	[91 := 7e]		Undocumented	0x7e*/
	{RB1_RSVD_91,0x88},                              /*90	[91 := 88]		Undocumented	0x88*/
	{RB1_RSVD_91,0x8f},                              /*91	[91 := 8f]		Undocumented	0x8f*/
	{RB1_RSVD_91,0x96},                              /*92	[91 := 96]		Undocumented	0x96*/
	{RB1_RSVD_91,0xa3},                              /*93	[91 := a3]		Undocumented	0xa3*/
	{RB1_RSVD_91,0xaf},                              /*94	[91 := af]		Undocumented	0xaf*/
	{RB1_RSVD_91,0xc4},                              /*95	[91 := c4]		Undocumented	0xc4*/
	{RB1_RSVD_91,0xd7},                              /*96	[91 := d7]		Undocumented	0xd7*/
	{RB1_RSVD_91,0xe8},                              /*97	[91 := e8]		Undocumented	0xe8*/
	{RB1_RSVD_91,0x20},                              /*98	[91 := 20]		Undocumented	0x20*/
	{RB1_RSVD_92,0x00},                              /*99	[92 := 00]		Undocumented	0x00*/
	{RB1_RSVD_93,0x06},                              /*100	[93 := 06]		Undocumented	0x06*/
	{RB1_RSVD_93,0xe3},                              /*101	[93 := e3]		Undocumented	0xe3*/
	{RB1_RSVD_93,0x03},                              /*102	[93 := 03]		Undocumented	0x03*/
	{RB1_RSVD_93,0x03},                              /*103	[93 := 03]		Undocumented	0x03*/
	{RB1_RSVD_93,0x00},                              /*104	[93 := 00]		Undocumented	0x00*/
	{RB1_RSVD_93,0x02},                              /*105	[93 := 02]		Undocumented	0x02*/
	{RB1_RSVD_93,0x00},                              /*106	[93 := 00]		Undocumented	0x00*/
	{RB1_RSVD_93,0x00},                              /*107	[93 := 00]		Undocumented	0x00*/
	{RB1_RSVD_93,0x00},                              /*108	[93 := 00]		Undocumented	0x00*/
	{RB1_RSVD_93,0x00},                              /*109	[93 := 00]		Undocumented	0x00*/
	{RB1_RSVD_93,0x00},                              /*110	[93 := 00]		Undocumented	0x00*/
	{RB1_RSVD_93,0x00},                              /*111	[93 := 00]		Undocumented	0x00*/
	{RB1_RSVD_93,0x00},                              /*112	[93 := 00]		Undocumented	0x00*/
	{RB1_RSVD_96,0x00},                              /*113	[96 := 00]		Undocumented	0x00*/
	{RB1_RSVD_97,0x08},                              /*114	[97 := 08]		Undocumented	0x08*/
	{RB1_RSVD_97,0x19},                              /*115	[97 := 19]		Undocumented	0x19*/
	{RB1_RSVD_97,0x02},                              /*116	[97 := 02]		Undocumented	0x02*/
	{RB1_RSVD_97,0x0c},                              /*117	[97 := 0c]		Undocumented	0x0c*/
	{RB1_RSVD_97,0x24},                              /*118	[97 := 24]		Undocumented	0x24*/
	{RB1_RSVD_97,0x30},                              /*119	[97 := 30]		Undocumented	0x30*/
	{RB1_RSVD_97,0x28},                              /*120	[97 := 28]		Undocumented	0x28*/
	{RB1_RSVD_97,0x26},                              /*121	[97 := 26]		Undocumented	0x26*/
	{RB1_RSVD_97,0x02},                              /*122	[97 := 02]		Undocumented	0x02*/
	{RB1_RSVD_97,0x98},                              /*123	[97 := 98]		Undocumented	0x98*/
	{RB1_RSVD_97,0x80},                              /*124	[97 := 80]		Undocumented	0x80*/
	{RB1_RSVD_97,0x00},                              /*125	[97 := 00]		Undocumented	0x00*/
	{RB1_RSVD_97,0x00},                              /*126	[97 := 00]		Undocumented	0x00*/
	{RB1_RSVD_a4,0x00},                              /*127	[a4 := 00]		Undocumented	0x00*/
	{RB1_RSVD_a8,0x00},                              /*128	[a8 := 00]		Undocumented	0x00*/
	{RB1_RSVD_c5,0x11},                              /*129	[c5 := 11]		Undocumented	0x11*/
	{RB1_RSVD_c6,0x51},                              /*130	[c6 := 51]		Undocumented	0x51*/
	{RB1_RSVD_bf,0x80},                              /*131	[bf := 80]		Undocumented	0x80*/
	{RB1_RSVD_c7,0x10},                              /*132	[c7 := 10]		Undocumented	0x10*/
	{RB1_RSVD_b6,0x66},                              /*133	[b6 := 66]		Undocumented	0x66*/
	{RB1_RSVD_b8,0xa5},                              /*134	[b8 := a5]		Undocumented	0xa5*/
	{RB1_RSVD_b7,0x64},                              /*135	[b7 := 64]		Undocumented	0x64*/
	{RB1_RSVD_b9,0x7c},                              /*136	[b9 := 7c]		Undocumented	0x7c*/
	{RB1_RSVD_b3,0xaf},                              /*137	[b3 := af]		Undocumented	0xaf*/
	{RB1_RSVD_b4,0x97},                              /*138	[b4 := 97]		Undocumented	0x97*/
	{RB1_RSVD_b5,0xff},                              /*139	[b5 := ff]		Undocumented	0xff*/
	{RB1_RSVD_b0,0xc5},                              /*140	[b0 := c5]		Undocumented	0xc5*/
	{RB1_RSVD_b1,0x94},                              /*141	[b1 := 94]		Undocumented	0x94*/
	{RB1_RSVD_b2,0x0f},                              /*142	[b2 := 0f]		Undocumented	0x0f*/
	{RB1_RSVD_c4,0x5c},                              /*143	[c4 := 5c]		Undocumented	0x5c*/
	{RB1_RSVD_a6,0x00},                              /*144	[a6 := 00]		Undocumented	0x00*/
	{RB1_RSVD_a7,0x20},                              /*145	[a7 := 20]		Undocumented	0x20*/
	{RB1_RSVD_a7,0xd8},                              /*146	[a7 := d8]		Undocumented	0xd8*/
	{RB1_RSVD_a7,0x1b},                              /*147	[a7 := 1b]		Undocumented	0x1b*/
	{RB1_RSVD_a7,0x31},                              /*148	[a7 := 31]		Undocumented	0x31*/
	{RB1_RSVD_a7,0x00},                              /*149	[a7 := 00]		Undocumented	0x00*/
	{RB1_RSVD_a7,0x18},                              /*150	[a7 := 18]		Undocumented	0x18*/
	{RB1_RSVD_a7,0x20},                              /*151	[a7 := 20]		Undocumented	0x20*/
	{RB1_RSVD_a7,0xd8},                              /*152	[a7 := d8]		Undocumented	0xd8*/
	{RB1_RSVD_a7,0x19},                              /*153	[a7 := 19]		Undocumented	0x19*/
	{RB1_RSVD_a7,0x31},                              /*154	[a7 := 31]		Undocumented	0x31*/
	{RB1_RSVD_a7,0x00},                              /*155	[a7 := 00]		Undocumented	0x00*/
	{RB1_RSVD_a7,0x18},                              /*156	[a7 := 18]		Undocumented	0x18*/
	{RB1_RSVD_a7,0x20},                              /*157	[a7 := 20]		Undocumented	0x20*/
	{RB1_RSVD_a7,0xd8},                              /*158	[a7 := d8]		Undocumented	0xd8*/
	{RB1_RSVD_a7,0x19},                              /*159	[a7 := 19]		Undocumented	0x19*/
	{RB1_RSVD_a7,0x31},                              /*160	[a7 := 31]		Undocumented	0x31*/
	{RB1_RSVD_a7,0x00},                              /*161	[a7 := 00]		Undocumented	0x00*/
	{RB1_RSVD_a7,0x18},                              /*162	[a7 := 18]		Undocumented	0x18*/
	{RB1_RSVD_7f,0x00},                              /*163	[7f := 00]		Undocumented	0x00*/
	{RB1_RSVD_e5,0x1f},                              /*164	[e5 := 1f]		Undocumented	0x1f*/
	{RB1_RSVD_e1,0x77},                              /*165	[e1 := 77]		Undocumented	0x77*/
	{RB1_RSVD_dd,0x7f},                              /*166	[dd := 7f]		Undocumented	0x7f*/
	{RB1_RSVD_c2,0x0e},                              /*167	[c2 := 0e]		Undocumented	0x0e*/
	{RB1_RSVD_e0,0x04},                              /*168	[e0 := 04]		Undocumented	0x04*/
	{RB1_RSVD_c0,0xc8},                              /*169	[c0 := c8]		Undocumented	0xc8*/
	{RB1_RSVD_c1,0x96},                              /*170	[c1 := 96]		Undocumented	0x96*/
	{RB1_RSVD_86,0x3d},                              /*171	[86 := 3d]		Undocumented	0x3d*/
	{RB1_RSVD_51,0x90},                              /*172	[51 := 90]		RB1_RSVD_51	0x90*/
	{RB1_RSVD_52,0x2c},                              /*173	[52 := 2c]		RB1_RSVD_52	0x2c*/
	{RB1_RSVD_53,0x00},                              /*174	[53 := 00]		RB1_RSVD_53	0x00*/
	{RB1_RSVD_54,0x00},                              /*175	[54 := 00]		RB1_RSVD_54	0x00*/
	{RB1_RSVD_55,0x88},                              /*176	[55 := 88]		RB1_RSVD_55	0x88*/
	{RB1_RSVD_57,0x00},                              /*177	[57 := 00]		RB1_RSVD_57	0x00*/
	{RB1_BD60,0x92},                                 /*178	[50 := 92]		60Hz Banding AEC 8 LSBs	0x92*/
	{RB1_RSVD_5a,0x50},                              /*179	[5a := 50]		RB1_RSVD_5a	0x50*/
	{RB1_RSVD_5b,0x3c},                              /*180	[5b := 3c]		RB1_RSVD_5b	0x3c*/
	{RB1_RSVD_5c,0x00},                              /*181	[5c := 00]		RB1_RSVD_5c	0x00*/
	{RB1_RSVD_d3,0x04},                              /*182	[d3 := 04]		Undocumented	0x04*/
	{RB1_RSVD_e0,0x00},                              /*183	[e0 := 00]		Undocumented	0x00*/
	{RB1_RSVD_05,0x00},                              /*184	[05 := 00]		RB1_RSVD_05	0x00*/
	{RB1_RSVD_da,0x08},                              /*185	[da := 08]		Undocumented	0x08*/
	{RB1_RSVD_d7,0x03},                              /*186	[d7 := 03]		Undocumented	0x03*/
	{RB1_RSVD_e0,0x00},                              /*187	[e0 := 00]		Undocumented	0x00*/
	{RB1_RSVD_05,0x00},                              /*188	[05 := 00]		RB1_RSVD_05	0x00*/
	{0xFF,0xFF}
};

