<stg><name>load_weights_first_layer</name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:4 %gat_net_scoring_fn_target_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gat_net_scoring_fn_target_fixed

]]></Node>
<StgValue><ssdm name="gat_net_scoring_fn_target_fixed_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:5 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %gat_net_scoring_fn_target_fixed_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="62">
<![CDATA[
codeRepl:6 %sext_ln263 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln263"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
codeRepl:7 %mem_addr = getelementptr i32 %mem, i64 %sext_ln263

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="31" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="32" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="33" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="34" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="0">
<![CDATA[
codeRepl:9 %call_ln263 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2, i32 %mem, i62 %trunc_ln, i28 %scoring_fn_target_V_0, i28 %scoring_fn_target_V_1, i28 %scoring_fn_target_V_2, i28 %scoring_fn_target_V_3, i28 %scoring_fn_target_V_4, i28 %scoring_fn_target_V_5, i28 %scoring_fn_target_V_6, i28 %scoring_fn_target_V_7, i28 %scoring_fn_target_V_8, i28 %scoring_fn_target_V_9, i28 %scoring_fn_target_V_10, i28 %scoring_fn_target_V_11, i28 %scoring_fn_target_V_12, i28 %scoring_fn_target_V_13, i28 %scoring_fn_target_V_14, i28 %scoring_fn_target_V_15

]]></Node>
<StgValue><ssdm name="call_ln263"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="35" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="0">
<![CDATA[
codeRepl:9 %call_ln263 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2, i32 %mem, i62 %trunc_ln, i28 %scoring_fn_target_V_0, i28 %scoring_fn_target_V_1, i28 %scoring_fn_target_V_2, i28 %scoring_fn_target_V_3, i28 %scoring_fn_target_V_4, i28 %scoring_fn_target_V_5, i28 %scoring_fn_target_V_6, i28 %scoring_fn_target_V_7, i28 %scoring_fn_target_V_8, i28 %scoring_fn_target_V_9, i28 %scoring_fn_target_V_10, i28 %scoring_fn_target_V_11, i28 %scoring_fn_target_V_12, i28 %scoring_fn_target_V_13, i28 %scoring_fn_target_V_14, i28 %scoring_fn_target_V_15

]]></Node>
<StgValue><ssdm name="call_ln263"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="36" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:3 %gat_net_scoring_fn_source_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gat_net_scoring_fn_source_fixed

]]></Node>
<StgValue><ssdm name="gat_net_scoring_fn_source_fixed_read"/></StgValue>
</operation>

<operation id="37" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:10 %trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %gat_net_scoring_fn_source_fixed_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="38" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="62">
<![CDATA[
codeRepl:11 %sext_ln269 = sext i62 %trunc_ln8

]]></Node>
<StgValue><ssdm name="sext_ln269"/></StgValue>
</operation>

<operation id="39" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
codeRepl:12 %mem_addr_4 = getelementptr i32 %mem, i64 %sext_ln269

]]></Node>
<StgValue><ssdm name="mem_addr_4"/></StgValue>
</operation>

<operation id="40" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:13 %empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_4, i32 64

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="41" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:13 %empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_4, i32 64

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="42" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:13 %empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_4, i32 64

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="43" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:13 %empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_4, i32 64

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="44" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:13 %empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_4, i32 64

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="45" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:13 %empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_4, i32 64

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="46" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:13 %empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_4, i32 64

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="47" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="0" op_20_bw="0">
<![CDATA[
codeRepl:14 %call_ln269 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_269_3_VITIS_LOOP_270_4, i32 %mem, i62 %trunc_ln8, i28 %scoring_fn_source_V_0, i28 %scoring_fn_source_V_1, i28 %scoring_fn_source_V_2, i28 %scoring_fn_source_V_3, i28 %scoring_fn_source_V_4, i28 %scoring_fn_source_V_5, i28 %scoring_fn_source_V_6, i28 %scoring_fn_source_V_7, i28 %scoring_fn_source_V_8, i28 %scoring_fn_source_V_9, i28 %scoring_fn_source_V_10, i28 %scoring_fn_source_V_11, i28 %scoring_fn_source_V_12, i28 %scoring_fn_source_V_13, i28 %scoring_fn_source_V_14, i28 %scoring_fn_source_V_15

]]></Node>
<StgValue><ssdm name="call_ln269"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="48" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="0" op_20_bw="0">
<![CDATA[
codeRepl:14 %call_ln269 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_269_3_VITIS_LOOP_270_4, i32 %mem, i62 %trunc_ln8, i28 %scoring_fn_source_V_0, i28 %scoring_fn_source_V_1, i28 %scoring_fn_source_V_2, i28 %scoring_fn_source_V_3, i28 %scoring_fn_source_V_4, i28 %scoring_fn_source_V_5, i28 %scoring_fn_source_V_6, i28 %scoring_fn_source_V_7, i28 %scoring_fn_source_V_8, i28 %scoring_fn_source_V_9, i28 %scoring_fn_source_V_10, i28 %scoring_fn_source_V_11, i28 %scoring_fn_source_V_12, i28 %scoring_fn_source_V_13, i28 %scoring_fn_source_V_14, i28 %scoring_fn_source_V_15

]]></Node>
<StgValue><ssdm name="call_ln269"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="49" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:2 %gat_net_linear_proj_weight_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gat_net_linear_proj_weight_fixed

]]></Node>
<StgValue><ssdm name="gat_net_linear_proj_weight_fixed_read"/></StgValue>
</operation>

<operation id="50" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="28" op_21_bw="28" op_22_bw="28" op_23_bw="28" op_24_bw="28" op_25_bw="28" op_26_bw="28" op_27_bw="28" op_28_bw="28" op_29_bw="28" op_30_bw="28" op_31_bw="28" op_32_bw="28" op_33_bw="28" op_34_bw="28" op_35_bw="28" op_36_bw="28" op_37_bw="28" op_38_bw="28" op_39_bw="28" op_40_bw="28" op_41_bw="28" op_42_bw="28" op_43_bw="28" op_44_bw="28" op_45_bw="28" op_46_bw="28" op_47_bw="28" op_48_bw="28" op_49_bw="28" op_50_bw="28" op_51_bw="28" op_52_bw="28" op_53_bw="28" op_54_bw="28" op_55_bw="28" op_56_bw="28" op_57_bw="28" op_58_bw="28" op_59_bw="28" op_60_bw="28" op_61_bw="28" op_62_bw="28" op_63_bw="28" op_64_bw="28" op_65_bw="28" op_66_bw="28" op_67_bw="0" op_68_bw="0">
<![CDATA[
codeRepl:15 %call_ln263 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_275_5_VITIS_LOOP_276_6, i64 %gat_net_linear_proj_weight_fixed_read, i32 %mem, i28 %linear_proj_weight_V_0, i28 %linear_proj_weight_V_1, i28 %linear_proj_weight_V_2, i28 %linear_proj_weight_V_3, i28 %linear_proj_weight_V_4, i28 %linear_proj_weight_V_5, i28 %linear_proj_weight_V_6, i28 %linear_proj_weight_V_7, i28 %linear_proj_weight_V_8, i28 %linear_proj_weight_V_9, i28 %linear_proj_weight_V_10, i28 %linear_proj_weight_V_11, i28 %linear_proj_weight_V_12, i28 %linear_proj_weight_V_13, i28 %linear_proj_weight_V_14, i28 %linear_proj_weight_V_15, i28 %linear_proj_weight_V_16, i28 %linear_proj_weight_V_17, i28 %linear_proj_weight_V_18, i28 %linear_proj_weight_V_19, i28 %linear_proj_weight_V_20, i28 %linear_proj_weight_V_21, i28 %linear_proj_weight_V_22, i28 %linear_proj_weight_V_23, i28 %linear_proj_weight_V_24, i28 %linear_proj_weight_V_25, i28 %linear_proj_weight_V_26, i28 %linear_proj_weight_V_27, i28 %linear_proj_weight_V_28, i28 %linear_proj_weight_V_29, i28 %linear_proj_weight_V_30, i28 %linear_proj_weight_V_31, i28 %linear_proj_weight_V_32, i28 %linear_proj_weight_V_33, i28 %linear_proj_weight_V_34, i28 %linear_proj_weight_V_35, i28 %linear_proj_weight_V_36, i28 %linear_proj_weight_V_37, i28 %linear_proj_weight_V_38, i28 %linear_proj_weight_V_39, i28 %linear_proj_weight_V_40, i28 %linear_proj_weight_V_41, i28 %linear_proj_weight_V_42, i28 %linear_proj_weight_V_43, i28 %linear_proj_weight_V_44, i28 %linear_proj_weight_V_45, i28 %linear_proj_weight_V_46, i28 %linear_proj_weight_V_47, i28 %linear_proj_weight_V_48, i28 %linear_proj_weight_V_49, i28 %linear_proj_weight_V_50, i28 %linear_proj_weight_V_51, i28 %linear_proj_weight_V_52, i28 %linear_proj_weight_V_53, i28 %linear_proj_weight_V_54, i28 %linear_proj_weight_V_55, i28 %linear_proj_weight_V_56, i28 %linear_proj_weight_V_57, i28 %linear_proj_weight_V_58, i28 %linear_proj_weight_V_59, i28 %linear_proj_weight_V_60, i28 %linear_proj_weight_V_61, i28 %linear_proj_weight_V_62, i28 %linear_proj_weight_V_63

]]></Node>
<StgValue><ssdm name="call_ln263"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="51" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="28" op_21_bw="28" op_22_bw="28" op_23_bw="28" op_24_bw="28" op_25_bw="28" op_26_bw="28" op_27_bw="28" op_28_bw="28" op_29_bw="28" op_30_bw="28" op_31_bw="28" op_32_bw="28" op_33_bw="28" op_34_bw="28" op_35_bw="28" op_36_bw="28" op_37_bw="28" op_38_bw="28" op_39_bw="28" op_40_bw="28" op_41_bw="28" op_42_bw="28" op_43_bw="28" op_44_bw="28" op_45_bw="28" op_46_bw="28" op_47_bw="28" op_48_bw="28" op_49_bw="28" op_50_bw="28" op_51_bw="28" op_52_bw="28" op_53_bw="28" op_54_bw="28" op_55_bw="28" op_56_bw="28" op_57_bw="28" op_58_bw="28" op_59_bw="28" op_60_bw="28" op_61_bw="28" op_62_bw="28" op_63_bw="28" op_64_bw="28" op_65_bw="28" op_66_bw="28" op_67_bw="0" op_68_bw="0">
<![CDATA[
codeRepl:15 %call_ln263 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_275_5_VITIS_LOOP_276_6, i64 %gat_net_linear_proj_weight_fixed_read, i32 %mem, i28 %linear_proj_weight_V_0, i28 %linear_proj_weight_V_1, i28 %linear_proj_weight_V_2, i28 %linear_proj_weight_V_3, i28 %linear_proj_weight_V_4, i28 %linear_proj_weight_V_5, i28 %linear_proj_weight_V_6, i28 %linear_proj_weight_V_7, i28 %linear_proj_weight_V_8, i28 %linear_proj_weight_V_9, i28 %linear_proj_weight_V_10, i28 %linear_proj_weight_V_11, i28 %linear_proj_weight_V_12, i28 %linear_proj_weight_V_13, i28 %linear_proj_weight_V_14, i28 %linear_proj_weight_V_15, i28 %linear_proj_weight_V_16, i28 %linear_proj_weight_V_17, i28 %linear_proj_weight_V_18, i28 %linear_proj_weight_V_19, i28 %linear_proj_weight_V_20, i28 %linear_proj_weight_V_21, i28 %linear_proj_weight_V_22, i28 %linear_proj_weight_V_23, i28 %linear_proj_weight_V_24, i28 %linear_proj_weight_V_25, i28 %linear_proj_weight_V_26, i28 %linear_proj_weight_V_27, i28 %linear_proj_weight_V_28, i28 %linear_proj_weight_V_29, i28 %linear_proj_weight_V_30, i28 %linear_proj_weight_V_31, i28 %linear_proj_weight_V_32, i28 %linear_proj_weight_V_33, i28 %linear_proj_weight_V_34, i28 %linear_proj_weight_V_35, i28 %linear_proj_weight_V_36, i28 %linear_proj_weight_V_37, i28 %linear_proj_weight_V_38, i28 %linear_proj_weight_V_39, i28 %linear_proj_weight_V_40, i28 %linear_proj_weight_V_41, i28 %linear_proj_weight_V_42, i28 %linear_proj_weight_V_43, i28 %linear_proj_weight_V_44, i28 %linear_proj_weight_V_45, i28 %linear_proj_weight_V_46, i28 %linear_proj_weight_V_47, i28 %linear_proj_weight_V_48, i28 %linear_proj_weight_V_49, i28 %linear_proj_weight_V_50, i28 %linear_proj_weight_V_51, i28 %linear_proj_weight_V_52, i28 %linear_proj_weight_V_53, i28 %linear_proj_weight_V_54, i28 %linear_proj_weight_V_55, i28 %linear_proj_weight_V_56, i28 %linear_proj_weight_V_57, i28 %linear_proj_weight_V_58, i28 %linear_proj_weight_V_59, i28 %linear_proj_weight_V_60, i28 %linear_proj_weight_V_61, i28 %linear_proj_weight_V_62, i28 %linear_proj_weight_V_63

]]></Node>
<StgValue><ssdm name="call_ln263"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="52" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:1 %gat_net_skip_proj_weight_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gat_net_skip_proj_weight_fixed

]]></Node>
<StgValue><ssdm name="gat_net_skip_proj_weight_fixed_read"/></StgValue>
</operation>

<operation id="53" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="28" op_21_bw="28" op_22_bw="28" op_23_bw="28" op_24_bw="28" op_25_bw="28" op_26_bw="28" op_27_bw="28" op_28_bw="28" op_29_bw="28" op_30_bw="28" op_31_bw="28" op_32_bw="28" op_33_bw="28" op_34_bw="28" op_35_bw="28" op_36_bw="28" op_37_bw="28" op_38_bw="28" op_39_bw="28" op_40_bw="28" op_41_bw="28" op_42_bw="28" op_43_bw="28" op_44_bw="28" op_45_bw="28" op_46_bw="28" op_47_bw="28" op_48_bw="28" op_49_bw="28" op_50_bw="28" op_51_bw="28" op_52_bw="28" op_53_bw="28" op_54_bw="28" op_55_bw="28" op_56_bw="28" op_57_bw="28" op_58_bw="28" op_59_bw="28" op_60_bw="28" op_61_bw="28" op_62_bw="28" op_63_bw="28" op_64_bw="28" op_65_bw="28" op_66_bw="28" op_67_bw="0" op_68_bw="0">
<![CDATA[
codeRepl:16 %call_ln263 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_285_7_VITIS_LOOP_286_8, i64 %gat_net_skip_proj_weight_fixed_read, i32 %mem, i28 %skip_proj_weight_V_0, i28 %skip_proj_weight_V_1, i28 %skip_proj_weight_V_2, i28 %skip_proj_weight_V_3, i28 %skip_proj_weight_V_4, i28 %skip_proj_weight_V_5, i28 %skip_proj_weight_V_6, i28 %skip_proj_weight_V_7, i28 %skip_proj_weight_V_8, i28 %skip_proj_weight_V_9, i28 %skip_proj_weight_V_10, i28 %skip_proj_weight_V_11, i28 %skip_proj_weight_V_12, i28 %skip_proj_weight_V_13, i28 %skip_proj_weight_V_14, i28 %skip_proj_weight_V_15, i28 %skip_proj_weight_V_16, i28 %skip_proj_weight_V_17, i28 %skip_proj_weight_V_18, i28 %skip_proj_weight_V_19, i28 %skip_proj_weight_V_20, i28 %skip_proj_weight_V_21, i28 %skip_proj_weight_V_22, i28 %skip_proj_weight_V_23, i28 %skip_proj_weight_V_24, i28 %skip_proj_weight_V_25, i28 %skip_proj_weight_V_26, i28 %skip_proj_weight_V_27, i28 %skip_proj_weight_V_28, i28 %skip_proj_weight_V_29, i28 %skip_proj_weight_V_30, i28 %skip_proj_weight_V_31, i28 %skip_proj_weight_V_32, i28 %skip_proj_weight_V_33, i28 %skip_proj_weight_V_34, i28 %skip_proj_weight_V_35, i28 %skip_proj_weight_V_36, i28 %skip_proj_weight_V_37, i28 %skip_proj_weight_V_38, i28 %skip_proj_weight_V_39, i28 %skip_proj_weight_V_40, i28 %skip_proj_weight_V_41, i28 %skip_proj_weight_V_42, i28 %skip_proj_weight_V_43, i28 %skip_proj_weight_V_44, i28 %skip_proj_weight_V_45, i28 %skip_proj_weight_V_46, i28 %skip_proj_weight_V_47, i28 %skip_proj_weight_V_48, i28 %skip_proj_weight_V_49, i28 %skip_proj_weight_V_50, i28 %skip_proj_weight_V_51, i28 %skip_proj_weight_V_52, i28 %skip_proj_weight_V_53, i28 %skip_proj_weight_V_54, i28 %skip_proj_weight_V_55, i28 %skip_proj_weight_V_56, i28 %skip_proj_weight_V_57, i28 %skip_proj_weight_V_58, i28 %skip_proj_weight_V_59, i28 %skip_proj_weight_V_60, i28 %skip_proj_weight_V_61, i28 %skip_proj_weight_V_62, i28 %skip_proj_weight_V_63

]]></Node>
<StgValue><ssdm name="call_ln263"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="54" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_36, i32 0, i32 0, void @empty_33, i32 0, i32 100000, void @empty_32, void @empty_31, void @empty_33, i32 16, i32 16, i32 16, i32 16, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="28" op_21_bw="28" op_22_bw="28" op_23_bw="28" op_24_bw="28" op_25_bw="28" op_26_bw="28" op_27_bw="28" op_28_bw="28" op_29_bw="28" op_30_bw="28" op_31_bw="28" op_32_bw="28" op_33_bw="28" op_34_bw="28" op_35_bw="28" op_36_bw="28" op_37_bw="28" op_38_bw="28" op_39_bw="28" op_40_bw="28" op_41_bw="28" op_42_bw="28" op_43_bw="28" op_44_bw="28" op_45_bw="28" op_46_bw="28" op_47_bw="28" op_48_bw="28" op_49_bw="28" op_50_bw="28" op_51_bw="28" op_52_bw="28" op_53_bw="28" op_54_bw="28" op_55_bw="28" op_56_bw="28" op_57_bw="28" op_58_bw="28" op_59_bw="28" op_60_bw="28" op_61_bw="28" op_62_bw="28" op_63_bw="28" op_64_bw="28" op_65_bw="28" op_66_bw="28" op_67_bw="0" op_68_bw="0">
<![CDATA[
codeRepl:16 %call_ln263 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_285_7_VITIS_LOOP_286_8, i64 %gat_net_skip_proj_weight_fixed_read, i32 %mem, i28 %skip_proj_weight_V_0, i28 %skip_proj_weight_V_1, i28 %skip_proj_weight_V_2, i28 %skip_proj_weight_V_3, i28 %skip_proj_weight_V_4, i28 %skip_proj_weight_V_5, i28 %skip_proj_weight_V_6, i28 %skip_proj_weight_V_7, i28 %skip_proj_weight_V_8, i28 %skip_proj_weight_V_9, i28 %skip_proj_weight_V_10, i28 %skip_proj_weight_V_11, i28 %skip_proj_weight_V_12, i28 %skip_proj_weight_V_13, i28 %skip_proj_weight_V_14, i28 %skip_proj_weight_V_15, i28 %skip_proj_weight_V_16, i28 %skip_proj_weight_V_17, i28 %skip_proj_weight_V_18, i28 %skip_proj_weight_V_19, i28 %skip_proj_weight_V_20, i28 %skip_proj_weight_V_21, i28 %skip_proj_weight_V_22, i28 %skip_proj_weight_V_23, i28 %skip_proj_weight_V_24, i28 %skip_proj_weight_V_25, i28 %skip_proj_weight_V_26, i28 %skip_proj_weight_V_27, i28 %skip_proj_weight_V_28, i28 %skip_proj_weight_V_29, i28 %skip_proj_weight_V_30, i28 %skip_proj_weight_V_31, i28 %skip_proj_weight_V_32, i28 %skip_proj_weight_V_33, i28 %skip_proj_weight_V_34, i28 %skip_proj_weight_V_35, i28 %skip_proj_weight_V_36, i28 %skip_proj_weight_V_37, i28 %skip_proj_weight_V_38, i28 %skip_proj_weight_V_39, i28 %skip_proj_weight_V_40, i28 %skip_proj_weight_V_41, i28 %skip_proj_weight_V_42, i28 %skip_proj_weight_V_43, i28 %skip_proj_weight_V_44, i28 %skip_proj_weight_V_45, i28 %skip_proj_weight_V_46, i28 %skip_proj_weight_V_47, i28 %skip_proj_weight_V_48, i28 %skip_proj_weight_V_49, i28 %skip_proj_weight_V_50, i28 %skip_proj_weight_V_51, i28 %skip_proj_weight_V_52, i28 %skip_proj_weight_V_53, i28 %skip_proj_weight_V_54, i28 %skip_proj_weight_V_55, i28 %skip_proj_weight_V_56, i28 %skip_proj_weight_V_57, i28 %skip_proj_weight_V_58, i28 %skip_proj_weight_V_59, i28 %skip_proj_weight_V_60, i28 %skip_proj_weight_V_61, i28 %skip_proj_weight_V_62, i28 %skip_proj_weight_V_63

]]></Node>
<StgValue><ssdm name="call_ln263"/></StgValue>
</operation>

<operation id="56" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0">
<![CDATA[
codeRepl:17 %ret_ln295 = ret

]]></Node>
<StgValue><ssdm name="ret_ln295"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
