# Tiny Tapeout project information
project:
  title:        "Spike Detection and Classification System"
  author:       "Gabriel Galeote Checa"
  discord:      "gonsos#2128"
  description:  "Serialized input buffering with 4 parallel spike detectors + classifiers"
  language:     "Verilog"
  clock_hz:     0                                # No fixed frequency (asynch input protocol)

  # Design fits in 1 tile (4 units + RAM + wrapper should fit comfortably if optimized)
  tiles: "1x1"

  # Top-level module name (must begin with tt_um_)
  top_module:  "tt_um_spike_classify"

  # List of source files (in ./src/)
  source_files:
    - "user_module_000000.v"
    - "processing_system.v"
    - "processing_unit.v"
    - "ram_wide.v"
    - "ado.v"                # Add this only if used in your design
    - "classifier.v"         # Add this only if used in your design

# Input/output pin mapping for the UI and UO pins
pinout:
  # Inputs (8 bits)
  ui[0]: "reset"
  ui[1]: "data_valid"
  ui[2]: "byte_select (0=low, 1=high)"
  ui[3]: "data[0]"
  ui[4]: "data[1]"
  ui[5]: "data[2]"
  ui[6]: "data[3]"
  ui[7]: "data[4]"

  # Outputs (8 bits)
  uo[0]: "spike_detected[0]"
  uo[1]: "spike_detected[1]"
  uo[2]: "spike_detected[2]"
  uo[3]: "spike_detected[3]"
  uo[4]: "event_out[0]"
  uo[5]: "event_out[1]"
  uo[6]: "event_out[2]"
  uo[7]: "event_out[3]"

  # Bidirectional pins (not used)
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
