{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575852388704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575852388720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 18:46:28 2019 " "Processing started: Sun Dec 08 18:46:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575852388720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575852388720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eBike -c eBike " "Command: quartus_map --read_settings_files=on --write_settings_files=off eBike -c eBike" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575852388720 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575852392844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575852392845 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rst_synch.v " "Can't analyze file -- file rst_synch.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1575852580660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cadence_filt.sv 1 1 " "Found 1 design units, including 1 entities, in source file cadence_filt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cadence_filt " "Found entity 1: cadence_filt" {  } { { "cadence_filt.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/cadence_filt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575852580722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575852580722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensorcondition.sv 1 1 " "Found 1 design units, including 1 entities, in source file sensorcondition.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sensorCondition " "Found entity 1: sensorCondition" {  } { { "sensorCondition.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/sensorCondition.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575852580773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575852580773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "UART_tx.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/UART_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575852580825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575852580825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "telemetry.sv 1 1 " "Found 1 design units, including 1 entities, in source file telemetry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 telemetry " "Found entity 1: telemetry" {  } { { "telemetry.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/telemetry.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575852580881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575852580881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "smpl SMPL SPI_mstr.sv(7) " "Verilog HDL Declaration information at SPI_mstr.sv(7): object \"smpl\" differs only in case from object \"SMPL\" in the same scope" {  } { { "SPI_mstr.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/SPI_mstr.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575852580924 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "shft SHFT SPI_mstr.sv(7) " "Verilog HDL Declaration information at SPI_mstr.sv(7): object \"shft\" differs only in case from object \"SHFT\" in the same scope" {  } { { "SPI_mstr.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/SPI_mstr.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575852580925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_mstr.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_mstr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_mstr " "Found entity 1: SPI_mstr" {  } { { "SPI_mstr.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/SPI_mstr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575852580933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575852580933 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "desiredDrive.v " "Can't analyze file -- file desiredDrive.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1575852580972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pid.sv 1 1 " "Found 1 design units, including 1 entities, in source file pid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PID " "Found entity 1: PID" {  } { { "PID.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/PID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575852581018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575852581018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nonoverlap.sv 1 1 " "Found 1 design units, including 1 entities, in source file nonoverlap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nonoverlap " "Found entity 1: nonoverlap" {  } { { "nonoverlap.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/nonoverlap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575852581064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575852581064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brushless.sv 1 1 " "Found 1 design units, including 1 entities, in source file brushless.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brushless " "Found entity 1: brushless" {  } { { "brushless.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/brushless.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575852581111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575852581111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm11.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM11.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/PWM11.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575852581163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575852581163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtr_drv.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtr_drv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mtr_drv " "Found entity 1: mtr_drv" {  } { { "mtr_drv.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/mtr_drv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575852581237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575852581237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inertial_integrator.sv 1 1 " "Found 1 design units, including 1 entities, in source file inertial_integrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inertial_integrator " "Found entity 1: inertial_integrator" {  } { { "inertial_integrator.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/inertial_integrator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575852581292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575852581292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inert_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file inert_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inert_intf " "Found entity 1: inert_intf" {  } { { "inert_intf.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/inert_intf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575852581342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575852581342 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n eBike.sv(8) " "Verilog HDL Declaration information at eBike.sv(8): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "eBike.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/eBike.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575852581378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ebike.sv 1 1 " "Found 1 design units, including 1 entities, in source file ebike.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eBike " "Found entity 1: eBike" {  } { { "eBike.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/eBike.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575852581388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575852581388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2d_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file a2d_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 A2D_intf " "Found entity 1: A2D_intf" {  } { { "A2D_intf.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/A2D_intf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575852581444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575852581444 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eBike " "Elaborating entity \"eBike\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575852582753 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 eBike.sv(114) " "Verilog HDL assignment warning at eBike.sv(114): truncated value with size 32 to match size of target (2)" {  } { { "eBike.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/eBike.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852582770 "|eBike"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 eBike.sv(119) " "Verilog HDL assignment warning at eBike.sv(119): truncated value with size 32 to match size of target (1)" {  } { { "eBike.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/eBike.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852582772 "|eBike"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n rst_synch.sv(3) " "Verilog HDL Declaration information at rst_synch.sv(3): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "rst_synch.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/rst_synch.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575852582900 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rst_synch.sv 1 1 " "Using design file rst_synch.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rst_synch " "Found entity 1: rst_synch" {  } { { "rst_synch.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/rst_synch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575852582910 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575852582910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_synch rst_synch:iRst_synch " "Elaborating entity \"rst_synch\" for hierarchy \"rst_synch:iRst_synch\"" {  } { { "eBike.sv" "iRst_synch" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/eBike.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575852582913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A2D_intf A2D_intf:iA2D_intf " "Elaborating entity \"A2D_intf\" for hierarchy \"A2D_intf:iA2D_intf\"" {  } { { "eBike.sv" "iA2D_intf" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/eBike.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575852582941 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 A2D_intf.sv(26) " "Verilog HDL assignment warning at A2D_intf.sv(26): truncated value with size 32 to match size of target (14)" {  } { { "A2D_intf.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/A2D_intf.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852582959 "|eBike|A2D_intf:iA2D_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 A2D_intf.sv(36) " "Verilog HDL assignment warning at A2D_intf.sv(36): truncated value with size 32 to match size of target (2)" {  } { { "A2D_intf.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/A2D_intf.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852582959 "|eBike|A2D_intf:iA2D_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 A2D_intf.sv(41) " "Verilog HDL assignment warning at A2D_intf.sv(41): truncated value with size 32 to match size of target (1)" {  } { { "A2D_intf.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/A2D_intf.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852582959 "|eBike|A2D_intf:iA2D_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 A2D_intf.sv(88) " "Verilog HDL assignment warning at A2D_intf.sv(88): truncated value with size 32 to match size of target (1)" {  } { { "A2D_intf.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/A2D_intf.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852582960 "|eBike|A2D_intf:iA2D_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 A2D_intf.sv(89) " "Verilog HDL assignment warning at A2D_intf.sv(89): truncated value with size 32 to match size of target (1)" {  } { { "A2D_intf.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/A2D_intf.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852582961 "|eBike|A2D_intf:iA2D_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 A2D_intf.sv(90) " "Verilog HDL assignment warning at A2D_intf.sv(90): truncated value with size 32 to match size of target (1)" {  } { { "A2D_intf.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/A2D_intf.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852582961 "|eBike|A2D_intf:iA2D_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 A2D_intf.sv(91) " "Verilog HDL assignment warning at A2D_intf.sv(91): truncated value with size 32 to match size of target (1)" {  } { { "A2D_intf.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/A2D_intf.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852582961 "|eBike|A2D_intf:iA2D_intf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_mstr A2D_intf:iA2D_intf\|SPI_mstr:mstr " "Elaborating entity \"SPI_mstr\" for hierarchy \"A2D_intf:iA2D_intf\|SPI_mstr:mstr\"" {  } { { "A2D_intf.sv" "mstr" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/A2D_intf.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575852582972 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_mstr.sv(17) " "Verilog HDL assignment warning at SPI_mstr.sv(17): truncated value with size 32 to match size of target (6)" {  } { { "SPI_mstr.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/SPI_mstr.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852582985 "|eBike|A2D_intf:iA2D_intf|SPI_mstr:mstr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SPI_mstr.sv(44) " "Verilog HDL assignment warning at SPI_mstr.sv(44): truncated value with size 32 to match size of target (4)" {  } { { "SPI_mstr.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/SPI_mstr.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852582985 "|eBike|A2D_intf:iA2D_intf|SPI_mstr:mstr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensorCondition sensorCondition:iSensorCondition " "Elaborating entity \"sensorCondition\" for hierarchy \"sensorCondition:iSensorCondition\"" {  } { { "eBike.sv" "iSensorCondition" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/eBike.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575852583000 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 sensorCondition.sv(48) " "Verilog HDL assignment warning at sensorCondition.sv(48): truncated value with size 32 to match size of target (25)" {  } { { "sensorCondition.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/sensorCondition.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852583007 "|eBike|sensorCondition:iSensorCondition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sensorCondition.sv(83) " "Verilog HDL assignment warning at sensorCondition.sv(83): truncated value with size 32 to match size of target (5)" {  } { { "sensorCondition.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/sensorCondition.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852583007 "|eBike|sensorCondition:iSensorCondition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sensorCondition.sv(95) " "Verilog HDL assignment warning at sensorCondition.sv(95): truncated value with size 32 to match size of target (1)" {  } { { "sensorCondition.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/sensorCondition.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852583007 "|eBike|sensorCondition:iSensorCondition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 sensorCondition.sv(118) " "Verilog HDL assignment warning at sensorCondition.sv(118): truncated value with size 32 to match size of target (22)" {  } { { "sensorCondition.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/sensorCondition.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852583007 "|eBike|sensorCondition:iSensorCondition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sensorCondition.sv(126) " "Verilog HDL assignment warning at sensorCondition.sv(126): truncated value with size 32 to match size of target (14)" {  } { { "sensorCondition.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/sensorCondition.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852583008 "|eBike|sensorCondition:iSensorCondition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sensorCondition.sv(133) " "Verilog HDL assignment warning at sensorCondition.sv(133): truncated value with size 32 to match size of target (12)" {  } { { "sensorCondition.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/sensorCondition.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852583008 "|eBike|sensorCondition:iSensorCondition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 sensorCondition.sv(144) " "Verilog HDL assignment warning at sensorCondition.sv(144): truncated value with size 32 to match size of target (17)" {  } { { "sensorCondition.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/sensorCondition.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852583008 "|eBike|sensorCondition:iSensorCondition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sensorCondition.sv(146) " "Verilog HDL assignment warning at sensorCondition.sv(146): truncated value with size 32 to match size of target (12)" {  } { { "sensorCondition.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/sensorCondition.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852583008 "|eBike|sensorCondition:iSensorCondition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sensorCondition.sv(157) " "Verilog HDL assignment warning at sensorCondition.sv(157): truncated value with size 32 to match size of target (13)" {  } { { "sensorCondition.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/sensorCondition.sv" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852583010 "|eBike|sensorCondition:iSensorCondition"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cadence_filt sensorCondition:iSensorCondition\|cadence_filt:iCadence_Filt " "Elaborating entity \"cadence_filt\" for hierarchy \"sensorCondition:iSensorCondition\|cadence_filt:iCadence_Filt\"" {  } { { "sensorCondition.sv" "iCadence_Filt" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/sensorCondition.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575852583087 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cadence_filt.sv(31) " "Verilog HDL assignment warning at cadence_filt.sv(31): truncated value with size 32 to match size of target (16)" {  } { { "cadence_filt.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/cadence_filt.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852583098 "|eBike|sensorCondition:iSensorCondition|cadence_filt:iCadence_Filt"}
{ "Warning" "WSGN_SEARCH_FILE" "desireddrive.sv 1 1 " "Using design file desireddrive.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 desiredDrive " "Found entity 1: desiredDrive" {  } { { "desireddrive.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/desireddrive.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575852583230 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575852583230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "desiredDrive sensorCondition:iSensorCondition\|desiredDrive:iDesired " "Elaborating entity \"desiredDrive\" for hierarchy \"sensorCondition:iSensorCondition\|desiredDrive:iDesired\"" {  } { { "sensorCondition.sv" "iDesired" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/sensorCondition.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575852583234 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "assist_prod_flopped desireddrive.sv(19) " "Verilog HDL or VHDL warning at desireddrive.sv(19): object \"assist_prod_flopped\" assigned a value but never read" {  } { { "desireddrive.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/desireddrive.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575852583248 "|eBike|sensorCondition:iSensorCondition|desiredDrive:iDesired"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "clk desireddrive.sv(20) " "Verilog HDL warning at desireddrive.sv(20): object clk used but never assigned" {  } { { "desireddrive.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/desireddrive.sv" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1575852583248 "|eBike|sensorCondition:iSensorCondition|desiredDrive:iDesired"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 desireddrive.sv(29) " "Verilog HDL assignment warning at desireddrive.sv(29): truncated value with size 32 to match size of target (6)" {  } { { "desireddrive.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/desireddrive.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852583249 "|eBike|sensorCondition:iSensorCondition|desiredDrive:iDesired"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk 0 desireddrive.sv(20) " "Net \"clk\" at desireddrive.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "desireddrive.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/desireddrive.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575852583249 "|eBike|sensorCondition:iSensorCondition|desiredDrive:iDesired"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "telemetry sensorCondition:iSensorCondition\|telemetry:iTelemetry " "Elaborating entity \"telemetry\" for hierarchy \"sensorCondition:iSensorCondition\|telemetry:iTelemetry\"" {  } { { "sensorCondition.sv" "iTelemetry" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/sensorCondition.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575852583262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 telemetry.sv(21) " "Verilog HDL assignment warning at telemetry.sv(21): truncated value with size 32 to match size of target (20)" {  } { { "telemetry.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/telemetry.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852583273 "|eBike|sensorCondition:iSensorCondition|telemetry:iTelemetry"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx sensorCondition:iSensorCondition\|telemetry:iTelemetry\|UART_tx:UART_tx " "Elaborating entity \"UART_tx\" for hierarchy \"sensorCondition:iSensorCondition\|telemetry:iTelemetry\|UART_tx:UART_tx\"" {  } { { "telemetry.sv" "UART_tx" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/telemetry.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575852583284 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_tx.sv(43) " "Verilog HDL assignment warning at UART_tx.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "UART_tx.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/UART_tx.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852583292 "|eBike|sensorCondition:iSensorCondition|telemetry:iTelemetry|UART_tx:iUART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 UART_tx.sv(54) " "Verilog HDL assignment warning at UART_tx.sv(54): truncated value with size 32 to match size of target (9)" {  } { { "UART_tx.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/UART_tx.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852583292 "|eBike|sensorCondition:iSensorCondition|telemetry:iTelemetry|UART_tx:iUART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PID PID:iPID " "Elaborating entity \"PID\" for hierarchy \"PID:iPID\"" {  } { { "eBike.sv" "iPID" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/eBike.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575852583306 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PID.sv(113) " "Verilog HDL assignment warning at PID.sv(113): truncated value with size 32 to match size of target (20)" {  } { { "PID.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/PID.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852583323 "|eBike|PID:iPID"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brushless brushless:iBrushless " "Elaborating entity \"brushless\" for hierarchy \"brushless:iBrushless\"" {  } { { "eBike.sv" "iBrushless" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/eBike.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575852583336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mtr_drv mtr_drv:iMtr_drv " "Elaborating entity \"mtr_drv\" for hierarchy \"mtr_drv:iMtr_drv\"" {  } { { "eBike.sv" "iMtr_drv" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/eBike.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575852583360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM mtr_drv:iMtr_drv\|PWM:PWM11 " "Elaborating entity \"PWM\" for hierarchy \"mtr_drv:iMtr_drv\|PWM:PWM11\"" {  } { { "mtr_drv.sv" "PWM11" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/mtr_drv.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575852583378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nonoverlap mtr_drv:iMtr_drv\|nonoverlap:green " "Elaborating entity \"nonoverlap\" for hierarchy \"mtr_drv:iMtr_drv\|nonoverlap:green\"" {  } { { "mtr_drv.sv" "green" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/mtr_drv.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575852583402 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 nonoverlap.sv(25) " "Verilog HDL assignment warning at nonoverlap.sv(25): truncated value with size 32 to match size of target (5)" {  } { { "nonoverlap.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/nonoverlap.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852583411 "|eBike|mtr_drv:iMtr_drv|nonoverlap:green"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 nonoverlap.sv(27) " "Verilog HDL assignment warning at nonoverlap.sv(27): truncated value with size 32 to match size of target (1)" {  } { { "nonoverlap.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/nonoverlap.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852583412 "|eBike|mtr_drv:iMtr_drv|nonoverlap:green"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inert_intf inert_intf:iInert_intf " "Elaborating entity \"inert_intf\" for hierarchy \"inert_intf:iInert_intf\"" {  } { { "eBike.sv" "iInert_intf" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/eBike.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575852583432 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 inert_intf.sv(117) " "Verilog HDL assignment warning at inert_intf.sv(117): truncated value with size 32 to match size of target (16)" {  } { { "inert_intf.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/inert_intf.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852583445 "|eBike|inert_intf:iInert_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 inert_intf.sv(122) " "Verilog HDL assignment warning at inert_intf.sv(122): truncated value with size 4 to match size of target (3)" {  } { { "inert_intf.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/inert_intf.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852583446 "|eBike|inert_intf:iInert_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 inert_intf.sv(126) " "Verilog HDL assignment warning at inert_intf.sv(126): truncated value with size 32 to match size of target (3)" {  } { { "inert_intf.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/inert_intf.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852583447 "|eBike|inert_intf:iInert_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 inert_intf.sv(139) " "Verilog HDL assignment warning at inert_intf.sv(139): truncated value with size 32 to match size of target (1)" {  } { { "inert_intf.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/inert_intf.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852583447 "|eBike|inert_intf:iInert_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 inert_intf.sv(145) " "Verilog HDL assignment warning at inert_intf.sv(145): truncated value with size 32 to match size of target (3)" {  } { { "inert_intf.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/inert_intf.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852583447 "|eBike|inert_intf:iInert_intf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inertial_integrator inert_intf:iInert_intf\|inertial_integrator:me " "Elaborating entity \"inertial_integrator\" for hierarchy \"inert_intf:iInert_intf\|inertial_integrator:me\"" {  } { { "inert_intf.sv" "me" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/inert_intf.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575852583461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 inertial_integrator.sv(79) " "Verilog HDL assignment warning at inertial_integrator.sv(79): truncated value with size 13 to match size of target (12)" {  } { { "inertial_integrator.sv" "" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/inertial_integrator.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575852583474 "|eBike|inert_intf:iInert_intf|inertial_integrator:me"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clk iDesired " "Port \"clk\" does not exist in macrofunction \"iDesired\"" {  } { { "sensorCondition.sv" "iDesired" { Text "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/sensorCondition.sv" 155 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575852583605 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1575852583662 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/eBike.map.smsg " "Generated suppressed messages file I:/ECE551/ebicycle/McDonaldsApplePie/FinalProject(Diff Checked)/eBike.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575852583800 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 43 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4920 " "Peak virtual memory: 4920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575852584108 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 08 18:49:44 2019 " "Processing ended: Sun Dec 08 18:49:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575852584108 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:03:16 " "Elapsed time: 00:03:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575852584108 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575852584108 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575852584108 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 43 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 43 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575852585197 ""}
