-- generated by newgenasym Thu Mar 01 13:49:24 2018

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \612e_48fs_3\ is
    port (    
	A10:       INOUT  STD_LOGIC;    
	A12:       INOUT  STD_LOGIC;    
	A14:       INOUT  STD_LOGIC;    
	A16:       INOUT  STD_LOGIC;    
	A18:       INOUT  STD_LOGIC;    
	A2:        INOUT  STD_LOGIC;    
	A20:       INOUT  STD_LOGIC;    
	A22:       INOUT  STD_LOGIC;    
	A24:       INOUT  STD_LOGIC;    
	A26:       INOUT  STD_LOGIC;    
	A28:       INOUT  STD_LOGIC;    
	A30:       INOUT  STD_LOGIC;    
	A32:       INOUT  STD_LOGIC;    
	A4:        INOUT  STD_LOGIC;    
	A6:        INOUT  STD_LOGIC;    
	A8:        INOUT  STD_LOGIC;    
	C10:       INOUT  STD_LOGIC;    
	C12:       INOUT  STD_LOGIC;    
	C14:       INOUT  STD_LOGIC;    
	C16:       INOUT  STD_LOGIC;    
	C18:       INOUT  STD_LOGIC;    
	C2:        INOUT  STD_LOGIC;    
	C20:       INOUT  STD_LOGIC;    
	C22:       INOUT  STD_LOGIC;    
	C24:       INOUT  STD_LOGIC;    
	C26:       INOUT  STD_LOGIC;    
	C28:       INOUT  STD_LOGIC;    
	C30:       INOUT  STD_LOGIC;    
	C32:       INOUT  STD_LOGIC;    
	C4:        INOUT  STD_LOGIC;    
	C6:        INOUT  STD_LOGIC;    
	C8:        INOUT  STD_LOGIC;    
	E10:       INOUT  STD_LOGIC;    
	E12:       INOUT  STD_LOGIC;    
	E14:       INOUT  STD_LOGIC;    
	E16:       INOUT  STD_LOGIC;    
	E18:       INOUT  STD_LOGIC;    
	E2:        INOUT  STD_LOGIC;    
	E20:       INOUT  STD_LOGIC;    
	E22:       INOUT  STD_LOGIC;    
	E24:       INOUT  STD_LOGIC;    
	E26:       INOUT  STD_LOGIC;    
	E28:       INOUT  STD_LOGIC;    
	E30:       INOUT  STD_LOGIC;    
	E32:       INOUT  STD_LOGIC;    
	E4:        INOUT  STD_LOGIC;    
	E6:        INOUT  STD_LOGIC;    
	E8:        INOUT  STD_LOGIC);
end \612e_48fs_3\;
