Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.2.1.217.3

Thu Dec  8 05:55:06 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt es4finalproj_impl_1.twr es4finalproj_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
        1.3  Error/Warning Messages
    2  CLOCK SUMMARY
        2.1  Clock display_inst/clk
        2.2  Clock pll_outcore_o_c
        2.3  Clock CLK
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {CLK} -period 20.8333 [get_pins {HSOSC_inst/CLKHF }] 
[IGNORED:]create_generated_clock -name {pll_outcore_o_c} -source [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTCORE]
[IGNORED:]create_generated_clock -name {display_inst/clk} -source [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTGLOBAL]

Operating conditions:
--------------------
    Temperature: 100

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
NES_inst/digital_7__I_0_i8_3_lut/A	->	NES_inst/digital_7__I_0_i8_3_lut/Z

++++ Loop2
NES_inst/digital_7__I_0_i6_3_lut/A	->	NES_inst/digital_7__I_0_i6_3_lut/Z

++++ Loop3
NES_inst/digital_7__I_0_i5_3_lut/A	->	NES_inst/digital_7__I_0_i5_3_lut/Z

++++ Loop4
NES_inst/digital_7__I_0_i2_3_lut/A	->	NES_inst/digital_7__I_0_i2_3_lut/Z

++++ Loop5
NES_inst/digital_7__I_0_i1_3_lut/A	->	NES_inst/digital_7__I_0_i1_3_lut/Z

++++ Loop6
NES_inst/digital_7__I_0_i4_3_lut/A	->	NES_inst/digital_7__I_0_i4_3_lut/Z

++++ Loop7
NES_inst/digital_7__I_0_i3_3_lut/A	->	NES_inst/digital_7__I_0_i3_3_lut/Z

++++ Loop8
NES_inst/digital_7__I_0_i7_3_lut/A	->	NES_inst/digital_7__I_0_i7_3_lut/Z


1.3  Error/Warning Messages
============================
WARNING - No master clock for
	generated clock	create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] .

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "display_inst/clk"
=======================
create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock display_inst/clk         |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock display_inst/clk         |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll_outcore_o_c                   |                         ---- |                      No path 
 From CLK                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "pll_outcore_o_c"
=======================
create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock pll_outcore_o_c          |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll_outcore_o_c                   |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock pll_outcore_o_c          |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |                         ---- |                      No path 
 From CLK                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.3 Clock "CLK"
=======================
create_clock -name {CLK} -period 20.8333 [get_pins {HSOSC_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock CLK                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From CLK                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
HSOSC_inst/CLKHF (MPW)                  |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock CLK                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |                         ---- |                      No path 
 From pll_outcore_o_c                   |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 6.06684%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
board_inst/snakePos_inst/dir_signal__i0/SP              
                                         |    1.153 ns 
board_inst/game_State_i1/SP              |    3.453 ns 
board_inst/snakePos_inst/dir_signal__i0/SR              
                                         |    3.782 ns 
board_inst/snake_len_i6/D                |    4.236 ns 
board_inst/snake_len_i5/D                |    4.513 ns 
board_inst/game_State_i0/SP              |    4.524 ns 
board_inst/snakePos_inst/dir_signal__i1/D|    4.721 ns 
board_inst/snake_len_i4/D                |    4.790 ns 
board_inst/snake_len_i3/D                |    5.067 ns 
board_inst/snakePos_inst/dir_signal__i0/D|    5.343 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
board_inst/apple_coord_i4/D              |    1.715 ns 
board_inst/game_State_i1/D               |    1.715 ns 
board_inst/apple_coord_i6/D              |    1.715 ns 
board_inst/snakePos_inst/dir_signal__i1/D|    1.715 ns 
board_inst/apple_coord_i2/D              |    1.715 ns 
board_inst/apple_coord_i3/D              |    1.715 ns 
board_inst/apple_coord_i0/D              |    1.715 ns 
board_inst/snakePos_inst/counter_3038_3316__i21/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_3038_3316__i22/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_3038_3316__i23/D              
                                         |    1.882 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
board_inst/snakePos_inst/snake_dir_i0_i1/Q                           
                                        |          No required time
board_inst/snakePos_inst/snake_dir_i0_i0/Q                           
                                        |          No required time
board_inst/snakePos_inst/snake_arr_i1/Q |          No required time
board_inst/snakePos_inst/snake_arr_i2/Q |          No required time
board_inst/snakePos_inst/snake_arr_i4/Q |          No required time
board_inst/snakePos_inst/snake_arr_i14/Q|          No required time
board_inst/snakePos_inst/snake_arr_i16/Q|          No required time
board_inst/snakePos_inst/snake_arr_i17/Q|          No required time
board_inst/snakePos_inst/snake_arr_i18/Q|          No required time
board_inst/snakePos_inst/snake_arr_i99/Q|          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                       102
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
display_inst/vga_init/x_pos_3040__i8/D  |    No arrival or required
display_inst/vga_init/x_pos_3040__i7/D  |    No arrival or required
{display_inst/vga_init/x_pos_3040__i7/SR   display_inst/vga_init/x_pos_3040__i8/SR}                           
                                        |    No arrival or required
display_inst/vga_init/x_pos_3040__i9/D  |    No arrival or required
display_inst/vga_init/x_pos_3040__i9/SR |    No arrival or required
display_inst/vga_init/x_pos_3040__i6/D  |    No arrival or required
display_inst/vga_init/x_pos_3040__i5/D  |    No arrival or required
{display_inst/vga_init/x_pos_3040__i5/SR   display_inst/vga_init/x_pos_3040__i6/SR}                           
                                        |    No arrival or required
display_inst/vga_init/y_pos_3039__i9/D  |    No arrival or required
display_inst/vga_init/y_pos_3039__i9/SP |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       250
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
pll_in_clock                            |                     input
data                                    |                     input
continCLK                               |                    output
latch                                   |                    output
rgb[1]                                  |                    output
rgb[2]                                  |                    output
rgb[3]                                  |                    output
rgb[4]                                  |                    output
rgb[5]                                  |                    output
delete_me[0]                            |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        15
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
board_inst/snakePos_inst/snake_head_i0  |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[2]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[0]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[1]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[4]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[3]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[5]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[6]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_head_i2  |                  No Clock
board_inst/snakePos_inst/snake_head_i6  |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       123
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3037_3317__i14/Q  (SLICE_R15C7D)
Path End         : board_inst/snakePos_inst/dir_signal__i0/SP  (SLICE_R11C22D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 83.7% (route), 16.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 1.153 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  142     


Data Path

NES_inst/count_3037_3317__i14/CK->NES_inst/count_3037_3317__i14/Q
                                          SLICE_R15C7D       CLK_TO_Q0_DELAY  1.388                  6.887  3       
NES_inst/NEScount[5]                                         NET DELAY        2.141                  9.028  3       
NES_inst/i3_4_lut_adj_782/A->NES_inst/i3_4_lut_adj_782/Z
                                          SLICE_R14C7D       A0_TO_F0_DELAY   0.449                  9.477  3       
NES_inst/n38                                                 NET DELAY        2.551                 12.028  3       
NES_inst/i1_2_lut_3_lut/B->NES_inst/i1_2_lut_3_lut/Z
                                          SLICE_R14C8B       A0_TO_F0_DELAY   0.449                 12.477  8       
NES_inst/n33                                                 NET DELAY        5.063                 17.540  8       
NES_inst/digital_7__I_0_i2_3_lut/C->NES_inst/digital_7__I_0_i2_3_lut/Z
                                          SLICE_R11C23C      D0_TO_F0_DELAY   0.449                 17.989  4       
NES_inst/digital[1]                                          NET DELAY        2.551                 20.540  4       
board_inst/snakePos_inst/i17880_3_lut_4_lut/A->board_inst/snakePos_inst/i17880_3_lut_4_lut/Z
                                          SLICE_R11C23A      A1_TO_F1_DELAY   0.449                 20.989  1       
board_inst/snakePos_inst/n20336 ( CE )                       NET DELAY        3.992                 24.981  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -24.980  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.153  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3037_3317__i14/Q  (SLICE_R15C7D)
Path End         : board_inst/game_State_i1/SP  (SLICE_R14C9C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 6
Delay Ratio      : 78.7% (route), 21.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 3.453 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  142     


Data Path

NES_inst/count_3037_3317__i14/CK->NES_inst/count_3037_3317__i14/Q
                                          SLICE_R15C7D       CLK_TO_Q0_DELAY  1.388                  6.887  3       
NES_inst/NEScount[5]                                         NET DELAY        2.141                  9.028  3       
NES_inst/i3_4_lut_adj_782/A->NES_inst/i3_4_lut_adj_782/Z
                                          SLICE_R14C7D       A0_TO_F0_DELAY   0.449                  9.477  3       
NES_inst/n38                                                 NET DELAY        2.551                 12.028  3       
NES_inst/i1_2_lut_3_lut/B->NES_inst/i1_2_lut_3_lut/Z
                                          SLICE_R14C8B       A0_TO_F0_DELAY   0.449                 12.477  8       
NES_inst/n33                                                 NET DELAY        2.168                 14.645  8       
NES_inst/digital_7__I_0_i6_3_lut/C->NES_inst/digital_7__I_0_i6_3_lut/Z
                                          SLICE_R14C9D       D0_TO_F0_DELAY   0.449                 15.094  4       
NES_inst/delete_me_c_0                                       NET DELAY        3.080                 18.174  4       
board_inst/i17455_4_lut/B->board_inst/i17455_4_lut/Z
                                          SLICE_R14C8C       B1_TO_F1_DELAY   0.476                 18.650  1       
board_inst/n20984                                            NET DELAY        0.304                 18.954  1       
board_inst/i27_3_lut_4_lut/B->board_inst/i27_3_lut_4_lut/Z
                                          SLICE_R14C8D       C0_TO_F0_DELAY   0.449                 19.403  1       
board_inst/n9397 ( CE )                                      NET DELAY        3.278                 22.681  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -22.680  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.453  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3037_3317__i14/Q  (SLICE_R15C7D)
Path End         : board_inst/snakePos_inst/dir_signal__i0/SR  (SLICE_R11C22D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 80.6% (route), 19.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 3.782 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  142     


Data Path

NES_inst/count_3037_3317__i14/CK->NES_inst/count_3037_3317__i14/Q
                                          SLICE_R15C7D       CLK_TO_Q0_DELAY  1.388                  6.887  3       
NES_inst/NEScount[5]                                         NET DELAY        2.141                  9.028  3       
NES_inst/i3_4_lut_adj_782/A->NES_inst/i3_4_lut_adj_782/Z
                                          SLICE_R14C7D       A0_TO_F0_DELAY   0.449                  9.477  3       
NES_inst/n38                                                 NET DELAY        2.551                 12.028  3       
NES_inst/i1_2_lut_3_lut/B->NES_inst/i1_2_lut_3_lut/Z
                                          SLICE_R14C8B       A0_TO_F0_DELAY   0.449                 12.477  8       
NES_inst/n33                                                 NET DELAY        5.063                 17.540  8       
NES_inst/digital_7__I_0_i4_3_lut/C->NES_inst/digital_7__I_0_i4_3_lut/Z
                                          SLICE_R11C23B      D0_TO_F0_DELAY   0.476                 18.016  4       
NES_inst/digital[3]                                          NET DELAY        0.304                 18.320  4       
NES_inst/i6848_1_lut/A->NES_inst/i6848_1_lut/Z
                                          SLICE_R11C23B      C1_TO_F1_DELAY   0.449                 18.769  1       
NES_inst/n9351 ( LSR )                                       NET DELAY        3.252                 22.021  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.529                 25.803  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       25.803  
Arrival Time                                                                                       -22.020  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.782  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/apple_coord_i3/Q  (SLICE_R13C9A)
Path End         : board_inst/snake_len_i6/D  (SLICE_R12C9D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 12
Delay Ratio      : 67.0% (route), 33.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.236 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY            5.499                  5.499  142     


Data Path

board_inst/apple_coord_i3/CK->board_inst/apple_coord_i3/Q
                                          SLICE_R13C9A       CLK_TO_Q1_DELAY      1.388                  6.887  1       
board_inst/apple_coord[3]                                    NET DELAY            2.022                  8.909  1       
board_inst/i3_4_lut/D->board_inst/i3_4_lut/Z
                                          SLICE_R13C10D      C0_TO_F0_DELAY       0.449                  9.358  1       
board_inst/n10                                               NET DELAY            2.485                 11.843  1       
board_inst/i5_4_lut/B->board_inst/i5_4_lut/Z
                                          SLICE_R13C10A      B1_TO_F1_DELAY       0.476                 12.319  1       
board_inst/n12                                               NET DELAY            0.304                 12.623  1       
board_inst/i6_4_lut/B->board_inst/i6_4_lut/Z
                                          SLICE_R13C10B      C0_TO_F0_DELAY       0.449                 13.072  10      
board_inst/n13                                               NET DELAY            2.485                 15.557  10      
board_inst/i17808_2_lut_3_lut/C->board_inst/i17808_2_lut_3_lut/Z
                                          SLICE_R13C9C       B0_TO_F0_DELAY       0.449                 16.006  1       
board_inst/n12956                                            NET DELAY            3.027                 19.033  1       
board_inst/add_2856_add_5_1/C1->board_inst/add_2856_add_5_1/CO1
                                          SLICE_R12C9A       C1_TO_COUT1_DELAY    0.343                 19.376  2       
board_inst/n17479                                            NET DELAY            0.000                 19.376  2       
board_inst/add_2856_add_5_3/CI0->board_inst/add_2856_add_5_3/CO0
                                          SLICE_R12C9B       CIN0_TO_COUT0_DELAY  0.277                 19.653  2       
board_inst/n23529                                            NET DELAY            0.000                 19.653  2       
board_inst/add_2856_add_5_3/CI1->board_inst/add_2856_add_5_3/CO1
                                          SLICE_R12C9B       CIN1_TO_COUT1_DELAY  0.277                 19.930  2       
board_inst/n17481                                            NET DELAY            0.000                 19.930  2       
board_inst/add_2856_add_5_5/CI0->board_inst/add_2856_add_5_5/CO0
                                          SLICE_R12C9C       CIN0_TO_COUT0_DELAY  0.277                 20.207  2       
board_inst/n23532                                            NET DELAY            0.000                 20.207  2       
board_inst/add_2856_add_5_5/CI1->board_inst/add_2856_add_5_5/CO1
                                          SLICE_R12C9C       CIN1_TO_COUT1_DELAY  0.277                 20.484  2       
board_inst/n17483                                            NET DELAY            0.000                 20.484  2       
board_inst/add_2856_add_5_7/CI0->board_inst/add_2856_add_5_7/CO0
                                          SLICE_R12C9D       CIN0_TO_COUT0_DELAY  0.277                 20.761  2       
board_inst/n23535                                            NET DELAY            0.661                 21.422  2       
board_inst/add_2856_add_5_7/D1->board_inst/add_2856_add_5_7/S1
                                          SLICE_R12C9D       D1_TO_F1_DELAY       0.476                 21.898  1       
board_inst/snake_len_6__N_60[6] ( DI1 )                      NET DELAY            0.000                 21.898  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY            5.499                 26.332  142     
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -21.897  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                     4.236  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/apple_coord_i3/Q  (SLICE_R13C9A)
Path End         : board_inst/snake_len_i5/D  (SLICE_R12C9D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 11
Delay Ratio      : 68.1% (route), 31.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.513 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY            5.499                  5.499  142     


Data Path

board_inst/apple_coord_i3/CK->board_inst/apple_coord_i3/Q
                                          SLICE_R13C9A       CLK_TO_Q1_DELAY      1.388                  6.887  1       
board_inst/apple_coord[3]                                    NET DELAY            2.022                  8.909  1       
board_inst/i3_4_lut/D->board_inst/i3_4_lut/Z
                                          SLICE_R13C10D      C0_TO_F0_DELAY       0.449                  9.358  1       
board_inst/n10                                               NET DELAY            2.485                 11.843  1       
board_inst/i5_4_lut/B->board_inst/i5_4_lut/Z
                                          SLICE_R13C10A      B1_TO_F1_DELAY       0.476                 12.319  1       
board_inst/n12                                               NET DELAY            0.304                 12.623  1       
board_inst/i6_4_lut/B->board_inst/i6_4_lut/Z
                                          SLICE_R13C10B      C0_TO_F0_DELAY       0.449                 13.072  10      
board_inst/n13                                               NET DELAY            2.485                 15.557  10      
board_inst/i17808_2_lut_3_lut/C->board_inst/i17808_2_lut_3_lut/Z
                                          SLICE_R13C9C       B0_TO_F0_DELAY       0.449                 16.006  1       
board_inst/n12956                                            NET DELAY            3.027                 19.033  1       
board_inst/add_2856_add_5_1/C1->board_inst/add_2856_add_5_1/CO1
                                          SLICE_R12C9A       C1_TO_COUT1_DELAY    0.343                 19.376  2       
board_inst/n17479                                            NET DELAY            0.000                 19.376  2       
board_inst/add_2856_add_5_3/CI0->board_inst/add_2856_add_5_3/CO0
                                          SLICE_R12C9B       CIN0_TO_COUT0_DELAY  0.277                 19.653  2       
board_inst/n23529                                            NET DELAY            0.000                 19.653  2       
board_inst/add_2856_add_5_3/CI1->board_inst/add_2856_add_5_3/CO1
                                          SLICE_R12C9B       CIN1_TO_COUT1_DELAY  0.277                 19.930  2       
board_inst/n17481                                            NET DELAY            0.000                 19.930  2       
board_inst/add_2856_add_5_5/CI0->board_inst/add_2856_add_5_5/CO0
                                          SLICE_R12C9C       CIN0_TO_COUT0_DELAY  0.277                 20.207  2       
board_inst/n23532                                            NET DELAY            0.000                 20.207  2       
board_inst/add_2856_add_5_5/CI1->board_inst/add_2856_add_5_5/CO1
                                          SLICE_R12C9C       CIN1_TO_COUT1_DELAY  0.277                 20.484  2       
board_inst/n17483                                            NET DELAY            0.661                 21.145  2       
board_inst/add_2856_add_5_7/D0->board_inst/add_2856_add_5_7/S0
                                          SLICE_R12C9D       D0_TO_F0_DELAY       0.476                 21.621  1       
board_inst/snake_len_6__N_60[5] ( DI0 )                      NET DELAY            0.000                 21.621  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY            5.499                 26.332  142     
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -21.620  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                     4.513  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3037_3317__i14/Q  (SLICE_R15C7D)
Path End         : board_inst/game_State_i0/SP  (SLICE_R13C8D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 6
Delay Ratio      : 77.3% (route), 22.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.524 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  142     


Data Path

NES_inst/count_3037_3317__i14/CK->NES_inst/count_3037_3317__i14/Q
                                          SLICE_R15C7D       CLK_TO_Q0_DELAY  1.388                  6.887  3       
NES_inst/NEScount[5]                                         NET DELAY        2.141                  9.028  3       
NES_inst/i3_4_lut_adj_782/A->NES_inst/i3_4_lut_adj_782/Z
                                          SLICE_R14C7D       A0_TO_F0_DELAY   0.449                  9.477  3       
NES_inst/n38                                                 NET DELAY        2.551                 12.028  3       
NES_inst/i1_2_lut_3_lut/B->NES_inst/i1_2_lut_3_lut/Z
                                          SLICE_R14C8B       A0_TO_F0_DELAY   0.449                 12.477  8       
NES_inst/n33                                                 NET DELAY        2.168                 14.645  8       
NES_inst/digital_7__I_0_i6_3_lut/C->NES_inst/digital_7__I_0_i6_3_lut/Z
                                          SLICE_R14C9D       D0_TO_F0_DELAY   0.449                 15.094  4       
NES_inst/delete_me_c_0                                       NET DELAY        2.485                 17.579  4       
board_inst/i5665_4_lut/B->board_inst/i5665_4_lut/Z
                                          SLICE_R13C8A       B0_TO_F0_DELAY   0.476                 18.055  1       
board_inst/n8135                                             NET DELAY        0.304                 18.359  1       
board_inst/i17500_3_lut_4_lut/B->board_inst/i17500_3_lut_4_lut/Z
                                          SLICE_R13C8A       C1_TO_F1_DELAY   0.449                 18.808  1       
board_inst/n9341 ( CE )                                      NET DELAY        2.802                 21.610  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -21.609  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 4.524  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3037_3317__i14/Q  (SLICE_R15C7D)
Path End         : board_inst/snakePos_inst/dir_signal__i1/D  (SLICE_R11C23D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 6
Delay Ratio      : 76.8% (route), 23.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.721 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  142     


Data Path

NES_inst/count_3037_3317__i14/CK->NES_inst/count_3037_3317__i14/Q
                                          SLICE_R15C7D       CLK_TO_Q0_DELAY  1.388                  6.887  3       
NES_inst/NEScount[5]                                         NET DELAY        2.141                  9.028  3       
NES_inst/i3_4_lut_adj_782/A->NES_inst/i3_4_lut_adj_782/Z
                                          SLICE_R14C7D       A0_TO_F0_DELAY   0.449                  9.477  3       
NES_inst/n38                                                 NET DELAY        2.551                 12.028  3       
NES_inst/i1_2_lut_3_lut/B->NES_inst/i1_2_lut_3_lut/Z
                                          SLICE_R14C8B       A0_TO_F0_DELAY   0.449                 12.477  8       
NES_inst/n33                                                 NET DELAY        5.063                 17.540  8       
NES_inst/digital_7__I_0_i1_3_lut/C->NES_inst/digital_7__I_0_i1_3_lut/Z
                                          SLICE_R11C23A      D0_TO_F0_DELAY   0.449                 17.989  3       
NES_inst/digital[0]                                          NET DELAY        2.168                 20.157  3       
board_inst/snakePos_inst/i16930_2_lut/B->board_inst/snakePos_inst/i16930_2_lut/Z
                                          SLICE_R11C23C      D1_TO_F1_DELAY   0.476                 20.633  1       
board_inst/snakePos_inst/n20310                              NET DELAY        0.304                 20.937  1       
i2_4_lut/D->i2_4_lut/Z                    SLICE_R11C23D      C0_TO_F0_DELAY   0.476                 21.413  1       
board_inst/snakePos_inst/n18604 ( DI0 )                      NET DELAY        0.000                 21.413  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -21.412  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 4.721  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/apple_coord_i3/Q  (SLICE_R13C9A)
Path End         : board_inst/snake_len_i4/D  (SLICE_R12C9C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 10
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.790 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY            5.499                  5.499  142     


Data Path

board_inst/apple_coord_i3/CK->board_inst/apple_coord_i3/Q
                                          SLICE_R13C9A       CLK_TO_Q1_DELAY      1.388                  6.887  1       
board_inst/apple_coord[3]                                    NET DELAY            2.022                  8.909  1       
board_inst/i3_4_lut/D->board_inst/i3_4_lut/Z
                                          SLICE_R13C10D      C0_TO_F0_DELAY       0.449                  9.358  1       
board_inst/n10                                               NET DELAY            2.485                 11.843  1       
board_inst/i5_4_lut/B->board_inst/i5_4_lut/Z
                                          SLICE_R13C10A      B1_TO_F1_DELAY       0.476                 12.319  1       
board_inst/n12                                               NET DELAY            0.304                 12.623  1       
board_inst/i6_4_lut/B->board_inst/i6_4_lut/Z
                                          SLICE_R13C10B      C0_TO_F0_DELAY       0.449                 13.072  10      
board_inst/n13                                               NET DELAY            2.485                 15.557  10      
board_inst/i17808_2_lut_3_lut/C->board_inst/i17808_2_lut_3_lut/Z
                                          SLICE_R13C9C       B0_TO_F0_DELAY       0.449                 16.006  1       
board_inst/n12956                                            NET DELAY            3.027                 19.033  1       
board_inst/add_2856_add_5_1/C1->board_inst/add_2856_add_5_1/CO1
                                          SLICE_R12C9A       C1_TO_COUT1_DELAY    0.343                 19.376  2       
board_inst/n17479                                            NET DELAY            0.000                 19.376  2       
board_inst/add_2856_add_5_3/CI0->board_inst/add_2856_add_5_3/CO0
                                          SLICE_R12C9B       CIN0_TO_COUT0_DELAY  0.277                 19.653  2       
board_inst/n23529                                            NET DELAY            0.000                 19.653  2       
board_inst/add_2856_add_5_3/CI1->board_inst/add_2856_add_5_3/CO1
                                          SLICE_R12C9B       CIN1_TO_COUT1_DELAY  0.277                 19.930  2       
board_inst/n17481                                            NET DELAY            0.000                 19.930  2       
board_inst/add_2856_add_5_5/CI0->board_inst/add_2856_add_5_5/CO0
                                          SLICE_R12C9C       CIN0_TO_COUT0_DELAY  0.277                 20.207  2       
board_inst/n23532                                            NET DELAY            0.661                 20.868  2       
board_inst/add_2856_add_5_5/D1->board_inst/add_2856_add_5_5/S1
                                          SLICE_R12C9C       D1_TO_F1_DELAY       0.476                 21.344  1       
board_inst/snake_len_6__N_60[4] ( DI1 )                      NET DELAY            0.000                 21.344  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY            5.499                 26.332  142     
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -21.343  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                     4.790  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/apple_coord_i3/Q  (SLICE_R13C9A)
Path End         : board_inst/snake_len_i3/D  (SLICE_R12C9C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 9
Delay Ratio      : 70.6% (route), 29.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 5.067 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY            5.499                  5.499  142     


Data Path

board_inst/apple_coord_i3/CK->board_inst/apple_coord_i3/Q
                                          SLICE_R13C9A       CLK_TO_Q1_DELAY      1.388                  6.887  1       
board_inst/apple_coord[3]                                    NET DELAY            2.022                  8.909  1       
board_inst/i3_4_lut/D->board_inst/i3_4_lut/Z
                                          SLICE_R13C10D      C0_TO_F0_DELAY       0.449                  9.358  1       
board_inst/n10                                               NET DELAY            2.485                 11.843  1       
board_inst/i5_4_lut/B->board_inst/i5_4_lut/Z
                                          SLICE_R13C10A      B1_TO_F1_DELAY       0.476                 12.319  1       
board_inst/n12                                               NET DELAY            0.304                 12.623  1       
board_inst/i6_4_lut/B->board_inst/i6_4_lut/Z
                                          SLICE_R13C10B      C0_TO_F0_DELAY       0.449                 13.072  10      
board_inst/n13                                               NET DELAY            2.485                 15.557  10      
board_inst/i17808_2_lut_3_lut/C->board_inst/i17808_2_lut_3_lut/Z
                                          SLICE_R13C9C       B0_TO_F0_DELAY       0.449                 16.006  1       
board_inst/n12956                                            NET DELAY            3.027                 19.033  1       
board_inst/add_2856_add_5_1/C1->board_inst/add_2856_add_5_1/CO1
                                          SLICE_R12C9A       C1_TO_COUT1_DELAY    0.343                 19.376  2       
board_inst/n17479                                            NET DELAY            0.000                 19.376  2       
board_inst/add_2856_add_5_3/CI0->board_inst/add_2856_add_5_3/CO0
                                          SLICE_R12C9B       CIN0_TO_COUT0_DELAY  0.277                 19.653  2       
board_inst/n23529                                            NET DELAY            0.000                 19.653  2       
board_inst/add_2856_add_5_3/CI1->board_inst/add_2856_add_5_3/CO1
                                          SLICE_R12C9B       CIN1_TO_COUT1_DELAY  0.277                 19.930  2       
board_inst/n17481                                            NET DELAY            0.661                 20.591  2       
board_inst/add_2856_add_5_5/D0->board_inst/add_2856_add_5_5/S0
                                          SLICE_R12C9C       D0_TO_F0_DELAY       0.476                 21.067  1       
board_inst/snake_len_6__N_60[3] ( DI0 )                      NET DELAY            0.000                 21.067  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY            5.499                 26.332  142     
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -21.066  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                     5.067  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3037_3317__i14/Q  (SLICE_R15C7D)
Path End         : board_inst/snakePos_inst/dir_signal__i0/D  (SLICE_R11C22D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 78.8% (route), 21.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 5.343 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  142     


Data Path

NES_inst/count_3037_3317__i14/CK->NES_inst/count_3037_3317__i14/Q
                                          SLICE_R15C7D       CLK_TO_Q0_DELAY  1.388                  6.887  3       
NES_inst/NEScount[5]                                         NET DELAY        2.141                  9.028  3       
NES_inst/i3_4_lut_adj_782/A->NES_inst/i3_4_lut_adj_782/Z
                                          SLICE_R14C7D       A0_TO_F0_DELAY   0.449                  9.477  3       
NES_inst/n38                                                 NET DELAY        2.551                 12.028  3       
NES_inst/i1_2_lut_3_lut/B->NES_inst/i1_2_lut_3_lut/Z
                                          SLICE_R14C8B       A0_TO_F0_DELAY   0.476                 12.504  8       
NES_inst/n33                                                 NET DELAY        4.930                 17.434  8       
NES_inst/digital_7__I_0_i3_3_lut/C->NES_inst/digital_7__I_0_i3_3_lut/Z
                                          SLICE_R12C22A      D0_TO_F0_DELAY   0.449                 17.883  4       
NES_inst/digital[2]                                          NET DELAY        2.432                 20.315  4       
board_inst/snakePos_inst/i10244_2_lut/B->board_inst/snakePos_inst/i10244_2_lut/Z
                                          SLICE_R11C22D      C0_TO_F0_DELAY   0.476                 20.791  1       
board_inst/snakePos_inst/dir_signal_1__N_1442[0] ( DI0 )
                                                             NET DELAY        0.000                 20.791  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -20.790  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 5.343  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/game_State_i1/Q  (SLICE_R14C9C)
Path End         : board_inst/apple_coord_i4/D  (SLICE_R13C9C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK                                                 NET DELAY        3.035                  3.035  143     


Data Path

board_inst/game_State_i1/CK->board_inst/game_State_i1/Q
                                          SLICE_R14C9C       CLK_TO_Q1_DELAY  0.766                  3.801  26      
board_inst/snakePos_inst/game_State[1]                       NET DELAY        0.701                  4.502  26      
board_inst.i10535_2_lut/B->board_inst.i10535_2_lut/Z
                                          SLICE_R13C9C       D1_TO_F1_DELAY   0.248                  4.750  1       
board_inst/apple_coord_6__N_52[4] ( DI1 )
                                                             NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/game_State_i1/Q  (SLICE_R14C9C)
Path End         : board_inst/game_State_i1/D  (SLICE_R14C9C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/game_State_i1/CK->board_inst/game_State_i1/Q
                                          SLICE_R14C9C       CLK_TO_Q1_DELAY  0.766                  3.801  26      
board_inst/snakePos_inst/game_State[1]                       NET DELAY        0.701                  4.502  26      
board_inst.SLICE_1179/D1->board_inst.SLICE_1179/F1
                                          SLICE_R14C9C       D1_TO_F1_DELAY   0.248                  4.750  1       
board_inst.game_State_1__N_67[1]$n1 ( DI1 )
                                                             NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/game_State_i1/Q  (SLICE_R14C9C)
Path End         : board_inst/apple_coord_i6/D  (SLICE_R14C10D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK                                                 NET DELAY        3.035                  3.035  143     


Data Path

board_inst/game_State_i1/CK->board_inst/game_State_i1/Q
                                          SLICE_R14C9C       CLK_TO_Q1_DELAY  0.766                  3.801  26      
board_inst/snakePos_inst/game_State[1]                       NET DELAY        0.701                  4.502  26      
board_inst/i10534_2_lut_3_lut_4_lut/C->board_inst/i10534_2_lut_3_lut_4_lut/Z
                                          SLICE_R14C10D      D1_TO_F1_DELAY   0.248                  4.750  1       
board_inst/n2456 ( DI1 )                                     NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/dir_signal__i1/Q  (SLICE_R11C23D)
Path End         : board_inst/snakePos_inst/dir_signal__i1/D  (SLICE_R11C23D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/dir_signal__i1/CK->board_inst/snakePos_inst/dir_signal__i1/Q
                                          SLICE_R11C23D      CLK_TO_Q0_DELAY  0.766                  3.801  3       
board_inst/snakePos_inst/dir_signal[1]                       NET DELAY        0.701                  4.502  3       
i2_4_lut/C->i2_4_lut/Z                    SLICE_R11C23D      D0_TO_F0_DELAY   0.248                  4.750  1       
board_inst/snakePos_inst/n18604 ( DI0 )                      NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/game_State_i0/Q  (SLICE_R13C8D)
Path End         : board_inst/apple_coord_i2/D  (SLICE_R13C9A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK                                                 NET DELAY        3.035                  3.035  143     


Data Path

board_inst/game_State_i0/CK->board_inst/game_State_i0/Q
                                          SLICE_R13C8D       CLK_TO_Q1_DELAY  0.766                  3.801  29      
board_inst/snakePos_inst/game_State[0]                       NET DELAY        0.701                  4.502  29      
board_inst/i10537_2_lut_3_lut_4_lut/B->board_inst/i10537_2_lut_3_lut_4_lut/Z
                                          SLICE_R13C9A       D0_TO_F0_DELAY   0.248                  4.750  1       
board_inst/n2452 ( DI0 )                                     NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/game_State_i1/Q  (SLICE_R14C9C)
Path End         : board_inst/apple_coord_i3/D  (SLICE_R13C9A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK                                                 NET DELAY        3.035                  3.035  143     


Data Path

board_inst/game_State_i1/CK->board_inst/game_State_i1/Q
                                          SLICE_R14C9C       CLK_TO_Q1_DELAY  0.766                  3.801  26      
board_inst/snakePos_inst/game_State[1]                       NET DELAY        0.701                  4.502  26      
board_inst/i10536_2_lut_3_lut_4_lut/C->board_inst/i10536_2_lut_3_lut_4_lut/Z
                                          SLICE_R13C9A       D1_TO_F1_DELAY   0.248                  4.750  1       
board_inst/n2453 ( DI1 )                                     NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/game_State_i1/Q  (SLICE_R14C9C)
Path End         : board_inst/apple_coord_i0/D  (SLICE_R14C10B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK                                                 NET DELAY        3.035                  3.035  143     


Data Path

board_inst/game_State_i1/CK->board_inst/game_State_i1/Q
                                          SLICE_R14C9C       CLK_TO_Q1_DELAY  0.766                  3.801  26      
board_inst/snakePos_inst/game_State[1]                       NET DELAY        0.701                  4.502  26      
board_inst.i10347_2_lut/B->board_inst.i10347_2_lut/Z
                                          SLICE_R14C10B      D1_TO_F1_DELAY   0.248                  4.750  1       
board_inst/n2450 ( DI1 )                                     NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_3038_3316__i21/Q  (SLICE_R13C5C)
Path End         : board_inst/snakePos_inst/counter_3038_3316__i21/D  (SLICE_R13C5C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/counter_3038_3316__i21/CK->board_inst/snakePos_inst/counter_3038_3316__i21/Q
                                          SLICE_R13C5C       CLK_TO_Q1_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n3                                  NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_3038_3316_add_4_21/C1->board_inst/snakePos_inst/counter_3038_3316_add_4_21/S1
                                          SLICE_R13C5C       C1_TO_F1_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[20] ( DI1 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_3038_3316__i22/Q  (SLICE_R13C5D)
Path End         : board_inst/snakePos_inst/counter_3038_3316__i22/D  (SLICE_R13C5D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/counter_3038_3316__i22/CK->board_inst/snakePos_inst/counter_3038_3316__i22/Q
                                          SLICE_R13C5D       CLK_TO_Q0_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n2                                  NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_3038_3316_add_4_23/C0->board_inst/snakePos_inst/counter_3038_3316_add_4_23/S0
                                          SLICE_R13C5D       C0_TO_F0_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[21] ( DI0 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_3038_3316__i23/Q  (SLICE_R13C5D)
Path End         : board_inst/snakePos_inst/counter_3038_3316__i23/D  (SLICE_R13C5D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/counter_3038_3316__i23/CK->board_inst/snakePos_inst/counter_3038_3316__i23/Q
                                          SLICE_R13C5D       CLK_TO_Q1_DELAY  0.766                  3.801  21      
board_inst/snakePos_inst/snakeCLK                            NET DELAY        0.868                  4.669  21      
board_inst/snakePos_inst/counter_3038_3316_add_4_23/C1->board_inst/snakePos_inst/counter_3038_3316_add_4_23/S1
                                          SLICE_R13C5D       C1_TO_F1_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[22] ( DI1 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

