PPA Report for RangeDetector_Timeout.v (Module: RangeDetector_Timeout)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 8
FF Count: 5
IO Count: 19
Cell Count: 74

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 981.35 MHz
Reg-to-Reg Critical Path Delay: 0.901 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
