
mdp_hardware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000065e4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bac  08006774  08006774  00016774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007320  08007320  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08007320  08007320  00017320  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007328  08007328  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007328  08007328  00017328  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800732c  0800732c  0001732c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08007330  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          00004ebc  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004f30  20004f30  00020074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017f69  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000030f2  00000000  00000000  0003800d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012c0  00000000  00000000  0003b100  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001178  00000000  00000000  0003c3c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000035ef  00000000  00000000  0003d538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014b20  00000000  00000000  00040b27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d2ddb  00000000  00000000  00055647  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00128422  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005200  00000000  00000000  00128478  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800675c 	.word	0x0800675c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	0800675c 	.word	0x0800675c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800056c:	f000 fdf2 	bl	8001154 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000570:	f000 f84a 	bl	8000608 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000574:	f000 fa96 	bl	8000aa4 <MX_GPIO_Init>
  MX_TIM8_Init();
 8000578:	f000 f9ea 	bl	8000950 <MX_TIM8_Init>
  MX_TIM2_Init();
 800057c:	f000 f940 	bl	8000800 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000580:	f000 f992 	bl	80008a8 <MX_TIM3_Init>
  MX_TIM1_Init();
 8000584:	f000 f89e 	bl	80006c4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  OLED_Init();
 8000588:	f005 fbfc 	bl	8005d84 <OLED_Init>
//  show();	// To print on the OLED
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800058c:	f002 fd02 	bl	8002f94 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000590:	4a11      	ldr	r2, [pc, #68]	; (80005d8 <main+0x70>)
 8000592:	2100      	movs	r1, #0
 8000594:	4811      	ldr	r0, [pc, #68]	; (80005dc <main+0x74>)
 8000596:	f002 fd47 	bl	8003028 <osThreadNew>
 800059a:	4603      	mov	r3, r0
 800059c:	4a10      	ldr	r2, [pc, #64]	; (80005e0 <main+0x78>)
 800059e:	6013      	str	r3, [r2, #0]

  /* creation of MotorTask */
  MotorTaskHandle = osThreadNew(motor, NULL, &MotorTask_attributes);
 80005a0:	4a10      	ldr	r2, [pc, #64]	; (80005e4 <main+0x7c>)
 80005a2:	2100      	movs	r1, #0
 80005a4:	4810      	ldr	r0, [pc, #64]	; (80005e8 <main+0x80>)
 80005a6:	f002 fd3f 	bl	8003028 <osThreadNew>
 80005aa:	4603      	mov	r3, r0
 80005ac:	4a0f      	ldr	r2, [pc, #60]	; (80005ec <main+0x84>)
 80005ae:	6013      	str	r3, [r2, #0]

  /* creation of showOLED */
  showOLEDHandle = osThreadNew(showoled, NULL, &showOLED_attributes);
 80005b0:	4a0f      	ldr	r2, [pc, #60]	; (80005f0 <main+0x88>)
 80005b2:	2100      	movs	r1, #0
 80005b4:	480f      	ldr	r0, [pc, #60]	; (80005f4 <main+0x8c>)
 80005b6:	f002 fd37 	bl	8003028 <osThreadNew>
 80005ba:	4603      	mov	r3, r0
 80005bc:	4a0e      	ldr	r2, [pc, #56]	; (80005f8 <main+0x90>)
 80005be:	6013      	str	r3, [r2, #0]

  /* creation of EncoderTask */
  EncoderTaskHandle = osThreadNew(encoder_task, NULL, &EncoderTask_attributes);
 80005c0:	4a0e      	ldr	r2, [pc, #56]	; (80005fc <main+0x94>)
 80005c2:	2100      	movs	r1, #0
 80005c4:	480e      	ldr	r0, [pc, #56]	; (8000600 <main+0x98>)
 80005c6:	f002 fd2f 	bl	8003028 <osThreadNew>
 80005ca:	4603      	mov	r3, r0
 80005cc:	4a0d      	ldr	r2, [pc, #52]	; (8000604 <main+0x9c>)
 80005ce:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80005d0:	f002 fd04 	bl	8002fdc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005d4:	e7fe      	b.n	80005d4 <main+0x6c>
 80005d6:	bf00      	nop
 80005d8:	080067e8 	.word	0x080067e8
 80005dc:	08000b91 	.word	0x08000b91
 80005e0:	200049ac 	.word	0x200049ac
 80005e4:	0800680c 	.word	0x0800680c
 80005e8:	08000ba1 	.word	0x08000ba1
 80005ec:	200049f8 	.word	0x200049f8
 80005f0:	08006830 	.word	0x08006830
 80005f4:	08000c71 	.word	0x08000c71
 80005f8:	20004ad8 	.word	0x20004ad8
 80005fc:	08006854 	.word	0x08006854
 8000600:	08000cb1 	.word	0x08000cb1
 8000604:	200049fc 	.word	0x200049fc

08000608 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b094      	sub	sp, #80	; 0x50
 800060c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800060e:	f107 0320 	add.w	r3, r7, #32
 8000612:	2230      	movs	r2, #48	; 0x30
 8000614:	2100      	movs	r1, #0
 8000616:	4618      	mov	r0, r3
 8000618:	f005 fc78 	bl	8005f0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800061c:	f107 030c 	add.w	r3, r7, #12
 8000620:	2200      	movs	r2, #0
 8000622:	601a      	str	r2, [r3, #0]
 8000624:	605a      	str	r2, [r3, #4]
 8000626:	609a      	str	r2, [r3, #8]
 8000628:	60da      	str	r2, [r3, #12]
 800062a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800062c:	2300      	movs	r3, #0
 800062e:	60bb      	str	r3, [r7, #8]
 8000630:	4b22      	ldr	r3, [pc, #136]	; (80006bc <SystemClock_Config+0xb4>)
 8000632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000634:	4a21      	ldr	r2, [pc, #132]	; (80006bc <SystemClock_Config+0xb4>)
 8000636:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800063a:	6413      	str	r3, [r2, #64]	; 0x40
 800063c:	4b1f      	ldr	r3, [pc, #124]	; (80006bc <SystemClock_Config+0xb4>)
 800063e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000640:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000644:	60bb      	str	r3, [r7, #8]
 8000646:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000648:	2300      	movs	r3, #0
 800064a:	607b      	str	r3, [r7, #4]
 800064c:	4b1c      	ldr	r3, [pc, #112]	; (80006c0 <SystemClock_Config+0xb8>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	4a1b      	ldr	r2, [pc, #108]	; (80006c0 <SystemClock_Config+0xb8>)
 8000652:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000656:	6013      	str	r3, [r2, #0]
 8000658:	4b19      	ldr	r3, [pc, #100]	; (80006c0 <SystemClock_Config+0xb8>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000660:	607b      	str	r3, [r7, #4]
 8000662:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000664:	2302      	movs	r3, #2
 8000666:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000668:	2301      	movs	r3, #1
 800066a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800066c:	2310      	movs	r3, #16
 800066e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000670:	2300      	movs	r3, #0
 8000672:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000674:	f107 0320 	add.w	r3, r7, #32
 8000678:	4618      	mov	r0, r3
 800067a:	f001 f8c5 	bl	8001808 <HAL_RCC_OscConfig>
 800067e:	4603      	mov	r3, r0
 8000680:	2b00      	cmp	r3, #0
 8000682:	d001      	beq.n	8000688 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000684:	f000 fb6c 	bl	8000d60 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000688:	230f      	movs	r3, #15
 800068a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800068c:	2300      	movs	r3, #0
 800068e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000690:	2300      	movs	r3, #0
 8000692:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000694:	2300      	movs	r3, #0
 8000696:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000698:	2300      	movs	r3, #0
 800069a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800069c:	f107 030c 	add.w	r3, r7, #12
 80006a0:	2100      	movs	r1, #0
 80006a2:	4618      	mov	r0, r3
 80006a4:	f001 fb28 	bl	8001cf8 <HAL_RCC_ClockConfig>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80006ae:	f000 fb57 	bl	8000d60 <Error_Handler>
  }
}
 80006b2:	bf00      	nop
 80006b4:	3750      	adds	r7, #80	; 0x50
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	40023800 	.word	0x40023800
 80006c0:	40007000 	.word	0x40007000

080006c4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b096      	sub	sp, #88	; 0x58
 80006c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006ca:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80006ce:	2200      	movs	r2, #0
 80006d0:	601a      	str	r2, [r3, #0]
 80006d2:	605a      	str	r2, [r3, #4]
 80006d4:	609a      	str	r2, [r3, #8]
 80006d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006d8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80006dc:	2200      	movs	r2, #0
 80006de:	601a      	str	r2, [r3, #0]
 80006e0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80006e6:	2200      	movs	r2, #0
 80006e8:	601a      	str	r2, [r3, #0]
 80006ea:	605a      	str	r2, [r3, #4]
 80006ec:	609a      	str	r2, [r3, #8]
 80006ee:	60da      	str	r2, [r3, #12]
 80006f0:	611a      	str	r2, [r3, #16]
 80006f2:	615a      	str	r2, [r3, #20]
 80006f4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80006f6:	1d3b      	adds	r3, r7, #4
 80006f8:	2220      	movs	r2, #32
 80006fa:	2100      	movs	r1, #0
 80006fc:	4618      	mov	r0, r3
 80006fe:	f005 fc05 	bl	8005f0c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000702:	4b3d      	ldr	r3, [pc, #244]	; (80007f8 <MX_TIM1_Init+0x134>)
 8000704:	4a3d      	ldr	r2, [pc, #244]	; (80007fc <MX_TIM1_Init+0x138>)
 8000706:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 160;
 8000708:	4b3b      	ldr	r3, [pc, #236]	; (80007f8 <MX_TIM1_Init+0x134>)
 800070a:	22a0      	movs	r2, #160	; 0xa0
 800070c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800070e:	4b3a      	ldr	r3, [pc, #232]	; (80007f8 <MX_TIM1_Init+0x134>)
 8000710:	2200      	movs	r2, #0
 8000712:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8000714:	4b38      	ldr	r3, [pc, #224]	; (80007f8 <MX_TIM1_Init+0x134>)
 8000716:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800071a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800071c:	4b36      	ldr	r3, [pc, #216]	; (80007f8 <MX_TIM1_Init+0x134>)
 800071e:	2200      	movs	r2, #0
 8000720:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000722:	4b35      	ldr	r3, [pc, #212]	; (80007f8 <MX_TIM1_Init+0x134>)
 8000724:	2200      	movs	r2, #0
 8000726:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000728:	4b33      	ldr	r3, [pc, #204]	; (80007f8 <MX_TIM1_Init+0x134>)
 800072a:	2280      	movs	r2, #128	; 0x80
 800072c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800072e:	4832      	ldr	r0, [pc, #200]	; (80007f8 <MX_TIM1_Init+0x134>)
 8000730:	f001 fc7e 	bl	8002030 <HAL_TIM_Base_Init>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d001      	beq.n	800073e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800073a:	f000 fb11 	bl	8000d60 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800073e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000742:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000744:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000748:	4619      	mov	r1, r3
 800074a:	482b      	ldr	r0, [pc, #172]	; (80007f8 <MX_TIM1_Init+0x134>)
 800074c:	f001 ff48 	bl	80025e0 <HAL_TIM_ConfigClockSource>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000756:	f000 fb03 	bl	8000d60 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800075a:	4827      	ldr	r0, [pc, #156]	; (80007f8 <MX_TIM1_Init+0x134>)
 800075c:	f001 fcb7 	bl	80020ce <HAL_TIM_PWM_Init>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8000766:	f000 fafb 	bl	8000d60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800076a:	2300      	movs	r3, #0
 800076c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800076e:	2300      	movs	r3, #0
 8000770:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000772:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000776:	4619      	mov	r1, r3
 8000778:	481f      	ldr	r0, [pc, #124]	; (80007f8 <MX_TIM1_Init+0x134>)
 800077a:	f002 fb09 	bl	8002d90 <HAL_TIMEx_MasterConfigSynchronization>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000784:	f000 faec 	bl	8000d60 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000788:	2360      	movs	r3, #96	; 0x60
 800078a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800078c:	2300      	movs	r3, #0
 800078e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000790:	2300      	movs	r3, #0
 8000792:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000794:	2300      	movs	r3, #0
 8000796:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000798:	2300      	movs	r3, #0
 800079a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800079c:	2300      	movs	r3, #0
 800079e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80007a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007a4:	220c      	movs	r2, #12
 80007a6:	4619      	mov	r1, r3
 80007a8:	4813      	ldr	r0, [pc, #76]	; (80007f8 <MX_TIM1_Init+0x134>)
 80007aa:	f001 fe57 	bl	800245c <HAL_TIM_PWM_ConfigChannel>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d001      	beq.n	80007b8 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 80007b4:	f000 fad4 	bl	8000d60 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80007b8:	2300      	movs	r3, #0
 80007ba:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80007bc:	2300      	movs	r3, #0
 80007be:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80007c0:	2300      	movs	r3, #0
 80007c2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80007c4:	2300      	movs	r3, #0
 80007c6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80007c8:	2300      	movs	r3, #0
 80007ca:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80007cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007d0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80007d2:	2300      	movs	r3, #0
 80007d4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80007d6:	1d3b      	adds	r3, r7, #4
 80007d8:	4619      	mov	r1, r3
 80007da:	4807      	ldr	r0, [pc, #28]	; (80007f8 <MX_TIM1_Init+0x134>)
 80007dc:	f002 fb54 	bl	8002e88 <HAL_TIMEx_ConfigBreakDeadTime>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 80007e6:	f000 fabb 	bl	8000d60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80007ea:	4803      	ldr	r0, [pc, #12]	; (80007f8 <MX_TIM1_Init+0x134>)
 80007ec:	f000 fbe2 	bl	8000fb4 <HAL_TIM_MspPostInit>

}
 80007f0:	bf00      	nop
 80007f2:	3758      	adds	r7, #88	; 0x58
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	20004a48 	.word	0x20004a48
 80007fc:	40010000 	.word	0x40010000

08000800 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b08c      	sub	sp, #48	; 0x30
 8000804:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000806:	f107 030c 	add.w	r3, r7, #12
 800080a:	2224      	movs	r2, #36	; 0x24
 800080c:	2100      	movs	r1, #0
 800080e:	4618      	mov	r0, r3
 8000810:	f005 fb7c 	bl	8005f0c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000814:	1d3b      	adds	r3, r7, #4
 8000816:	2200      	movs	r2, #0
 8000818:	601a      	str	r2, [r3, #0]
 800081a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800081c:	4b21      	ldr	r3, [pc, #132]	; (80008a4 <MX_TIM2_Init+0xa4>)
 800081e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000822:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000824:	4b1f      	ldr	r3, [pc, #124]	; (80008a4 <MX_TIM2_Init+0xa4>)
 8000826:	2200      	movs	r2, #0
 8000828:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800082a:	4b1e      	ldr	r3, [pc, #120]	; (80008a4 <MX_TIM2_Init+0xa4>)
 800082c:	2200      	movs	r2, #0
 800082e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000830:	4b1c      	ldr	r3, [pc, #112]	; (80008a4 <MX_TIM2_Init+0xa4>)
 8000832:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000836:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000838:	4b1a      	ldr	r3, [pc, #104]	; (80008a4 <MX_TIM2_Init+0xa4>)
 800083a:	2200      	movs	r2, #0
 800083c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800083e:	4b19      	ldr	r3, [pc, #100]	; (80008a4 <MX_TIM2_Init+0xa4>)
 8000840:	2200      	movs	r2, #0
 8000842:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000844:	2303      	movs	r3, #3
 8000846:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000848:	2300      	movs	r3, #0
 800084a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800084c:	2301      	movs	r3, #1
 800084e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000850:	2300      	movs	r3, #0
 8000852:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8000854:	230a      	movs	r3, #10
 8000856:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000858:	2300      	movs	r3, #0
 800085a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800085c:	2301      	movs	r3, #1
 800085e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000860:	2300      	movs	r3, #0
 8000862:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8000864:	230a      	movs	r3, #10
 8000866:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8000868:	f107 030c 	add.w	r3, r7, #12
 800086c:	4619      	mov	r1, r3
 800086e:	480d      	ldr	r0, [pc, #52]	; (80008a4 <MX_TIM2_Init+0xa4>)
 8000870:	f001 fd4e 	bl	8002310 <HAL_TIM_Encoder_Init>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800087a:	f000 fa71 	bl	8000d60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800087e:	2300      	movs	r3, #0
 8000880:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000882:	2300      	movs	r3, #0
 8000884:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000886:	1d3b      	adds	r3, r7, #4
 8000888:	4619      	mov	r1, r3
 800088a:	4806      	ldr	r0, [pc, #24]	; (80008a4 <MX_TIM2_Init+0xa4>)
 800088c:	f002 fa80 	bl	8002d90 <HAL_TIMEx_MasterConfigSynchronization>
 8000890:	4603      	mov	r3, r0
 8000892:	2b00      	cmp	r3, #0
 8000894:	d001      	beq.n	800089a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000896:	f000 fa63 	bl	8000d60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800089a:	bf00      	nop
 800089c:	3730      	adds	r7, #48	; 0x30
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	20004a90 	.word	0x20004a90

080008a8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b08c      	sub	sp, #48	; 0x30
 80008ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80008ae:	f107 030c 	add.w	r3, r7, #12
 80008b2:	2224      	movs	r2, #36	; 0x24
 80008b4:	2100      	movs	r1, #0
 80008b6:	4618      	mov	r0, r3
 80008b8:	f005 fb28 	bl	8005f0c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008bc:	1d3b      	adds	r3, r7, #4
 80008be:	2200      	movs	r2, #0
 80008c0:	601a      	str	r2, [r3, #0]
 80008c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80008c4:	4b20      	ldr	r3, [pc, #128]	; (8000948 <MX_TIM3_Init+0xa0>)
 80008c6:	4a21      	ldr	r2, [pc, #132]	; (800094c <MX_TIM3_Init+0xa4>)
 80008c8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80008ca:	4b1f      	ldr	r3, [pc, #124]	; (8000948 <MX_TIM3_Init+0xa0>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008d0:	4b1d      	ldr	r3, [pc, #116]	; (8000948 <MX_TIM3_Init+0xa0>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80008d6:	4b1c      	ldr	r3, [pc, #112]	; (8000948 <MX_TIM3_Init+0xa0>)
 80008d8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80008dc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008de:	4b1a      	ldr	r3, [pc, #104]	; (8000948 <MX_TIM3_Init+0xa0>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008e4:	4b18      	ldr	r3, [pc, #96]	; (8000948 <MX_TIM3_Init+0xa0>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80008ea:	2303      	movs	r3, #3
 80008ec:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80008ee:	2300      	movs	r3, #0
 80008f0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80008f2:	2301      	movs	r3, #1
 80008f4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80008f6:	2300      	movs	r3, #0
 80008f8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80008fa:	230a      	movs	r3, #10
 80008fc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80008fe:	2300      	movs	r3, #0
 8000900:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000902:	2301      	movs	r3, #1
 8000904:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000906:	2300      	movs	r3, #0
 8000908:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 800090a:	230a      	movs	r3, #10
 800090c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800090e:	f107 030c 	add.w	r3, r7, #12
 8000912:	4619      	mov	r1, r3
 8000914:	480c      	ldr	r0, [pc, #48]	; (8000948 <MX_TIM3_Init+0xa0>)
 8000916:	f001 fcfb 	bl	8002310 <HAL_TIM_Encoder_Init>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8000920:	f000 fa1e 	bl	8000d60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000924:	2300      	movs	r3, #0
 8000926:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000928:	2300      	movs	r3, #0
 800092a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800092c:	1d3b      	adds	r3, r7, #4
 800092e:	4619      	mov	r1, r3
 8000930:	4805      	ldr	r0, [pc, #20]	; (8000948 <MX_TIM3_Init+0xa0>)
 8000932:	f002 fa2d 	bl	8002d90 <HAL_TIMEx_MasterConfigSynchronization>
 8000936:	4603      	mov	r3, r0
 8000938:	2b00      	cmp	r3, #0
 800093a:	d001      	beq.n	8000940 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800093c:	f000 fa10 	bl	8000d60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000940:	bf00      	nop
 8000942:	3730      	adds	r7, #48	; 0x30
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}
 8000948:	20004a00 	.word	0x20004a00
 800094c:	40000400 	.word	0x40000400

08000950 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b096      	sub	sp, #88	; 0x58
 8000954:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000956:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800095a:	2200      	movs	r2, #0
 800095c:	601a      	str	r2, [r3, #0]
 800095e:	605a      	str	r2, [r3, #4]
 8000960:	609a      	str	r2, [r3, #8]
 8000962:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000964:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000968:	2200      	movs	r2, #0
 800096a:	601a      	str	r2, [r3, #0]
 800096c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800096e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000972:	2200      	movs	r2, #0
 8000974:	601a      	str	r2, [r3, #0]
 8000976:	605a      	str	r2, [r3, #4]
 8000978:	609a      	str	r2, [r3, #8]
 800097a:	60da      	str	r2, [r3, #12]
 800097c:	611a      	str	r2, [r3, #16]
 800097e:	615a      	str	r2, [r3, #20]
 8000980:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000982:	1d3b      	adds	r3, r7, #4
 8000984:	2220      	movs	r2, #32
 8000986:	2100      	movs	r1, #0
 8000988:	4618      	mov	r0, r3
 800098a:	f005 fabf 	bl	8005f0c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800098e:	4b43      	ldr	r3, [pc, #268]	; (8000a9c <MX_TIM8_Init+0x14c>)
 8000990:	4a43      	ldr	r2, [pc, #268]	; (8000aa0 <MX_TIM8_Init+0x150>)
 8000992:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8000994:	4b41      	ldr	r3, [pc, #260]	; (8000a9c <MX_TIM8_Init+0x14c>)
 8000996:	2200      	movs	r2, #0
 8000998:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800099a:	4b40      	ldr	r3, [pc, #256]	; (8000a9c <MX_TIM8_Init+0x14c>)
 800099c:	2200      	movs	r2, #0
 800099e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 7199;
 80009a0:	4b3e      	ldr	r3, [pc, #248]	; (8000a9c <MX_TIM8_Init+0x14c>)
 80009a2:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80009a6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009a8:	4b3c      	ldr	r3, [pc, #240]	; (8000a9c <MX_TIM8_Init+0x14c>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80009ae:	4b3b      	ldr	r3, [pc, #236]	; (8000a9c <MX_TIM8_Init+0x14c>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009b4:	4b39      	ldr	r3, [pc, #228]	; (8000a9c <MX_TIM8_Init+0x14c>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80009ba:	4838      	ldr	r0, [pc, #224]	; (8000a9c <MX_TIM8_Init+0x14c>)
 80009bc:	f001 fb38 	bl	8002030 <HAL_TIM_Base_Init>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d001      	beq.n	80009ca <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 80009c6:	f000 f9cb 	bl	8000d60 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009ce:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80009d0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80009d4:	4619      	mov	r1, r3
 80009d6:	4831      	ldr	r0, [pc, #196]	; (8000a9c <MX_TIM8_Init+0x14c>)
 80009d8:	f001 fe02 	bl	80025e0 <HAL_TIM_ConfigClockSource>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d001      	beq.n	80009e6 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80009e2:	f000 f9bd 	bl	8000d60 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80009e6:	482d      	ldr	r0, [pc, #180]	; (8000a9c <MX_TIM8_Init+0x14c>)
 80009e8:	f001 fb71 	bl	80020ce <HAL_TIM_PWM_Init>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 80009f2:	f000 f9b5 	bl	8000d60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009f6:	2300      	movs	r3, #0
 80009f8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009fa:	2300      	movs	r3, #0
 80009fc:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80009fe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000a02:	4619      	mov	r1, r3
 8000a04:	4825      	ldr	r0, [pc, #148]	; (8000a9c <MX_TIM8_Init+0x14c>)
 8000a06:	f002 f9c3 	bl	8002d90 <HAL_TIMEx_MasterConfigSynchronization>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8000a10:	f000 f9a6 	bl	8000d60 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a14:	2360      	movs	r3, #96	; 0x60
 8000a16:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000a20:	2300      	movs	r3, #0
 8000a22:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a24:	2300      	movs	r3, #0
 8000a26:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a34:	2200      	movs	r2, #0
 8000a36:	4619      	mov	r1, r3
 8000a38:	4818      	ldr	r0, [pc, #96]	; (8000a9c <MX_TIM8_Init+0x14c>)
 8000a3a:	f001 fd0f 	bl	800245c <HAL_TIM_PWM_ConfigChannel>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d001      	beq.n	8000a48 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8000a44:	f000 f98c 	bl	8000d60 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a4c:	2204      	movs	r2, #4
 8000a4e:	4619      	mov	r1, r3
 8000a50:	4812      	ldr	r0, [pc, #72]	; (8000a9c <MX_TIM8_Init+0x14c>)
 8000a52:	f001 fd03 	bl	800245c <HAL_TIM_PWM_ConfigChannel>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d001      	beq.n	8000a60 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8000a5c:	f000 f980 	bl	8000d60 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000a60:	2300      	movs	r3, #0
 8000a62:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000a64:	2300      	movs	r3, #0
 8000a66:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000a70:	2300      	movs	r3, #0
 8000a72:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000a74:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a78:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8000a7e:	1d3b      	adds	r3, r7, #4
 8000a80:	4619      	mov	r1, r3
 8000a82:	4806      	ldr	r0, [pc, #24]	; (8000a9c <MX_TIM8_Init+0x14c>)
 8000a84:	f002 fa00 	bl	8002e88 <HAL_TIMEx_ConfigBreakDeadTime>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 8000a8e:	f000 f967 	bl	8000d60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8000a92:	bf00      	nop
 8000a94:	3758      	adds	r7, #88	; 0x58
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	200049b0 	.word	0x200049b0
 8000aa0:	40010400 	.word	0x40010400

08000aa4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b08a      	sub	sp, #40	; 0x28
 8000aa8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aaa:	f107 0314 	add.w	r3, r7, #20
 8000aae:	2200      	movs	r2, #0
 8000ab0:	601a      	str	r2, [r3, #0]
 8000ab2:	605a      	str	r2, [r3, #4]
 8000ab4:	609a      	str	r2, [r3, #8]
 8000ab6:	60da      	str	r2, [r3, #12]
 8000ab8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000aba:	2300      	movs	r3, #0
 8000abc:	613b      	str	r3, [r7, #16]
 8000abe:	4b31      	ldr	r3, [pc, #196]	; (8000b84 <MX_GPIO_Init+0xe0>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac2:	4a30      	ldr	r2, [pc, #192]	; (8000b84 <MX_GPIO_Init+0xe0>)
 8000ac4:	f043 0310 	orr.w	r3, r3, #16
 8000ac8:	6313      	str	r3, [r2, #48]	; 0x30
 8000aca:	4b2e      	ldr	r3, [pc, #184]	; (8000b84 <MX_GPIO_Init+0xe0>)
 8000acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ace:	f003 0310 	and.w	r3, r3, #16
 8000ad2:	613b      	str	r3, [r7, #16]
 8000ad4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	60fb      	str	r3, [r7, #12]
 8000ada:	4b2a      	ldr	r3, [pc, #168]	; (8000b84 <MX_GPIO_Init+0xe0>)
 8000adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ade:	4a29      	ldr	r2, [pc, #164]	; (8000b84 <MX_GPIO_Init+0xe0>)
 8000ae0:	f043 0301 	orr.w	r3, r3, #1
 8000ae4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ae6:	4b27      	ldr	r3, [pc, #156]	; (8000b84 <MX_GPIO_Init+0xe0>)
 8000ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aea:	f003 0301 	and.w	r3, r3, #1
 8000aee:	60fb      	str	r3, [r7, #12]
 8000af0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000af2:	2300      	movs	r3, #0
 8000af4:	60bb      	str	r3, [r7, #8]
 8000af6:	4b23      	ldr	r3, [pc, #140]	; (8000b84 <MX_GPIO_Init+0xe0>)
 8000af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000afa:	4a22      	ldr	r2, [pc, #136]	; (8000b84 <MX_GPIO_Init+0xe0>)
 8000afc:	f043 0304 	orr.w	r3, r3, #4
 8000b00:	6313      	str	r3, [r2, #48]	; 0x30
 8000b02:	4b20      	ldr	r3, [pc, #128]	; (8000b84 <MX_GPIO_Init+0xe0>)
 8000b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b06:	f003 0304 	and.w	r3, r3, #4
 8000b0a:	60bb      	str	r3, [r7, #8]
 8000b0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b0e:	2300      	movs	r3, #0
 8000b10:	607b      	str	r3, [r7, #4]
 8000b12:	4b1c      	ldr	r3, [pc, #112]	; (8000b84 <MX_GPIO_Init+0xe0>)
 8000b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b16:	4a1b      	ldr	r2, [pc, #108]	; (8000b84 <MX_GPIO_Init+0xe0>)
 8000b18:	f043 0302 	orr.w	r3, r3, #2
 8000b1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b1e:	4b19      	ldr	r3, [pc, #100]	; (8000b84 <MX_GPIO_Init+0xe0>)
 8000b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b22:	f003 0302 	and.w	r3, r3, #2
 8000b26:	607b      	str	r3, [r7, #4]
 8000b28:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, OLED_SCL_Pin|OLED_SDA_Pin|OLED_RST_Pin|OLED_DC_Pin
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	f44f 61bc 	mov.w	r1, #1504	; 0x5e0
 8000b30:	4815      	ldr	r0, [pc, #84]	; (8000b88 <MX_GPIO_Init+0xe4>)
 8000b32:	f000 fe27 	bl	8001784 <HAL_GPIO_WritePin>
                          |LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, AIN2_Pin|AIN1_Pin|BIN1_Pin|BIN2_Pin, GPIO_PIN_RESET);
 8000b36:	2200      	movs	r2, #0
 8000b38:	213c      	movs	r1, #60	; 0x3c
 8000b3a:	4814      	ldr	r0, [pc, #80]	; (8000b8c <MX_GPIO_Init+0xe8>)
 8000b3c:	f000 fe22 	bl	8001784 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OLED_SCL_Pin OLED_SDA_Pin OLED_RST_Pin OLED_DC_Pin
                           LED3_Pin */
  GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin|OLED_RST_Pin|OLED_DC_Pin
 8000b40:	f44f 63bc 	mov.w	r3, #1504	; 0x5e0
 8000b44:	617b      	str	r3, [r7, #20]
                          |LED3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b46:	2301      	movs	r3, #1
 8000b48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b52:	f107 0314 	add.w	r3, r7, #20
 8000b56:	4619      	mov	r1, r3
 8000b58:	480b      	ldr	r0, [pc, #44]	; (8000b88 <MX_GPIO_Init+0xe4>)
 8000b5a:	f000 fc77 	bl	800144c <HAL_GPIO_Init>

  /*Configure GPIO pins : AIN2_Pin AIN1_Pin BIN1_Pin BIN2_Pin */
  GPIO_InitStruct.Pin = AIN2_Pin|AIN1_Pin|BIN1_Pin|BIN2_Pin;
 8000b5e:	233c      	movs	r3, #60	; 0x3c
 8000b60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b62:	2301      	movs	r3, #1
 8000b64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b66:	2300      	movs	r3, #0
 8000b68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b6a:	2302      	movs	r3, #2
 8000b6c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b6e:	f107 0314 	add.w	r3, r7, #20
 8000b72:	4619      	mov	r1, r3
 8000b74:	4805      	ldr	r0, [pc, #20]	; (8000b8c <MX_GPIO_Init+0xe8>)
 8000b76:	f000 fc69 	bl	800144c <HAL_GPIO_Init>

}
 8000b7a:	bf00      	nop
 8000b7c:	3728      	adds	r7, #40	; 0x28
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	40023800 	.word	0x40023800
 8000b88:	40021000 	.word	0x40021000
 8000b8c:	40020000 	.word	0x40020000

08000b90 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000b98:	2001      	movs	r0, #1
 8000b9a:	f002 fad7 	bl	800314c <osDelay>
 8000b9e:	e7fb      	b.n	8000b98 <StartDefaultTask+0x8>

08000ba0 <motor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_motor */
void motor(void *argument)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b088      	sub	sp, #32
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN motor */
	uint16_t pwmVal = 0;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	83fb      	strh	r3, [r7, #30]
	uint8_t msg [20];

//	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
//	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000bac:	210c      	movs	r1, #12
 8000bae:	482c      	ldr	r0, [pc, #176]	; (8000c60 <motor+0xc0>)
 8000bb0:	f001 fae6 	bl	8002180 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  for(;;)
  {
	  //Servo Code
	  sprintf(msg, "left\0");
 8000bb4:	f107 0308 	add.w	r3, r7, #8
 8000bb8:	492a      	ldr	r1, [pc, #168]	; (8000c64 <motor+0xc4>)
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f005 f9ae 	bl	8005f1c <siprintf>
	  OLED_ShowString(10, 20, msg);
 8000bc0:	f107 0308 	add.w	r3, r7, #8
 8000bc4:	461a      	mov	r2, r3
 8000bc6:	2114      	movs	r1, #20
 8000bc8:	200a      	movs	r0, #10
 8000bca:	f005 f8a9 	bl	8005d20 <OLED_ShowString>
	  htim1.Instance->CCR4 = 110; //Extreme left
 8000bce:	4b24      	ldr	r3, [pc, #144]	; (8000c60 <motor+0xc0>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	226e      	movs	r2, #110	; 0x6e
 8000bd4:	641a      	str	r2, [r3, #64]	; 0x40
	  osDelay(5000);
 8000bd6:	f241 3088 	movw	r0, #5000	; 0x1388
 8000bda:	f002 fab7 	bl	800314c <osDelay>

	  sprintf(msg, "centre\0");
 8000bde:	f107 0308 	add.w	r3, r7, #8
 8000be2:	4921      	ldr	r1, [pc, #132]	; (8000c68 <motor+0xc8>)
 8000be4:	4618      	mov	r0, r3
 8000be6:	f005 f999 	bl	8005f1c <siprintf>
	  htim1.Instance->CCR4 = 150; //Centre
 8000bea:	4b1d      	ldr	r3, [pc, #116]	; (8000c60 <motor+0xc0>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	2296      	movs	r2, #150	; 0x96
 8000bf0:	641a      	str	r2, [r3, #64]	; 0x40
	  OLED_ShowString(10, 20, msg);
 8000bf2:	f107 0308 	add.w	r3, r7, #8
 8000bf6:	461a      	mov	r2, r3
 8000bf8:	2114      	movs	r1, #20
 8000bfa:	200a      	movs	r0, #10
 8000bfc:	f005 f890 	bl	8005d20 <OLED_ShowString>
	  osDelay(5000);
 8000c00:	f241 3088 	movw	r0, #5000	; 0x1388
 8000c04:	f002 faa2 	bl	800314c <osDelay>

	  sprintf(msg, "right\0");
 8000c08:	f107 0308 	add.w	r3, r7, #8
 8000c0c:	4917      	ldr	r1, [pc, #92]	; (8000c6c <motor+0xcc>)
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f005 f984 	bl	8005f1c <siprintf>
	  OLED_ShowString(10, 20, msg);
 8000c14:	f107 0308 	add.w	r3, r7, #8
 8000c18:	461a      	mov	r2, r3
 8000c1a:	2114      	movs	r1, #20
 8000c1c:	200a      	movs	r0, #10
 8000c1e:	f005 f87f 	bl	8005d20 <OLED_ShowString>
	  htim1.Instance->CCR4 = 190; //Extreme right
 8000c22:	4b0f      	ldr	r3, [pc, #60]	; (8000c60 <motor+0xc0>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	22be      	movs	r2, #190	; 0xbe
 8000c28:	641a      	str	r2, [r3, #64]	; 0x40
	  osDelay(5000);
 8000c2a:	f241 3088 	movw	r0, #5000	; 0x1388
 8000c2e:	f002 fa8d 	bl	800314c <osDelay>

	  sprintf(msg, "centre\0");
 8000c32:	f107 0308 	add.w	r3, r7, #8
 8000c36:	490c      	ldr	r1, [pc, #48]	; (8000c68 <motor+0xc8>)
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f005 f96f 	bl	8005f1c <siprintf>
	  htim1.Instance->CCR4 = 150; //Centre
 8000c3e:	4b08      	ldr	r3, [pc, #32]	; (8000c60 <motor+0xc0>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	2296      	movs	r2, #150	; 0x96
 8000c44:	641a      	str	r2, [r3, #64]	; 0x40
	  OLED_ShowString(10, 20, msg);
 8000c46:	f107 0308 	add.w	r3, r7, #8
 8000c4a:	461a      	mov	r2, r3
 8000c4c:	2114      	movs	r1, #20
 8000c4e:	200a      	movs	r0, #10
 8000c50:	f005 f866 	bl	8005d20 <OLED_ShowString>
	  osDelay(5000);
 8000c54:	f241 3088 	movw	r0, #5000	; 0x1388
 8000c58:	f002 fa78 	bl	800314c <osDelay>
  {
 8000c5c:	e7aa      	b.n	8000bb4 <motor+0x14>
 8000c5e:	bf00      	nop
 8000c60:	20004a48 	.word	0x20004a48
 8000c64:	080067a4 	.word	0x080067a4
 8000c68:	080067ac 	.word	0x080067ac
 8000c6c:	080067b4 	.word	0x080067b4

08000c70 <showoled>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_showoled */
void showoled(void *argument)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b088      	sub	sp, #32
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN showoled */
  /* Infinite loop */
	uint8_t hello [20] = "motor test\0";
 8000c78:	4a0c      	ldr	r2, [pc, #48]	; (8000cac <showoled+0x3c>)
 8000c7a:	f107 030c 	add.w	r3, r7, #12
 8000c7e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000c80:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000c84:	f107 0318 	add.w	r3, r7, #24
 8000c88:	2200      	movs	r2, #0
 8000c8a:	601a      	str	r2, [r3, #0]
 8000c8c:	605a      	str	r2, [r3, #4]
	for(;;)
	{
		OLED_ShowString(10, 10, hello);
 8000c8e:	f107 030c 	add.w	r3, r7, #12
 8000c92:	461a      	mov	r2, r3
 8000c94:	210a      	movs	r1, #10
 8000c96:	200a      	movs	r0, #10
 8000c98:	f005 f842 	bl	8005d20 <OLED_ShowString>
		OLED_Refresh_Gram();
 8000c9c:	f004 fecc 	bl	8005a38 <OLED_Refresh_Gram>
		osDelay(1000);
 8000ca0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ca4:	f002 fa52 	bl	800314c <osDelay>
		OLED_ShowString(10, 10, hello);
 8000ca8:	e7f1      	b.n	8000c8e <showoled+0x1e>
 8000caa:	bf00      	nop
 8000cac:	080067bc 	.word	0x080067bc

08000cb0 <encoder_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_encoder_task */
void encoder_task(void *argument)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b08c      	sub	sp, #48	; 0x30
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN encoder_task */
  /* Infinite loop */
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_ALL);
 8000cb8:	213c      	movs	r1, #60	; 0x3c
 8000cba:	4828      	ldr	r0, [pc, #160]	; (8000d5c <encoder_task+0xac>)
 8000cbc:	f001 fa60 	bl	8002180 <HAL_TIM_PWM_Start>

	int cnt1, cnt2, diff;
	uint32_t tick;

	cnt1 = __HAL_TIM_GET_COUNTER(&htim2);
 8000cc0:	4b26      	ldr	r3, [pc, #152]	; (8000d5c <encoder_task+0xac>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cc6:	62fb      	str	r3, [r7, #44]	; 0x2c
	tick = HAL_GetTick();
 8000cc8:	f000 faaa 	bl	8001220 <HAL_GetTick>
 8000ccc:	62b8      	str	r0, [r7, #40]	; 0x28
	uint8_t msg[20];
	uint16_t dir;

	for(;;)
	{
		if(HAL_GetTick()-tick > 1000L){
 8000cce:	f000 faa7 	bl	8001220 <HAL_GetTick>
 8000cd2:	4602      	mov	r2, r0
 8000cd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cd6:	1ad3      	subs	r3, r2, r3
 8000cd8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000cdc:	d9f7      	bls.n	8000cce <encoder_task+0x1e>
			cnt2 = __HAL_TIM_GET_COUNTER(&htim2);
 8000cde:	4b1f      	ldr	r3, [pc, #124]	; (8000d5c <encoder_task+0xac>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ce4:	627b      	str	r3, [r7, #36]	; 0x24
			if(__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2)){
 8000ce6:	4b1d      	ldr	r3, [pc, #116]	; (8000d5c <encoder_task+0xac>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	f003 0310 	and.w	r3, r3, #16
 8000cf0:	2b10      	cmp	r3, #16
 8000cf2:	d110      	bne.n	8000d16 <encoder_task+0x66>
				if(cnt2<cnt1)
 8000cf4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000cf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cf8:	429a      	cmp	r2, r3
 8000cfa:	da04      	bge.n	8000d06 <encoder_task+0x56>
					diff = cnt1 - cnt2;
 8000cfc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d00:	1ad3      	subs	r3, r2, r3
 8000d02:	623b      	str	r3, [r7, #32]
 8000d04:	e017      	b.n	8000d36 <encoder_task+0x86>
				else //overflow
					diff = (65535 - cnt2) + cnt1;
 8000d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d08:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8000d0c:	33ff      	adds	r3, #255	; 0xff
 8000d0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000d10:	4413      	add	r3, r2
 8000d12:	623b      	str	r3, [r7, #32]
 8000d14:	e00f      	b.n	8000d36 <encoder_task+0x86>
			}
			else{
				if(cnt2 > cnt1)
 8000d16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d1a:	429a      	cmp	r2, r3
 8000d1c:	dd04      	ble.n	8000d28 <encoder_task+0x78>
					diff = cnt2 - cnt1;
 8000d1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d22:	1ad3      	subs	r3, r2, r3
 8000d24:	623b      	str	r3, [r7, #32]
 8000d26:	e006      	b.n	8000d36 <encoder_task+0x86>
				else
					diff = (65535 - cnt1) + cnt2;
 8000d28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d2a:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8000d2e:	33ff      	adds	r3, #255	; 0xff
 8000d30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d32:	4413      	add	r3, r2
 8000d34:	623b      	str	r3, [r7, #32]
			}

			dir = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2);
 8000d36:	4b09      	ldr	r3, [pc, #36]	; (8000d5c <encoder_task+0xac>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	f003 0310 	and.w	r3, r3, #16
 8000d40:	2b10      	cmp	r3, #16
 8000d42:	bf0c      	ite	eq
 8000d44:	2301      	moveq	r3, #1
 8000d46:	2300      	movne	r3, #0
 8000d48:	b2db      	uxtb	r3, r3
 8000d4a:	83fb      	strh	r3, [r7, #30]
//			// Display direction
//			sprintf(msg, "dir:%5d\0",dir);
//			OLED_ShowString(10,30,msg);

			// Reset base tick
			cnt1 = __HAL_TIM_GET_COUNTER(&htim2);
 8000d4c:	4b03      	ldr	r3, [pc, #12]	; (8000d5c <encoder_task+0xac>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d52:	62fb      	str	r3, [r7, #44]	; 0x2c
			tick = HAL_GetTick();
 8000d54:	f000 fa64 	bl	8001220 <HAL_GetTick>
 8000d58:	62b8      	str	r0, [r7, #40]	; 0x28
		if(HAL_GetTick()-tick > 1000L){
 8000d5a:	e7b8      	b.n	8000cce <encoder_task+0x1e>
 8000d5c:	20004a90 	.word	0x20004a90

08000d60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d64:	b672      	cpsid	i
}
 8000d66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d68:	e7fe      	b.n	8000d68 <Error_Handler+0x8>
	...

08000d6c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d72:	2300      	movs	r3, #0
 8000d74:	607b      	str	r3, [r7, #4]
 8000d76:	4b12      	ldr	r3, [pc, #72]	; (8000dc0 <HAL_MspInit+0x54>)
 8000d78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d7a:	4a11      	ldr	r2, [pc, #68]	; (8000dc0 <HAL_MspInit+0x54>)
 8000d7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d80:	6453      	str	r3, [r2, #68]	; 0x44
 8000d82:	4b0f      	ldr	r3, [pc, #60]	; (8000dc0 <HAL_MspInit+0x54>)
 8000d84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d8a:	607b      	str	r3, [r7, #4]
 8000d8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d8e:	2300      	movs	r3, #0
 8000d90:	603b      	str	r3, [r7, #0]
 8000d92:	4b0b      	ldr	r3, [pc, #44]	; (8000dc0 <HAL_MspInit+0x54>)
 8000d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d96:	4a0a      	ldr	r2, [pc, #40]	; (8000dc0 <HAL_MspInit+0x54>)
 8000d98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d9c:	6413      	str	r3, [r2, #64]	; 0x40
 8000d9e:	4b08      	ldr	r3, [pc, #32]	; (8000dc0 <HAL_MspInit+0x54>)
 8000da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000da2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000da6:	603b      	str	r3, [r7, #0]
 8000da8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000daa:	2200      	movs	r2, #0
 8000dac:	210f      	movs	r1, #15
 8000dae:	f06f 0001 	mvn.w	r0, #1
 8000db2:	f000 fb22 	bl	80013fa <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000db6:	bf00      	nop
 8000db8:	3708      	adds	r7, #8
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	40023800 	.word	0x40023800

08000dc4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b08a      	sub	sp, #40	; 0x28
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dcc:	f107 0314 	add.w	r3, r7, #20
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	601a      	str	r2, [r3, #0]
 8000dd4:	605a      	str	r2, [r3, #4]
 8000dd6:	609a      	str	r2, [r3, #8]
 8000dd8:	60da      	str	r2, [r3, #12]
 8000dda:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	4a23      	ldr	r2, [pc, #140]	; (8000e70 <HAL_TIM_Base_MspInit+0xac>)
 8000de2:	4293      	cmp	r3, r2
 8000de4:	d10e      	bne.n	8000e04 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000de6:	2300      	movs	r3, #0
 8000de8:	613b      	str	r3, [r7, #16]
 8000dea:	4b22      	ldr	r3, [pc, #136]	; (8000e74 <HAL_TIM_Base_MspInit+0xb0>)
 8000dec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dee:	4a21      	ldr	r2, [pc, #132]	; (8000e74 <HAL_TIM_Base_MspInit+0xb0>)
 8000df0:	f043 0301 	orr.w	r3, r3, #1
 8000df4:	6453      	str	r3, [r2, #68]	; 0x44
 8000df6:	4b1f      	ldr	r3, [pc, #124]	; (8000e74 <HAL_TIM_Base_MspInit+0xb0>)
 8000df8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dfa:	f003 0301 	and.w	r3, r3, #1
 8000dfe:	613b      	str	r3, [r7, #16]
 8000e00:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8000e02:	e030      	b.n	8000e66 <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM8)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4a1b      	ldr	r2, [pc, #108]	; (8000e78 <HAL_TIM_Base_MspInit+0xb4>)
 8000e0a:	4293      	cmp	r3, r2
 8000e0c:	d12b      	bne.n	8000e66 <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8000e0e:	2300      	movs	r3, #0
 8000e10:	60fb      	str	r3, [r7, #12]
 8000e12:	4b18      	ldr	r3, [pc, #96]	; (8000e74 <HAL_TIM_Base_MspInit+0xb0>)
 8000e14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e16:	4a17      	ldr	r2, [pc, #92]	; (8000e74 <HAL_TIM_Base_MspInit+0xb0>)
 8000e18:	f043 0302 	orr.w	r3, r3, #2
 8000e1c:	6453      	str	r3, [r2, #68]	; 0x44
 8000e1e:	4b15      	ldr	r3, [pc, #84]	; (8000e74 <HAL_TIM_Base_MspInit+0xb0>)
 8000e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e22:	f003 0302 	and.w	r3, r3, #2
 8000e26:	60fb      	str	r3, [r7, #12]
 8000e28:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	60bb      	str	r3, [r7, #8]
 8000e2e:	4b11      	ldr	r3, [pc, #68]	; (8000e74 <HAL_TIM_Base_MspInit+0xb0>)
 8000e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e32:	4a10      	ldr	r2, [pc, #64]	; (8000e74 <HAL_TIM_Base_MspInit+0xb0>)
 8000e34:	f043 0304 	orr.w	r3, r3, #4
 8000e38:	6313      	str	r3, [r2, #48]	; 0x30
 8000e3a:	4b0e      	ldr	r3, [pc, #56]	; (8000e74 <HAL_TIM_Base_MspInit+0xb0>)
 8000e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e3e:	f003 0304 	and.w	r3, r3, #4
 8000e42:	60bb      	str	r3, [r7, #8]
 8000e44:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWMA_Pin|PWMB_Pin;
 8000e46:	23c0      	movs	r3, #192	; 0xc0
 8000e48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e4a:	2302      	movs	r3, #2
 8000e4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e52:	2300      	movs	r3, #0
 8000e54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8000e56:	2303      	movs	r3, #3
 8000e58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e5a:	f107 0314 	add.w	r3, r7, #20
 8000e5e:	4619      	mov	r1, r3
 8000e60:	4806      	ldr	r0, [pc, #24]	; (8000e7c <HAL_TIM_Base_MspInit+0xb8>)
 8000e62:	f000 faf3 	bl	800144c <HAL_GPIO_Init>
}
 8000e66:	bf00      	nop
 8000e68:	3728      	adds	r7, #40	; 0x28
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	40010000 	.word	0x40010000
 8000e74:	40023800 	.word	0x40023800
 8000e78:	40010400 	.word	0x40010400
 8000e7c:	40020800 	.word	0x40020800

08000e80 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b08c      	sub	sp, #48	; 0x30
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e88:	f107 031c 	add.w	r3, r7, #28
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	601a      	str	r2, [r3, #0]
 8000e90:	605a      	str	r2, [r3, #4]
 8000e92:	609a      	str	r2, [r3, #8]
 8000e94:	60da      	str	r2, [r3, #12]
 8000e96:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ea0:	d14b      	bne.n	8000f3a <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	61bb      	str	r3, [r7, #24]
 8000ea6:	4b3f      	ldr	r3, [pc, #252]	; (8000fa4 <HAL_TIM_Encoder_MspInit+0x124>)
 8000ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eaa:	4a3e      	ldr	r2, [pc, #248]	; (8000fa4 <HAL_TIM_Encoder_MspInit+0x124>)
 8000eac:	f043 0301 	orr.w	r3, r3, #1
 8000eb0:	6413      	str	r3, [r2, #64]	; 0x40
 8000eb2:	4b3c      	ldr	r3, [pc, #240]	; (8000fa4 <HAL_TIM_Encoder_MspInit+0x124>)
 8000eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eb6:	f003 0301 	and.w	r3, r3, #1
 8000eba:	61bb      	str	r3, [r7, #24]
 8000ebc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	617b      	str	r3, [r7, #20]
 8000ec2:	4b38      	ldr	r3, [pc, #224]	; (8000fa4 <HAL_TIM_Encoder_MspInit+0x124>)
 8000ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ec6:	4a37      	ldr	r2, [pc, #220]	; (8000fa4 <HAL_TIM_Encoder_MspInit+0x124>)
 8000ec8:	f043 0301 	orr.w	r3, r3, #1
 8000ecc:	6313      	str	r3, [r2, #48]	; 0x30
 8000ece:	4b35      	ldr	r3, [pc, #212]	; (8000fa4 <HAL_TIM_Encoder_MspInit+0x124>)
 8000ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed2:	f003 0301 	and.w	r3, r3, #1
 8000ed6:	617b      	str	r3, [r7, #20]
 8000ed8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eda:	2300      	movs	r3, #0
 8000edc:	613b      	str	r3, [r7, #16]
 8000ede:	4b31      	ldr	r3, [pc, #196]	; (8000fa4 <HAL_TIM_Encoder_MspInit+0x124>)
 8000ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ee2:	4a30      	ldr	r2, [pc, #192]	; (8000fa4 <HAL_TIM_Encoder_MspInit+0x124>)
 8000ee4:	f043 0302 	orr.w	r3, r3, #2
 8000ee8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eea:	4b2e      	ldr	r3, [pc, #184]	; (8000fa4 <HAL_TIM_Encoder_MspInit+0x124>)
 8000eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eee:	f003 0302 	and.w	r3, r3, #2
 8000ef2:	613b      	str	r3, [r7, #16]
 8000ef4:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000ef6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000efa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000efc:	2302      	movs	r3, #2
 8000efe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f00:	2300      	movs	r3, #0
 8000f02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f04:	2300      	movs	r3, #0
 8000f06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000f08:	2301      	movs	r3, #1
 8000f0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f0c:	f107 031c 	add.w	r3, r7, #28
 8000f10:	4619      	mov	r1, r3
 8000f12:	4825      	ldr	r0, [pc, #148]	; (8000fa8 <HAL_TIM_Encoder_MspInit+0x128>)
 8000f14:	f000 fa9a 	bl	800144c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000f18:	2308      	movs	r3, #8
 8000f1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f1c:	2302      	movs	r3, #2
 8000f1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f20:	2300      	movs	r3, #0
 8000f22:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f24:	2300      	movs	r3, #0
 8000f26:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000f28:	2301      	movs	r3, #1
 8000f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f2c:	f107 031c 	add.w	r3, r7, #28
 8000f30:	4619      	mov	r1, r3
 8000f32:	481e      	ldr	r0, [pc, #120]	; (8000fac <HAL_TIM_Encoder_MspInit+0x12c>)
 8000f34:	f000 fa8a 	bl	800144c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000f38:	e030      	b.n	8000f9c <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM3)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	4a1c      	ldr	r2, [pc, #112]	; (8000fb0 <HAL_TIM_Encoder_MspInit+0x130>)
 8000f40:	4293      	cmp	r3, r2
 8000f42:	d12b      	bne.n	8000f9c <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f44:	2300      	movs	r3, #0
 8000f46:	60fb      	str	r3, [r7, #12]
 8000f48:	4b16      	ldr	r3, [pc, #88]	; (8000fa4 <HAL_TIM_Encoder_MspInit+0x124>)
 8000f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f4c:	4a15      	ldr	r2, [pc, #84]	; (8000fa4 <HAL_TIM_Encoder_MspInit+0x124>)
 8000f4e:	f043 0302 	orr.w	r3, r3, #2
 8000f52:	6413      	str	r3, [r2, #64]	; 0x40
 8000f54:	4b13      	ldr	r3, [pc, #76]	; (8000fa4 <HAL_TIM_Encoder_MspInit+0x124>)
 8000f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f58:	f003 0302 	and.w	r3, r3, #2
 8000f5c:	60fb      	str	r3, [r7, #12]
 8000f5e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f60:	2300      	movs	r3, #0
 8000f62:	60bb      	str	r3, [r7, #8]
 8000f64:	4b0f      	ldr	r3, [pc, #60]	; (8000fa4 <HAL_TIM_Encoder_MspInit+0x124>)
 8000f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f68:	4a0e      	ldr	r2, [pc, #56]	; (8000fa4 <HAL_TIM_Encoder_MspInit+0x124>)
 8000f6a:	f043 0301 	orr.w	r3, r3, #1
 8000f6e:	6313      	str	r3, [r2, #48]	; 0x30
 8000f70:	4b0c      	ldr	r3, [pc, #48]	; (8000fa4 <HAL_TIM_Encoder_MspInit+0x124>)
 8000f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f74:	f003 0301 	and.w	r3, r3, #1
 8000f78:	60bb      	str	r3, [r7, #8]
 8000f7a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f7c:	23c0      	movs	r3, #192	; 0xc0
 8000f7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f80:	2302      	movs	r3, #2
 8000f82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f84:	2300      	movs	r3, #0
 8000f86:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000f8c:	2302      	movs	r3, #2
 8000f8e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f90:	f107 031c 	add.w	r3, r7, #28
 8000f94:	4619      	mov	r1, r3
 8000f96:	4804      	ldr	r0, [pc, #16]	; (8000fa8 <HAL_TIM_Encoder_MspInit+0x128>)
 8000f98:	f000 fa58 	bl	800144c <HAL_GPIO_Init>
}
 8000f9c:	bf00      	nop
 8000f9e:	3730      	adds	r7, #48	; 0x30
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	40023800 	.word	0x40023800
 8000fa8:	40020000 	.word	0x40020000
 8000fac:	40020400 	.word	0x40020400
 8000fb0:	40000400 	.word	0x40000400

08000fb4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b088      	sub	sp, #32
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fbc:	f107 030c 	add.w	r3, r7, #12
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	601a      	str	r2, [r3, #0]
 8000fc4:	605a      	str	r2, [r3, #4]
 8000fc6:	609a      	str	r2, [r3, #8]
 8000fc8:	60da      	str	r2, [r3, #12]
 8000fca:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a12      	ldr	r2, [pc, #72]	; (800101c <HAL_TIM_MspPostInit+0x68>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d11e      	bne.n	8001014 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	60bb      	str	r3, [r7, #8]
 8000fda:	4b11      	ldr	r3, [pc, #68]	; (8001020 <HAL_TIM_MspPostInit+0x6c>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fde:	4a10      	ldr	r2, [pc, #64]	; (8001020 <HAL_TIM_MspPostInit+0x6c>)
 8000fe0:	f043 0310 	orr.w	r3, r3, #16
 8000fe4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fe6:	4b0e      	ldr	r3, [pc, #56]	; (8001020 <HAL_TIM_MspPostInit+0x6c>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fea:	f003 0310 	and.w	r3, r3, #16
 8000fee:	60bb      	str	r3, [r7, #8]
 8000ff0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000ff2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000ff6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001000:	2300      	movs	r3, #0
 8001002:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001004:	2301      	movs	r3, #1
 8001006:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001008:	f107 030c 	add.w	r3, r7, #12
 800100c:	4619      	mov	r1, r3
 800100e:	4805      	ldr	r0, [pc, #20]	; (8001024 <HAL_TIM_MspPostInit+0x70>)
 8001010:	f000 fa1c 	bl	800144c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001014:	bf00      	nop
 8001016:	3720      	adds	r7, #32
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	40010000 	.word	0x40010000
 8001020:	40023800 	.word	0x40023800
 8001024:	40021000 	.word	0x40021000

08001028 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800102c:	e7fe      	b.n	800102c <NMI_Handler+0x4>

0800102e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800102e:	b480      	push	{r7}
 8001030:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001032:	e7fe      	b.n	8001032 <HardFault_Handler+0x4>

08001034 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001038:	e7fe      	b.n	8001038 <MemManage_Handler+0x4>

0800103a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800103a:	b480      	push	{r7}
 800103c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800103e:	e7fe      	b.n	800103e <BusFault_Handler+0x4>

08001040 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001044:	e7fe      	b.n	8001044 <UsageFault_Handler+0x4>

08001046 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001046:	b480      	push	{r7}
 8001048:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800104a:	bf00      	nop
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr

08001054 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001058:	f000 f8ce 	bl	80011f8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800105c:	f004 f8be 	bl	80051dc <xTaskGetSchedulerState>
 8001060:	4603      	mov	r3, r0
 8001062:	2b01      	cmp	r3, #1
 8001064:	d001      	beq.n	800106a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001066:	f002 fd1f 	bl	8003aa8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800106a:	bf00      	nop
 800106c:	bd80      	pop	{r7, pc}
	...

08001070 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001078:	4a14      	ldr	r2, [pc, #80]	; (80010cc <_sbrk+0x5c>)
 800107a:	4b15      	ldr	r3, [pc, #84]	; (80010d0 <_sbrk+0x60>)
 800107c:	1ad3      	subs	r3, r2, r3
 800107e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001084:	4b13      	ldr	r3, [pc, #76]	; (80010d4 <_sbrk+0x64>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d102      	bne.n	8001092 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800108c:	4b11      	ldr	r3, [pc, #68]	; (80010d4 <_sbrk+0x64>)
 800108e:	4a12      	ldr	r2, [pc, #72]	; (80010d8 <_sbrk+0x68>)
 8001090:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001092:	4b10      	ldr	r3, [pc, #64]	; (80010d4 <_sbrk+0x64>)
 8001094:	681a      	ldr	r2, [r3, #0]
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	4413      	add	r3, r2
 800109a:	693a      	ldr	r2, [r7, #16]
 800109c:	429a      	cmp	r2, r3
 800109e:	d207      	bcs.n	80010b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010a0:	f004 fefc 	bl	8005e9c <__errno>
 80010a4:	4603      	mov	r3, r0
 80010a6:	220c      	movs	r2, #12
 80010a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010aa:	f04f 33ff 	mov.w	r3, #4294967295
 80010ae:	e009      	b.n	80010c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010b0:	4b08      	ldr	r3, [pc, #32]	; (80010d4 <_sbrk+0x64>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010b6:	4b07      	ldr	r3, [pc, #28]	; (80010d4 <_sbrk+0x64>)
 80010b8:	681a      	ldr	r2, [r3, #0]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4413      	add	r3, r2
 80010be:	4a05      	ldr	r2, [pc, #20]	; (80010d4 <_sbrk+0x64>)
 80010c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010c2:	68fb      	ldr	r3, [r7, #12]
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	3718      	adds	r7, #24
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	20020000 	.word	0x20020000
 80010d0:	00000400 	.word	0x00000400
 80010d4:	20000090 	.word	0x20000090
 80010d8:	20004f30 	.word	0x20004f30

080010dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010e0:	4b06      	ldr	r3, [pc, #24]	; (80010fc <SystemInit+0x20>)
 80010e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010e6:	4a05      	ldr	r2, [pc, #20]	; (80010fc <SystemInit+0x20>)
 80010e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010f0:	bf00      	nop
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop
 80010fc:	e000ed00 	.word	0xe000ed00

08001100 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001100:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001138 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001104:	480d      	ldr	r0, [pc, #52]	; (800113c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001106:	490e      	ldr	r1, [pc, #56]	; (8001140 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001108:	4a0e      	ldr	r2, [pc, #56]	; (8001144 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800110a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800110c:	e002      	b.n	8001114 <LoopCopyDataInit>

0800110e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800110e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001110:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001112:	3304      	adds	r3, #4

08001114 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001114:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001116:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001118:	d3f9      	bcc.n	800110e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800111a:	4a0b      	ldr	r2, [pc, #44]	; (8001148 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800111c:	4c0b      	ldr	r4, [pc, #44]	; (800114c <LoopFillZerobss+0x26>)
  movs r3, #0
 800111e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001120:	e001      	b.n	8001126 <LoopFillZerobss>

08001122 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001122:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001124:	3204      	adds	r2, #4

08001126 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001126:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001128:	d3fb      	bcc.n	8001122 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800112a:	f7ff ffd7 	bl	80010dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800112e:	f004 febb 	bl	8005ea8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001132:	f7ff fa19 	bl	8000568 <main>
  bx  lr    
 8001136:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001138:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800113c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001140:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001144:	08007330 	.word	0x08007330
  ldr r2, =_sbss
 8001148:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 800114c:	20004f30 	.word	0x20004f30

08001150 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001150:	e7fe      	b.n	8001150 <ADC_IRQHandler>
	...

08001154 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001158:	4b0e      	ldr	r3, [pc, #56]	; (8001194 <HAL_Init+0x40>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4a0d      	ldr	r2, [pc, #52]	; (8001194 <HAL_Init+0x40>)
 800115e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001162:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001164:	4b0b      	ldr	r3, [pc, #44]	; (8001194 <HAL_Init+0x40>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a0a      	ldr	r2, [pc, #40]	; (8001194 <HAL_Init+0x40>)
 800116a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800116e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001170:	4b08      	ldr	r3, [pc, #32]	; (8001194 <HAL_Init+0x40>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a07      	ldr	r2, [pc, #28]	; (8001194 <HAL_Init+0x40>)
 8001176:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800117a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800117c:	2003      	movs	r0, #3
 800117e:	f000 f931 	bl	80013e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001182:	200f      	movs	r0, #15
 8001184:	f000 f808 	bl	8001198 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001188:	f7ff fdf0 	bl	8000d6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800118c:	2300      	movs	r3, #0
}
 800118e:	4618      	mov	r0, r3
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	40023c00 	.word	0x40023c00

08001198 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011a0:	4b12      	ldr	r3, [pc, #72]	; (80011ec <HAL_InitTick+0x54>)
 80011a2:	681a      	ldr	r2, [r3, #0]
 80011a4:	4b12      	ldr	r3, [pc, #72]	; (80011f0 <HAL_InitTick+0x58>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	4619      	mov	r1, r3
 80011aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80011b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80011b6:	4618      	mov	r0, r3
 80011b8:	f000 f93b 	bl	8001432 <HAL_SYSTICK_Config>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011c2:	2301      	movs	r3, #1
 80011c4:	e00e      	b.n	80011e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	2b0f      	cmp	r3, #15
 80011ca:	d80a      	bhi.n	80011e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011cc:	2200      	movs	r2, #0
 80011ce:	6879      	ldr	r1, [r7, #4]
 80011d0:	f04f 30ff 	mov.w	r0, #4294967295
 80011d4:	f000 f911 	bl	80013fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011d8:	4a06      	ldr	r2, [pc, #24]	; (80011f4 <HAL_InitTick+0x5c>)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011de:	2300      	movs	r3, #0
 80011e0:	e000      	b.n	80011e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011e2:	2301      	movs	r3, #1
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	3708      	adds	r7, #8
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	20000000 	.word	0x20000000
 80011f0:	20000008 	.word	0x20000008
 80011f4:	20000004 	.word	0x20000004

080011f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011fc:	4b06      	ldr	r3, [pc, #24]	; (8001218 <HAL_IncTick+0x20>)
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	461a      	mov	r2, r3
 8001202:	4b06      	ldr	r3, [pc, #24]	; (800121c <HAL_IncTick+0x24>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4413      	add	r3, r2
 8001208:	4a04      	ldr	r2, [pc, #16]	; (800121c <HAL_IncTick+0x24>)
 800120a:	6013      	str	r3, [r2, #0]
}
 800120c:	bf00      	nop
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	20000008 	.word	0x20000008
 800121c:	20004adc 	.word	0x20004adc

08001220 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  return uwTick;
 8001224:	4b03      	ldr	r3, [pc, #12]	; (8001234 <HAL_GetTick+0x14>)
 8001226:	681b      	ldr	r3, [r3, #0]
}
 8001228:	4618      	mov	r0, r3
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	20004adc 	.word	0x20004adc

08001238 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b084      	sub	sp, #16
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001240:	f7ff ffee 	bl	8001220 <HAL_GetTick>
 8001244:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001250:	d005      	beq.n	800125e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001252:	4b0a      	ldr	r3, [pc, #40]	; (800127c <HAL_Delay+0x44>)
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	461a      	mov	r2, r3
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	4413      	add	r3, r2
 800125c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800125e:	bf00      	nop
 8001260:	f7ff ffde 	bl	8001220 <HAL_GetTick>
 8001264:	4602      	mov	r2, r0
 8001266:	68bb      	ldr	r3, [r7, #8]
 8001268:	1ad3      	subs	r3, r2, r3
 800126a:	68fa      	ldr	r2, [r7, #12]
 800126c:	429a      	cmp	r2, r3
 800126e:	d8f7      	bhi.n	8001260 <HAL_Delay+0x28>
  {
  }
}
 8001270:	bf00      	nop
 8001272:	bf00      	nop
 8001274:	3710      	adds	r7, #16
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	20000008 	.word	0x20000008

08001280 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001280:	b480      	push	{r7}
 8001282:	b085      	sub	sp, #20
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	f003 0307 	and.w	r3, r3, #7
 800128e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001290:	4b0c      	ldr	r3, [pc, #48]	; (80012c4 <__NVIC_SetPriorityGrouping+0x44>)
 8001292:	68db      	ldr	r3, [r3, #12]
 8001294:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001296:	68ba      	ldr	r2, [r7, #8]
 8001298:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800129c:	4013      	ands	r3, r2
 800129e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80012ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012b2:	4a04      	ldr	r2, [pc, #16]	; (80012c4 <__NVIC_SetPriorityGrouping+0x44>)
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	60d3      	str	r3, [r2, #12]
}
 80012b8:	bf00      	nop
 80012ba:	3714      	adds	r7, #20
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr
 80012c4:	e000ed00 	.word	0xe000ed00

080012c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012cc:	4b04      	ldr	r3, [pc, #16]	; (80012e0 <__NVIC_GetPriorityGrouping+0x18>)
 80012ce:	68db      	ldr	r3, [r3, #12]
 80012d0:	0a1b      	lsrs	r3, r3, #8
 80012d2:	f003 0307 	and.w	r3, r3, #7
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	46bd      	mov	sp, r7
 80012da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012de:	4770      	bx	lr
 80012e0:	e000ed00 	.word	0xe000ed00

080012e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b083      	sub	sp, #12
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	4603      	mov	r3, r0
 80012ec:	6039      	str	r1, [r7, #0]
 80012ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	db0a      	blt.n	800130e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	b2da      	uxtb	r2, r3
 80012fc:	490c      	ldr	r1, [pc, #48]	; (8001330 <__NVIC_SetPriority+0x4c>)
 80012fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001302:	0112      	lsls	r2, r2, #4
 8001304:	b2d2      	uxtb	r2, r2
 8001306:	440b      	add	r3, r1
 8001308:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800130c:	e00a      	b.n	8001324 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	b2da      	uxtb	r2, r3
 8001312:	4908      	ldr	r1, [pc, #32]	; (8001334 <__NVIC_SetPriority+0x50>)
 8001314:	79fb      	ldrb	r3, [r7, #7]
 8001316:	f003 030f 	and.w	r3, r3, #15
 800131a:	3b04      	subs	r3, #4
 800131c:	0112      	lsls	r2, r2, #4
 800131e:	b2d2      	uxtb	r2, r2
 8001320:	440b      	add	r3, r1
 8001322:	761a      	strb	r2, [r3, #24]
}
 8001324:	bf00      	nop
 8001326:	370c      	adds	r7, #12
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr
 8001330:	e000e100 	.word	0xe000e100
 8001334:	e000ed00 	.word	0xe000ed00

08001338 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001338:	b480      	push	{r7}
 800133a:	b089      	sub	sp, #36	; 0x24
 800133c:	af00      	add	r7, sp, #0
 800133e:	60f8      	str	r0, [r7, #12]
 8001340:	60b9      	str	r1, [r7, #8]
 8001342:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	f003 0307 	and.w	r3, r3, #7
 800134a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800134c:	69fb      	ldr	r3, [r7, #28]
 800134e:	f1c3 0307 	rsb	r3, r3, #7
 8001352:	2b04      	cmp	r3, #4
 8001354:	bf28      	it	cs
 8001356:	2304      	movcs	r3, #4
 8001358:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	3304      	adds	r3, #4
 800135e:	2b06      	cmp	r3, #6
 8001360:	d902      	bls.n	8001368 <NVIC_EncodePriority+0x30>
 8001362:	69fb      	ldr	r3, [r7, #28]
 8001364:	3b03      	subs	r3, #3
 8001366:	e000      	b.n	800136a <NVIC_EncodePriority+0x32>
 8001368:	2300      	movs	r3, #0
 800136a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800136c:	f04f 32ff 	mov.w	r2, #4294967295
 8001370:	69bb      	ldr	r3, [r7, #24]
 8001372:	fa02 f303 	lsl.w	r3, r2, r3
 8001376:	43da      	mvns	r2, r3
 8001378:	68bb      	ldr	r3, [r7, #8]
 800137a:	401a      	ands	r2, r3
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001380:	f04f 31ff 	mov.w	r1, #4294967295
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	fa01 f303 	lsl.w	r3, r1, r3
 800138a:	43d9      	mvns	r1, r3
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001390:	4313      	orrs	r3, r2
         );
}
 8001392:	4618      	mov	r0, r3
 8001394:	3724      	adds	r7, #36	; 0x24
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
	...

080013a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	3b01      	subs	r3, #1
 80013ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80013b0:	d301      	bcc.n	80013b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013b2:	2301      	movs	r3, #1
 80013b4:	e00f      	b.n	80013d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013b6:	4a0a      	ldr	r2, [pc, #40]	; (80013e0 <SysTick_Config+0x40>)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	3b01      	subs	r3, #1
 80013bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013be:	210f      	movs	r1, #15
 80013c0:	f04f 30ff 	mov.w	r0, #4294967295
 80013c4:	f7ff ff8e 	bl	80012e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013c8:	4b05      	ldr	r3, [pc, #20]	; (80013e0 <SysTick_Config+0x40>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013ce:	4b04      	ldr	r3, [pc, #16]	; (80013e0 <SysTick_Config+0x40>)
 80013d0:	2207      	movs	r2, #7
 80013d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013d4:	2300      	movs	r3, #0
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	3708      	adds	r7, #8
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	e000e010 	.word	0xe000e010

080013e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013ec:	6878      	ldr	r0, [r7, #4]
 80013ee:	f7ff ff47 	bl	8001280 <__NVIC_SetPriorityGrouping>
}
 80013f2:	bf00      	nop
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}

080013fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013fa:	b580      	push	{r7, lr}
 80013fc:	b086      	sub	sp, #24
 80013fe:	af00      	add	r7, sp, #0
 8001400:	4603      	mov	r3, r0
 8001402:	60b9      	str	r1, [r7, #8]
 8001404:	607a      	str	r2, [r7, #4]
 8001406:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001408:	2300      	movs	r3, #0
 800140a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800140c:	f7ff ff5c 	bl	80012c8 <__NVIC_GetPriorityGrouping>
 8001410:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001412:	687a      	ldr	r2, [r7, #4]
 8001414:	68b9      	ldr	r1, [r7, #8]
 8001416:	6978      	ldr	r0, [r7, #20]
 8001418:	f7ff ff8e 	bl	8001338 <NVIC_EncodePriority>
 800141c:	4602      	mov	r2, r0
 800141e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001422:	4611      	mov	r1, r2
 8001424:	4618      	mov	r0, r3
 8001426:	f7ff ff5d 	bl	80012e4 <__NVIC_SetPriority>
}
 800142a:	bf00      	nop
 800142c:	3718      	adds	r7, #24
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}

08001432 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001432:	b580      	push	{r7, lr}
 8001434:	b082      	sub	sp, #8
 8001436:	af00      	add	r7, sp, #0
 8001438:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800143a:	6878      	ldr	r0, [r7, #4]
 800143c:	f7ff ffb0 	bl	80013a0 <SysTick_Config>
 8001440:	4603      	mov	r3, r0
}
 8001442:	4618      	mov	r0, r3
 8001444:	3708      	adds	r7, #8
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
	...

0800144c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800144c:	b480      	push	{r7}
 800144e:	b089      	sub	sp, #36	; 0x24
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001456:	2300      	movs	r3, #0
 8001458:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800145a:	2300      	movs	r3, #0
 800145c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800145e:	2300      	movs	r3, #0
 8001460:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001462:	2300      	movs	r3, #0
 8001464:	61fb      	str	r3, [r7, #28]
 8001466:	e16b      	b.n	8001740 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001468:	2201      	movs	r2, #1
 800146a:	69fb      	ldr	r3, [r7, #28]
 800146c:	fa02 f303 	lsl.w	r3, r2, r3
 8001470:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	697a      	ldr	r2, [r7, #20]
 8001478:	4013      	ands	r3, r2
 800147a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800147c:	693a      	ldr	r2, [r7, #16]
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	429a      	cmp	r2, r3
 8001482:	f040 815a 	bne.w	800173a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	f003 0303 	and.w	r3, r3, #3
 800148e:	2b01      	cmp	r3, #1
 8001490:	d005      	beq.n	800149e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800149a:	2b02      	cmp	r3, #2
 800149c:	d130      	bne.n	8001500 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	689b      	ldr	r3, [r3, #8]
 80014a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80014a4:	69fb      	ldr	r3, [r7, #28]
 80014a6:	005b      	lsls	r3, r3, #1
 80014a8:	2203      	movs	r2, #3
 80014aa:	fa02 f303 	lsl.w	r3, r2, r3
 80014ae:	43db      	mvns	r3, r3
 80014b0:	69ba      	ldr	r2, [r7, #24]
 80014b2:	4013      	ands	r3, r2
 80014b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	68da      	ldr	r2, [r3, #12]
 80014ba:	69fb      	ldr	r3, [r7, #28]
 80014bc:	005b      	lsls	r3, r3, #1
 80014be:	fa02 f303 	lsl.w	r3, r2, r3
 80014c2:	69ba      	ldr	r2, [r7, #24]
 80014c4:	4313      	orrs	r3, r2
 80014c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	69ba      	ldr	r2, [r7, #24]
 80014cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014d4:	2201      	movs	r2, #1
 80014d6:	69fb      	ldr	r3, [r7, #28]
 80014d8:	fa02 f303 	lsl.w	r3, r2, r3
 80014dc:	43db      	mvns	r3, r3
 80014de:	69ba      	ldr	r2, [r7, #24]
 80014e0:	4013      	ands	r3, r2
 80014e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	091b      	lsrs	r3, r3, #4
 80014ea:	f003 0201 	and.w	r2, r3, #1
 80014ee:	69fb      	ldr	r3, [r7, #28]
 80014f0:	fa02 f303 	lsl.w	r3, r2, r3
 80014f4:	69ba      	ldr	r2, [r7, #24]
 80014f6:	4313      	orrs	r3, r2
 80014f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	69ba      	ldr	r2, [r7, #24]
 80014fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	f003 0303 	and.w	r3, r3, #3
 8001508:	2b03      	cmp	r3, #3
 800150a:	d017      	beq.n	800153c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	68db      	ldr	r3, [r3, #12]
 8001510:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001512:	69fb      	ldr	r3, [r7, #28]
 8001514:	005b      	lsls	r3, r3, #1
 8001516:	2203      	movs	r2, #3
 8001518:	fa02 f303 	lsl.w	r3, r2, r3
 800151c:	43db      	mvns	r3, r3
 800151e:	69ba      	ldr	r2, [r7, #24]
 8001520:	4013      	ands	r3, r2
 8001522:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	689a      	ldr	r2, [r3, #8]
 8001528:	69fb      	ldr	r3, [r7, #28]
 800152a:	005b      	lsls	r3, r3, #1
 800152c:	fa02 f303 	lsl.w	r3, r2, r3
 8001530:	69ba      	ldr	r2, [r7, #24]
 8001532:	4313      	orrs	r3, r2
 8001534:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	69ba      	ldr	r2, [r7, #24]
 800153a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	f003 0303 	and.w	r3, r3, #3
 8001544:	2b02      	cmp	r3, #2
 8001546:	d123      	bne.n	8001590 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001548:	69fb      	ldr	r3, [r7, #28]
 800154a:	08da      	lsrs	r2, r3, #3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	3208      	adds	r2, #8
 8001550:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001554:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001556:	69fb      	ldr	r3, [r7, #28]
 8001558:	f003 0307 	and.w	r3, r3, #7
 800155c:	009b      	lsls	r3, r3, #2
 800155e:	220f      	movs	r2, #15
 8001560:	fa02 f303 	lsl.w	r3, r2, r3
 8001564:	43db      	mvns	r3, r3
 8001566:	69ba      	ldr	r2, [r7, #24]
 8001568:	4013      	ands	r3, r2
 800156a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	691a      	ldr	r2, [r3, #16]
 8001570:	69fb      	ldr	r3, [r7, #28]
 8001572:	f003 0307 	and.w	r3, r3, #7
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	fa02 f303 	lsl.w	r3, r2, r3
 800157c:	69ba      	ldr	r2, [r7, #24]
 800157e:	4313      	orrs	r3, r2
 8001580:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001582:	69fb      	ldr	r3, [r7, #28]
 8001584:	08da      	lsrs	r2, r3, #3
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	3208      	adds	r2, #8
 800158a:	69b9      	ldr	r1, [r7, #24]
 800158c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001596:	69fb      	ldr	r3, [r7, #28]
 8001598:	005b      	lsls	r3, r3, #1
 800159a:	2203      	movs	r2, #3
 800159c:	fa02 f303 	lsl.w	r3, r2, r3
 80015a0:	43db      	mvns	r3, r3
 80015a2:	69ba      	ldr	r2, [r7, #24]
 80015a4:	4013      	ands	r3, r2
 80015a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	f003 0203 	and.w	r2, r3, #3
 80015b0:	69fb      	ldr	r3, [r7, #28]
 80015b2:	005b      	lsls	r3, r3, #1
 80015b4:	fa02 f303 	lsl.w	r3, r2, r3
 80015b8:	69ba      	ldr	r2, [r7, #24]
 80015ba:	4313      	orrs	r3, r2
 80015bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	69ba      	ldr	r2, [r7, #24]
 80015c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	f000 80b4 	beq.w	800173a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015d2:	2300      	movs	r3, #0
 80015d4:	60fb      	str	r3, [r7, #12]
 80015d6:	4b60      	ldr	r3, [pc, #384]	; (8001758 <HAL_GPIO_Init+0x30c>)
 80015d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015da:	4a5f      	ldr	r2, [pc, #380]	; (8001758 <HAL_GPIO_Init+0x30c>)
 80015dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015e0:	6453      	str	r3, [r2, #68]	; 0x44
 80015e2:	4b5d      	ldr	r3, [pc, #372]	; (8001758 <HAL_GPIO_Init+0x30c>)
 80015e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015ea:	60fb      	str	r3, [r7, #12]
 80015ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80015ee:	4a5b      	ldr	r2, [pc, #364]	; (800175c <HAL_GPIO_Init+0x310>)
 80015f0:	69fb      	ldr	r3, [r7, #28]
 80015f2:	089b      	lsrs	r3, r3, #2
 80015f4:	3302      	adds	r3, #2
 80015f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80015fc:	69fb      	ldr	r3, [r7, #28]
 80015fe:	f003 0303 	and.w	r3, r3, #3
 8001602:	009b      	lsls	r3, r3, #2
 8001604:	220f      	movs	r2, #15
 8001606:	fa02 f303 	lsl.w	r3, r2, r3
 800160a:	43db      	mvns	r3, r3
 800160c:	69ba      	ldr	r2, [r7, #24]
 800160e:	4013      	ands	r3, r2
 8001610:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4a52      	ldr	r2, [pc, #328]	; (8001760 <HAL_GPIO_Init+0x314>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d02b      	beq.n	8001672 <HAL_GPIO_Init+0x226>
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	4a51      	ldr	r2, [pc, #324]	; (8001764 <HAL_GPIO_Init+0x318>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d025      	beq.n	800166e <HAL_GPIO_Init+0x222>
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	4a50      	ldr	r2, [pc, #320]	; (8001768 <HAL_GPIO_Init+0x31c>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d01f      	beq.n	800166a <HAL_GPIO_Init+0x21e>
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	4a4f      	ldr	r2, [pc, #316]	; (800176c <HAL_GPIO_Init+0x320>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d019      	beq.n	8001666 <HAL_GPIO_Init+0x21a>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	4a4e      	ldr	r2, [pc, #312]	; (8001770 <HAL_GPIO_Init+0x324>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d013      	beq.n	8001662 <HAL_GPIO_Init+0x216>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	4a4d      	ldr	r2, [pc, #308]	; (8001774 <HAL_GPIO_Init+0x328>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d00d      	beq.n	800165e <HAL_GPIO_Init+0x212>
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	4a4c      	ldr	r2, [pc, #304]	; (8001778 <HAL_GPIO_Init+0x32c>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d007      	beq.n	800165a <HAL_GPIO_Init+0x20e>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	4a4b      	ldr	r2, [pc, #300]	; (800177c <HAL_GPIO_Init+0x330>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d101      	bne.n	8001656 <HAL_GPIO_Init+0x20a>
 8001652:	2307      	movs	r3, #7
 8001654:	e00e      	b.n	8001674 <HAL_GPIO_Init+0x228>
 8001656:	2308      	movs	r3, #8
 8001658:	e00c      	b.n	8001674 <HAL_GPIO_Init+0x228>
 800165a:	2306      	movs	r3, #6
 800165c:	e00a      	b.n	8001674 <HAL_GPIO_Init+0x228>
 800165e:	2305      	movs	r3, #5
 8001660:	e008      	b.n	8001674 <HAL_GPIO_Init+0x228>
 8001662:	2304      	movs	r3, #4
 8001664:	e006      	b.n	8001674 <HAL_GPIO_Init+0x228>
 8001666:	2303      	movs	r3, #3
 8001668:	e004      	b.n	8001674 <HAL_GPIO_Init+0x228>
 800166a:	2302      	movs	r3, #2
 800166c:	e002      	b.n	8001674 <HAL_GPIO_Init+0x228>
 800166e:	2301      	movs	r3, #1
 8001670:	e000      	b.n	8001674 <HAL_GPIO_Init+0x228>
 8001672:	2300      	movs	r3, #0
 8001674:	69fa      	ldr	r2, [r7, #28]
 8001676:	f002 0203 	and.w	r2, r2, #3
 800167a:	0092      	lsls	r2, r2, #2
 800167c:	4093      	lsls	r3, r2
 800167e:	69ba      	ldr	r2, [r7, #24]
 8001680:	4313      	orrs	r3, r2
 8001682:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001684:	4935      	ldr	r1, [pc, #212]	; (800175c <HAL_GPIO_Init+0x310>)
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	089b      	lsrs	r3, r3, #2
 800168a:	3302      	adds	r3, #2
 800168c:	69ba      	ldr	r2, [r7, #24]
 800168e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001692:	4b3b      	ldr	r3, [pc, #236]	; (8001780 <HAL_GPIO_Init+0x334>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	43db      	mvns	r3, r3
 800169c:	69ba      	ldr	r2, [r7, #24]
 800169e:	4013      	ands	r3, r2
 80016a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d003      	beq.n	80016b6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80016ae:	69ba      	ldr	r2, [r7, #24]
 80016b0:	693b      	ldr	r3, [r7, #16]
 80016b2:	4313      	orrs	r3, r2
 80016b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80016b6:	4a32      	ldr	r2, [pc, #200]	; (8001780 <HAL_GPIO_Init+0x334>)
 80016b8:	69bb      	ldr	r3, [r7, #24]
 80016ba:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80016bc:	4b30      	ldr	r3, [pc, #192]	; (8001780 <HAL_GPIO_Init+0x334>)
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016c2:	693b      	ldr	r3, [r7, #16]
 80016c4:	43db      	mvns	r3, r3
 80016c6:	69ba      	ldr	r2, [r7, #24]
 80016c8:	4013      	ands	r3, r2
 80016ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d003      	beq.n	80016e0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80016d8:	69ba      	ldr	r2, [r7, #24]
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	4313      	orrs	r3, r2
 80016de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80016e0:	4a27      	ldr	r2, [pc, #156]	; (8001780 <HAL_GPIO_Init+0x334>)
 80016e2:	69bb      	ldr	r3, [r7, #24]
 80016e4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80016e6:	4b26      	ldr	r3, [pc, #152]	; (8001780 <HAL_GPIO_Init+0x334>)
 80016e8:	689b      	ldr	r3, [r3, #8]
 80016ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016ec:	693b      	ldr	r3, [r7, #16]
 80016ee:	43db      	mvns	r3, r3
 80016f0:	69ba      	ldr	r2, [r7, #24]
 80016f2:	4013      	ands	r3, r2
 80016f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d003      	beq.n	800170a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001702:	69ba      	ldr	r2, [r7, #24]
 8001704:	693b      	ldr	r3, [r7, #16]
 8001706:	4313      	orrs	r3, r2
 8001708:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800170a:	4a1d      	ldr	r2, [pc, #116]	; (8001780 <HAL_GPIO_Init+0x334>)
 800170c:	69bb      	ldr	r3, [r7, #24]
 800170e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001710:	4b1b      	ldr	r3, [pc, #108]	; (8001780 <HAL_GPIO_Init+0x334>)
 8001712:	68db      	ldr	r3, [r3, #12]
 8001714:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	43db      	mvns	r3, r3
 800171a:	69ba      	ldr	r2, [r7, #24]
 800171c:	4013      	ands	r3, r2
 800171e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001728:	2b00      	cmp	r3, #0
 800172a:	d003      	beq.n	8001734 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800172c:	69ba      	ldr	r2, [r7, #24]
 800172e:	693b      	ldr	r3, [r7, #16]
 8001730:	4313      	orrs	r3, r2
 8001732:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001734:	4a12      	ldr	r2, [pc, #72]	; (8001780 <HAL_GPIO_Init+0x334>)
 8001736:	69bb      	ldr	r3, [r7, #24]
 8001738:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800173a:	69fb      	ldr	r3, [r7, #28]
 800173c:	3301      	adds	r3, #1
 800173e:	61fb      	str	r3, [r7, #28]
 8001740:	69fb      	ldr	r3, [r7, #28]
 8001742:	2b0f      	cmp	r3, #15
 8001744:	f67f ae90 	bls.w	8001468 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001748:	bf00      	nop
 800174a:	bf00      	nop
 800174c:	3724      	adds	r7, #36	; 0x24
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	40023800 	.word	0x40023800
 800175c:	40013800 	.word	0x40013800
 8001760:	40020000 	.word	0x40020000
 8001764:	40020400 	.word	0x40020400
 8001768:	40020800 	.word	0x40020800
 800176c:	40020c00 	.word	0x40020c00
 8001770:	40021000 	.word	0x40021000
 8001774:	40021400 	.word	0x40021400
 8001778:	40021800 	.word	0x40021800
 800177c:	40021c00 	.word	0x40021c00
 8001780:	40013c00 	.word	0x40013c00

08001784 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001784:	b480      	push	{r7}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	460b      	mov	r3, r1
 800178e:	807b      	strh	r3, [r7, #2]
 8001790:	4613      	mov	r3, r2
 8001792:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001794:	787b      	ldrb	r3, [r7, #1]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d003      	beq.n	80017a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800179a:	887a      	ldrh	r2, [r7, #2]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80017a0:	e003      	b.n	80017aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80017a2:	887b      	ldrh	r3, [r7, #2]
 80017a4:	041a      	lsls	r2, r3, #16
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	619a      	str	r2, [r3, #24]
}
 80017aa:	bf00      	nop
 80017ac:	370c      	adds	r7, #12
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr
	...

080017b8 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80017be:	4b06      	ldr	r3, [pc, #24]	; (80017d8 <HAL_PWR_EnableBkUpAccess+0x20>)
 80017c0:	2201      	movs	r2, #1
 80017c2:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80017c4:	4b05      	ldr	r3, [pc, #20]	; (80017dc <HAL_PWR_EnableBkUpAccess+0x24>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80017ca:	687b      	ldr	r3, [r7, #4]
}
 80017cc:	bf00      	nop
 80017ce:	370c      	adds	r7, #12
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr
 80017d8:	420e0020 	.word	0x420e0020
 80017dc:	40007000 	.word	0x40007000

080017e0 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b083      	sub	sp, #12
 80017e4:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 80017e6:	4b06      	ldr	r3, [pc, #24]	; (8001800 <HAL_PWR_DisableBkUpAccess+0x20>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80017ec:	4b05      	ldr	r3, [pc, #20]	; (8001804 <HAL_PWR_DisableBkUpAccess+0x24>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80017f2:	687b      	ldr	r3, [r7, #4]
}
 80017f4:	bf00      	nop
 80017f6:	370c      	adds	r7, #12
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr
 8001800:	420e0020 	.word	0x420e0020
 8001804:	40007000 	.word	0x40007000

08001808 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b086      	sub	sp, #24
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d101      	bne.n	800181a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	e264      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f003 0301 	and.w	r3, r3, #1
 8001822:	2b00      	cmp	r3, #0
 8001824:	d075      	beq.n	8001912 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001826:	4ba3      	ldr	r3, [pc, #652]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	f003 030c 	and.w	r3, r3, #12
 800182e:	2b04      	cmp	r3, #4
 8001830:	d00c      	beq.n	800184c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001832:	4ba0      	ldr	r3, [pc, #640]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 8001834:	689b      	ldr	r3, [r3, #8]
 8001836:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800183a:	2b08      	cmp	r3, #8
 800183c:	d112      	bne.n	8001864 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800183e:	4b9d      	ldr	r3, [pc, #628]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001846:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800184a:	d10b      	bne.n	8001864 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800184c:	4b99      	ldr	r3, [pc, #612]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001854:	2b00      	cmp	r3, #0
 8001856:	d05b      	beq.n	8001910 <HAL_RCC_OscConfig+0x108>
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d157      	bne.n	8001910 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001860:	2301      	movs	r3, #1
 8001862:	e23f      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800186c:	d106      	bne.n	800187c <HAL_RCC_OscConfig+0x74>
 800186e:	4b91      	ldr	r3, [pc, #580]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a90      	ldr	r2, [pc, #576]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 8001874:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001878:	6013      	str	r3, [r2, #0]
 800187a:	e01d      	b.n	80018b8 <HAL_RCC_OscConfig+0xb0>
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001884:	d10c      	bne.n	80018a0 <HAL_RCC_OscConfig+0x98>
 8001886:	4b8b      	ldr	r3, [pc, #556]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a8a      	ldr	r2, [pc, #552]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 800188c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001890:	6013      	str	r3, [r2, #0]
 8001892:	4b88      	ldr	r3, [pc, #544]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4a87      	ldr	r2, [pc, #540]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 8001898:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800189c:	6013      	str	r3, [r2, #0]
 800189e:	e00b      	b.n	80018b8 <HAL_RCC_OscConfig+0xb0>
 80018a0:	4b84      	ldr	r3, [pc, #528]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a83      	ldr	r2, [pc, #524]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 80018a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018aa:	6013      	str	r3, [r2, #0]
 80018ac:	4b81      	ldr	r3, [pc, #516]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a80      	ldr	r2, [pc, #512]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 80018b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d013      	beq.n	80018e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018c0:	f7ff fcae 	bl	8001220 <HAL_GetTick>
 80018c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018c6:	e008      	b.n	80018da <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018c8:	f7ff fcaa 	bl	8001220 <HAL_GetTick>
 80018cc:	4602      	mov	r2, r0
 80018ce:	693b      	ldr	r3, [r7, #16]
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	2b64      	cmp	r3, #100	; 0x64
 80018d4:	d901      	bls.n	80018da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80018d6:	2303      	movs	r3, #3
 80018d8:	e204      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018da:	4b76      	ldr	r3, [pc, #472]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d0f0      	beq.n	80018c8 <HAL_RCC_OscConfig+0xc0>
 80018e6:	e014      	b.n	8001912 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018e8:	f7ff fc9a 	bl	8001220 <HAL_GetTick>
 80018ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ee:	e008      	b.n	8001902 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018f0:	f7ff fc96 	bl	8001220 <HAL_GetTick>
 80018f4:	4602      	mov	r2, r0
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	2b64      	cmp	r3, #100	; 0x64
 80018fc:	d901      	bls.n	8001902 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80018fe:	2303      	movs	r3, #3
 8001900:	e1f0      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001902:	4b6c      	ldr	r3, [pc, #432]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800190a:	2b00      	cmp	r3, #0
 800190c:	d1f0      	bne.n	80018f0 <HAL_RCC_OscConfig+0xe8>
 800190e:	e000      	b.n	8001912 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001910:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f003 0302 	and.w	r3, r3, #2
 800191a:	2b00      	cmp	r3, #0
 800191c:	d063      	beq.n	80019e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800191e:	4b65      	ldr	r3, [pc, #404]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 8001920:	689b      	ldr	r3, [r3, #8]
 8001922:	f003 030c 	and.w	r3, r3, #12
 8001926:	2b00      	cmp	r3, #0
 8001928:	d00b      	beq.n	8001942 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800192a:	4b62      	ldr	r3, [pc, #392]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001932:	2b08      	cmp	r3, #8
 8001934:	d11c      	bne.n	8001970 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001936:	4b5f      	ldr	r3, [pc, #380]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800193e:	2b00      	cmp	r3, #0
 8001940:	d116      	bne.n	8001970 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001942:	4b5c      	ldr	r3, [pc, #368]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f003 0302 	and.w	r3, r3, #2
 800194a:	2b00      	cmp	r3, #0
 800194c:	d005      	beq.n	800195a <HAL_RCC_OscConfig+0x152>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	68db      	ldr	r3, [r3, #12]
 8001952:	2b01      	cmp	r3, #1
 8001954:	d001      	beq.n	800195a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	e1c4      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800195a:	4b56      	ldr	r3, [pc, #344]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	691b      	ldr	r3, [r3, #16]
 8001966:	00db      	lsls	r3, r3, #3
 8001968:	4952      	ldr	r1, [pc, #328]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 800196a:	4313      	orrs	r3, r2
 800196c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800196e:	e03a      	b.n	80019e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	68db      	ldr	r3, [r3, #12]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d020      	beq.n	80019ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001978:	4b4f      	ldr	r3, [pc, #316]	; (8001ab8 <HAL_RCC_OscConfig+0x2b0>)
 800197a:	2201      	movs	r2, #1
 800197c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800197e:	f7ff fc4f 	bl	8001220 <HAL_GetTick>
 8001982:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001984:	e008      	b.n	8001998 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001986:	f7ff fc4b 	bl	8001220 <HAL_GetTick>
 800198a:	4602      	mov	r2, r0
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	1ad3      	subs	r3, r2, r3
 8001990:	2b02      	cmp	r3, #2
 8001992:	d901      	bls.n	8001998 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001994:	2303      	movs	r3, #3
 8001996:	e1a5      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001998:	4b46      	ldr	r3, [pc, #280]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f003 0302 	and.w	r3, r3, #2
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d0f0      	beq.n	8001986 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019a4:	4b43      	ldr	r3, [pc, #268]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	691b      	ldr	r3, [r3, #16]
 80019b0:	00db      	lsls	r3, r3, #3
 80019b2:	4940      	ldr	r1, [pc, #256]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 80019b4:	4313      	orrs	r3, r2
 80019b6:	600b      	str	r3, [r1, #0]
 80019b8:	e015      	b.n	80019e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019ba:	4b3f      	ldr	r3, [pc, #252]	; (8001ab8 <HAL_RCC_OscConfig+0x2b0>)
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019c0:	f7ff fc2e 	bl	8001220 <HAL_GetTick>
 80019c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019c6:	e008      	b.n	80019da <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019c8:	f7ff fc2a 	bl	8001220 <HAL_GetTick>
 80019cc:	4602      	mov	r2, r0
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	2b02      	cmp	r3, #2
 80019d4:	d901      	bls.n	80019da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80019d6:	2303      	movs	r3, #3
 80019d8:	e184      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019da:	4b36      	ldr	r3, [pc, #216]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f003 0302 	and.w	r3, r3, #2
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d1f0      	bne.n	80019c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 0308 	and.w	r3, r3, #8
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d030      	beq.n	8001a54 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	695b      	ldr	r3, [r3, #20]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d016      	beq.n	8001a28 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019fa:	4b30      	ldr	r3, [pc, #192]	; (8001abc <HAL_RCC_OscConfig+0x2b4>)
 80019fc:	2201      	movs	r2, #1
 80019fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a00:	f7ff fc0e 	bl	8001220 <HAL_GetTick>
 8001a04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a06:	e008      	b.n	8001a1a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a08:	f7ff fc0a 	bl	8001220 <HAL_GetTick>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	693b      	ldr	r3, [r7, #16]
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	2b02      	cmp	r3, #2
 8001a14:	d901      	bls.n	8001a1a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001a16:	2303      	movs	r3, #3
 8001a18:	e164      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a1a:	4b26      	ldr	r3, [pc, #152]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 8001a1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a1e:	f003 0302 	and.w	r3, r3, #2
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d0f0      	beq.n	8001a08 <HAL_RCC_OscConfig+0x200>
 8001a26:	e015      	b.n	8001a54 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a28:	4b24      	ldr	r3, [pc, #144]	; (8001abc <HAL_RCC_OscConfig+0x2b4>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a2e:	f7ff fbf7 	bl	8001220 <HAL_GetTick>
 8001a32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a34:	e008      	b.n	8001a48 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a36:	f7ff fbf3 	bl	8001220 <HAL_GetTick>
 8001a3a:	4602      	mov	r2, r0
 8001a3c:	693b      	ldr	r3, [r7, #16]
 8001a3e:	1ad3      	subs	r3, r2, r3
 8001a40:	2b02      	cmp	r3, #2
 8001a42:	d901      	bls.n	8001a48 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001a44:	2303      	movs	r3, #3
 8001a46:	e14d      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a48:	4b1a      	ldr	r3, [pc, #104]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 8001a4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a4c:	f003 0302 	and.w	r3, r3, #2
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d1f0      	bne.n	8001a36 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f003 0304 	and.w	r3, r3, #4
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	f000 80a0 	beq.w	8001ba2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a62:	2300      	movs	r3, #0
 8001a64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a66:	4b13      	ldr	r3, [pc, #76]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 8001a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d10f      	bne.n	8001a92 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a72:	2300      	movs	r3, #0
 8001a74:	60bb      	str	r3, [r7, #8]
 8001a76:	4b0f      	ldr	r3, [pc, #60]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 8001a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a7a:	4a0e      	ldr	r2, [pc, #56]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 8001a7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a80:	6413      	str	r3, [r2, #64]	; 0x40
 8001a82:	4b0c      	ldr	r3, [pc, #48]	; (8001ab4 <HAL_RCC_OscConfig+0x2ac>)
 8001a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a8a:	60bb      	str	r3, [r7, #8]
 8001a8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a92:	4b0b      	ldr	r3, [pc, #44]	; (8001ac0 <HAL_RCC_OscConfig+0x2b8>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d121      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a9e:	4b08      	ldr	r3, [pc, #32]	; (8001ac0 <HAL_RCC_OscConfig+0x2b8>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4a07      	ldr	r2, [pc, #28]	; (8001ac0 <HAL_RCC_OscConfig+0x2b8>)
 8001aa4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001aa8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001aaa:	f7ff fbb9 	bl	8001220 <HAL_GetTick>
 8001aae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ab0:	e011      	b.n	8001ad6 <HAL_RCC_OscConfig+0x2ce>
 8001ab2:	bf00      	nop
 8001ab4:	40023800 	.word	0x40023800
 8001ab8:	42470000 	.word	0x42470000
 8001abc:	42470e80 	.word	0x42470e80
 8001ac0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ac4:	f7ff fbac 	bl	8001220 <HAL_GetTick>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	1ad3      	subs	r3, r2, r3
 8001ace:	2b02      	cmp	r3, #2
 8001ad0:	d901      	bls.n	8001ad6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	e106      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ad6:	4b85      	ldr	r3, [pc, #532]	; (8001cec <HAL_RCC_OscConfig+0x4e4>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d0f0      	beq.n	8001ac4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	689b      	ldr	r3, [r3, #8]
 8001ae6:	2b01      	cmp	r3, #1
 8001ae8:	d106      	bne.n	8001af8 <HAL_RCC_OscConfig+0x2f0>
 8001aea:	4b81      	ldr	r3, [pc, #516]	; (8001cf0 <HAL_RCC_OscConfig+0x4e8>)
 8001aec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001aee:	4a80      	ldr	r2, [pc, #512]	; (8001cf0 <HAL_RCC_OscConfig+0x4e8>)
 8001af0:	f043 0301 	orr.w	r3, r3, #1
 8001af4:	6713      	str	r3, [r2, #112]	; 0x70
 8001af6:	e01c      	b.n	8001b32 <HAL_RCC_OscConfig+0x32a>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	2b05      	cmp	r3, #5
 8001afe:	d10c      	bne.n	8001b1a <HAL_RCC_OscConfig+0x312>
 8001b00:	4b7b      	ldr	r3, [pc, #492]	; (8001cf0 <HAL_RCC_OscConfig+0x4e8>)
 8001b02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b04:	4a7a      	ldr	r2, [pc, #488]	; (8001cf0 <HAL_RCC_OscConfig+0x4e8>)
 8001b06:	f043 0304 	orr.w	r3, r3, #4
 8001b0a:	6713      	str	r3, [r2, #112]	; 0x70
 8001b0c:	4b78      	ldr	r3, [pc, #480]	; (8001cf0 <HAL_RCC_OscConfig+0x4e8>)
 8001b0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b10:	4a77      	ldr	r2, [pc, #476]	; (8001cf0 <HAL_RCC_OscConfig+0x4e8>)
 8001b12:	f043 0301 	orr.w	r3, r3, #1
 8001b16:	6713      	str	r3, [r2, #112]	; 0x70
 8001b18:	e00b      	b.n	8001b32 <HAL_RCC_OscConfig+0x32a>
 8001b1a:	4b75      	ldr	r3, [pc, #468]	; (8001cf0 <HAL_RCC_OscConfig+0x4e8>)
 8001b1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b1e:	4a74      	ldr	r2, [pc, #464]	; (8001cf0 <HAL_RCC_OscConfig+0x4e8>)
 8001b20:	f023 0301 	bic.w	r3, r3, #1
 8001b24:	6713      	str	r3, [r2, #112]	; 0x70
 8001b26:	4b72      	ldr	r3, [pc, #456]	; (8001cf0 <HAL_RCC_OscConfig+0x4e8>)
 8001b28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b2a:	4a71      	ldr	r2, [pc, #452]	; (8001cf0 <HAL_RCC_OscConfig+0x4e8>)
 8001b2c:	f023 0304 	bic.w	r3, r3, #4
 8001b30:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	689b      	ldr	r3, [r3, #8]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d015      	beq.n	8001b66 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b3a:	f7ff fb71 	bl	8001220 <HAL_GetTick>
 8001b3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b40:	e00a      	b.n	8001b58 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b42:	f7ff fb6d 	bl	8001220 <HAL_GetTick>
 8001b46:	4602      	mov	r2, r0
 8001b48:	693b      	ldr	r3, [r7, #16]
 8001b4a:	1ad3      	subs	r3, r2, r3
 8001b4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d901      	bls.n	8001b58 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001b54:	2303      	movs	r3, #3
 8001b56:	e0c5      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b58:	4b65      	ldr	r3, [pc, #404]	; (8001cf0 <HAL_RCC_OscConfig+0x4e8>)
 8001b5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b5c:	f003 0302 	and.w	r3, r3, #2
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d0ee      	beq.n	8001b42 <HAL_RCC_OscConfig+0x33a>
 8001b64:	e014      	b.n	8001b90 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b66:	f7ff fb5b 	bl	8001220 <HAL_GetTick>
 8001b6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b6c:	e00a      	b.n	8001b84 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b6e:	f7ff fb57 	bl	8001220 <HAL_GetTick>
 8001b72:	4602      	mov	r2, r0
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	1ad3      	subs	r3, r2, r3
 8001b78:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d901      	bls.n	8001b84 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001b80:	2303      	movs	r3, #3
 8001b82:	e0af      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b84:	4b5a      	ldr	r3, [pc, #360]	; (8001cf0 <HAL_RCC_OscConfig+0x4e8>)
 8001b86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b88:	f003 0302 	and.w	r3, r3, #2
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d1ee      	bne.n	8001b6e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001b90:	7dfb      	ldrb	r3, [r7, #23]
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d105      	bne.n	8001ba2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b96:	4b56      	ldr	r3, [pc, #344]	; (8001cf0 <HAL_RCC_OscConfig+0x4e8>)
 8001b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b9a:	4a55      	ldr	r2, [pc, #340]	; (8001cf0 <HAL_RCC_OscConfig+0x4e8>)
 8001b9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ba0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	699b      	ldr	r3, [r3, #24]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	f000 809b 	beq.w	8001ce2 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001bac:	4b50      	ldr	r3, [pc, #320]	; (8001cf0 <HAL_RCC_OscConfig+0x4e8>)
 8001bae:	689b      	ldr	r3, [r3, #8]
 8001bb0:	f003 030c 	and.w	r3, r3, #12
 8001bb4:	2b08      	cmp	r3, #8
 8001bb6:	d05c      	beq.n	8001c72 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	699b      	ldr	r3, [r3, #24]
 8001bbc:	2b02      	cmp	r3, #2
 8001bbe:	d141      	bne.n	8001c44 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bc0:	4b4c      	ldr	r3, [pc, #304]	; (8001cf4 <HAL_RCC_OscConfig+0x4ec>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bc6:	f7ff fb2b 	bl	8001220 <HAL_GetTick>
 8001bca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bcc:	e008      	b.n	8001be0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bce:	f7ff fb27 	bl	8001220 <HAL_GetTick>
 8001bd2:	4602      	mov	r2, r0
 8001bd4:	693b      	ldr	r3, [r7, #16]
 8001bd6:	1ad3      	subs	r3, r2, r3
 8001bd8:	2b02      	cmp	r3, #2
 8001bda:	d901      	bls.n	8001be0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001bdc:	2303      	movs	r3, #3
 8001bde:	e081      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001be0:	4b43      	ldr	r3, [pc, #268]	; (8001cf0 <HAL_RCC_OscConfig+0x4e8>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d1f0      	bne.n	8001bce <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	69da      	ldr	r2, [r3, #28]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6a1b      	ldr	r3, [r3, #32]
 8001bf4:	431a      	orrs	r2, r3
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bfa:	019b      	lsls	r3, r3, #6
 8001bfc:	431a      	orrs	r2, r3
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c02:	085b      	lsrs	r3, r3, #1
 8001c04:	3b01      	subs	r3, #1
 8001c06:	041b      	lsls	r3, r3, #16
 8001c08:	431a      	orrs	r2, r3
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c0e:	061b      	lsls	r3, r3, #24
 8001c10:	4937      	ldr	r1, [pc, #220]	; (8001cf0 <HAL_RCC_OscConfig+0x4e8>)
 8001c12:	4313      	orrs	r3, r2
 8001c14:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c16:	4b37      	ldr	r3, [pc, #220]	; (8001cf4 <HAL_RCC_OscConfig+0x4ec>)
 8001c18:	2201      	movs	r2, #1
 8001c1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c1c:	f7ff fb00 	bl	8001220 <HAL_GetTick>
 8001c20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c22:	e008      	b.n	8001c36 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c24:	f7ff fafc 	bl	8001220 <HAL_GetTick>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	2b02      	cmp	r3, #2
 8001c30:	d901      	bls.n	8001c36 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001c32:	2303      	movs	r3, #3
 8001c34:	e056      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c36:	4b2e      	ldr	r3, [pc, #184]	; (8001cf0 <HAL_RCC_OscConfig+0x4e8>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d0f0      	beq.n	8001c24 <HAL_RCC_OscConfig+0x41c>
 8001c42:	e04e      	b.n	8001ce2 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c44:	4b2b      	ldr	r3, [pc, #172]	; (8001cf4 <HAL_RCC_OscConfig+0x4ec>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c4a:	f7ff fae9 	bl	8001220 <HAL_GetTick>
 8001c4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c50:	e008      	b.n	8001c64 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c52:	f7ff fae5 	bl	8001220 <HAL_GetTick>
 8001c56:	4602      	mov	r2, r0
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	1ad3      	subs	r3, r2, r3
 8001c5c:	2b02      	cmp	r3, #2
 8001c5e:	d901      	bls.n	8001c64 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001c60:	2303      	movs	r3, #3
 8001c62:	e03f      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c64:	4b22      	ldr	r3, [pc, #136]	; (8001cf0 <HAL_RCC_OscConfig+0x4e8>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d1f0      	bne.n	8001c52 <HAL_RCC_OscConfig+0x44a>
 8001c70:	e037      	b.n	8001ce2 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	699b      	ldr	r3, [r3, #24]
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d101      	bne.n	8001c7e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e032      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001c7e:	4b1c      	ldr	r3, [pc, #112]	; (8001cf0 <HAL_RCC_OscConfig+0x4e8>)
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	699b      	ldr	r3, [r3, #24]
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	d028      	beq.n	8001cde <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d121      	bne.n	8001cde <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	d11a      	bne.n	8001cde <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ca8:	68fa      	ldr	r2, [r7, #12]
 8001caa:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001cae:	4013      	ands	r3, r2
 8001cb0:	687a      	ldr	r2, [r7, #4]
 8001cb2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001cb4:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d111      	bne.n	8001cde <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cc4:	085b      	lsrs	r3, r3, #1
 8001cc6:	3b01      	subs	r3, #1
 8001cc8:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001cca:	429a      	cmp	r2, r3
 8001ccc:	d107      	bne.n	8001cde <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cd8:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d001      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e000      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001ce2:	2300      	movs	r3, #0
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3718      	adds	r7, #24
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	40007000 	.word	0x40007000
 8001cf0:	40023800 	.word	0x40023800
 8001cf4:	42470060 	.word	0x42470060

08001cf8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
 8001d00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d101      	bne.n	8001d0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e0cc      	b.n	8001ea6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d0c:	4b68      	ldr	r3, [pc, #416]	; (8001eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f003 0307 	and.w	r3, r3, #7
 8001d14:	683a      	ldr	r2, [r7, #0]
 8001d16:	429a      	cmp	r2, r3
 8001d18:	d90c      	bls.n	8001d34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d1a:	4b65      	ldr	r3, [pc, #404]	; (8001eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8001d1c:	683a      	ldr	r2, [r7, #0]
 8001d1e:	b2d2      	uxtb	r2, r2
 8001d20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d22:	4b63      	ldr	r3, [pc, #396]	; (8001eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f003 0307 	and.w	r3, r3, #7
 8001d2a:	683a      	ldr	r2, [r7, #0]
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d001      	beq.n	8001d34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001d30:	2301      	movs	r3, #1
 8001d32:	e0b8      	b.n	8001ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f003 0302 	and.w	r3, r3, #2
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d020      	beq.n	8001d82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0304 	and.w	r3, r3, #4
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d005      	beq.n	8001d58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d4c:	4b59      	ldr	r3, [pc, #356]	; (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	4a58      	ldr	r2, [pc, #352]	; (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d52:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001d56:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f003 0308 	and.w	r3, r3, #8
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d005      	beq.n	8001d70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d64:	4b53      	ldr	r3, [pc, #332]	; (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	4a52      	ldr	r2, [pc, #328]	; (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d6a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001d6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d70:	4b50      	ldr	r3, [pc, #320]	; (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	494d      	ldr	r1, [pc, #308]	; (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f003 0301 	and.w	r3, r3, #1
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d044      	beq.n	8001e18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d107      	bne.n	8001da6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d96:	4b47      	ldr	r3, [pc, #284]	; (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d119      	bne.n	8001dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e07f      	b.n	8001ea6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	2b02      	cmp	r3, #2
 8001dac:	d003      	beq.n	8001db6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001db2:	2b03      	cmp	r3, #3
 8001db4:	d107      	bne.n	8001dc6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001db6:	4b3f      	ldr	r3, [pc, #252]	; (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d109      	bne.n	8001dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e06f      	b.n	8001ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dc6:	4b3b      	ldr	r3, [pc, #236]	; (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f003 0302 	and.w	r3, r3, #2
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d101      	bne.n	8001dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	e067      	b.n	8001ea6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dd6:	4b37      	ldr	r3, [pc, #220]	; (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	f023 0203 	bic.w	r2, r3, #3
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	4934      	ldr	r1, [pc, #208]	; (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001de4:	4313      	orrs	r3, r2
 8001de6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001de8:	f7ff fa1a 	bl	8001220 <HAL_GetTick>
 8001dec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dee:	e00a      	b.n	8001e06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001df0:	f7ff fa16 	bl	8001220 <HAL_GetTick>
 8001df4:	4602      	mov	r2, r0
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d901      	bls.n	8001e06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e02:	2303      	movs	r3, #3
 8001e04:	e04f      	b.n	8001ea6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e06:	4b2b      	ldr	r3, [pc, #172]	; (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e08:	689b      	ldr	r3, [r3, #8]
 8001e0a:	f003 020c 	and.w	r2, r3, #12
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	009b      	lsls	r3, r3, #2
 8001e14:	429a      	cmp	r2, r3
 8001e16:	d1eb      	bne.n	8001df0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e18:	4b25      	ldr	r3, [pc, #148]	; (8001eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 0307 	and.w	r3, r3, #7
 8001e20:	683a      	ldr	r2, [r7, #0]
 8001e22:	429a      	cmp	r2, r3
 8001e24:	d20c      	bcs.n	8001e40 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e26:	4b22      	ldr	r3, [pc, #136]	; (8001eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8001e28:	683a      	ldr	r2, [r7, #0]
 8001e2a:	b2d2      	uxtb	r2, r2
 8001e2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e2e:	4b20      	ldr	r3, [pc, #128]	; (8001eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f003 0307 	and.w	r3, r3, #7
 8001e36:	683a      	ldr	r2, [r7, #0]
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d001      	beq.n	8001e40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	e032      	b.n	8001ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f003 0304 	and.w	r3, r3, #4
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d008      	beq.n	8001e5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e4c:	4b19      	ldr	r3, [pc, #100]	; (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	68db      	ldr	r3, [r3, #12]
 8001e58:	4916      	ldr	r1, [pc, #88]	; (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f003 0308 	and.w	r3, r3, #8
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d009      	beq.n	8001e7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e6a:	4b12      	ldr	r3, [pc, #72]	; (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	691b      	ldr	r3, [r3, #16]
 8001e76:	00db      	lsls	r3, r3, #3
 8001e78:	490e      	ldr	r1, [pc, #56]	; (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e7a:	4313      	orrs	r3, r2
 8001e7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e7e:	f000 f821 	bl	8001ec4 <HAL_RCC_GetSysClockFreq>
 8001e82:	4602      	mov	r2, r0
 8001e84:	4b0b      	ldr	r3, [pc, #44]	; (8001eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e86:	689b      	ldr	r3, [r3, #8]
 8001e88:	091b      	lsrs	r3, r3, #4
 8001e8a:	f003 030f 	and.w	r3, r3, #15
 8001e8e:	490a      	ldr	r1, [pc, #40]	; (8001eb8 <HAL_RCC_ClockConfig+0x1c0>)
 8001e90:	5ccb      	ldrb	r3, [r1, r3]
 8001e92:	fa22 f303 	lsr.w	r3, r2, r3
 8001e96:	4a09      	ldr	r2, [pc, #36]	; (8001ebc <HAL_RCC_ClockConfig+0x1c4>)
 8001e98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001e9a:	4b09      	ldr	r3, [pc, #36]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f7ff f97a 	bl	8001198 <HAL_InitTick>

  return HAL_OK;
 8001ea4:	2300      	movs	r3, #0
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3710      	adds	r7, #16
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	40023c00 	.word	0x40023c00
 8001eb4:	40023800 	.word	0x40023800
 8001eb8:	08006878 	.word	0x08006878
 8001ebc:	20000000 	.word	0x20000000
 8001ec0:	20000004 	.word	0x20000004

08001ec4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ec4:	b5b0      	push	{r4, r5, r7, lr}
 8001ec6:	b084      	sub	sp, #16
 8001ec8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001eca:	2100      	movs	r1, #0
 8001ecc:	6079      	str	r1, [r7, #4]
 8001ece:	2100      	movs	r1, #0
 8001ed0:	60f9      	str	r1, [r7, #12]
 8001ed2:	2100      	movs	r1, #0
 8001ed4:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001ed6:	2100      	movs	r1, #0
 8001ed8:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001eda:	4952      	ldr	r1, [pc, #328]	; (8002024 <HAL_RCC_GetSysClockFreq+0x160>)
 8001edc:	6889      	ldr	r1, [r1, #8]
 8001ede:	f001 010c 	and.w	r1, r1, #12
 8001ee2:	2908      	cmp	r1, #8
 8001ee4:	d00d      	beq.n	8001f02 <HAL_RCC_GetSysClockFreq+0x3e>
 8001ee6:	2908      	cmp	r1, #8
 8001ee8:	f200 8094 	bhi.w	8002014 <HAL_RCC_GetSysClockFreq+0x150>
 8001eec:	2900      	cmp	r1, #0
 8001eee:	d002      	beq.n	8001ef6 <HAL_RCC_GetSysClockFreq+0x32>
 8001ef0:	2904      	cmp	r1, #4
 8001ef2:	d003      	beq.n	8001efc <HAL_RCC_GetSysClockFreq+0x38>
 8001ef4:	e08e      	b.n	8002014 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ef6:	4b4c      	ldr	r3, [pc, #304]	; (8002028 <HAL_RCC_GetSysClockFreq+0x164>)
 8001ef8:	60bb      	str	r3, [r7, #8]
       break;
 8001efa:	e08e      	b.n	800201a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001efc:	4b4b      	ldr	r3, [pc, #300]	; (800202c <HAL_RCC_GetSysClockFreq+0x168>)
 8001efe:	60bb      	str	r3, [r7, #8]
      break;
 8001f00:	e08b      	b.n	800201a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f02:	4948      	ldr	r1, [pc, #288]	; (8002024 <HAL_RCC_GetSysClockFreq+0x160>)
 8001f04:	6849      	ldr	r1, [r1, #4]
 8001f06:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8001f0a:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f0c:	4945      	ldr	r1, [pc, #276]	; (8002024 <HAL_RCC_GetSysClockFreq+0x160>)
 8001f0e:	6849      	ldr	r1, [r1, #4]
 8001f10:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8001f14:	2900      	cmp	r1, #0
 8001f16:	d024      	beq.n	8001f62 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f18:	4942      	ldr	r1, [pc, #264]	; (8002024 <HAL_RCC_GetSysClockFreq+0x160>)
 8001f1a:	6849      	ldr	r1, [r1, #4]
 8001f1c:	0989      	lsrs	r1, r1, #6
 8001f1e:	4608      	mov	r0, r1
 8001f20:	f04f 0100 	mov.w	r1, #0
 8001f24:	f240 14ff 	movw	r4, #511	; 0x1ff
 8001f28:	f04f 0500 	mov.w	r5, #0
 8001f2c:	ea00 0204 	and.w	r2, r0, r4
 8001f30:	ea01 0305 	and.w	r3, r1, r5
 8001f34:	493d      	ldr	r1, [pc, #244]	; (800202c <HAL_RCC_GetSysClockFreq+0x168>)
 8001f36:	fb01 f003 	mul.w	r0, r1, r3
 8001f3a:	2100      	movs	r1, #0
 8001f3c:	fb01 f102 	mul.w	r1, r1, r2
 8001f40:	1844      	adds	r4, r0, r1
 8001f42:	493a      	ldr	r1, [pc, #232]	; (800202c <HAL_RCC_GetSysClockFreq+0x168>)
 8001f44:	fba2 0101 	umull	r0, r1, r2, r1
 8001f48:	1863      	adds	r3, r4, r1
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	461a      	mov	r2, r3
 8001f50:	f04f 0300 	mov.w	r3, #0
 8001f54:	f7fe f98c 	bl	8000270 <__aeabi_uldivmod>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	460b      	mov	r3, r1
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	60fb      	str	r3, [r7, #12]
 8001f60:	e04a      	b.n	8001ff8 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f62:	4b30      	ldr	r3, [pc, #192]	; (8002024 <HAL_RCC_GetSysClockFreq+0x160>)
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	099b      	lsrs	r3, r3, #6
 8001f68:	461a      	mov	r2, r3
 8001f6a:	f04f 0300 	mov.w	r3, #0
 8001f6e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001f72:	f04f 0100 	mov.w	r1, #0
 8001f76:	ea02 0400 	and.w	r4, r2, r0
 8001f7a:	ea03 0501 	and.w	r5, r3, r1
 8001f7e:	4620      	mov	r0, r4
 8001f80:	4629      	mov	r1, r5
 8001f82:	f04f 0200 	mov.w	r2, #0
 8001f86:	f04f 0300 	mov.w	r3, #0
 8001f8a:	014b      	lsls	r3, r1, #5
 8001f8c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001f90:	0142      	lsls	r2, r0, #5
 8001f92:	4610      	mov	r0, r2
 8001f94:	4619      	mov	r1, r3
 8001f96:	1b00      	subs	r0, r0, r4
 8001f98:	eb61 0105 	sbc.w	r1, r1, r5
 8001f9c:	f04f 0200 	mov.w	r2, #0
 8001fa0:	f04f 0300 	mov.w	r3, #0
 8001fa4:	018b      	lsls	r3, r1, #6
 8001fa6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001faa:	0182      	lsls	r2, r0, #6
 8001fac:	1a12      	subs	r2, r2, r0
 8001fae:	eb63 0301 	sbc.w	r3, r3, r1
 8001fb2:	f04f 0000 	mov.w	r0, #0
 8001fb6:	f04f 0100 	mov.w	r1, #0
 8001fba:	00d9      	lsls	r1, r3, #3
 8001fbc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001fc0:	00d0      	lsls	r0, r2, #3
 8001fc2:	4602      	mov	r2, r0
 8001fc4:	460b      	mov	r3, r1
 8001fc6:	1912      	adds	r2, r2, r4
 8001fc8:	eb45 0303 	adc.w	r3, r5, r3
 8001fcc:	f04f 0000 	mov.w	r0, #0
 8001fd0:	f04f 0100 	mov.w	r1, #0
 8001fd4:	0299      	lsls	r1, r3, #10
 8001fd6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001fda:	0290      	lsls	r0, r2, #10
 8001fdc:	4602      	mov	r2, r0
 8001fde:	460b      	mov	r3, r1
 8001fe0:	4610      	mov	r0, r2
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	461a      	mov	r2, r3
 8001fe8:	f04f 0300 	mov.w	r3, #0
 8001fec:	f7fe f940 	bl	8000270 <__aeabi_uldivmod>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	460b      	mov	r3, r1
 8001ff4:	4613      	mov	r3, r2
 8001ff6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001ff8:	4b0a      	ldr	r3, [pc, #40]	; (8002024 <HAL_RCC_GetSysClockFreq+0x160>)
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	0c1b      	lsrs	r3, r3, #16
 8001ffe:	f003 0303 	and.w	r3, r3, #3
 8002002:	3301      	adds	r3, #1
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002008:	68fa      	ldr	r2, [r7, #12]
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002010:	60bb      	str	r3, [r7, #8]
      break;
 8002012:	e002      	b.n	800201a <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002014:	4b04      	ldr	r3, [pc, #16]	; (8002028 <HAL_RCC_GetSysClockFreq+0x164>)
 8002016:	60bb      	str	r3, [r7, #8]
      break;
 8002018:	bf00      	nop
    }
  }
  return sysclockfreq;
 800201a:	68bb      	ldr	r3, [r7, #8]
}
 800201c:	4618      	mov	r0, r3
 800201e:	3710      	adds	r7, #16
 8002020:	46bd      	mov	sp, r7
 8002022:	bdb0      	pop	{r4, r5, r7, pc}
 8002024:	40023800 	.word	0x40023800
 8002028:	00f42400 	.word	0x00f42400
 800202c:	017d7840 	.word	0x017d7840

08002030 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d101      	bne.n	8002042 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800203e:	2301      	movs	r3, #1
 8002040:	e041      	b.n	80020c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002048:	b2db      	uxtb	r3, r3
 800204a:	2b00      	cmp	r3, #0
 800204c:	d106      	bne.n	800205c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2200      	movs	r2, #0
 8002052:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	f7fe feb4 	bl	8000dc4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2202      	movs	r2, #2
 8002060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	3304      	adds	r3, #4
 800206c:	4619      	mov	r1, r3
 800206e:	4610      	mov	r0, r2
 8002070:	f000 fb7e 	bl	8002770 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2201      	movs	r2, #1
 8002078:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2201      	movs	r2, #1
 8002080:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2201      	movs	r2, #1
 8002088:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2201      	movs	r2, #1
 8002090:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2201      	movs	r2, #1
 8002098:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2201      	movs	r2, #1
 80020a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2201      	movs	r2, #1
 80020a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2201      	movs	r2, #1
 80020b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2201      	movs	r2, #1
 80020b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2201      	movs	r2, #1
 80020c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80020c4:	2300      	movs	r3, #0
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3708      	adds	r7, #8
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}

080020ce <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80020ce:	b580      	push	{r7, lr}
 80020d0:	b082      	sub	sp, #8
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d101      	bne.n	80020e0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80020dc:	2301      	movs	r3, #1
 80020de:	e041      	b.n	8002164 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d106      	bne.n	80020fa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2200      	movs	r2, #0
 80020f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80020f4:	6878      	ldr	r0, [r7, #4]
 80020f6:	f000 f839 	bl	800216c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2202      	movs	r2, #2
 80020fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	3304      	adds	r3, #4
 800210a:	4619      	mov	r1, r3
 800210c:	4610      	mov	r0, r2
 800210e:	f000 fb2f 	bl	8002770 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2201      	movs	r2, #1
 8002116:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2201      	movs	r2, #1
 800211e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2201      	movs	r2, #1
 8002126:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2201      	movs	r2, #1
 800212e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2201      	movs	r2, #1
 8002136:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2201      	movs	r2, #1
 800213e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2201      	movs	r2, #1
 8002146:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2201      	movs	r2, #1
 800214e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2201      	movs	r2, #1
 8002156:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2201      	movs	r2, #1
 800215e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002162:	2300      	movs	r3, #0
}
 8002164:	4618      	mov	r0, r3
 8002166:	3708      	adds	r7, #8
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}

0800216c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002174:	bf00      	nop
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr

08002180 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d109      	bne.n	80021a4 <HAL_TIM_PWM_Start+0x24>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002196:	b2db      	uxtb	r3, r3
 8002198:	2b01      	cmp	r3, #1
 800219a:	bf14      	ite	ne
 800219c:	2301      	movne	r3, #1
 800219e:	2300      	moveq	r3, #0
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	e022      	b.n	80021ea <HAL_TIM_PWM_Start+0x6a>
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	2b04      	cmp	r3, #4
 80021a8:	d109      	bne.n	80021be <HAL_TIM_PWM_Start+0x3e>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	bf14      	ite	ne
 80021b6:	2301      	movne	r3, #1
 80021b8:	2300      	moveq	r3, #0
 80021ba:	b2db      	uxtb	r3, r3
 80021bc:	e015      	b.n	80021ea <HAL_TIM_PWM_Start+0x6a>
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	2b08      	cmp	r3, #8
 80021c2:	d109      	bne.n	80021d8 <HAL_TIM_PWM_Start+0x58>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	2b01      	cmp	r3, #1
 80021ce:	bf14      	ite	ne
 80021d0:	2301      	movne	r3, #1
 80021d2:	2300      	moveq	r3, #0
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	e008      	b.n	80021ea <HAL_TIM_PWM_Start+0x6a>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80021de:	b2db      	uxtb	r3, r3
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	bf14      	ite	ne
 80021e4:	2301      	movne	r3, #1
 80021e6:	2300      	moveq	r3, #0
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e07c      	b.n	80022ec <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d104      	bne.n	8002202 <HAL_TIM_PWM_Start+0x82>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2202      	movs	r2, #2
 80021fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002200:	e013      	b.n	800222a <HAL_TIM_PWM_Start+0xaa>
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	2b04      	cmp	r3, #4
 8002206:	d104      	bne.n	8002212 <HAL_TIM_PWM_Start+0x92>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2202      	movs	r2, #2
 800220c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002210:	e00b      	b.n	800222a <HAL_TIM_PWM_Start+0xaa>
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	2b08      	cmp	r3, #8
 8002216:	d104      	bne.n	8002222 <HAL_TIM_PWM_Start+0xa2>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2202      	movs	r2, #2
 800221c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002220:	e003      	b.n	800222a <HAL_TIM_PWM_Start+0xaa>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2202      	movs	r2, #2
 8002226:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	2201      	movs	r2, #1
 8002230:	6839      	ldr	r1, [r7, #0]
 8002232:	4618      	mov	r0, r3
 8002234:	f000 fd86 	bl	8002d44 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a2d      	ldr	r2, [pc, #180]	; (80022f4 <HAL_TIM_PWM_Start+0x174>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d004      	beq.n	800224c <HAL_TIM_PWM_Start+0xcc>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4a2c      	ldr	r2, [pc, #176]	; (80022f8 <HAL_TIM_PWM_Start+0x178>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d101      	bne.n	8002250 <HAL_TIM_PWM_Start+0xd0>
 800224c:	2301      	movs	r3, #1
 800224e:	e000      	b.n	8002252 <HAL_TIM_PWM_Start+0xd2>
 8002250:	2300      	movs	r3, #0
 8002252:	2b00      	cmp	r3, #0
 8002254:	d007      	beq.n	8002266 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002264:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4a22      	ldr	r2, [pc, #136]	; (80022f4 <HAL_TIM_PWM_Start+0x174>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d022      	beq.n	80022b6 <HAL_TIM_PWM_Start+0x136>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002278:	d01d      	beq.n	80022b6 <HAL_TIM_PWM_Start+0x136>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a1f      	ldr	r2, [pc, #124]	; (80022fc <HAL_TIM_PWM_Start+0x17c>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d018      	beq.n	80022b6 <HAL_TIM_PWM_Start+0x136>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a1d      	ldr	r2, [pc, #116]	; (8002300 <HAL_TIM_PWM_Start+0x180>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d013      	beq.n	80022b6 <HAL_TIM_PWM_Start+0x136>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a1c      	ldr	r2, [pc, #112]	; (8002304 <HAL_TIM_PWM_Start+0x184>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d00e      	beq.n	80022b6 <HAL_TIM_PWM_Start+0x136>
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a16      	ldr	r2, [pc, #88]	; (80022f8 <HAL_TIM_PWM_Start+0x178>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d009      	beq.n	80022b6 <HAL_TIM_PWM_Start+0x136>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a18      	ldr	r2, [pc, #96]	; (8002308 <HAL_TIM_PWM_Start+0x188>)
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d004      	beq.n	80022b6 <HAL_TIM_PWM_Start+0x136>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a16      	ldr	r2, [pc, #88]	; (800230c <HAL_TIM_PWM_Start+0x18c>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d111      	bne.n	80022da <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	f003 0307 	and.w	r3, r3, #7
 80022c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2b06      	cmp	r3, #6
 80022c6:	d010      	beq.n	80022ea <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f042 0201 	orr.w	r2, r2, #1
 80022d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022d8:	e007      	b.n	80022ea <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f042 0201 	orr.w	r2, r2, #1
 80022e8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80022ea:	2300      	movs	r3, #0
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3710      	adds	r7, #16
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	40010000 	.word	0x40010000
 80022f8:	40010400 	.word	0x40010400
 80022fc:	40000400 	.word	0x40000400
 8002300:	40000800 	.word	0x40000800
 8002304:	40000c00 	.word	0x40000c00
 8002308:	40014000 	.word	0x40014000
 800230c:	40001800 	.word	0x40001800

08002310 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b086      	sub	sp, #24
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
 8002318:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d101      	bne.n	8002324 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8002320:	2301      	movs	r3, #1
 8002322:	e097      	b.n	8002454 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800232a:	b2db      	uxtb	r3, r3
 800232c:	2b00      	cmp	r3, #0
 800232e:	d106      	bne.n	800233e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2200      	movs	r2, #0
 8002334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8002338:	6878      	ldr	r0, [r7, #4]
 800233a:	f7fe fda1 	bl	8000e80 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2202      	movs	r2, #2
 8002342:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	689b      	ldr	r3, [r3, #8]
 800234c:	687a      	ldr	r2, [r7, #4]
 800234e:	6812      	ldr	r2, [r2, #0]
 8002350:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002354:	f023 0307 	bic.w	r3, r3, #7
 8002358:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681a      	ldr	r2, [r3, #0]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	3304      	adds	r3, #4
 8002362:	4619      	mov	r1, r3
 8002364:	4610      	mov	r0, r2
 8002366:	f000 fa03 	bl	8002770 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	699b      	ldr	r3, [r3, #24]
 8002378:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	6a1b      	ldr	r3, [r3, #32]
 8002380:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	697a      	ldr	r2, [r7, #20]
 8002388:	4313      	orrs	r3, r2
 800238a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002392:	f023 0303 	bic.w	r3, r3, #3
 8002396:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	689a      	ldr	r2, [r3, #8]
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	699b      	ldr	r3, [r3, #24]
 80023a0:	021b      	lsls	r3, r3, #8
 80023a2:	4313      	orrs	r3, r2
 80023a4:	693a      	ldr	r2, [r7, #16]
 80023a6:	4313      	orrs	r3, r2
 80023a8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80023b0:	f023 030c 	bic.w	r3, r3, #12
 80023b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80023bc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80023c0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	68da      	ldr	r2, [r3, #12]
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	69db      	ldr	r3, [r3, #28]
 80023ca:	021b      	lsls	r3, r3, #8
 80023cc:	4313      	orrs	r3, r2
 80023ce:	693a      	ldr	r2, [r7, #16]
 80023d0:	4313      	orrs	r3, r2
 80023d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	691b      	ldr	r3, [r3, #16]
 80023d8:	011a      	lsls	r2, r3, #4
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	6a1b      	ldr	r3, [r3, #32]
 80023de:	031b      	lsls	r3, r3, #12
 80023e0:	4313      	orrs	r3, r2
 80023e2:	693a      	ldr	r2, [r7, #16]
 80023e4:	4313      	orrs	r3, r2
 80023e6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80023ee:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80023f6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	685a      	ldr	r2, [r3, #4]
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	695b      	ldr	r3, [r3, #20]
 8002400:	011b      	lsls	r3, r3, #4
 8002402:	4313      	orrs	r3, r2
 8002404:	68fa      	ldr	r2, [r7, #12]
 8002406:	4313      	orrs	r3, r2
 8002408:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	697a      	ldr	r2, [r7, #20]
 8002410:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	693a      	ldr	r2, [r7, #16]
 8002418:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	68fa      	ldr	r2, [r7, #12]
 8002420:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2201      	movs	r2, #1
 8002426:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2201      	movs	r2, #1
 800242e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2201      	movs	r2, #1
 8002436:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2201      	movs	r2, #1
 800243e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2201      	movs	r2, #1
 8002446:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2201      	movs	r2, #1
 800244e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002452:	2300      	movs	r3, #0
}
 8002454:	4618      	mov	r0, r3
 8002456:	3718      	adds	r7, #24
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}

0800245c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b086      	sub	sp, #24
 8002460:	af00      	add	r7, sp, #0
 8002462:	60f8      	str	r0, [r7, #12]
 8002464:	60b9      	str	r1, [r7, #8]
 8002466:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002468:	2300      	movs	r3, #0
 800246a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002472:	2b01      	cmp	r3, #1
 8002474:	d101      	bne.n	800247a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002476:	2302      	movs	r3, #2
 8002478:	e0ae      	b.n	80025d8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	2201      	movs	r2, #1
 800247e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2b0c      	cmp	r3, #12
 8002486:	f200 809f 	bhi.w	80025c8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800248a:	a201      	add	r2, pc, #4	; (adr r2, 8002490 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800248c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002490:	080024c5 	.word	0x080024c5
 8002494:	080025c9 	.word	0x080025c9
 8002498:	080025c9 	.word	0x080025c9
 800249c:	080025c9 	.word	0x080025c9
 80024a0:	08002505 	.word	0x08002505
 80024a4:	080025c9 	.word	0x080025c9
 80024a8:	080025c9 	.word	0x080025c9
 80024ac:	080025c9 	.word	0x080025c9
 80024b0:	08002547 	.word	0x08002547
 80024b4:	080025c9 	.word	0x080025c9
 80024b8:	080025c9 	.word	0x080025c9
 80024bc:	080025c9 	.word	0x080025c9
 80024c0:	08002587 	.word	0x08002587
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	68b9      	ldr	r1, [r7, #8]
 80024ca:	4618      	mov	r0, r3
 80024cc:	f000 f9f0 	bl	80028b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	699a      	ldr	r2, [r3, #24]
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f042 0208 	orr.w	r2, r2, #8
 80024de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	699a      	ldr	r2, [r3, #24]
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f022 0204 	bic.w	r2, r2, #4
 80024ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	6999      	ldr	r1, [r3, #24]
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	691a      	ldr	r2, [r3, #16]
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	430a      	orrs	r2, r1
 8002500:	619a      	str	r2, [r3, #24]
      break;
 8002502:	e064      	b.n	80025ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	68b9      	ldr	r1, [r7, #8]
 800250a:	4618      	mov	r0, r3
 800250c:	f000 fa40 	bl	8002990 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	699a      	ldr	r2, [r3, #24]
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800251e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	699a      	ldr	r2, [r3, #24]
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800252e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	6999      	ldr	r1, [r3, #24]
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	691b      	ldr	r3, [r3, #16]
 800253a:	021a      	lsls	r2, r3, #8
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	430a      	orrs	r2, r1
 8002542:	619a      	str	r2, [r3, #24]
      break;
 8002544:	e043      	b.n	80025ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	68b9      	ldr	r1, [r7, #8]
 800254c:	4618      	mov	r0, r3
 800254e:	f000 fa95 	bl	8002a7c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	69da      	ldr	r2, [r3, #28]
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f042 0208 	orr.w	r2, r2, #8
 8002560:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	69da      	ldr	r2, [r3, #28]
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f022 0204 	bic.w	r2, r2, #4
 8002570:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	69d9      	ldr	r1, [r3, #28]
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	691a      	ldr	r2, [r3, #16]
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	430a      	orrs	r2, r1
 8002582:	61da      	str	r2, [r3, #28]
      break;
 8002584:	e023      	b.n	80025ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	68b9      	ldr	r1, [r7, #8]
 800258c:	4618      	mov	r0, r3
 800258e:	f000 fae9 	bl	8002b64 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	69da      	ldr	r2, [r3, #28]
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80025a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	69da      	ldr	r2, [r3, #28]
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80025b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	69d9      	ldr	r1, [r3, #28]
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	691b      	ldr	r3, [r3, #16]
 80025bc:	021a      	lsls	r2, r3, #8
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	430a      	orrs	r2, r1
 80025c4:	61da      	str	r2, [r3, #28]
      break;
 80025c6:	e002      	b.n	80025ce <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80025c8:	2301      	movs	r3, #1
 80025ca:	75fb      	strb	r3, [r7, #23]
      break;
 80025cc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	2200      	movs	r2, #0
 80025d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80025d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3718      	adds	r7, #24
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}

080025e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b084      	sub	sp, #16
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
 80025e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025ea:	2300      	movs	r3, #0
 80025ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025f4:	2b01      	cmp	r3, #1
 80025f6:	d101      	bne.n	80025fc <HAL_TIM_ConfigClockSource+0x1c>
 80025f8:	2302      	movs	r3, #2
 80025fa:	e0b4      	b.n	8002766 <HAL_TIM_ConfigClockSource+0x186>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2201      	movs	r2, #1
 8002600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2202      	movs	r2, #2
 8002608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800261a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002622:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	68ba      	ldr	r2, [r7, #8]
 800262a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002634:	d03e      	beq.n	80026b4 <HAL_TIM_ConfigClockSource+0xd4>
 8002636:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800263a:	f200 8087 	bhi.w	800274c <HAL_TIM_ConfigClockSource+0x16c>
 800263e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002642:	f000 8086 	beq.w	8002752 <HAL_TIM_ConfigClockSource+0x172>
 8002646:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800264a:	d87f      	bhi.n	800274c <HAL_TIM_ConfigClockSource+0x16c>
 800264c:	2b70      	cmp	r3, #112	; 0x70
 800264e:	d01a      	beq.n	8002686 <HAL_TIM_ConfigClockSource+0xa6>
 8002650:	2b70      	cmp	r3, #112	; 0x70
 8002652:	d87b      	bhi.n	800274c <HAL_TIM_ConfigClockSource+0x16c>
 8002654:	2b60      	cmp	r3, #96	; 0x60
 8002656:	d050      	beq.n	80026fa <HAL_TIM_ConfigClockSource+0x11a>
 8002658:	2b60      	cmp	r3, #96	; 0x60
 800265a:	d877      	bhi.n	800274c <HAL_TIM_ConfigClockSource+0x16c>
 800265c:	2b50      	cmp	r3, #80	; 0x50
 800265e:	d03c      	beq.n	80026da <HAL_TIM_ConfigClockSource+0xfa>
 8002660:	2b50      	cmp	r3, #80	; 0x50
 8002662:	d873      	bhi.n	800274c <HAL_TIM_ConfigClockSource+0x16c>
 8002664:	2b40      	cmp	r3, #64	; 0x40
 8002666:	d058      	beq.n	800271a <HAL_TIM_ConfigClockSource+0x13a>
 8002668:	2b40      	cmp	r3, #64	; 0x40
 800266a:	d86f      	bhi.n	800274c <HAL_TIM_ConfigClockSource+0x16c>
 800266c:	2b30      	cmp	r3, #48	; 0x30
 800266e:	d064      	beq.n	800273a <HAL_TIM_ConfigClockSource+0x15a>
 8002670:	2b30      	cmp	r3, #48	; 0x30
 8002672:	d86b      	bhi.n	800274c <HAL_TIM_ConfigClockSource+0x16c>
 8002674:	2b20      	cmp	r3, #32
 8002676:	d060      	beq.n	800273a <HAL_TIM_ConfigClockSource+0x15a>
 8002678:	2b20      	cmp	r3, #32
 800267a:	d867      	bhi.n	800274c <HAL_TIM_ConfigClockSource+0x16c>
 800267c:	2b00      	cmp	r3, #0
 800267e:	d05c      	beq.n	800273a <HAL_TIM_ConfigClockSource+0x15a>
 8002680:	2b10      	cmp	r3, #16
 8002682:	d05a      	beq.n	800273a <HAL_TIM_ConfigClockSource+0x15a>
 8002684:	e062      	b.n	800274c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6818      	ldr	r0, [r3, #0]
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	6899      	ldr	r1, [r3, #8]
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	685a      	ldr	r2, [r3, #4]
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	68db      	ldr	r3, [r3, #12]
 8002696:	f000 fb35 	bl	8002d04 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80026a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	68ba      	ldr	r2, [r7, #8]
 80026b0:	609a      	str	r2, [r3, #8]
      break;
 80026b2:	e04f      	b.n	8002754 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6818      	ldr	r0, [r3, #0]
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	6899      	ldr	r1, [r3, #8]
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	685a      	ldr	r2, [r3, #4]
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	f000 fb1e 	bl	8002d04 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	689a      	ldr	r2, [r3, #8]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80026d6:	609a      	str	r2, [r3, #8]
      break;
 80026d8:	e03c      	b.n	8002754 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6818      	ldr	r0, [r3, #0]
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	6859      	ldr	r1, [r3, #4]
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	68db      	ldr	r3, [r3, #12]
 80026e6:	461a      	mov	r2, r3
 80026e8:	f000 fa92 	bl	8002c10 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	2150      	movs	r1, #80	; 0x50
 80026f2:	4618      	mov	r0, r3
 80026f4:	f000 faeb 	bl	8002cce <TIM_ITRx_SetConfig>
      break;
 80026f8:	e02c      	b.n	8002754 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6818      	ldr	r0, [r3, #0]
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	6859      	ldr	r1, [r3, #4]
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	68db      	ldr	r3, [r3, #12]
 8002706:	461a      	mov	r2, r3
 8002708:	f000 fab1 	bl	8002c6e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	2160      	movs	r1, #96	; 0x60
 8002712:	4618      	mov	r0, r3
 8002714:	f000 fadb 	bl	8002cce <TIM_ITRx_SetConfig>
      break;
 8002718:	e01c      	b.n	8002754 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6818      	ldr	r0, [r3, #0]
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	6859      	ldr	r1, [r3, #4]
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	68db      	ldr	r3, [r3, #12]
 8002726:	461a      	mov	r2, r3
 8002728:	f000 fa72 	bl	8002c10 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	2140      	movs	r1, #64	; 0x40
 8002732:	4618      	mov	r0, r3
 8002734:	f000 facb 	bl	8002cce <TIM_ITRx_SetConfig>
      break;
 8002738:	e00c      	b.n	8002754 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4619      	mov	r1, r3
 8002744:	4610      	mov	r0, r2
 8002746:	f000 fac2 	bl	8002cce <TIM_ITRx_SetConfig>
      break;
 800274a:	e003      	b.n	8002754 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800274c:	2301      	movs	r3, #1
 800274e:	73fb      	strb	r3, [r7, #15]
      break;
 8002750:	e000      	b.n	8002754 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002752:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2201      	movs	r2, #1
 8002758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2200      	movs	r2, #0
 8002760:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002764:	7bfb      	ldrb	r3, [r7, #15]
}
 8002766:	4618      	mov	r0, r3
 8002768:	3710      	adds	r7, #16
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
	...

08002770 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002770:	b480      	push	{r7}
 8002772:	b085      	sub	sp, #20
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
 8002778:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	4a40      	ldr	r2, [pc, #256]	; (8002884 <TIM_Base_SetConfig+0x114>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d013      	beq.n	80027b0 <TIM_Base_SetConfig+0x40>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800278e:	d00f      	beq.n	80027b0 <TIM_Base_SetConfig+0x40>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	4a3d      	ldr	r2, [pc, #244]	; (8002888 <TIM_Base_SetConfig+0x118>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d00b      	beq.n	80027b0 <TIM_Base_SetConfig+0x40>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	4a3c      	ldr	r2, [pc, #240]	; (800288c <TIM_Base_SetConfig+0x11c>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d007      	beq.n	80027b0 <TIM_Base_SetConfig+0x40>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	4a3b      	ldr	r2, [pc, #236]	; (8002890 <TIM_Base_SetConfig+0x120>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d003      	beq.n	80027b0 <TIM_Base_SetConfig+0x40>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	4a3a      	ldr	r2, [pc, #232]	; (8002894 <TIM_Base_SetConfig+0x124>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d108      	bne.n	80027c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	68fa      	ldr	r2, [r7, #12]
 80027be:	4313      	orrs	r3, r2
 80027c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	4a2f      	ldr	r2, [pc, #188]	; (8002884 <TIM_Base_SetConfig+0x114>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d02b      	beq.n	8002822 <TIM_Base_SetConfig+0xb2>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027d0:	d027      	beq.n	8002822 <TIM_Base_SetConfig+0xb2>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	4a2c      	ldr	r2, [pc, #176]	; (8002888 <TIM_Base_SetConfig+0x118>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d023      	beq.n	8002822 <TIM_Base_SetConfig+0xb2>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4a2b      	ldr	r2, [pc, #172]	; (800288c <TIM_Base_SetConfig+0x11c>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d01f      	beq.n	8002822 <TIM_Base_SetConfig+0xb2>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	4a2a      	ldr	r2, [pc, #168]	; (8002890 <TIM_Base_SetConfig+0x120>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d01b      	beq.n	8002822 <TIM_Base_SetConfig+0xb2>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	4a29      	ldr	r2, [pc, #164]	; (8002894 <TIM_Base_SetConfig+0x124>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d017      	beq.n	8002822 <TIM_Base_SetConfig+0xb2>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	4a28      	ldr	r2, [pc, #160]	; (8002898 <TIM_Base_SetConfig+0x128>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d013      	beq.n	8002822 <TIM_Base_SetConfig+0xb2>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4a27      	ldr	r2, [pc, #156]	; (800289c <TIM_Base_SetConfig+0x12c>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d00f      	beq.n	8002822 <TIM_Base_SetConfig+0xb2>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4a26      	ldr	r2, [pc, #152]	; (80028a0 <TIM_Base_SetConfig+0x130>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d00b      	beq.n	8002822 <TIM_Base_SetConfig+0xb2>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	4a25      	ldr	r2, [pc, #148]	; (80028a4 <TIM_Base_SetConfig+0x134>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d007      	beq.n	8002822 <TIM_Base_SetConfig+0xb2>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4a24      	ldr	r2, [pc, #144]	; (80028a8 <TIM_Base_SetConfig+0x138>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d003      	beq.n	8002822 <TIM_Base_SetConfig+0xb2>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	4a23      	ldr	r2, [pc, #140]	; (80028ac <TIM_Base_SetConfig+0x13c>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d108      	bne.n	8002834 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002828:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	68db      	ldr	r3, [r3, #12]
 800282e:	68fa      	ldr	r2, [r7, #12]
 8002830:	4313      	orrs	r3, r2
 8002832:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	695b      	ldr	r3, [r3, #20]
 800283e:	4313      	orrs	r3, r2
 8002840:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	68fa      	ldr	r2, [r7, #12]
 8002846:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	689a      	ldr	r2, [r3, #8]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	4a0a      	ldr	r2, [pc, #40]	; (8002884 <TIM_Base_SetConfig+0x114>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d003      	beq.n	8002868 <TIM_Base_SetConfig+0xf8>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	4a0c      	ldr	r2, [pc, #48]	; (8002894 <TIM_Base_SetConfig+0x124>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d103      	bne.n	8002870 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	691a      	ldr	r2, [r3, #16]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2201      	movs	r2, #1
 8002874:	615a      	str	r2, [r3, #20]
}
 8002876:	bf00      	nop
 8002878:	3714      	adds	r7, #20
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr
 8002882:	bf00      	nop
 8002884:	40010000 	.word	0x40010000
 8002888:	40000400 	.word	0x40000400
 800288c:	40000800 	.word	0x40000800
 8002890:	40000c00 	.word	0x40000c00
 8002894:	40010400 	.word	0x40010400
 8002898:	40014000 	.word	0x40014000
 800289c:	40014400 	.word	0x40014400
 80028a0:	40014800 	.word	0x40014800
 80028a4:	40001800 	.word	0x40001800
 80028a8:	40001c00 	.word	0x40001c00
 80028ac:	40002000 	.word	0x40002000

080028b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b087      	sub	sp, #28
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6a1b      	ldr	r3, [r3, #32]
 80028be:	f023 0201 	bic.w	r2, r3, #1
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6a1b      	ldr	r3, [r3, #32]
 80028ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	699b      	ldr	r3, [r3, #24]
 80028d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	f023 0303 	bic.w	r3, r3, #3
 80028e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	68fa      	ldr	r2, [r7, #12]
 80028ee:	4313      	orrs	r3, r2
 80028f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	f023 0302 	bic.w	r3, r3, #2
 80028f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	697a      	ldr	r2, [r7, #20]
 8002900:	4313      	orrs	r3, r2
 8002902:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	4a20      	ldr	r2, [pc, #128]	; (8002988 <TIM_OC1_SetConfig+0xd8>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d003      	beq.n	8002914 <TIM_OC1_SetConfig+0x64>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	4a1f      	ldr	r2, [pc, #124]	; (800298c <TIM_OC1_SetConfig+0xdc>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d10c      	bne.n	800292e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	f023 0308 	bic.w	r3, r3, #8
 800291a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	697a      	ldr	r2, [r7, #20]
 8002922:	4313      	orrs	r3, r2
 8002924:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	f023 0304 	bic.w	r3, r3, #4
 800292c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a15      	ldr	r2, [pc, #84]	; (8002988 <TIM_OC1_SetConfig+0xd8>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d003      	beq.n	800293e <TIM_OC1_SetConfig+0x8e>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4a14      	ldr	r2, [pc, #80]	; (800298c <TIM_OC1_SetConfig+0xdc>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d111      	bne.n	8002962 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002944:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800294c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	695b      	ldr	r3, [r3, #20]
 8002952:	693a      	ldr	r2, [r7, #16]
 8002954:	4313      	orrs	r3, r2
 8002956:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	699b      	ldr	r3, [r3, #24]
 800295c:	693a      	ldr	r2, [r7, #16]
 800295e:	4313      	orrs	r3, r2
 8002960:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	693a      	ldr	r2, [r7, #16]
 8002966:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	68fa      	ldr	r2, [r7, #12]
 800296c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	685a      	ldr	r2, [r3, #4]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	697a      	ldr	r2, [r7, #20]
 800297a:	621a      	str	r2, [r3, #32]
}
 800297c:	bf00      	nop
 800297e:	371c      	adds	r7, #28
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr
 8002988:	40010000 	.word	0x40010000
 800298c:	40010400 	.word	0x40010400

08002990 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002990:	b480      	push	{r7}
 8002992:	b087      	sub	sp, #28
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6a1b      	ldr	r3, [r3, #32]
 800299e:	f023 0210 	bic.w	r2, r3, #16
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6a1b      	ldr	r3, [r3, #32]
 80029aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	699b      	ldr	r3, [r3, #24]
 80029b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80029be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80029c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	021b      	lsls	r3, r3, #8
 80029ce:	68fa      	ldr	r2, [r7, #12]
 80029d0:	4313      	orrs	r3, r2
 80029d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	f023 0320 	bic.w	r3, r3, #32
 80029da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	011b      	lsls	r3, r3, #4
 80029e2:	697a      	ldr	r2, [r7, #20]
 80029e4:	4313      	orrs	r3, r2
 80029e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	4a22      	ldr	r2, [pc, #136]	; (8002a74 <TIM_OC2_SetConfig+0xe4>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d003      	beq.n	80029f8 <TIM_OC2_SetConfig+0x68>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	4a21      	ldr	r2, [pc, #132]	; (8002a78 <TIM_OC2_SetConfig+0xe8>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d10d      	bne.n	8002a14 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80029fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	68db      	ldr	r3, [r3, #12]
 8002a04:	011b      	lsls	r3, r3, #4
 8002a06:	697a      	ldr	r2, [r7, #20]
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002a0c:	697b      	ldr	r3, [r7, #20]
 8002a0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002a12:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	4a17      	ldr	r2, [pc, #92]	; (8002a74 <TIM_OC2_SetConfig+0xe4>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d003      	beq.n	8002a24 <TIM_OC2_SetConfig+0x94>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	4a16      	ldr	r2, [pc, #88]	; (8002a78 <TIM_OC2_SetConfig+0xe8>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d113      	bne.n	8002a4c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002a2a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002a32:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	695b      	ldr	r3, [r3, #20]
 8002a38:	009b      	lsls	r3, r3, #2
 8002a3a:	693a      	ldr	r2, [r7, #16]
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	699b      	ldr	r3, [r3, #24]
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	693a      	ldr	r2, [r7, #16]
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	693a      	ldr	r2, [r7, #16]
 8002a50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	68fa      	ldr	r2, [r7, #12]
 8002a56:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	685a      	ldr	r2, [r3, #4]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	697a      	ldr	r2, [r7, #20]
 8002a64:	621a      	str	r2, [r3, #32]
}
 8002a66:	bf00      	nop
 8002a68:	371c      	adds	r7, #28
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr
 8002a72:	bf00      	nop
 8002a74:	40010000 	.word	0x40010000
 8002a78:	40010400 	.word	0x40010400

08002a7c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b087      	sub	sp, #28
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6a1b      	ldr	r3, [r3, #32]
 8002a8a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6a1b      	ldr	r3, [r3, #32]
 8002a96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	69db      	ldr	r3, [r3, #28]
 8002aa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002aaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	f023 0303 	bic.w	r3, r3, #3
 8002ab2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	68fa      	ldr	r2, [r7, #12]
 8002aba:	4313      	orrs	r3, r2
 8002abc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002ac4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	689b      	ldr	r3, [r3, #8]
 8002aca:	021b      	lsls	r3, r3, #8
 8002acc:	697a      	ldr	r2, [r7, #20]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	4a21      	ldr	r2, [pc, #132]	; (8002b5c <TIM_OC3_SetConfig+0xe0>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d003      	beq.n	8002ae2 <TIM_OC3_SetConfig+0x66>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4a20      	ldr	r2, [pc, #128]	; (8002b60 <TIM_OC3_SetConfig+0xe4>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d10d      	bne.n	8002afe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002ae8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	68db      	ldr	r3, [r3, #12]
 8002aee:	021b      	lsls	r3, r3, #8
 8002af0:	697a      	ldr	r2, [r7, #20]
 8002af2:	4313      	orrs	r3, r2
 8002af4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002afc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	4a16      	ldr	r2, [pc, #88]	; (8002b5c <TIM_OC3_SetConfig+0xe0>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d003      	beq.n	8002b0e <TIM_OC3_SetConfig+0x92>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	4a15      	ldr	r2, [pc, #84]	; (8002b60 <TIM_OC3_SetConfig+0xe4>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d113      	bne.n	8002b36 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002b14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002b1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	695b      	ldr	r3, [r3, #20]
 8002b22:	011b      	lsls	r3, r3, #4
 8002b24:	693a      	ldr	r2, [r7, #16]
 8002b26:	4313      	orrs	r3, r2
 8002b28:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	699b      	ldr	r3, [r3, #24]
 8002b2e:	011b      	lsls	r3, r3, #4
 8002b30:	693a      	ldr	r2, [r7, #16]
 8002b32:	4313      	orrs	r3, r2
 8002b34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	693a      	ldr	r2, [r7, #16]
 8002b3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	68fa      	ldr	r2, [r7, #12]
 8002b40:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	685a      	ldr	r2, [r3, #4]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	697a      	ldr	r2, [r7, #20]
 8002b4e:	621a      	str	r2, [r3, #32]
}
 8002b50:	bf00      	nop
 8002b52:	371c      	adds	r7, #28
 8002b54:	46bd      	mov	sp, r7
 8002b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5a:	4770      	bx	lr
 8002b5c:	40010000 	.word	0x40010000
 8002b60:	40010400 	.word	0x40010400

08002b64 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b087      	sub	sp, #28
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6a1b      	ldr	r3, [r3, #32]
 8002b72:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6a1b      	ldr	r3, [r3, #32]
 8002b7e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	69db      	ldr	r3, [r3, #28]
 8002b8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002b92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	021b      	lsls	r3, r3, #8
 8002ba2:	68fa      	ldr	r2, [r7, #12]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002bae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	031b      	lsls	r3, r3, #12
 8002bb6:	693a      	ldr	r2, [r7, #16]
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	4a12      	ldr	r2, [pc, #72]	; (8002c08 <TIM_OC4_SetConfig+0xa4>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d003      	beq.n	8002bcc <TIM_OC4_SetConfig+0x68>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	4a11      	ldr	r2, [pc, #68]	; (8002c0c <TIM_OC4_SetConfig+0xa8>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d109      	bne.n	8002be0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002bd2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	695b      	ldr	r3, [r3, #20]
 8002bd8:	019b      	lsls	r3, r3, #6
 8002bda:	697a      	ldr	r2, [r7, #20]
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	697a      	ldr	r2, [r7, #20]
 8002be4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	68fa      	ldr	r2, [r7, #12]
 8002bea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	685a      	ldr	r2, [r3, #4]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	693a      	ldr	r2, [r7, #16]
 8002bf8:	621a      	str	r2, [r3, #32]
}
 8002bfa:	bf00      	nop
 8002bfc:	371c      	adds	r7, #28
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr
 8002c06:	bf00      	nop
 8002c08:	40010000 	.word	0x40010000
 8002c0c:	40010400 	.word	0x40010400

08002c10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b087      	sub	sp, #28
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	60f8      	str	r0, [r7, #12]
 8002c18:	60b9      	str	r1, [r7, #8]
 8002c1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	6a1b      	ldr	r3, [r3, #32]
 8002c20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	6a1b      	ldr	r3, [r3, #32]
 8002c26:	f023 0201 	bic.w	r2, r3, #1
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	699b      	ldr	r3, [r3, #24]
 8002c32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	011b      	lsls	r3, r3, #4
 8002c40:	693a      	ldr	r2, [r7, #16]
 8002c42:	4313      	orrs	r3, r2
 8002c44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	f023 030a 	bic.w	r3, r3, #10
 8002c4c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002c4e:	697a      	ldr	r2, [r7, #20]
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	4313      	orrs	r3, r2
 8002c54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	693a      	ldr	r2, [r7, #16]
 8002c5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	697a      	ldr	r2, [r7, #20]
 8002c60:	621a      	str	r2, [r3, #32]
}
 8002c62:	bf00      	nop
 8002c64:	371c      	adds	r7, #28
 8002c66:	46bd      	mov	sp, r7
 8002c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6c:	4770      	bx	lr

08002c6e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c6e:	b480      	push	{r7}
 8002c70:	b087      	sub	sp, #28
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	60f8      	str	r0, [r7, #12]
 8002c76:	60b9      	str	r1, [r7, #8]
 8002c78:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	6a1b      	ldr	r3, [r3, #32]
 8002c7e:	f023 0210 	bic.w	r2, r3, #16
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	699b      	ldr	r3, [r3, #24]
 8002c8a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	6a1b      	ldr	r3, [r3, #32]
 8002c90:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002c98:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	031b      	lsls	r3, r3, #12
 8002c9e:	697a      	ldr	r2, [r7, #20]
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002caa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	011b      	lsls	r3, r3, #4
 8002cb0:	693a      	ldr	r2, [r7, #16]
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	697a      	ldr	r2, [r7, #20]
 8002cba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	693a      	ldr	r2, [r7, #16]
 8002cc0:	621a      	str	r2, [r3, #32]
}
 8002cc2:	bf00      	nop
 8002cc4:	371c      	adds	r7, #28
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr

08002cce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002cce:	b480      	push	{r7}
 8002cd0:	b085      	sub	sp, #20
 8002cd2:	af00      	add	r7, sp, #0
 8002cd4:	6078      	str	r0, [r7, #4]
 8002cd6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ce4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002ce6:	683a      	ldr	r2, [r7, #0]
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	4313      	orrs	r3, r2
 8002cec:	f043 0307 	orr.w	r3, r3, #7
 8002cf0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	68fa      	ldr	r2, [r7, #12]
 8002cf6:	609a      	str	r2, [r3, #8]
}
 8002cf8:	bf00      	nop
 8002cfa:	3714      	adds	r7, #20
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d02:	4770      	bx	lr

08002d04 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b087      	sub	sp, #28
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	60f8      	str	r0, [r7, #12]
 8002d0c:	60b9      	str	r1, [r7, #8]
 8002d0e:	607a      	str	r2, [r7, #4]
 8002d10:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d1e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	021a      	lsls	r2, r3, #8
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	431a      	orrs	r2, r3
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	697a      	ldr	r2, [r7, #20]
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	697a      	ldr	r2, [r7, #20]
 8002d36:	609a      	str	r2, [r3, #8]
}
 8002d38:	bf00      	nop
 8002d3a:	371c      	adds	r7, #28
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr

08002d44 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b087      	sub	sp, #28
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	60f8      	str	r0, [r7, #12]
 8002d4c:	60b9      	str	r1, [r7, #8]
 8002d4e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	f003 031f 	and.w	r3, r3, #31
 8002d56:	2201      	movs	r2, #1
 8002d58:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	6a1a      	ldr	r2, [r3, #32]
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	43db      	mvns	r3, r3
 8002d66:	401a      	ands	r2, r3
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	6a1a      	ldr	r2, [r3, #32]
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	f003 031f 	and.w	r3, r3, #31
 8002d76:	6879      	ldr	r1, [r7, #4]
 8002d78:	fa01 f303 	lsl.w	r3, r1, r3
 8002d7c:	431a      	orrs	r2, r3
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	621a      	str	r2, [r3, #32]
}
 8002d82:	bf00      	nop
 8002d84:	371c      	adds	r7, #28
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr
	...

08002d90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b085      	sub	sp, #20
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d101      	bne.n	8002da8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002da4:	2302      	movs	r3, #2
 8002da6:	e05a      	b.n	8002e5e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2201      	movs	r2, #1
 8002dac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2202      	movs	r2, #2
 8002db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	68fa      	ldr	r2, [r7, #12]
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	68fa      	ldr	r2, [r7, #12]
 8002de0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a21      	ldr	r2, [pc, #132]	; (8002e6c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d022      	beq.n	8002e32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002df4:	d01d      	beq.n	8002e32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a1d      	ldr	r2, [pc, #116]	; (8002e70 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d018      	beq.n	8002e32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a1b      	ldr	r2, [pc, #108]	; (8002e74 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d013      	beq.n	8002e32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a1a      	ldr	r2, [pc, #104]	; (8002e78 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d00e      	beq.n	8002e32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a18      	ldr	r2, [pc, #96]	; (8002e7c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d009      	beq.n	8002e32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a17      	ldr	r2, [pc, #92]	; (8002e80 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d004      	beq.n	8002e32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a15      	ldr	r2, [pc, #84]	; (8002e84 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d10c      	bne.n	8002e4c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002e32:	68bb      	ldr	r3, [r7, #8]
 8002e34:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e38:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	68ba      	ldr	r2, [r7, #8]
 8002e40:	4313      	orrs	r3, r2
 8002e42:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	68ba      	ldr	r2, [r7, #8]
 8002e4a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2201      	movs	r2, #1
 8002e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2200      	movs	r2, #0
 8002e58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e5c:	2300      	movs	r3, #0
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3714      	adds	r7, #20
 8002e62:	46bd      	mov	sp, r7
 8002e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e68:	4770      	bx	lr
 8002e6a:	bf00      	nop
 8002e6c:	40010000 	.word	0x40010000
 8002e70:	40000400 	.word	0x40000400
 8002e74:	40000800 	.word	0x40000800
 8002e78:	40000c00 	.word	0x40000c00
 8002e7c:	40010400 	.word	0x40010400
 8002e80:	40014000 	.word	0x40014000
 8002e84:	40001800 	.word	0x40001800

08002e88 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b085      	sub	sp, #20
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
 8002e90:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8002e92:	2300      	movs	r3, #0
 8002e94:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	d101      	bne.n	8002ea4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002ea0:	2302      	movs	r3, #2
 8002ea2:	e03d      	b.n	8002f20 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	68db      	ldr	r3, [r3, #12]
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	691b      	ldr	r3, [r3, #16]
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	695b      	ldr	r3, [r3, #20]
 8002efc:	4313      	orrs	r3, r2
 8002efe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	69db      	ldr	r3, [r3, #28]
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	68fa      	ldr	r2, [r7, #12]
 8002f14:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f1e:	2300      	movs	r3, #0
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3714      	adds	r7, #20
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr

08002f2c <__NVIC_SetPriority>:
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b083      	sub	sp, #12
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	4603      	mov	r3, r0
 8002f34:	6039      	str	r1, [r7, #0]
 8002f36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	db0a      	blt.n	8002f56 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	b2da      	uxtb	r2, r3
 8002f44:	490c      	ldr	r1, [pc, #48]	; (8002f78 <__NVIC_SetPriority+0x4c>)
 8002f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f4a:	0112      	lsls	r2, r2, #4
 8002f4c:	b2d2      	uxtb	r2, r2
 8002f4e:	440b      	add	r3, r1
 8002f50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002f54:	e00a      	b.n	8002f6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	b2da      	uxtb	r2, r3
 8002f5a:	4908      	ldr	r1, [pc, #32]	; (8002f7c <__NVIC_SetPriority+0x50>)
 8002f5c:	79fb      	ldrb	r3, [r7, #7]
 8002f5e:	f003 030f 	and.w	r3, r3, #15
 8002f62:	3b04      	subs	r3, #4
 8002f64:	0112      	lsls	r2, r2, #4
 8002f66:	b2d2      	uxtb	r2, r2
 8002f68:	440b      	add	r3, r1
 8002f6a:	761a      	strb	r2, [r3, #24]
}
 8002f6c:	bf00      	nop
 8002f6e:	370c      	adds	r7, #12
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr
 8002f78:	e000e100 	.word	0xe000e100
 8002f7c:	e000ed00 	.word	0xe000ed00

08002f80 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8002f80:	b580      	push	{r7, lr}
 8002f82:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8002f84:	2100      	movs	r1, #0
 8002f86:	f06f 0004 	mvn.w	r0, #4
 8002f8a:	f7ff ffcf 	bl	8002f2c <__NVIC_SetPriority>
#endif
}
 8002f8e:	bf00      	nop
 8002f90:	bd80      	pop	{r7, pc}
	...

08002f94 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002f9a:	f3ef 8305 	mrs	r3, IPSR
 8002f9e:	603b      	str	r3, [r7, #0]
  return(result);
 8002fa0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d003      	beq.n	8002fae <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8002fa6:	f06f 0305 	mvn.w	r3, #5
 8002faa:	607b      	str	r3, [r7, #4]
 8002fac:	e00c      	b.n	8002fc8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8002fae:	4b0a      	ldr	r3, [pc, #40]	; (8002fd8 <osKernelInitialize+0x44>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d105      	bne.n	8002fc2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8002fb6:	4b08      	ldr	r3, [pc, #32]	; (8002fd8 <osKernelInitialize+0x44>)
 8002fb8:	2201      	movs	r2, #1
 8002fba:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	607b      	str	r3, [r7, #4]
 8002fc0:	e002      	b.n	8002fc8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8002fc2:	f04f 33ff 	mov.w	r3, #4294967295
 8002fc6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002fc8:	687b      	ldr	r3, [r7, #4]
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	370c      	adds	r7, #12
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr
 8002fd6:	bf00      	nop
 8002fd8:	20000094 	.word	0x20000094

08002fdc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b082      	sub	sp, #8
 8002fe0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002fe2:	f3ef 8305 	mrs	r3, IPSR
 8002fe6:	603b      	str	r3, [r7, #0]
  return(result);
 8002fe8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d003      	beq.n	8002ff6 <osKernelStart+0x1a>
    stat = osErrorISR;
 8002fee:	f06f 0305 	mvn.w	r3, #5
 8002ff2:	607b      	str	r3, [r7, #4]
 8002ff4:	e010      	b.n	8003018 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8002ff6:	4b0b      	ldr	r3, [pc, #44]	; (8003024 <osKernelStart+0x48>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d109      	bne.n	8003012 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8002ffe:	f7ff ffbf 	bl	8002f80 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003002:	4b08      	ldr	r3, [pc, #32]	; (8003024 <osKernelStart+0x48>)
 8003004:	2202      	movs	r2, #2
 8003006:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003008:	f001 fca0 	bl	800494c <vTaskStartScheduler>
      stat = osOK;
 800300c:	2300      	movs	r3, #0
 800300e:	607b      	str	r3, [r7, #4]
 8003010:	e002      	b.n	8003018 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003012:	f04f 33ff 	mov.w	r3, #4294967295
 8003016:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003018:	687b      	ldr	r3, [r7, #4]
}
 800301a:	4618      	mov	r0, r3
 800301c:	3708      	adds	r7, #8
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop
 8003024:	20000094 	.word	0x20000094

08003028 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003028:	b580      	push	{r7, lr}
 800302a:	b08e      	sub	sp, #56	; 0x38
 800302c:	af04      	add	r7, sp, #16
 800302e:	60f8      	str	r0, [r7, #12]
 8003030:	60b9      	str	r1, [r7, #8]
 8003032:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003034:	2300      	movs	r3, #0
 8003036:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003038:	f3ef 8305 	mrs	r3, IPSR
 800303c:	617b      	str	r3, [r7, #20]
  return(result);
 800303e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003040:	2b00      	cmp	r3, #0
 8003042:	d17e      	bne.n	8003142 <osThreadNew+0x11a>
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d07b      	beq.n	8003142 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800304a:	2380      	movs	r3, #128	; 0x80
 800304c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800304e:	2318      	movs	r3, #24
 8003050:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003052:	2300      	movs	r3, #0
 8003054:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8003056:	f04f 33ff 	mov.w	r3, #4294967295
 800305a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d045      	beq.n	80030ee <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d002      	beq.n	8003070 <osThreadNew+0x48>
        name = attr->name;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	699b      	ldr	r3, [r3, #24]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d002      	beq.n	800307e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	699b      	ldr	r3, [r3, #24]
 800307c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d008      	beq.n	8003096 <osThreadNew+0x6e>
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	2b38      	cmp	r3, #56	; 0x38
 8003088:	d805      	bhi.n	8003096 <osThreadNew+0x6e>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	f003 0301 	and.w	r3, r3, #1
 8003092:	2b00      	cmp	r3, #0
 8003094:	d001      	beq.n	800309a <osThreadNew+0x72>
        return (NULL);
 8003096:	2300      	movs	r3, #0
 8003098:	e054      	b.n	8003144 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	695b      	ldr	r3, [r3, #20]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d003      	beq.n	80030aa <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	695b      	ldr	r3, [r3, #20]
 80030a6:	089b      	lsrs	r3, r3, #2
 80030a8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d00e      	beq.n	80030d0 <osThreadNew+0xa8>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	68db      	ldr	r3, [r3, #12]
 80030b6:	2b5b      	cmp	r3, #91	; 0x5b
 80030b8:	d90a      	bls.n	80030d0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d006      	beq.n	80030d0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	695b      	ldr	r3, [r3, #20]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d002      	beq.n	80030d0 <osThreadNew+0xa8>
        mem = 1;
 80030ca:	2301      	movs	r3, #1
 80030cc:	61bb      	str	r3, [r7, #24]
 80030ce:	e010      	b.n	80030f2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d10c      	bne.n	80030f2 <osThreadNew+0xca>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d108      	bne.n	80030f2 <osThreadNew+0xca>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	691b      	ldr	r3, [r3, #16]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d104      	bne.n	80030f2 <osThreadNew+0xca>
          mem = 0;
 80030e8:	2300      	movs	r3, #0
 80030ea:	61bb      	str	r3, [r7, #24]
 80030ec:	e001      	b.n	80030f2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80030ee:	2300      	movs	r3, #0
 80030f0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80030f2:	69bb      	ldr	r3, [r7, #24]
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d110      	bne.n	800311a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80030fc:	687a      	ldr	r2, [r7, #4]
 80030fe:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003100:	9202      	str	r2, [sp, #8]
 8003102:	9301      	str	r3, [sp, #4]
 8003104:	69fb      	ldr	r3, [r7, #28]
 8003106:	9300      	str	r3, [sp, #0]
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	6a3a      	ldr	r2, [r7, #32]
 800310c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800310e:	68f8      	ldr	r0, [r7, #12]
 8003110:	f001 fa46 	bl	80045a0 <xTaskCreateStatic>
 8003114:	4603      	mov	r3, r0
 8003116:	613b      	str	r3, [r7, #16]
 8003118:	e013      	b.n	8003142 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800311a:	69bb      	ldr	r3, [r7, #24]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d110      	bne.n	8003142 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003120:	6a3b      	ldr	r3, [r7, #32]
 8003122:	b29a      	uxth	r2, r3
 8003124:	f107 0310 	add.w	r3, r7, #16
 8003128:	9301      	str	r3, [sp, #4]
 800312a:	69fb      	ldr	r3, [r7, #28]
 800312c:	9300      	str	r3, [sp, #0]
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003132:	68f8      	ldr	r0, [r7, #12]
 8003134:	f001 fa91 	bl	800465a <xTaskCreate>
 8003138:	4603      	mov	r3, r0
 800313a:	2b01      	cmp	r3, #1
 800313c:	d001      	beq.n	8003142 <osThreadNew+0x11a>
            hTask = NULL;
 800313e:	2300      	movs	r3, #0
 8003140:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003142:	693b      	ldr	r3, [r7, #16]
}
 8003144:	4618      	mov	r0, r3
 8003146:	3728      	adds	r7, #40	; 0x28
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}

0800314c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800314c:	b580      	push	{r7, lr}
 800314e:	b084      	sub	sp, #16
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003154:	f3ef 8305 	mrs	r3, IPSR
 8003158:	60bb      	str	r3, [r7, #8]
  return(result);
 800315a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800315c:	2b00      	cmp	r3, #0
 800315e:	d003      	beq.n	8003168 <osDelay+0x1c>
    stat = osErrorISR;
 8003160:	f06f 0305 	mvn.w	r3, #5
 8003164:	60fb      	str	r3, [r7, #12]
 8003166:	e007      	b.n	8003178 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003168:	2300      	movs	r3, #0
 800316a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d002      	beq.n	8003178 <osDelay+0x2c>
      vTaskDelay(ticks);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f001 fbb6 	bl	80048e4 <vTaskDelay>
    }
  }

  return (stat);
 8003178:	68fb      	ldr	r3, [r7, #12]
}
 800317a:	4618      	mov	r0, r3
 800317c:	3710      	adds	r7, #16
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
	...

08003184 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003184:	b480      	push	{r7}
 8003186:	b085      	sub	sp, #20
 8003188:	af00      	add	r7, sp, #0
 800318a:	60f8      	str	r0, [r7, #12]
 800318c:	60b9      	str	r1, [r7, #8]
 800318e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	4a07      	ldr	r2, [pc, #28]	; (80031b0 <vApplicationGetIdleTaskMemory+0x2c>)
 8003194:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	4a06      	ldr	r2, [pc, #24]	; (80031b4 <vApplicationGetIdleTaskMemory+0x30>)
 800319a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2280      	movs	r2, #128	; 0x80
 80031a0:	601a      	str	r2, [r3, #0]
}
 80031a2:	bf00      	nop
 80031a4:	3714      	adds	r7, #20
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr
 80031ae:	bf00      	nop
 80031b0:	20000098 	.word	0x20000098
 80031b4:	200000f4 	.word	0x200000f4

080031b8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80031b8:	b480      	push	{r7}
 80031ba:	b085      	sub	sp, #20
 80031bc:	af00      	add	r7, sp, #0
 80031be:	60f8      	str	r0, [r7, #12]
 80031c0:	60b9      	str	r1, [r7, #8]
 80031c2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	4a07      	ldr	r2, [pc, #28]	; (80031e4 <vApplicationGetTimerTaskMemory+0x2c>)
 80031c8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	4a06      	ldr	r2, [pc, #24]	; (80031e8 <vApplicationGetTimerTaskMemory+0x30>)
 80031ce:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80031d6:	601a      	str	r2, [r3, #0]
}
 80031d8:	bf00      	nop
 80031da:	3714      	adds	r7, #20
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr
 80031e4:	200002f4 	.word	0x200002f4
 80031e8:	20000350 	.word	0x20000350

080031ec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b08a      	sub	sp, #40	; 0x28
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80031f4:	2300      	movs	r3, #0
 80031f6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80031f8:	f001 fc0e 	bl	8004a18 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80031fc:	4b5b      	ldr	r3, [pc, #364]	; (800336c <pvPortMalloc+0x180>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d101      	bne.n	8003208 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003204:	f000 f920 	bl	8003448 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003208:	4b59      	ldr	r3, [pc, #356]	; (8003370 <pvPortMalloc+0x184>)
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	4013      	ands	r3, r2
 8003210:	2b00      	cmp	r3, #0
 8003212:	f040 8093 	bne.w	800333c <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d01d      	beq.n	8003258 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800321c:	2208      	movs	r2, #8
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	4413      	add	r3, r2
 8003222:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	f003 0307 	and.w	r3, r3, #7
 800322a:	2b00      	cmp	r3, #0
 800322c:	d014      	beq.n	8003258 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f023 0307 	bic.w	r3, r3, #7
 8003234:	3308      	adds	r3, #8
 8003236:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	f003 0307 	and.w	r3, r3, #7
 800323e:	2b00      	cmp	r3, #0
 8003240:	d00a      	beq.n	8003258 <pvPortMalloc+0x6c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003242:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003246:	f383 8811 	msr	BASEPRI, r3
 800324a:	f3bf 8f6f 	isb	sy
 800324e:	f3bf 8f4f 	dsb	sy
 8003252:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003254:	bf00      	nop
 8003256:	e7fe      	b.n	8003256 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d06e      	beq.n	800333c <pvPortMalloc+0x150>
 800325e:	4b45      	ldr	r3, [pc, #276]	; (8003374 <pvPortMalloc+0x188>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	429a      	cmp	r2, r3
 8003266:	d869      	bhi.n	800333c <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003268:	4b43      	ldr	r3, [pc, #268]	; (8003378 <pvPortMalloc+0x18c>)
 800326a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800326c:	4b42      	ldr	r3, [pc, #264]	; (8003378 <pvPortMalloc+0x18c>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003272:	e004      	b.n	800327e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8003274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003276:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800327e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	687a      	ldr	r2, [r7, #4]
 8003284:	429a      	cmp	r2, r3
 8003286:	d903      	bls.n	8003290 <pvPortMalloc+0xa4>
 8003288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d1f1      	bne.n	8003274 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003290:	4b36      	ldr	r3, [pc, #216]	; (800336c <pvPortMalloc+0x180>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003296:	429a      	cmp	r2, r3
 8003298:	d050      	beq.n	800333c <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800329a:	6a3b      	ldr	r3, [r7, #32]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	2208      	movs	r2, #8
 80032a0:	4413      	add	r3, r2
 80032a2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80032a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	6a3b      	ldr	r3, [r7, #32]
 80032aa:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80032ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ae:	685a      	ldr	r2, [r3, #4]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	1ad2      	subs	r2, r2, r3
 80032b4:	2308      	movs	r3, #8
 80032b6:	005b      	lsls	r3, r3, #1
 80032b8:	429a      	cmp	r2, r3
 80032ba:	d91f      	bls.n	80032fc <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80032bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	4413      	add	r3, r2
 80032c2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80032c4:	69bb      	ldr	r3, [r7, #24]
 80032c6:	f003 0307 	and.w	r3, r3, #7
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d00a      	beq.n	80032e4 <pvPortMalloc+0xf8>
	__asm volatile
 80032ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032d2:	f383 8811 	msr	BASEPRI, r3
 80032d6:	f3bf 8f6f 	isb	sy
 80032da:	f3bf 8f4f 	dsb	sy
 80032de:	613b      	str	r3, [r7, #16]
}
 80032e0:	bf00      	nop
 80032e2:	e7fe      	b.n	80032e2 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80032e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e6:	685a      	ldr	r2, [r3, #4]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	1ad2      	subs	r2, r2, r3
 80032ec:	69bb      	ldr	r3, [r7, #24]
 80032ee:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80032f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f2:	687a      	ldr	r2, [r7, #4]
 80032f4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80032f6:	69b8      	ldr	r0, [r7, #24]
 80032f8:	f000 f908 	bl	800350c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80032fc:	4b1d      	ldr	r3, [pc, #116]	; (8003374 <pvPortMalloc+0x188>)
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	1ad3      	subs	r3, r2, r3
 8003306:	4a1b      	ldr	r2, [pc, #108]	; (8003374 <pvPortMalloc+0x188>)
 8003308:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800330a:	4b1a      	ldr	r3, [pc, #104]	; (8003374 <pvPortMalloc+0x188>)
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	4b1b      	ldr	r3, [pc, #108]	; (800337c <pvPortMalloc+0x190>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	429a      	cmp	r2, r3
 8003314:	d203      	bcs.n	800331e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003316:	4b17      	ldr	r3, [pc, #92]	; (8003374 <pvPortMalloc+0x188>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a18      	ldr	r2, [pc, #96]	; (800337c <pvPortMalloc+0x190>)
 800331c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800331e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003320:	685a      	ldr	r2, [r3, #4]
 8003322:	4b13      	ldr	r3, [pc, #76]	; (8003370 <pvPortMalloc+0x184>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	431a      	orrs	r2, r3
 8003328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800332a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800332c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800332e:	2200      	movs	r2, #0
 8003330:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8003332:	4b13      	ldr	r3, [pc, #76]	; (8003380 <pvPortMalloc+0x194>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	3301      	adds	r3, #1
 8003338:	4a11      	ldr	r2, [pc, #68]	; (8003380 <pvPortMalloc+0x194>)
 800333a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800333c:	f001 fb7a 	bl	8004a34 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003340:	69fb      	ldr	r3, [r7, #28]
 8003342:	f003 0307 	and.w	r3, r3, #7
 8003346:	2b00      	cmp	r3, #0
 8003348:	d00a      	beq.n	8003360 <pvPortMalloc+0x174>
	__asm volatile
 800334a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800334e:	f383 8811 	msr	BASEPRI, r3
 8003352:	f3bf 8f6f 	isb	sy
 8003356:	f3bf 8f4f 	dsb	sy
 800335a:	60fb      	str	r3, [r7, #12]
}
 800335c:	bf00      	nop
 800335e:	e7fe      	b.n	800335e <pvPortMalloc+0x172>
	return pvReturn;
 8003360:	69fb      	ldr	r3, [r7, #28]
}
 8003362:	4618      	mov	r0, r3
 8003364:	3728      	adds	r7, #40	; 0x28
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	20004358 	.word	0x20004358
 8003370:	2000436c 	.word	0x2000436c
 8003374:	2000435c 	.word	0x2000435c
 8003378:	20004350 	.word	0x20004350
 800337c:	20004360 	.word	0x20004360
 8003380:	20004364 	.word	0x20004364

08003384 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b086      	sub	sp, #24
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d04d      	beq.n	8003432 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003396:	2308      	movs	r3, #8
 8003398:	425b      	negs	r3, r3
 800339a:	697a      	ldr	r2, [r7, #20]
 800339c:	4413      	add	r3, r2
 800339e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	685a      	ldr	r2, [r3, #4]
 80033a8:	4b24      	ldr	r3, [pc, #144]	; (800343c <vPortFree+0xb8>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4013      	ands	r3, r2
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d10a      	bne.n	80033c8 <vPortFree+0x44>
	__asm volatile
 80033b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033b6:	f383 8811 	msr	BASEPRI, r3
 80033ba:	f3bf 8f6f 	isb	sy
 80033be:	f3bf 8f4f 	dsb	sy
 80033c2:	60fb      	str	r3, [r7, #12]
}
 80033c4:	bf00      	nop
 80033c6:	e7fe      	b.n	80033c6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d00a      	beq.n	80033e6 <vPortFree+0x62>
	__asm volatile
 80033d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033d4:	f383 8811 	msr	BASEPRI, r3
 80033d8:	f3bf 8f6f 	isb	sy
 80033dc:	f3bf 8f4f 	dsb	sy
 80033e0:	60bb      	str	r3, [r7, #8]
}
 80033e2:	bf00      	nop
 80033e4:	e7fe      	b.n	80033e4 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	685a      	ldr	r2, [r3, #4]
 80033ea:	4b14      	ldr	r3, [pc, #80]	; (800343c <vPortFree+0xb8>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4013      	ands	r3, r2
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d01e      	beq.n	8003432 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80033f4:	693b      	ldr	r3, [r7, #16]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d11a      	bne.n	8003432 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	685a      	ldr	r2, [r3, #4]
 8003400:	4b0e      	ldr	r3, [pc, #56]	; (800343c <vPortFree+0xb8>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	43db      	mvns	r3, r3
 8003406:	401a      	ands	r2, r3
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800340c:	f001 fb04 	bl	8004a18 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	685a      	ldr	r2, [r3, #4]
 8003414:	4b0a      	ldr	r3, [pc, #40]	; (8003440 <vPortFree+0xbc>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4413      	add	r3, r2
 800341a:	4a09      	ldr	r2, [pc, #36]	; (8003440 <vPortFree+0xbc>)
 800341c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800341e:	6938      	ldr	r0, [r7, #16]
 8003420:	f000 f874 	bl	800350c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8003424:	4b07      	ldr	r3, [pc, #28]	; (8003444 <vPortFree+0xc0>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	3301      	adds	r3, #1
 800342a:	4a06      	ldr	r2, [pc, #24]	; (8003444 <vPortFree+0xc0>)
 800342c:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800342e:	f001 fb01 	bl	8004a34 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003432:	bf00      	nop
 8003434:	3718      	adds	r7, #24
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}
 800343a:	bf00      	nop
 800343c:	2000436c 	.word	0x2000436c
 8003440:	2000435c 	.word	0x2000435c
 8003444:	20004368 	.word	0x20004368

08003448 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003448:	b480      	push	{r7}
 800344a:	b085      	sub	sp, #20
 800344c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800344e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8003452:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003454:	4b27      	ldr	r3, [pc, #156]	; (80034f4 <prvHeapInit+0xac>)
 8003456:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	f003 0307 	and.w	r3, r3, #7
 800345e:	2b00      	cmp	r3, #0
 8003460:	d00c      	beq.n	800347c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	3307      	adds	r3, #7
 8003466:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	f023 0307 	bic.w	r3, r3, #7
 800346e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003470:	68ba      	ldr	r2, [r7, #8]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	4a1f      	ldr	r2, [pc, #124]	; (80034f4 <prvHeapInit+0xac>)
 8003478:	4413      	add	r3, r2
 800347a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003480:	4a1d      	ldr	r2, [pc, #116]	; (80034f8 <prvHeapInit+0xb0>)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003486:	4b1c      	ldr	r3, [pc, #112]	; (80034f8 <prvHeapInit+0xb0>)
 8003488:	2200      	movs	r2, #0
 800348a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	68ba      	ldr	r2, [r7, #8]
 8003490:	4413      	add	r3, r2
 8003492:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003494:	2208      	movs	r2, #8
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	1a9b      	subs	r3, r3, r2
 800349a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	f023 0307 	bic.w	r3, r3, #7
 80034a2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	4a15      	ldr	r2, [pc, #84]	; (80034fc <prvHeapInit+0xb4>)
 80034a8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80034aa:	4b14      	ldr	r3, [pc, #80]	; (80034fc <prvHeapInit+0xb4>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	2200      	movs	r2, #0
 80034b0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80034b2:	4b12      	ldr	r3, [pc, #72]	; (80034fc <prvHeapInit+0xb4>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	2200      	movs	r2, #0
 80034b8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	68fa      	ldr	r2, [r7, #12]
 80034c2:	1ad2      	subs	r2, r2, r3
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80034c8:	4b0c      	ldr	r3, [pc, #48]	; (80034fc <prvHeapInit+0xb4>)
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	4a0a      	ldr	r2, [pc, #40]	; (8003500 <prvHeapInit+0xb8>)
 80034d6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	4a09      	ldr	r2, [pc, #36]	; (8003504 <prvHeapInit+0xbc>)
 80034de:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80034e0:	4b09      	ldr	r3, [pc, #36]	; (8003508 <prvHeapInit+0xc0>)
 80034e2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80034e6:	601a      	str	r2, [r3, #0]
}
 80034e8:	bf00      	nop
 80034ea:	3714      	adds	r7, #20
 80034ec:	46bd      	mov	sp, r7
 80034ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f2:	4770      	bx	lr
 80034f4:	20000750 	.word	0x20000750
 80034f8:	20004350 	.word	0x20004350
 80034fc:	20004358 	.word	0x20004358
 8003500:	20004360 	.word	0x20004360
 8003504:	2000435c 	.word	0x2000435c
 8003508:	2000436c 	.word	0x2000436c

0800350c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800350c:	b480      	push	{r7}
 800350e:	b085      	sub	sp, #20
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003514:	4b28      	ldr	r3, [pc, #160]	; (80035b8 <prvInsertBlockIntoFreeList+0xac>)
 8003516:	60fb      	str	r3, [r7, #12]
 8003518:	e002      	b.n	8003520 <prvInsertBlockIntoFreeList+0x14>
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	60fb      	str	r3, [r7, #12]
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	687a      	ldr	r2, [r7, #4]
 8003526:	429a      	cmp	r2, r3
 8003528:	d8f7      	bhi.n	800351a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	68ba      	ldr	r2, [r7, #8]
 8003534:	4413      	add	r3, r2
 8003536:	687a      	ldr	r2, [r7, #4]
 8003538:	429a      	cmp	r2, r3
 800353a:	d108      	bne.n	800354e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	685a      	ldr	r2, [r3, #4]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	441a      	add	r2, r3
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	68ba      	ldr	r2, [r7, #8]
 8003558:	441a      	add	r2, r3
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	429a      	cmp	r2, r3
 8003560:	d118      	bne.n	8003594 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	4b15      	ldr	r3, [pc, #84]	; (80035bc <prvInsertBlockIntoFreeList+0xb0>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	429a      	cmp	r2, r3
 800356c:	d00d      	beq.n	800358a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	685a      	ldr	r2, [r3, #4]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	441a      	add	r2, r3
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	681a      	ldr	r2, [r3, #0]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	601a      	str	r2, [r3, #0]
 8003588:	e008      	b.n	800359c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800358a:	4b0c      	ldr	r3, [pc, #48]	; (80035bc <prvInsertBlockIntoFreeList+0xb0>)
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	601a      	str	r2, [r3, #0]
 8003592:	e003      	b.n	800359c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800359c:	68fa      	ldr	r2, [r7, #12]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	429a      	cmp	r2, r3
 80035a2:	d002      	beq.n	80035aa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	687a      	ldr	r2, [r7, #4]
 80035a8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80035aa:	bf00      	nop
 80035ac:	3714      	adds	r7, #20
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop
 80035b8:	20004350 	.word	0x20004350
 80035bc:	20004358 	.word	0x20004358

080035c0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	f103 0208 	add.w	r2, r3, #8
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	f04f 32ff 	mov.w	r2, #4294967295
 80035d8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	f103 0208 	add.w	r2, r3, #8
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	f103 0208 	add.w	r2, r3, #8
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2200      	movs	r2, #0
 80035f2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80035f4:	bf00      	nop
 80035f6:	370c      	adds	r7, #12
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr

08003600 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003600:	b480      	push	{r7}
 8003602:	b083      	sub	sp, #12
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2200      	movs	r2, #0
 800360c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800360e:	bf00      	nop
 8003610:	370c      	adds	r7, #12
 8003612:	46bd      	mov	sp, r7
 8003614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003618:	4770      	bx	lr

0800361a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800361a:	b480      	push	{r7}
 800361c:	b085      	sub	sp, #20
 800361e:	af00      	add	r7, sp, #0
 8003620:	6078      	str	r0, [r7, #4]
 8003622:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	68fa      	ldr	r2, [r7, #12]
 800362e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	689a      	ldr	r2, [r3, #8]
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	683a      	ldr	r2, [r7, #0]
 800363e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	683a      	ldr	r2, [r7, #0]
 8003644:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	687a      	ldr	r2, [r7, #4]
 800364a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	1c5a      	adds	r2, r3, #1
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	601a      	str	r2, [r3, #0]
}
 8003656:	bf00      	nop
 8003658:	3714      	adds	r7, #20
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr

08003662 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003662:	b480      	push	{r7}
 8003664:	b085      	sub	sp, #20
 8003666:	af00      	add	r7, sp, #0
 8003668:	6078      	str	r0, [r7, #4]
 800366a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003678:	d103      	bne.n	8003682 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	691b      	ldr	r3, [r3, #16]
 800367e:	60fb      	str	r3, [r7, #12]
 8003680:	e00c      	b.n	800369c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	3308      	adds	r3, #8
 8003686:	60fb      	str	r3, [r7, #12]
 8003688:	e002      	b.n	8003690 <vListInsert+0x2e>
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	60fb      	str	r3, [r7, #12]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	68ba      	ldr	r2, [r7, #8]
 8003698:	429a      	cmp	r2, r3
 800369a:	d2f6      	bcs.n	800368a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	685a      	ldr	r2, [r3, #4]
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	683a      	ldr	r2, [r7, #0]
 80036aa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	68fa      	ldr	r2, [r7, #12]
 80036b0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	683a      	ldr	r2, [r7, #0]
 80036b6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	687a      	ldr	r2, [r7, #4]
 80036bc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	1c5a      	adds	r2, r3, #1
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	601a      	str	r2, [r3, #0]
}
 80036c8:	bf00      	nop
 80036ca:	3714      	adds	r7, #20
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr

080036d4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80036d4:	b480      	push	{r7}
 80036d6:	b085      	sub	sp, #20
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	691b      	ldr	r3, [r3, #16]
 80036e0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	687a      	ldr	r2, [r7, #4]
 80036e8:	6892      	ldr	r2, [r2, #8]
 80036ea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	687a      	ldr	r2, [r7, #4]
 80036f2:	6852      	ldr	r2, [r2, #4]
 80036f4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	687a      	ldr	r2, [r7, #4]
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d103      	bne.n	8003708 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	689a      	ldr	r2, [r3, #8]
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2200      	movs	r2, #0
 800370c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	1e5a      	subs	r2, r3, #1
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
}
 800371c:	4618      	mov	r0, r3
 800371e:	3714      	adds	r7, #20
 8003720:	46bd      	mov	sp, r7
 8003722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003726:	4770      	bx	lr

08003728 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003728:	b480      	push	{r7}
 800372a:	b085      	sub	sp, #20
 800372c:	af00      	add	r7, sp, #0
 800372e:	60f8      	str	r0, [r7, #12]
 8003730:	60b9      	str	r1, [r7, #8]
 8003732:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	3b04      	subs	r3, #4
 8003738:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003740:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	3b04      	subs	r3, #4
 8003746:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	f023 0201 	bic.w	r2, r3, #1
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	3b04      	subs	r3, #4
 8003756:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003758:	4a0c      	ldr	r2, [pc, #48]	; (800378c <pxPortInitialiseStack+0x64>)
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	3b14      	subs	r3, #20
 8003762:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003764:	687a      	ldr	r2, [r7, #4]
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	3b04      	subs	r3, #4
 800376e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	f06f 0202 	mvn.w	r2, #2
 8003776:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	3b20      	subs	r3, #32
 800377c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800377e:	68fb      	ldr	r3, [r7, #12]
}
 8003780:	4618      	mov	r0, r3
 8003782:	3714      	adds	r7, #20
 8003784:	46bd      	mov	sp, r7
 8003786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378a:	4770      	bx	lr
 800378c:	08003791 	.word	0x08003791

08003790 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003790:	b480      	push	{r7}
 8003792:	b085      	sub	sp, #20
 8003794:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003796:	2300      	movs	r3, #0
 8003798:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800379a:	4b12      	ldr	r3, [pc, #72]	; (80037e4 <prvTaskExitError+0x54>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037a2:	d00a      	beq.n	80037ba <prvTaskExitError+0x2a>
	__asm volatile
 80037a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037a8:	f383 8811 	msr	BASEPRI, r3
 80037ac:	f3bf 8f6f 	isb	sy
 80037b0:	f3bf 8f4f 	dsb	sy
 80037b4:	60fb      	str	r3, [r7, #12]
}
 80037b6:	bf00      	nop
 80037b8:	e7fe      	b.n	80037b8 <prvTaskExitError+0x28>
	__asm volatile
 80037ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037be:	f383 8811 	msr	BASEPRI, r3
 80037c2:	f3bf 8f6f 	isb	sy
 80037c6:	f3bf 8f4f 	dsb	sy
 80037ca:	60bb      	str	r3, [r7, #8]
}
 80037cc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80037ce:	bf00      	nop
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d0fc      	beq.n	80037d0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80037d6:	bf00      	nop
 80037d8:	bf00      	nop
 80037da:	3714      	adds	r7, #20
 80037dc:	46bd      	mov	sp, r7
 80037de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e2:	4770      	bx	lr
 80037e4:	2000000c 	.word	0x2000000c
	...

080037f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80037f0:	4b07      	ldr	r3, [pc, #28]	; (8003810 <pxCurrentTCBConst2>)
 80037f2:	6819      	ldr	r1, [r3, #0]
 80037f4:	6808      	ldr	r0, [r1, #0]
 80037f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037fa:	f380 8809 	msr	PSP, r0
 80037fe:	f3bf 8f6f 	isb	sy
 8003802:	f04f 0000 	mov.w	r0, #0
 8003806:	f380 8811 	msr	BASEPRI, r0
 800380a:	4770      	bx	lr
 800380c:	f3af 8000 	nop.w

08003810 <pxCurrentTCBConst2>:
 8003810:	20004378 	.word	0x20004378
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003814:	bf00      	nop
 8003816:	bf00      	nop

08003818 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003818:	4808      	ldr	r0, [pc, #32]	; (800383c <prvPortStartFirstTask+0x24>)
 800381a:	6800      	ldr	r0, [r0, #0]
 800381c:	6800      	ldr	r0, [r0, #0]
 800381e:	f380 8808 	msr	MSP, r0
 8003822:	f04f 0000 	mov.w	r0, #0
 8003826:	f380 8814 	msr	CONTROL, r0
 800382a:	b662      	cpsie	i
 800382c:	b661      	cpsie	f
 800382e:	f3bf 8f4f 	dsb	sy
 8003832:	f3bf 8f6f 	isb	sy
 8003836:	df00      	svc	0
 8003838:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800383a:	bf00      	nop
 800383c:	e000ed08 	.word	0xe000ed08

08003840 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b086      	sub	sp, #24
 8003844:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003846:	4b46      	ldr	r3, [pc, #280]	; (8003960 <xPortStartScheduler+0x120>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4a46      	ldr	r2, [pc, #280]	; (8003964 <xPortStartScheduler+0x124>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d10a      	bne.n	8003866 <xPortStartScheduler+0x26>
	__asm volatile
 8003850:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003854:	f383 8811 	msr	BASEPRI, r3
 8003858:	f3bf 8f6f 	isb	sy
 800385c:	f3bf 8f4f 	dsb	sy
 8003860:	613b      	str	r3, [r7, #16]
}
 8003862:	bf00      	nop
 8003864:	e7fe      	b.n	8003864 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003866:	4b3e      	ldr	r3, [pc, #248]	; (8003960 <xPortStartScheduler+0x120>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a3f      	ldr	r2, [pc, #252]	; (8003968 <xPortStartScheduler+0x128>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d10a      	bne.n	8003886 <xPortStartScheduler+0x46>
	__asm volatile
 8003870:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003874:	f383 8811 	msr	BASEPRI, r3
 8003878:	f3bf 8f6f 	isb	sy
 800387c:	f3bf 8f4f 	dsb	sy
 8003880:	60fb      	str	r3, [r7, #12]
}
 8003882:	bf00      	nop
 8003884:	e7fe      	b.n	8003884 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003886:	4b39      	ldr	r3, [pc, #228]	; (800396c <xPortStartScheduler+0x12c>)
 8003888:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	781b      	ldrb	r3, [r3, #0]
 800388e:	b2db      	uxtb	r3, r3
 8003890:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	22ff      	movs	r2, #255	; 0xff
 8003896:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	781b      	ldrb	r3, [r3, #0]
 800389c:	b2db      	uxtb	r3, r3
 800389e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80038a0:	78fb      	ldrb	r3, [r7, #3]
 80038a2:	b2db      	uxtb	r3, r3
 80038a4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80038a8:	b2da      	uxtb	r2, r3
 80038aa:	4b31      	ldr	r3, [pc, #196]	; (8003970 <xPortStartScheduler+0x130>)
 80038ac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80038ae:	4b31      	ldr	r3, [pc, #196]	; (8003974 <xPortStartScheduler+0x134>)
 80038b0:	2207      	movs	r2, #7
 80038b2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80038b4:	e009      	b.n	80038ca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80038b6:	4b2f      	ldr	r3, [pc, #188]	; (8003974 <xPortStartScheduler+0x134>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	3b01      	subs	r3, #1
 80038bc:	4a2d      	ldr	r2, [pc, #180]	; (8003974 <xPortStartScheduler+0x134>)
 80038be:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80038c0:	78fb      	ldrb	r3, [r7, #3]
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	005b      	lsls	r3, r3, #1
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80038ca:	78fb      	ldrb	r3, [r7, #3]
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038d2:	2b80      	cmp	r3, #128	; 0x80
 80038d4:	d0ef      	beq.n	80038b6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80038d6:	4b27      	ldr	r3, [pc, #156]	; (8003974 <xPortStartScheduler+0x134>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f1c3 0307 	rsb	r3, r3, #7
 80038de:	2b04      	cmp	r3, #4
 80038e0:	d00a      	beq.n	80038f8 <xPortStartScheduler+0xb8>
	__asm volatile
 80038e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038e6:	f383 8811 	msr	BASEPRI, r3
 80038ea:	f3bf 8f6f 	isb	sy
 80038ee:	f3bf 8f4f 	dsb	sy
 80038f2:	60bb      	str	r3, [r7, #8]
}
 80038f4:	bf00      	nop
 80038f6:	e7fe      	b.n	80038f6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80038f8:	4b1e      	ldr	r3, [pc, #120]	; (8003974 <xPortStartScheduler+0x134>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	021b      	lsls	r3, r3, #8
 80038fe:	4a1d      	ldr	r2, [pc, #116]	; (8003974 <xPortStartScheduler+0x134>)
 8003900:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003902:	4b1c      	ldr	r3, [pc, #112]	; (8003974 <xPortStartScheduler+0x134>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800390a:	4a1a      	ldr	r2, [pc, #104]	; (8003974 <xPortStartScheduler+0x134>)
 800390c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	b2da      	uxtb	r2, r3
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003916:	4b18      	ldr	r3, [pc, #96]	; (8003978 <xPortStartScheduler+0x138>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a17      	ldr	r2, [pc, #92]	; (8003978 <xPortStartScheduler+0x138>)
 800391c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003920:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003922:	4b15      	ldr	r3, [pc, #84]	; (8003978 <xPortStartScheduler+0x138>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a14      	ldr	r2, [pc, #80]	; (8003978 <xPortStartScheduler+0x138>)
 8003928:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800392c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800392e:	f000 f8dd 	bl	8003aec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003932:	4b12      	ldr	r3, [pc, #72]	; (800397c <xPortStartScheduler+0x13c>)
 8003934:	2200      	movs	r2, #0
 8003936:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8003938:	f000 f8fc 	bl	8003b34 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800393c:	4b10      	ldr	r3, [pc, #64]	; (8003980 <xPortStartScheduler+0x140>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a0f      	ldr	r2, [pc, #60]	; (8003980 <xPortStartScheduler+0x140>)
 8003942:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003946:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003948:	f7ff ff66 	bl	8003818 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800394c:	f001 f9da 	bl	8004d04 <vTaskSwitchContext>
	prvTaskExitError();
 8003950:	f7ff ff1e 	bl	8003790 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003954:	2300      	movs	r3, #0
}
 8003956:	4618      	mov	r0, r3
 8003958:	3718      	adds	r7, #24
 800395a:	46bd      	mov	sp, r7
 800395c:	bd80      	pop	{r7, pc}
 800395e:	bf00      	nop
 8003960:	e000ed00 	.word	0xe000ed00
 8003964:	410fc271 	.word	0x410fc271
 8003968:	410fc270 	.word	0x410fc270
 800396c:	e000e400 	.word	0xe000e400
 8003970:	20004370 	.word	0x20004370
 8003974:	20004374 	.word	0x20004374
 8003978:	e000ed20 	.word	0xe000ed20
 800397c:	2000000c 	.word	0x2000000c
 8003980:	e000ef34 	.word	0xe000ef34

08003984 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003984:	b480      	push	{r7}
 8003986:	b083      	sub	sp, #12
 8003988:	af00      	add	r7, sp, #0
	__asm volatile
 800398a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800398e:	f383 8811 	msr	BASEPRI, r3
 8003992:	f3bf 8f6f 	isb	sy
 8003996:	f3bf 8f4f 	dsb	sy
 800399a:	607b      	str	r3, [r7, #4]
}
 800399c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800399e:	4b0f      	ldr	r3, [pc, #60]	; (80039dc <vPortEnterCritical+0x58>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	3301      	adds	r3, #1
 80039a4:	4a0d      	ldr	r2, [pc, #52]	; (80039dc <vPortEnterCritical+0x58>)
 80039a6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80039a8:	4b0c      	ldr	r3, [pc, #48]	; (80039dc <vPortEnterCritical+0x58>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d10f      	bne.n	80039d0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80039b0:	4b0b      	ldr	r3, [pc, #44]	; (80039e0 <vPortEnterCritical+0x5c>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d00a      	beq.n	80039d0 <vPortEnterCritical+0x4c>
	__asm volatile
 80039ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039be:	f383 8811 	msr	BASEPRI, r3
 80039c2:	f3bf 8f6f 	isb	sy
 80039c6:	f3bf 8f4f 	dsb	sy
 80039ca:	603b      	str	r3, [r7, #0]
}
 80039cc:	bf00      	nop
 80039ce:	e7fe      	b.n	80039ce <vPortEnterCritical+0x4a>
	}
}
 80039d0:	bf00      	nop
 80039d2:	370c      	adds	r7, #12
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr
 80039dc:	2000000c 	.word	0x2000000c
 80039e0:	e000ed04 	.word	0xe000ed04

080039e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80039e4:	b480      	push	{r7}
 80039e6:	b083      	sub	sp, #12
 80039e8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80039ea:	4b12      	ldr	r3, [pc, #72]	; (8003a34 <vPortExitCritical+0x50>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d10a      	bne.n	8003a08 <vPortExitCritical+0x24>
	__asm volatile
 80039f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039f6:	f383 8811 	msr	BASEPRI, r3
 80039fa:	f3bf 8f6f 	isb	sy
 80039fe:	f3bf 8f4f 	dsb	sy
 8003a02:	607b      	str	r3, [r7, #4]
}
 8003a04:	bf00      	nop
 8003a06:	e7fe      	b.n	8003a06 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003a08:	4b0a      	ldr	r3, [pc, #40]	; (8003a34 <vPortExitCritical+0x50>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	3b01      	subs	r3, #1
 8003a0e:	4a09      	ldr	r2, [pc, #36]	; (8003a34 <vPortExitCritical+0x50>)
 8003a10:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003a12:	4b08      	ldr	r3, [pc, #32]	; (8003a34 <vPortExitCritical+0x50>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d105      	bne.n	8003a26 <vPortExitCritical+0x42>
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003a24:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003a26:	bf00      	nop
 8003a28:	370c      	adds	r7, #12
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr
 8003a32:	bf00      	nop
 8003a34:	2000000c 	.word	0x2000000c
	...

08003a40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003a40:	f3ef 8009 	mrs	r0, PSP
 8003a44:	f3bf 8f6f 	isb	sy
 8003a48:	4b15      	ldr	r3, [pc, #84]	; (8003aa0 <pxCurrentTCBConst>)
 8003a4a:	681a      	ldr	r2, [r3, #0]
 8003a4c:	f01e 0f10 	tst.w	lr, #16
 8003a50:	bf08      	it	eq
 8003a52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003a56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a5a:	6010      	str	r0, [r2, #0]
 8003a5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003a60:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003a64:	f380 8811 	msr	BASEPRI, r0
 8003a68:	f3bf 8f4f 	dsb	sy
 8003a6c:	f3bf 8f6f 	isb	sy
 8003a70:	f001 f948 	bl	8004d04 <vTaskSwitchContext>
 8003a74:	f04f 0000 	mov.w	r0, #0
 8003a78:	f380 8811 	msr	BASEPRI, r0
 8003a7c:	bc09      	pop	{r0, r3}
 8003a7e:	6819      	ldr	r1, [r3, #0]
 8003a80:	6808      	ldr	r0, [r1, #0]
 8003a82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a86:	f01e 0f10 	tst.w	lr, #16
 8003a8a:	bf08      	it	eq
 8003a8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003a90:	f380 8809 	msr	PSP, r0
 8003a94:	f3bf 8f6f 	isb	sy
 8003a98:	4770      	bx	lr
 8003a9a:	bf00      	nop
 8003a9c:	f3af 8000 	nop.w

08003aa0 <pxCurrentTCBConst>:
 8003aa0:	20004378 	.word	0x20004378
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003aa4:	bf00      	nop
 8003aa6:	bf00      	nop

08003aa8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b082      	sub	sp, #8
 8003aac:	af00      	add	r7, sp, #0
	__asm volatile
 8003aae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ab2:	f383 8811 	msr	BASEPRI, r3
 8003ab6:	f3bf 8f6f 	isb	sy
 8003aba:	f3bf 8f4f 	dsb	sy
 8003abe:	607b      	str	r3, [r7, #4]
}
 8003ac0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003ac2:	f001 f865 	bl	8004b90 <xTaskIncrementTick>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d003      	beq.n	8003ad4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003acc:	4b06      	ldr	r3, [pc, #24]	; (8003ae8 <xPortSysTickHandler+0x40>)
 8003ace:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ad2:	601a      	str	r2, [r3, #0]
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	f383 8811 	msr	BASEPRI, r3
}
 8003ade:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003ae0:	bf00      	nop
 8003ae2:	3708      	adds	r7, #8
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}
 8003ae8:	e000ed04 	.word	0xe000ed04

08003aec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003aec:	b480      	push	{r7}
 8003aee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003af0:	4b0b      	ldr	r3, [pc, #44]	; (8003b20 <vPortSetupTimerInterrupt+0x34>)
 8003af2:	2200      	movs	r2, #0
 8003af4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003af6:	4b0b      	ldr	r3, [pc, #44]	; (8003b24 <vPortSetupTimerInterrupt+0x38>)
 8003af8:	2200      	movs	r2, #0
 8003afa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003afc:	4b0a      	ldr	r3, [pc, #40]	; (8003b28 <vPortSetupTimerInterrupt+0x3c>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a0a      	ldr	r2, [pc, #40]	; (8003b2c <vPortSetupTimerInterrupt+0x40>)
 8003b02:	fba2 2303 	umull	r2, r3, r2, r3
 8003b06:	099b      	lsrs	r3, r3, #6
 8003b08:	4a09      	ldr	r2, [pc, #36]	; (8003b30 <vPortSetupTimerInterrupt+0x44>)
 8003b0a:	3b01      	subs	r3, #1
 8003b0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003b0e:	4b04      	ldr	r3, [pc, #16]	; (8003b20 <vPortSetupTimerInterrupt+0x34>)
 8003b10:	2207      	movs	r2, #7
 8003b12:	601a      	str	r2, [r3, #0]
}
 8003b14:	bf00      	nop
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr
 8003b1e:	bf00      	nop
 8003b20:	e000e010 	.word	0xe000e010
 8003b24:	e000e018 	.word	0xe000e018
 8003b28:	20000000 	.word	0x20000000
 8003b2c:	10624dd3 	.word	0x10624dd3
 8003b30:	e000e014 	.word	0xe000e014

08003b34 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003b34:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003b44 <vPortEnableVFP+0x10>
 8003b38:	6801      	ldr	r1, [r0, #0]
 8003b3a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003b3e:	6001      	str	r1, [r0, #0]
 8003b40:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003b42:	bf00      	nop
 8003b44:	e000ed88 	.word	0xe000ed88

08003b48 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8003b48:	b480      	push	{r7}
 8003b4a:	b085      	sub	sp, #20
 8003b4c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8003b4e:	f3ef 8305 	mrs	r3, IPSR
 8003b52:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2b0f      	cmp	r3, #15
 8003b58:	d914      	bls.n	8003b84 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8003b5a:	4a17      	ldr	r2, [pc, #92]	; (8003bb8 <vPortValidateInterruptPriority+0x70>)
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	4413      	add	r3, r2
 8003b60:	781b      	ldrb	r3, [r3, #0]
 8003b62:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003b64:	4b15      	ldr	r3, [pc, #84]	; (8003bbc <vPortValidateInterruptPriority+0x74>)
 8003b66:	781b      	ldrb	r3, [r3, #0]
 8003b68:	7afa      	ldrb	r2, [r7, #11]
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d20a      	bcs.n	8003b84 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8003b6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b72:	f383 8811 	msr	BASEPRI, r3
 8003b76:	f3bf 8f6f 	isb	sy
 8003b7a:	f3bf 8f4f 	dsb	sy
 8003b7e:	607b      	str	r3, [r7, #4]
}
 8003b80:	bf00      	nop
 8003b82:	e7fe      	b.n	8003b82 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003b84:	4b0e      	ldr	r3, [pc, #56]	; (8003bc0 <vPortValidateInterruptPriority+0x78>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003b8c:	4b0d      	ldr	r3, [pc, #52]	; (8003bc4 <vPortValidateInterruptPriority+0x7c>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	429a      	cmp	r2, r3
 8003b92:	d90a      	bls.n	8003baa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8003b94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b98:	f383 8811 	msr	BASEPRI, r3
 8003b9c:	f3bf 8f6f 	isb	sy
 8003ba0:	f3bf 8f4f 	dsb	sy
 8003ba4:	603b      	str	r3, [r7, #0]
}
 8003ba6:	bf00      	nop
 8003ba8:	e7fe      	b.n	8003ba8 <vPortValidateInterruptPriority+0x60>
	}
 8003baa:	bf00      	nop
 8003bac:	3714      	adds	r7, #20
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb4:	4770      	bx	lr
 8003bb6:	bf00      	nop
 8003bb8:	e000e3f0 	.word	0xe000e3f0
 8003bbc:	20004370 	.word	0x20004370
 8003bc0:	e000ed0c 	.word	0xe000ed0c
 8003bc4:	20004374 	.word	0x20004374

08003bc8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b084      	sub	sp, #16
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
 8003bd0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d10a      	bne.n	8003bf2 <xQueueGenericReset+0x2a>
	__asm volatile
 8003bdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003be0:	f383 8811 	msr	BASEPRI, r3
 8003be4:	f3bf 8f6f 	isb	sy
 8003be8:	f3bf 8f4f 	dsb	sy
 8003bec:	60bb      	str	r3, [r7, #8]
}
 8003bee:	bf00      	nop
 8003bf0:	e7fe      	b.n	8003bf0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003bf2:	f7ff fec7 	bl	8003984 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bfe:	68f9      	ldr	r1, [r7, #12]
 8003c00:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003c02:	fb01 f303 	mul.w	r3, r1, r3
 8003c06:	441a      	add	r2, r3
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681a      	ldr	r2, [r3, #0]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c22:	3b01      	subs	r3, #1
 8003c24:	68f9      	ldr	r1, [r7, #12]
 8003c26:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003c28:	fb01 f303 	mul.w	r3, r1, r3
 8003c2c:	441a      	add	r2, r3
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	22ff      	movs	r2, #255	; 0xff
 8003c36:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	22ff      	movs	r2, #255	; 0xff
 8003c3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d114      	bne.n	8003c72 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	691b      	ldr	r3, [r3, #16]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d01a      	beq.n	8003c86 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	3310      	adds	r3, #16
 8003c54:	4618      	mov	r0, r3
 8003c56:	f001 f903 	bl	8004e60 <xTaskRemoveFromEventList>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d012      	beq.n	8003c86 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003c60:	4b0c      	ldr	r3, [pc, #48]	; (8003c94 <xQueueGenericReset+0xcc>)
 8003c62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c66:	601a      	str	r2, [r3, #0]
 8003c68:	f3bf 8f4f 	dsb	sy
 8003c6c:	f3bf 8f6f 	isb	sy
 8003c70:	e009      	b.n	8003c86 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	3310      	adds	r3, #16
 8003c76:	4618      	mov	r0, r3
 8003c78:	f7ff fca2 	bl	80035c0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	3324      	adds	r3, #36	; 0x24
 8003c80:	4618      	mov	r0, r3
 8003c82:	f7ff fc9d 	bl	80035c0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003c86:	f7ff fead 	bl	80039e4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003c8a:	2301      	movs	r3, #1
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	3710      	adds	r7, #16
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}
 8003c94:	e000ed04 	.word	0xe000ed04

08003c98 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b08e      	sub	sp, #56	; 0x38
 8003c9c:	af02      	add	r7, sp, #8
 8003c9e:	60f8      	str	r0, [r7, #12]
 8003ca0:	60b9      	str	r1, [r7, #8]
 8003ca2:	607a      	str	r2, [r7, #4]
 8003ca4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d10a      	bne.n	8003cc2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8003cac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cb0:	f383 8811 	msr	BASEPRI, r3
 8003cb4:	f3bf 8f6f 	isb	sy
 8003cb8:	f3bf 8f4f 	dsb	sy
 8003cbc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003cbe:	bf00      	nop
 8003cc0:	e7fe      	b.n	8003cc0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d10a      	bne.n	8003cde <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8003cc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ccc:	f383 8811 	msr	BASEPRI, r3
 8003cd0:	f3bf 8f6f 	isb	sy
 8003cd4:	f3bf 8f4f 	dsb	sy
 8003cd8:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003cda:	bf00      	nop
 8003cdc:	e7fe      	b.n	8003cdc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d002      	beq.n	8003cea <xQueueGenericCreateStatic+0x52>
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d001      	beq.n	8003cee <xQueueGenericCreateStatic+0x56>
 8003cea:	2301      	movs	r3, #1
 8003cec:	e000      	b.n	8003cf0 <xQueueGenericCreateStatic+0x58>
 8003cee:	2300      	movs	r3, #0
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d10a      	bne.n	8003d0a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8003cf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cf8:	f383 8811 	msr	BASEPRI, r3
 8003cfc:	f3bf 8f6f 	isb	sy
 8003d00:	f3bf 8f4f 	dsb	sy
 8003d04:	623b      	str	r3, [r7, #32]
}
 8003d06:	bf00      	nop
 8003d08:	e7fe      	b.n	8003d08 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d102      	bne.n	8003d16 <xQueueGenericCreateStatic+0x7e>
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d101      	bne.n	8003d1a <xQueueGenericCreateStatic+0x82>
 8003d16:	2301      	movs	r3, #1
 8003d18:	e000      	b.n	8003d1c <xQueueGenericCreateStatic+0x84>
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d10a      	bne.n	8003d36 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8003d20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d24:	f383 8811 	msr	BASEPRI, r3
 8003d28:	f3bf 8f6f 	isb	sy
 8003d2c:	f3bf 8f4f 	dsb	sy
 8003d30:	61fb      	str	r3, [r7, #28]
}
 8003d32:	bf00      	nop
 8003d34:	e7fe      	b.n	8003d34 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003d36:	2350      	movs	r3, #80	; 0x50
 8003d38:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003d3a:	697b      	ldr	r3, [r7, #20]
 8003d3c:	2b50      	cmp	r3, #80	; 0x50
 8003d3e:	d00a      	beq.n	8003d56 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8003d40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d44:	f383 8811 	msr	BASEPRI, r3
 8003d48:	f3bf 8f6f 	isb	sy
 8003d4c:	f3bf 8f4f 	dsb	sy
 8003d50:	61bb      	str	r3, [r7, #24]
}
 8003d52:	bf00      	nop
 8003d54:	e7fe      	b.n	8003d54 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003d56:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8003d5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d00d      	beq.n	8003d7e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003d62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d64:	2201      	movs	r2, #1
 8003d66:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003d6a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8003d6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d70:	9300      	str	r3, [sp, #0]
 8003d72:	4613      	mov	r3, r2
 8003d74:	687a      	ldr	r2, [r7, #4]
 8003d76:	68b9      	ldr	r1, [r7, #8]
 8003d78:	68f8      	ldr	r0, [r7, #12]
 8003d7a:	f000 f805 	bl	8003d88 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003d7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3730      	adds	r7, #48	; 0x30
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}

08003d88 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	60f8      	str	r0, [r7, #12]
 8003d90:	60b9      	str	r1, [r7, #8]
 8003d92:	607a      	str	r2, [r7, #4]
 8003d94:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d103      	bne.n	8003da4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003d9c:	69bb      	ldr	r3, [r7, #24]
 8003d9e:	69ba      	ldr	r2, [r7, #24]
 8003da0:	601a      	str	r2, [r3, #0]
 8003da2:	e002      	b.n	8003daa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003da4:	69bb      	ldr	r3, [r7, #24]
 8003da6:	687a      	ldr	r2, [r7, #4]
 8003da8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003daa:	69bb      	ldr	r3, [r7, #24]
 8003dac:	68fa      	ldr	r2, [r7, #12]
 8003dae:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003db0:	69bb      	ldr	r3, [r7, #24]
 8003db2:	68ba      	ldr	r2, [r7, #8]
 8003db4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003db6:	2101      	movs	r1, #1
 8003db8:	69b8      	ldr	r0, [r7, #24]
 8003dba:	f7ff ff05 	bl	8003bc8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003dbe:	69bb      	ldr	r3, [r7, #24]
 8003dc0:	78fa      	ldrb	r2, [r7, #3]
 8003dc2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003dc6:	bf00      	nop
 8003dc8:	3710      	adds	r7, #16
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}
	...

08003dd0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b08e      	sub	sp, #56	; 0x38
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	60f8      	str	r0, [r7, #12]
 8003dd8:	60b9      	str	r1, [r7, #8]
 8003dda:	607a      	str	r2, [r7, #4]
 8003ddc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003dde:	2300      	movs	r3, #0
 8003de0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003de6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d10a      	bne.n	8003e02 <xQueueGenericSend+0x32>
	__asm volatile
 8003dec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003df0:	f383 8811 	msr	BASEPRI, r3
 8003df4:	f3bf 8f6f 	isb	sy
 8003df8:	f3bf 8f4f 	dsb	sy
 8003dfc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003dfe:	bf00      	nop
 8003e00:	e7fe      	b.n	8003e00 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d103      	bne.n	8003e10 <xQueueGenericSend+0x40>
 8003e08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d101      	bne.n	8003e14 <xQueueGenericSend+0x44>
 8003e10:	2301      	movs	r3, #1
 8003e12:	e000      	b.n	8003e16 <xQueueGenericSend+0x46>
 8003e14:	2300      	movs	r3, #0
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d10a      	bne.n	8003e30 <xQueueGenericSend+0x60>
	__asm volatile
 8003e1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e1e:	f383 8811 	msr	BASEPRI, r3
 8003e22:	f3bf 8f6f 	isb	sy
 8003e26:	f3bf 8f4f 	dsb	sy
 8003e2a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003e2c:	bf00      	nop
 8003e2e:	e7fe      	b.n	8003e2e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	2b02      	cmp	r3, #2
 8003e34:	d103      	bne.n	8003e3e <xQueueGenericSend+0x6e>
 8003e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d101      	bne.n	8003e42 <xQueueGenericSend+0x72>
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e000      	b.n	8003e44 <xQueueGenericSend+0x74>
 8003e42:	2300      	movs	r3, #0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d10a      	bne.n	8003e5e <xQueueGenericSend+0x8e>
	__asm volatile
 8003e48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e4c:	f383 8811 	msr	BASEPRI, r3
 8003e50:	f3bf 8f6f 	isb	sy
 8003e54:	f3bf 8f4f 	dsb	sy
 8003e58:	623b      	str	r3, [r7, #32]
}
 8003e5a:	bf00      	nop
 8003e5c:	e7fe      	b.n	8003e5c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003e5e:	f001 f9bd 	bl	80051dc <xTaskGetSchedulerState>
 8003e62:	4603      	mov	r3, r0
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d102      	bne.n	8003e6e <xQueueGenericSend+0x9e>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d101      	bne.n	8003e72 <xQueueGenericSend+0xa2>
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e000      	b.n	8003e74 <xQueueGenericSend+0xa4>
 8003e72:	2300      	movs	r3, #0
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d10a      	bne.n	8003e8e <xQueueGenericSend+0xbe>
	__asm volatile
 8003e78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e7c:	f383 8811 	msr	BASEPRI, r3
 8003e80:	f3bf 8f6f 	isb	sy
 8003e84:	f3bf 8f4f 	dsb	sy
 8003e88:	61fb      	str	r3, [r7, #28]
}
 8003e8a:	bf00      	nop
 8003e8c:	e7fe      	b.n	8003e8c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003e8e:	f7ff fd79 	bl	8003984 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e9a:	429a      	cmp	r2, r3
 8003e9c:	d302      	bcc.n	8003ea4 <xQueueGenericSend+0xd4>
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	2b02      	cmp	r3, #2
 8003ea2:	d129      	bne.n	8003ef8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003ea4:	683a      	ldr	r2, [r7, #0]
 8003ea6:	68b9      	ldr	r1, [r7, #8]
 8003ea8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003eaa:	f000 fa0b 	bl	80042c4 <prvCopyDataToQueue>
 8003eae:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003eb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d010      	beq.n	8003eda <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003eb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eba:	3324      	adds	r3, #36	; 0x24
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	f000 ffcf 	bl	8004e60 <xTaskRemoveFromEventList>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d013      	beq.n	8003ef0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003ec8:	4b3f      	ldr	r3, [pc, #252]	; (8003fc8 <xQueueGenericSend+0x1f8>)
 8003eca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ece:	601a      	str	r2, [r3, #0]
 8003ed0:	f3bf 8f4f 	dsb	sy
 8003ed4:	f3bf 8f6f 	isb	sy
 8003ed8:	e00a      	b.n	8003ef0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003eda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d007      	beq.n	8003ef0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003ee0:	4b39      	ldr	r3, [pc, #228]	; (8003fc8 <xQueueGenericSend+0x1f8>)
 8003ee2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ee6:	601a      	str	r2, [r3, #0]
 8003ee8:	f3bf 8f4f 	dsb	sy
 8003eec:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003ef0:	f7ff fd78 	bl	80039e4 <vPortExitCritical>
				return pdPASS;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e063      	b.n	8003fc0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d103      	bne.n	8003f06 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003efe:	f7ff fd71 	bl	80039e4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003f02:	2300      	movs	r3, #0
 8003f04:	e05c      	b.n	8003fc0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003f06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d106      	bne.n	8003f1a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003f0c:	f107 0314 	add.w	r3, r7, #20
 8003f10:	4618      	mov	r0, r3
 8003f12:	f001 f809 	bl	8004f28 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003f16:	2301      	movs	r3, #1
 8003f18:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003f1a:	f7ff fd63 	bl	80039e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003f1e:	f000 fd7b 	bl	8004a18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003f22:	f7ff fd2f 	bl	8003984 <vPortEnterCritical>
 8003f26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f28:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003f2c:	b25b      	sxtb	r3, r3
 8003f2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f32:	d103      	bne.n	8003f3c <xQueueGenericSend+0x16c>
 8003f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f36:	2200      	movs	r2, #0
 8003f38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f3e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003f42:	b25b      	sxtb	r3, r3
 8003f44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f48:	d103      	bne.n	8003f52 <xQueueGenericSend+0x182>
 8003f4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003f52:	f7ff fd47 	bl	80039e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003f56:	1d3a      	adds	r2, r7, #4
 8003f58:	f107 0314 	add.w	r3, r7, #20
 8003f5c:	4611      	mov	r1, r2
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f000 fff8 	bl	8004f54 <xTaskCheckForTimeOut>
 8003f64:	4603      	mov	r3, r0
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d124      	bne.n	8003fb4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003f6a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003f6c:	f000 faa2 	bl	80044b4 <prvIsQueueFull>
 8003f70:	4603      	mov	r3, r0
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d018      	beq.n	8003fa8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003f76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f78:	3310      	adds	r3, #16
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	4611      	mov	r1, r2
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f000 ff1e 	bl	8004dc0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003f84:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003f86:	f000 fa2d 	bl	80043e4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003f8a:	f000 fd53 	bl	8004a34 <xTaskResumeAll>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	f47f af7c 	bne.w	8003e8e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8003f96:	4b0c      	ldr	r3, [pc, #48]	; (8003fc8 <xQueueGenericSend+0x1f8>)
 8003f98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f9c:	601a      	str	r2, [r3, #0]
 8003f9e:	f3bf 8f4f 	dsb	sy
 8003fa2:	f3bf 8f6f 	isb	sy
 8003fa6:	e772      	b.n	8003e8e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003fa8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003faa:	f000 fa1b 	bl	80043e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003fae:	f000 fd41 	bl	8004a34 <xTaskResumeAll>
 8003fb2:	e76c      	b.n	8003e8e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003fb4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003fb6:	f000 fa15 	bl	80043e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003fba:	f000 fd3b 	bl	8004a34 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003fbe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3738      	adds	r7, #56	; 0x38
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}
 8003fc8:	e000ed04 	.word	0xe000ed04

08003fcc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b090      	sub	sp, #64	; 0x40
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	60f8      	str	r0, [r7, #12]
 8003fd4:	60b9      	str	r1, [r7, #8]
 8003fd6:	607a      	str	r2, [r7, #4]
 8003fd8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8003fde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d10a      	bne.n	8003ffa <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8003fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fe8:	f383 8811 	msr	BASEPRI, r3
 8003fec:	f3bf 8f6f 	isb	sy
 8003ff0:	f3bf 8f4f 	dsb	sy
 8003ff4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003ff6:	bf00      	nop
 8003ff8:	e7fe      	b.n	8003ff8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d103      	bne.n	8004008 <xQueueGenericSendFromISR+0x3c>
 8004000:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004004:	2b00      	cmp	r3, #0
 8004006:	d101      	bne.n	800400c <xQueueGenericSendFromISR+0x40>
 8004008:	2301      	movs	r3, #1
 800400a:	e000      	b.n	800400e <xQueueGenericSendFromISR+0x42>
 800400c:	2300      	movs	r3, #0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d10a      	bne.n	8004028 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8004012:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004016:	f383 8811 	msr	BASEPRI, r3
 800401a:	f3bf 8f6f 	isb	sy
 800401e:	f3bf 8f4f 	dsb	sy
 8004022:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004024:	bf00      	nop
 8004026:	e7fe      	b.n	8004026 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	2b02      	cmp	r3, #2
 800402c:	d103      	bne.n	8004036 <xQueueGenericSendFromISR+0x6a>
 800402e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004030:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004032:	2b01      	cmp	r3, #1
 8004034:	d101      	bne.n	800403a <xQueueGenericSendFromISR+0x6e>
 8004036:	2301      	movs	r3, #1
 8004038:	e000      	b.n	800403c <xQueueGenericSendFromISR+0x70>
 800403a:	2300      	movs	r3, #0
 800403c:	2b00      	cmp	r3, #0
 800403e:	d10a      	bne.n	8004056 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004040:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004044:	f383 8811 	msr	BASEPRI, r3
 8004048:	f3bf 8f6f 	isb	sy
 800404c:	f3bf 8f4f 	dsb	sy
 8004050:	623b      	str	r3, [r7, #32]
}
 8004052:	bf00      	nop
 8004054:	e7fe      	b.n	8004054 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004056:	f7ff fd77 	bl	8003b48 <vPortValidateInterruptPriority>
	__asm volatile
 800405a:	f3ef 8211 	mrs	r2, BASEPRI
 800405e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004062:	f383 8811 	msr	BASEPRI, r3
 8004066:	f3bf 8f6f 	isb	sy
 800406a:	f3bf 8f4f 	dsb	sy
 800406e:	61fa      	str	r2, [r7, #28]
 8004070:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8004072:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004074:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004078:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800407a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800407c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800407e:	429a      	cmp	r2, r3
 8004080:	d302      	bcc.n	8004088 <xQueueGenericSendFromISR+0xbc>
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	2b02      	cmp	r3, #2
 8004086:	d12f      	bne.n	80040e8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004088:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800408a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800408e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004092:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004094:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004096:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004098:	683a      	ldr	r2, [r7, #0]
 800409a:	68b9      	ldr	r1, [r7, #8]
 800409c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800409e:	f000 f911 	bl	80042c4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80040a2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80040a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040aa:	d112      	bne.n	80040d2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80040ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d016      	beq.n	80040e2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80040b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040b6:	3324      	adds	r3, #36	; 0x24
 80040b8:	4618      	mov	r0, r3
 80040ba:	f000 fed1 	bl	8004e60 <xTaskRemoveFromEventList>
 80040be:	4603      	mov	r3, r0
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d00e      	beq.n	80040e2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d00b      	beq.n	80040e2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2201      	movs	r2, #1
 80040ce:	601a      	str	r2, [r3, #0]
 80040d0:	e007      	b.n	80040e2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80040d2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80040d6:	3301      	adds	r3, #1
 80040d8:	b2db      	uxtb	r3, r3
 80040da:	b25a      	sxtb	r2, r3
 80040dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80040e2:	2301      	movs	r3, #1
 80040e4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80040e6:	e001      	b.n	80040ec <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80040e8:	2300      	movs	r3, #0
 80040ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80040ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040ee:	617b      	str	r3, [r7, #20]
	__asm volatile
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	f383 8811 	msr	BASEPRI, r3
}
 80040f6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80040f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80040fa:	4618      	mov	r0, r3
 80040fc:	3740      	adds	r7, #64	; 0x40
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}
	...

08004104 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b08c      	sub	sp, #48	; 0x30
 8004108:	af00      	add	r7, sp, #0
 800410a:	60f8      	str	r0, [r7, #12]
 800410c:	60b9      	str	r1, [r7, #8]
 800410e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004110:	2300      	movs	r3, #0
 8004112:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004118:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800411a:	2b00      	cmp	r3, #0
 800411c:	d10a      	bne.n	8004134 <xQueueReceive+0x30>
	__asm volatile
 800411e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004122:	f383 8811 	msr	BASEPRI, r3
 8004126:	f3bf 8f6f 	isb	sy
 800412a:	f3bf 8f4f 	dsb	sy
 800412e:	623b      	str	r3, [r7, #32]
}
 8004130:	bf00      	nop
 8004132:	e7fe      	b.n	8004132 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d103      	bne.n	8004142 <xQueueReceive+0x3e>
 800413a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800413c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800413e:	2b00      	cmp	r3, #0
 8004140:	d101      	bne.n	8004146 <xQueueReceive+0x42>
 8004142:	2301      	movs	r3, #1
 8004144:	e000      	b.n	8004148 <xQueueReceive+0x44>
 8004146:	2300      	movs	r3, #0
 8004148:	2b00      	cmp	r3, #0
 800414a:	d10a      	bne.n	8004162 <xQueueReceive+0x5e>
	__asm volatile
 800414c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004150:	f383 8811 	msr	BASEPRI, r3
 8004154:	f3bf 8f6f 	isb	sy
 8004158:	f3bf 8f4f 	dsb	sy
 800415c:	61fb      	str	r3, [r7, #28]
}
 800415e:	bf00      	nop
 8004160:	e7fe      	b.n	8004160 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004162:	f001 f83b 	bl	80051dc <xTaskGetSchedulerState>
 8004166:	4603      	mov	r3, r0
 8004168:	2b00      	cmp	r3, #0
 800416a:	d102      	bne.n	8004172 <xQueueReceive+0x6e>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d101      	bne.n	8004176 <xQueueReceive+0x72>
 8004172:	2301      	movs	r3, #1
 8004174:	e000      	b.n	8004178 <xQueueReceive+0x74>
 8004176:	2300      	movs	r3, #0
 8004178:	2b00      	cmp	r3, #0
 800417a:	d10a      	bne.n	8004192 <xQueueReceive+0x8e>
	__asm volatile
 800417c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004180:	f383 8811 	msr	BASEPRI, r3
 8004184:	f3bf 8f6f 	isb	sy
 8004188:	f3bf 8f4f 	dsb	sy
 800418c:	61bb      	str	r3, [r7, #24]
}
 800418e:	bf00      	nop
 8004190:	e7fe      	b.n	8004190 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004192:	f7ff fbf7 	bl	8003984 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004196:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800419a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800419c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d01f      	beq.n	80041e2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80041a2:	68b9      	ldr	r1, [r7, #8]
 80041a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80041a6:	f000 f8f7 	bl	8004398 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80041aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ac:	1e5a      	subs	r2, r3, #1
 80041ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041b0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80041b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041b4:	691b      	ldr	r3, [r3, #16]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d00f      	beq.n	80041da <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80041ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041bc:	3310      	adds	r3, #16
 80041be:	4618      	mov	r0, r3
 80041c0:	f000 fe4e 	bl	8004e60 <xTaskRemoveFromEventList>
 80041c4:	4603      	mov	r3, r0
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d007      	beq.n	80041da <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80041ca:	4b3d      	ldr	r3, [pc, #244]	; (80042c0 <xQueueReceive+0x1bc>)
 80041cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041d0:	601a      	str	r2, [r3, #0]
 80041d2:	f3bf 8f4f 	dsb	sy
 80041d6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80041da:	f7ff fc03 	bl	80039e4 <vPortExitCritical>
				return pdPASS;
 80041de:	2301      	movs	r3, #1
 80041e0:	e069      	b.n	80042b6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d103      	bne.n	80041f0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80041e8:	f7ff fbfc 	bl	80039e4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80041ec:	2300      	movs	r3, #0
 80041ee:	e062      	b.n	80042b6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80041f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d106      	bne.n	8004204 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80041f6:	f107 0310 	add.w	r3, r7, #16
 80041fa:	4618      	mov	r0, r3
 80041fc:	f000 fe94 	bl	8004f28 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004200:	2301      	movs	r3, #1
 8004202:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004204:	f7ff fbee 	bl	80039e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004208:	f000 fc06 	bl	8004a18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800420c:	f7ff fbba 	bl	8003984 <vPortEnterCritical>
 8004210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004212:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004216:	b25b      	sxtb	r3, r3
 8004218:	f1b3 3fff 	cmp.w	r3, #4294967295
 800421c:	d103      	bne.n	8004226 <xQueueReceive+0x122>
 800421e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004220:	2200      	movs	r2, #0
 8004222:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004226:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004228:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800422c:	b25b      	sxtb	r3, r3
 800422e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004232:	d103      	bne.n	800423c <xQueueReceive+0x138>
 8004234:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004236:	2200      	movs	r2, #0
 8004238:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800423c:	f7ff fbd2 	bl	80039e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004240:	1d3a      	adds	r2, r7, #4
 8004242:	f107 0310 	add.w	r3, r7, #16
 8004246:	4611      	mov	r1, r2
 8004248:	4618      	mov	r0, r3
 800424a:	f000 fe83 	bl	8004f54 <xTaskCheckForTimeOut>
 800424e:	4603      	mov	r3, r0
 8004250:	2b00      	cmp	r3, #0
 8004252:	d123      	bne.n	800429c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004254:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004256:	f000 f917 	bl	8004488 <prvIsQueueEmpty>
 800425a:	4603      	mov	r3, r0
 800425c:	2b00      	cmp	r3, #0
 800425e:	d017      	beq.n	8004290 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004260:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004262:	3324      	adds	r3, #36	; 0x24
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	4611      	mov	r1, r2
 8004268:	4618      	mov	r0, r3
 800426a:	f000 fda9 	bl	8004dc0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800426e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004270:	f000 f8b8 	bl	80043e4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004274:	f000 fbde 	bl	8004a34 <xTaskResumeAll>
 8004278:	4603      	mov	r3, r0
 800427a:	2b00      	cmp	r3, #0
 800427c:	d189      	bne.n	8004192 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800427e:	4b10      	ldr	r3, [pc, #64]	; (80042c0 <xQueueReceive+0x1bc>)
 8004280:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004284:	601a      	str	r2, [r3, #0]
 8004286:	f3bf 8f4f 	dsb	sy
 800428a:	f3bf 8f6f 	isb	sy
 800428e:	e780      	b.n	8004192 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004290:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004292:	f000 f8a7 	bl	80043e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004296:	f000 fbcd 	bl	8004a34 <xTaskResumeAll>
 800429a:	e77a      	b.n	8004192 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800429c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800429e:	f000 f8a1 	bl	80043e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80042a2:	f000 fbc7 	bl	8004a34 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80042a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80042a8:	f000 f8ee 	bl	8004488 <prvIsQueueEmpty>
 80042ac:	4603      	mov	r3, r0
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	f43f af6f 	beq.w	8004192 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80042b4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3730      	adds	r7, #48	; 0x30
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}
 80042be:	bf00      	nop
 80042c0:	e000ed04 	.word	0xe000ed04

080042c4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b086      	sub	sp, #24
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	60f8      	str	r0, [r7, #12]
 80042cc:	60b9      	str	r1, [r7, #8]
 80042ce:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80042d0:	2300      	movs	r3, #0
 80042d2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042d8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d10d      	bne.n	80042fe <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d14d      	bne.n	8004386 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	4618      	mov	r0, r3
 80042f0:	f000 ff92 	bl	8005218 <xTaskPriorityDisinherit>
 80042f4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2200      	movs	r2, #0
 80042fa:	609a      	str	r2, [r3, #8]
 80042fc:	e043      	b.n	8004386 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d119      	bne.n	8004338 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	6858      	ldr	r0, [r3, #4]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800430c:	461a      	mov	r2, r3
 800430e:	68b9      	ldr	r1, [r7, #8]
 8004310:	f001 fdee 	bl	8005ef0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	685a      	ldr	r2, [r3, #4]
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800431c:	441a      	add	r2, r3
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	685a      	ldr	r2, [r3, #4]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	429a      	cmp	r2, r3
 800432c:	d32b      	bcc.n	8004386 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	605a      	str	r2, [r3, #4]
 8004336:	e026      	b.n	8004386 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	68d8      	ldr	r0, [r3, #12]
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004340:	461a      	mov	r2, r3
 8004342:	68b9      	ldr	r1, [r7, #8]
 8004344:	f001 fdd4 	bl	8005ef0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	68da      	ldr	r2, [r3, #12]
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004350:	425b      	negs	r3, r3
 8004352:	441a      	add	r2, r3
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	68da      	ldr	r2, [r3, #12]
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	429a      	cmp	r2, r3
 8004362:	d207      	bcs.n	8004374 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	689a      	ldr	r2, [r3, #8]
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436c:	425b      	negs	r3, r3
 800436e:	441a      	add	r2, r3
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2b02      	cmp	r3, #2
 8004378:	d105      	bne.n	8004386 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d002      	beq.n	8004386 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	3b01      	subs	r3, #1
 8004384:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	1c5a      	adds	r2, r3, #1
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800438e:	697b      	ldr	r3, [r7, #20]
}
 8004390:	4618      	mov	r0, r3
 8004392:	3718      	adds	r7, #24
 8004394:	46bd      	mov	sp, r7
 8004396:	bd80      	pop	{r7, pc}

08004398 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b082      	sub	sp, #8
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
 80043a0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d018      	beq.n	80043dc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	68da      	ldr	r2, [r3, #12]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b2:	441a      	add	r2, r3
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	68da      	ldr	r2, [r3, #12]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	429a      	cmp	r2, r3
 80043c2:	d303      	bcc.n	80043cc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681a      	ldr	r2, [r3, #0]
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	68d9      	ldr	r1, [r3, #12]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d4:	461a      	mov	r2, r3
 80043d6:	6838      	ldr	r0, [r7, #0]
 80043d8:	f001 fd8a 	bl	8005ef0 <memcpy>
	}
}
 80043dc:	bf00      	nop
 80043de:	3708      	adds	r7, #8
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd80      	pop	{r7, pc}

080043e4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b084      	sub	sp, #16
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80043ec:	f7ff faca 	bl	8003984 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80043f6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80043f8:	e011      	b.n	800441e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d012      	beq.n	8004428 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	3324      	adds	r3, #36	; 0x24
 8004406:	4618      	mov	r0, r3
 8004408:	f000 fd2a 	bl	8004e60 <xTaskRemoveFromEventList>
 800440c:	4603      	mov	r3, r0
 800440e:	2b00      	cmp	r3, #0
 8004410:	d001      	beq.n	8004416 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004412:	f000 fe01 	bl	8005018 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004416:	7bfb      	ldrb	r3, [r7, #15]
 8004418:	3b01      	subs	r3, #1
 800441a:	b2db      	uxtb	r3, r3
 800441c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800441e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004422:	2b00      	cmp	r3, #0
 8004424:	dce9      	bgt.n	80043fa <prvUnlockQueue+0x16>
 8004426:	e000      	b.n	800442a <prvUnlockQueue+0x46>
					break;
 8004428:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	22ff      	movs	r2, #255	; 0xff
 800442e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004432:	f7ff fad7 	bl	80039e4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004436:	f7ff faa5 	bl	8003984 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004440:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004442:	e011      	b.n	8004468 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	691b      	ldr	r3, [r3, #16]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d012      	beq.n	8004472 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	3310      	adds	r3, #16
 8004450:	4618      	mov	r0, r3
 8004452:	f000 fd05 	bl	8004e60 <xTaskRemoveFromEventList>
 8004456:	4603      	mov	r3, r0
 8004458:	2b00      	cmp	r3, #0
 800445a:	d001      	beq.n	8004460 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800445c:	f000 fddc 	bl	8005018 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004460:	7bbb      	ldrb	r3, [r7, #14]
 8004462:	3b01      	subs	r3, #1
 8004464:	b2db      	uxtb	r3, r3
 8004466:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004468:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800446c:	2b00      	cmp	r3, #0
 800446e:	dce9      	bgt.n	8004444 <prvUnlockQueue+0x60>
 8004470:	e000      	b.n	8004474 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004472:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	22ff      	movs	r2, #255	; 0xff
 8004478:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800447c:	f7ff fab2 	bl	80039e4 <vPortExitCritical>
}
 8004480:	bf00      	nop
 8004482:	3710      	adds	r7, #16
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}

08004488 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b084      	sub	sp, #16
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004490:	f7ff fa78 	bl	8003984 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004498:	2b00      	cmp	r3, #0
 800449a:	d102      	bne.n	80044a2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800449c:	2301      	movs	r3, #1
 800449e:	60fb      	str	r3, [r7, #12]
 80044a0:	e001      	b.n	80044a6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80044a2:	2300      	movs	r3, #0
 80044a4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80044a6:	f7ff fa9d 	bl	80039e4 <vPortExitCritical>

	return xReturn;
 80044aa:	68fb      	ldr	r3, [r7, #12]
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	3710      	adds	r7, #16
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}

080044b4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b084      	sub	sp, #16
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80044bc:	f7ff fa62 	bl	8003984 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044c8:	429a      	cmp	r2, r3
 80044ca:	d102      	bne.n	80044d2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80044cc:	2301      	movs	r3, #1
 80044ce:	60fb      	str	r3, [r7, #12]
 80044d0:	e001      	b.n	80044d6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80044d2:	2300      	movs	r3, #0
 80044d4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80044d6:	f7ff fa85 	bl	80039e4 <vPortExitCritical>

	return xReturn;
 80044da:	68fb      	ldr	r3, [r7, #12]
}
 80044dc:	4618      	mov	r0, r3
 80044de:	3710      	adds	r7, #16
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}

080044e4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80044e4:	b480      	push	{r7}
 80044e6:	b085      	sub	sp, #20
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
 80044ec:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80044ee:	2300      	movs	r3, #0
 80044f0:	60fb      	str	r3, [r7, #12]
 80044f2:	e014      	b.n	800451e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80044f4:	4a0f      	ldr	r2, [pc, #60]	; (8004534 <vQueueAddToRegistry+0x50>)
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d10b      	bne.n	8004518 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004500:	490c      	ldr	r1, [pc, #48]	; (8004534 <vQueueAddToRegistry+0x50>)
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	683a      	ldr	r2, [r7, #0]
 8004506:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800450a:	4a0a      	ldr	r2, [pc, #40]	; (8004534 <vQueueAddToRegistry+0x50>)
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	00db      	lsls	r3, r3, #3
 8004510:	4413      	add	r3, r2
 8004512:	687a      	ldr	r2, [r7, #4]
 8004514:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004516:	e006      	b.n	8004526 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	3301      	adds	r3, #1
 800451c:	60fb      	str	r3, [r7, #12]
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	2b07      	cmp	r3, #7
 8004522:	d9e7      	bls.n	80044f4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004524:	bf00      	nop
 8004526:	bf00      	nop
 8004528:	3714      	adds	r7, #20
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr
 8004532:	bf00      	nop
 8004534:	20004ae0 	.word	0x20004ae0

08004538 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004538:	b580      	push	{r7, lr}
 800453a:	b086      	sub	sp, #24
 800453c:	af00      	add	r7, sp, #0
 800453e:	60f8      	str	r0, [r7, #12]
 8004540:	60b9      	str	r1, [r7, #8]
 8004542:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004548:	f7ff fa1c 	bl	8003984 <vPortEnterCritical>
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004552:	b25b      	sxtb	r3, r3
 8004554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004558:	d103      	bne.n	8004562 <vQueueWaitForMessageRestricted+0x2a>
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	2200      	movs	r2, #0
 800455e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004568:	b25b      	sxtb	r3, r3
 800456a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800456e:	d103      	bne.n	8004578 <vQueueWaitForMessageRestricted+0x40>
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	2200      	movs	r2, #0
 8004574:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004578:	f7ff fa34 	bl	80039e4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004580:	2b00      	cmp	r3, #0
 8004582:	d106      	bne.n	8004592 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	3324      	adds	r3, #36	; 0x24
 8004588:	687a      	ldr	r2, [r7, #4]
 800458a:	68b9      	ldr	r1, [r7, #8]
 800458c:	4618      	mov	r0, r3
 800458e:	f000 fc3b 	bl	8004e08 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004592:	6978      	ldr	r0, [r7, #20]
 8004594:	f7ff ff26 	bl	80043e4 <prvUnlockQueue>
	}
 8004598:	bf00      	nop
 800459a:	3718      	adds	r7, #24
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}

080045a0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b08e      	sub	sp, #56	; 0x38
 80045a4:	af04      	add	r7, sp, #16
 80045a6:	60f8      	str	r0, [r7, #12]
 80045a8:	60b9      	str	r1, [r7, #8]
 80045aa:	607a      	str	r2, [r7, #4]
 80045ac:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80045ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d10a      	bne.n	80045ca <xTaskCreateStatic+0x2a>
	__asm volatile
 80045b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045b8:	f383 8811 	msr	BASEPRI, r3
 80045bc:	f3bf 8f6f 	isb	sy
 80045c0:	f3bf 8f4f 	dsb	sy
 80045c4:	623b      	str	r3, [r7, #32]
}
 80045c6:	bf00      	nop
 80045c8:	e7fe      	b.n	80045c8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80045ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d10a      	bne.n	80045e6 <xTaskCreateStatic+0x46>
	__asm volatile
 80045d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045d4:	f383 8811 	msr	BASEPRI, r3
 80045d8:	f3bf 8f6f 	isb	sy
 80045dc:	f3bf 8f4f 	dsb	sy
 80045e0:	61fb      	str	r3, [r7, #28]
}
 80045e2:	bf00      	nop
 80045e4:	e7fe      	b.n	80045e4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80045e6:	235c      	movs	r3, #92	; 0x5c
 80045e8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	2b5c      	cmp	r3, #92	; 0x5c
 80045ee:	d00a      	beq.n	8004606 <xTaskCreateStatic+0x66>
	__asm volatile
 80045f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045f4:	f383 8811 	msr	BASEPRI, r3
 80045f8:	f3bf 8f6f 	isb	sy
 80045fc:	f3bf 8f4f 	dsb	sy
 8004600:	61bb      	str	r3, [r7, #24]
}
 8004602:	bf00      	nop
 8004604:	e7fe      	b.n	8004604 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004606:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004608:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800460a:	2b00      	cmp	r3, #0
 800460c:	d01e      	beq.n	800464c <xTaskCreateStatic+0xac>
 800460e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004610:	2b00      	cmp	r3, #0
 8004612:	d01b      	beq.n	800464c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004614:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004616:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800461a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800461c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800461e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004620:	2202      	movs	r2, #2
 8004622:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004626:	2300      	movs	r3, #0
 8004628:	9303      	str	r3, [sp, #12]
 800462a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800462c:	9302      	str	r3, [sp, #8]
 800462e:	f107 0314 	add.w	r3, r7, #20
 8004632:	9301      	str	r3, [sp, #4]
 8004634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004636:	9300      	str	r3, [sp, #0]
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	687a      	ldr	r2, [r7, #4]
 800463c:	68b9      	ldr	r1, [r7, #8]
 800463e:	68f8      	ldr	r0, [r7, #12]
 8004640:	f000 f850 	bl	80046e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004644:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004646:	f000 f8dd 	bl	8004804 <prvAddNewTaskToReadyList>
 800464a:	e001      	b.n	8004650 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800464c:	2300      	movs	r3, #0
 800464e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004650:	697b      	ldr	r3, [r7, #20]
	}
 8004652:	4618      	mov	r0, r3
 8004654:	3728      	adds	r7, #40	; 0x28
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}

0800465a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800465a:	b580      	push	{r7, lr}
 800465c:	b08c      	sub	sp, #48	; 0x30
 800465e:	af04      	add	r7, sp, #16
 8004660:	60f8      	str	r0, [r7, #12]
 8004662:	60b9      	str	r1, [r7, #8]
 8004664:	603b      	str	r3, [r7, #0]
 8004666:	4613      	mov	r3, r2
 8004668:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800466a:	88fb      	ldrh	r3, [r7, #6]
 800466c:	009b      	lsls	r3, r3, #2
 800466e:	4618      	mov	r0, r3
 8004670:	f7fe fdbc 	bl	80031ec <pvPortMalloc>
 8004674:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d00e      	beq.n	800469a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800467c:	205c      	movs	r0, #92	; 0x5c
 800467e:	f7fe fdb5 	bl	80031ec <pvPortMalloc>
 8004682:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004684:	69fb      	ldr	r3, [r7, #28]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d003      	beq.n	8004692 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800468a:	69fb      	ldr	r3, [r7, #28]
 800468c:	697a      	ldr	r2, [r7, #20]
 800468e:	631a      	str	r2, [r3, #48]	; 0x30
 8004690:	e005      	b.n	800469e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004692:	6978      	ldr	r0, [r7, #20]
 8004694:	f7fe fe76 	bl	8003384 <vPortFree>
 8004698:	e001      	b.n	800469e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800469a:	2300      	movs	r3, #0
 800469c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800469e:	69fb      	ldr	r3, [r7, #28]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d017      	beq.n	80046d4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80046a4:	69fb      	ldr	r3, [r7, #28]
 80046a6:	2200      	movs	r2, #0
 80046a8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80046ac:	88fa      	ldrh	r2, [r7, #6]
 80046ae:	2300      	movs	r3, #0
 80046b0:	9303      	str	r3, [sp, #12]
 80046b2:	69fb      	ldr	r3, [r7, #28]
 80046b4:	9302      	str	r3, [sp, #8]
 80046b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046b8:	9301      	str	r3, [sp, #4]
 80046ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046bc:	9300      	str	r3, [sp, #0]
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	68b9      	ldr	r1, [r7, #8]
 80046c2:	68f8      	ldr	r0, [r7, #12]
 80046c4:	f000 f80e 	bl	80046e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80046c8:	69f8      	ldr	r0, [r7, #28]
 80046ca:	f000 f89b 	bl	8004804 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80046ce:	2301      	movs	r3, #1
 80046d0:	61bb      	str	r3, [r7, #24]
 80046d2:	e002      	b.n	80046da <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80046d4:	f04f 33ff 	mov.w	r3, #4294967295
 80046d8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80046da:	69bb      	ldr	r3, [r7, #24]
	}
 80046dc:	4618      	mov	r0, r3
 80046de:	3720      	adds	r7, #32
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}

080046e4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b088      	sub	sp, #32
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	60f8      	str	r0, [r7, #12]
 80046ec:	60b9      	str	r1, [r7, #8]
 80046ee:	607a      	str	r2, [r7, #4]
 80046f0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80046f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046f4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	009b      	lsls	r3, r3, #2
 80046fa:	461a      	mov	r2, r3
 80046fc:	21a5      	movs	r1, #165	; 0xa5
 80046fe:	f001 fc05 	bl	8005f0c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004704:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800470c:	3b01      	subs	r3, #1
 800470e:	009b      	lsls	r3, r3, #2
 8004710:	4413      	add	r3, r2
 8004712:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004714:	69bb      	ldr	r3, [r7, #24]
 8004716:	f023 0307 	bic.w	r3, r3, #7
 800471a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800471c:	69bb      	ldr	r3, [r7, #24]
 800471e:	f003 0307 	and.w	r3, r3, #7
 8004722:	2b00      	cmp	r3, #0
 8004724:	d00a      	beq.n	800473c <prvInitialiseNewTask+0x58>
	__asm volatile
 8004726:	f04f 0350 	mov.w	r3, #80	; 0x50
 800472a:	f383 8811 	msr	BASEPRI, r3
 800472e:	f3bf 8f6f 	isb	sy
 8004732:	f3bf 8f4f 	dsb	sy
 8004736:	617b      	str	r3, [r7, #20]
}
 8004738:	bf00      	nop
 800473a:	e7fe      	b.n	800473a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d01f      	beq.n	8004782 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004742:	2300      	movs	r3, #0
 8004744:	61fb      	str	r3, [r7, #28]
 8004746:	e012      	b.n	800476e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004748:	68ba      	ldr	r2, [r7, #8]
 800474a:	69fb      	ldr	r3, [r7, #28]
 800474c:	4413      	add	r3, r2
 800474e:	7819      	ldrb	r1, [r3, #0]
 8004750:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004752:	69fb      	ldr	r3, [r7, #28]
 8004754:	4413      	add	r3, r2
 8004756:	3334      	adds	r3, #52	; 0x34
 8004758:	460a      	mov	r2, r1
 800475a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800475c:	68ba      	ldr	r2, [r7, #8]
 800475e:	69fb      	ldr	r3, [r7, #28]
 8004760:	4413      	add	r3, r2
 8004762:	781b      	ldrb	r3, [r3, #0]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d006      	beq.n	8004776 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004768:	69fb      	ldr	r3, [r7, #28]
 800476a:	3301      	adds	r3, #1
 800476c:	61fb      	str	r3, [r7, #28]
 800476e:	69fb      	ldr	r3, [r7, #28]
 8004770:	2b0f      	cmp	r3, #15
 8004772:	d9e9      	bls.n	8004748 <prvInitialiseNewTask+0x64>
 8004774:	e000      	b.n	8004778 <prvInitialiseNewTask+0x94>
			{
				break;
 8004776:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004778:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800477a:	2200      	movs	r2, #0
 800477c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004780:	e003      	b.n	800478a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004782:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004784:	2200      	movs	r2, #0
 8004786:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800478a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800478c:	2b37      	cmp	r3, #55	; 0x37
 800478e:	d901      	bls.n	8004794 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004790:	2337      	movs	r3, #55	; 0x37
 8004792:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004796:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004798:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800479a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800479c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800479e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80047a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047a2:	2200      	movs	r2, #0
 80047a4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80047a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047a8:	3304      	adds	r3, #4
 80047aa:	4618      	mov	r0, r3
 80047ac:	f7fe ff28 	bl	8003600 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80047b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047b2:	3318      	adds	r3, #24
 80047b4:	4618      	mov	r0, r3
 80047b6:	f7fe ff23 	bl	8003600 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80047ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80047be:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047c2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80047c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047c8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80047ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80047ce:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80047d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047d2:	2200      	movs	r2, #0
 80047d4:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80047d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047d8:	2200      	movs	r2, #0
 80047da:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80047de:	683a      	ldr	r2, [r7, #0]
 80047e0:	68f9      	ldr	r1, [r7, #12]
 80047e2:	69b8      	ldr	r0, [r7, #24]
 80047e4:	f7fe ffa0 	bl	8003728 <pxPortInitialiseStack>
 80047e8:	4602      	mov	r2, r0
 80047ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047ec:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80047ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d002      	beq.n	80047fa <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80047f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80047f8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80047fa:	bf00      	nop
 80047fc:	3720      	adds	r7, #32
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}
	...

08004804 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b082      	sub	sp, #8
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800480c:	f7ff f8ba 	bl	8003984 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004810:	4b2d      	ldr	r3, [pc, #180]	; (80048c8 <prvAddNewTaskToReadyList+0xc4>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	3301      	adds	r3, #1
 8004816:	4a2c      	ldr	r2, [pc, #176]	; (80048c8 <prvAddNewTaskToReadyList+0xc4>)
 8004818:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800481a:	4b2c      	ldr	r3, [pc, #176]	; (80048cc <prvAddNewTaskToReadyList+0xc8>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d109      	bne.n	8004836 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004822:	4a2a      	ldr	r2, [pc, #168]	; (80048cc <prvAddNewTaskToReadyList+0xc8>)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004828:	4b27      	ldr	r3, [pc, #156]	; (80048c8 <prvAddNewTaskToReadyList+0xc4>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	2b01      	cmp	r3, #1
 800482e:	d110      	bne.n	8004852 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004830:	f000 fc16 	bl	8005060 <prvInitialiseTaskLists>
 8004834:	e00d      	b.n	8004852 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004836:	4b26      	ldr	r3, [pc, #152]	; (80048d0 <prvAddNewTaskToReadyList+0xcc>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d109      	bne.n	8004852 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800483e:	4b23      	ldr	r3, [pc, #140]	; (80048cc <prvAddNewTaskToReadyList+0xc8>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004848:	429a      	cmp	r2, r3
 800484a:	d802      	bhi.n	8004852 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800484c:	4a1f      	ldr	r2, [pc, #124]	; (80048cc <prvAddNewTaskToReadyList+0xc8>)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004852:	4b20      	ldr	r3, [pc, #128]	; (80048d4 <prvAddNewTaskToReadyList+0xd0>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	3301      	adds	r3, #1
 8004858:	4a1e      	ldr	r2, [pc, #120]	; (80048d4 <prvAddNewTaskToReadyList+0xd0>)
 800485a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800485c:	4b1d      	ldr	r3, [pc, #116]	; (80048d4 <prvAddNewTaskToReadyList+0xd0>)
 800485e:	681a      	ldr	r2, [r3, #0]
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004868:	4b1b      	ldr	r3, [pc, #108]	; (80048d8 <prvAddNewTaskToReadyList+0xd4>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	429a      	cmp	r2, r3
 800486e:	d903      	bls.n	8004878 <prvAddNewTaskToReadyList+0x74>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004874:	4a18      	ldr	r2, [pc, #96]	; (80048d8 <prvAddNewTaskToReadyList+0xd4>)
 8004876:	6013      	str	r3, [r2, #0]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800487c:	4613      	mov	r3, r2
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	4413      	add	r3, r2
 8004882:	009b      	lsls	r3, r3, #2
 8004884:	4a15      	ldr	r2, [pc, #84]	; (80048dc <prvAddNewTaskToReadyList+0xd8>)
 8004886:	441a      	add	r2, r3
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	3304      	adds	r3, #4
 800488c:	4619      	mov	r1, r3
 800488e:	4610      	mov	r0, r2
 8004890:	f7fe fec3 	bl	800361a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004894:	f7ff f8a6 	bl	80039e4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004898:	4b0d      	ldr	r3, [pc, #52]	; (80048d0 <prvAddNewTaskToReadyList+0xcc>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d00e      	beq.n	80048be <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80048a0:	4b0a      	ldr	r3, [pc, #40]	; (80048cc <prvAddNewTaskToReadyList+0xc8>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048aa:	429a      	cmp	r2, r3
 80048ac:	d207      	bcs.n	80048be <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80048ae:	4b0c      	ldr	r3, [pc, #48]	; (80048e0 <prvAddNewTaskToReadyList+0xdc>)
 80048b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048b4:	601a      	str	r2, [r3, #0]
 80048b6:	f3bf 8f4f 	dsb	sy
 80048ba:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80048be:	bf00      	nop
 80048c0:	3708      	adds	r7, #8
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}
 80048c6:	bf00      	nop
 80048c8:	2000484c 	.word	0x2000484c
 80048cc:	20004378 	.word	0x20004378
 80048d0:	20004858 	.word	0x20004858
 80048d4:	20004868 	.word	0x20004868
 80048d8:	20004854 	.word	0x20004854
 80048dc:	2000437c 	.word	0x2000437c
 80048e0:	e000ed04 	.word	0xe000ed04

080048e4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b084      	sub	sp, #16
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80048ec:	2300      	movs	r3, #0
 80048ee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d017      	beq.n	8004926 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80048f6:	4b13      	ldr	r3, [pc, #76]	; (8004944 <vTaskDelay+0x60>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d00a      	beq.n	8004914 <vTaskDelay+0x30>
	__asm volatile
 80048fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004902:	f383 8811 	msr	BASEPRI, r3
 8004906:	f3bf 8f6f 	isb	sy
 800490a:	f3bf 8f4f 	dsb	sy
 800490e:	60bb      	str	r3, [r7, #8]
}
 8004910:	bf00      	nop
 8004912:	e7fe      	b.n	8004912 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004914:	f000 f880 	bl	8004a18 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004918:	2100      	movs	r1, #0
 800491a:	6878      	ldr	r0, [r7, #4]
 800491c:	f000 fcea 	bl	80052f4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004920:	f000 f888 	bl	8004a34 <xTaskResumeAll>
 8004924:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d107      	bne.n	800493c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800492c:	4b06      	ldr	r3, [pc, #24]	; (8004948 <vTaskDelay+0x64>)
 800492e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004932:	601a      	str	r2, [r3, #0]
 8004934:	f3bf 8f4f 	dsb	sy
 8004938:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800493c:	bf00      	nop
 800493e:	3710      	adds	r7, #16
 8004940:	46bd      	mov	sp, r7
 8004942:	bd80      	pop	{r7, pc}
 8004944:	20004874 	.word	0x20004874
 8004948:	e000ed04 	.word	0xe000ed04

0800494c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b08a      	sub	sp, #40	; 0x28
 8004950:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004952:	2300      	movs	r3, #0
 8004954:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004956:	2300      	movs	r3, #0
 8004958:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800495a:	463a      	mov	r2, r7
 800495c:	1d39      	adds	r1, r7, #4
 800495e:	f107 0308 	add.w	r3, r7, #8
 8004962:	4618      	mov	r0, r3
 8004964:	f7fe fc0e 	bl	8003184 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004968:	6839      	ldr	r1, [r7, #0]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	68ba      	ldr	r2, [r7, #8]
 800496e:	9202      	str	r2, [sp, #8]
 8004970:	9301      	str	r3, [sp, #4]
 8004972:	2300      	movs	r3, #0
 8004974:	9300      	str	r3, [sp, #0]
 8004976:	2300      	movs	r3, #0
 8004978:	460a      	mov	r2, r1
 800497a:	4921      	ldr	r1, [pc, #132]	; (8004a00 <vTaskStartScheduler+0xb4>)
 800497c:	4821      	ldr	r0, [pc, #132]	; (8004a04 <vTaskStartScheduler+0xb8>)
 800497e:	f7ff fe0f 	bl	80045a0 <xTaskCreateStatic>
 8004982:	4603      	mov	r3, r0
 8004984:	4a20      	ldr	r2, [pc, #128]	; (8004a08 <vTaskStartScheduler+0xbc>)
 8004986:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004988:	4b1f      	ldr	r3, [pc, #124]	; (8004a08 <vTaskStartScheduler+0xbc>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d002      	beq.n	8004996 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004990:	2301      	movs	r3, #1
 8004992:	617b      	str	r3, [r7, #20]
 8004994:	e001      	b.n	800499a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004996:	2300      	movs	r3, #0
 8004998:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	2b01      	cmp	r3, #1
 800499e:	d102      	bne.n	80049a6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80049a0:	f000 fcfc 	bl	800539c <xTimerCreateTimerTask>
 80049a4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	2b01      	cmp	r3, #1
 80049aa:	d116      	bne.n	80049da <vTaskStartScheduler+0x8e>
	__asm volatile
 80049ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049b0:	f383 8811 	msr	BASEPRI, r3
 80049b4:	f3bf 8f6f 	isb	sy
 80049b8:	f3bf 8f4f 	dsb	sy
 80049bc:	613b      	str	r3, [r7, #16]
}
 80049be:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80049c0:	4b12      	ldr	r3, [pc, #72]	; (8004a0c <vTaskStartScheduler+0xc0>)
 80049c2:	f04f 32ff 	mov.w	r2, #4294967295
 80049c6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80049c8:	4b11      	ldr	r3, [pc, #68]	; (8004a10 <vTaskStartScheduler+0xc4>)
 80049ca:	2201      	movs	r2, #1
 80049cc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80049ce:	4b11      	ldr	r3, [pc, #68]	; (8004a14 <vTaskStartScheduler+0xc8>)
 80049d0:	2200      	movs	r2, #0
 80049d2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80049d4:	f7fe ff34 	bl	8003840 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80049d8:	e00e      	b.n	80049f8 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049e0:	d10a      	bne.n	80049f8 <vTaskStartScheduler+0xac>
	__asm volatile
 80049e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049e6:	f383 8811 	msr	BASEPRI, r3
 80049ea:	f3bf 8f6f 	isb	sy
 80049ee:	f3bf 8f4f 	dsb	sy
 80049f2:	60fb      	str	r3, [r7, #12]
}
 80049f4:	bf00      	nop
 80049f6:	e7fe      	b.n	80049f6 <vTaskStartScheduler+0xaa>
}
 80049f8:	bf00      	nop
 80049fa:	3718      	adds	r7, #24
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bd80      	pop	{r7, pc}
 8004a00:	080067d0 	.word	0x080067d0
 8004a04:	08005031 	.word	0x08005031
 8004a08:	20004870 	.word	0x20004870
 8004a0c:	2000486c 	.word	0x2000486c
 8004a10:	20004858 	.word	0x20004858
 8004a14:	20004850 	.word	0x20004850

08004a18 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004a18:	b480      	push	{r7}
 8004a1a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004a1c:	4b04      	ldr	r3, [pc, #16]	; (8004a30 <vTaskSuspendAll+0x18>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	3301      	adds	r3, #1
 8004a22:	4a03      	ldr	r2, [pc, #12]	; (8004a30 <vTaskSuspendAll+0x18>)
 8004a24:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004a26:	bf00      	nop
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2e:	4770      	bx	lr
 8004a30:	20004874 	.word	0x20004874

08004a34 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b084      	sub	sp, #16
 8004a38:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004a42:	4b42      	ldr	r3, [pc, #264]	; (8004b4c <xTaskResumeAll+0x118>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d10a      	bne.n	8004a60 <xTaskResumeAll+0x2c>
	__asm volatile
 8004a4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a4e:	f383 8811 	msr	BASEPRI, r3
 8004a52:	f3bf 8f6f 	isb	sy
 8004a56:	f3bf 8f4f 	dsb	sy
 8004a5a:	603b      	str	r3, [r7, #0]
}
 8004a5c:	bf00      	nop
 8004a5e:	e7fe      	b.n	8004a5e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004a60:	f7fe ff90 	bl	8003984 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004a64:	4b39      	ldr	r3, [pc, #228]	; (8004b4c <xTaskResumeAll+0x118>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	3b01      	subs	r3, #1
 8004a6a:	4a38      	ldr	r2, [pc, #224]	; (8004b4c <xTaskResumeAll+0x118>)
 8004a6c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a6e:	4b37      	ldr	r3, [pc, #220]	; (8004b4c <xTaskResumeAll+0x118>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d162      	bne.n	8004b3c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004a76:	4b36      	ldr	r3, [pc, #216]	; (8004b50 <xTaskResumeAll+0x11c>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d05e      	beq.n	8004b3c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004a7e:	e02f      	b.n	8004ae0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004a80:	4b34      	ldr	r3, [pc, #208]	; (8004b54 <xTaskResumeAll+0x120>)
 8004a82:	68db      	ldr	r3, [r3, #12]
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	3318      	adds	r3, #24
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	f7fe fe21 	bl	80036d4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	3304      	adds	r3, #4
 8004a96:	4618      	mov	r0, r3
 8004a98:	f7fe fe1c 	bl	80036d4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004aa0:	4b2d      	ldr	r3, [pc, #180]	; (8004b58 <xTaskResumeAll+0x124>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	429a      	cmp	r2, r3
 8004aa6:	d903      	bls.n	8004ab0 <xTaskResumeAll+0x7c>
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aac:	4a2a      	ldr	r2, [pc, #168]	; (8004b58 <xTaskResumeAll+0x124>)
 8004aae:	6013      	str	r3, [r2, #0]
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ab4:	4613      	mov	r3, r2
 8004ab6:	009b      	lsls	r3, r3, #2
 8004ab8:	4413      	add	r3, r2
 8004aba:	009b      	lsls	r3, r3, #2
 8004abc:	4a27      	ldr	r2, [pc, #156]	; (8004b5c <xTaskResumeAll+0x128>)
 8004abe:	441a      	add	r2, r3
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	3304      	adds	r3, #4
 8004ac4:	4619      	mov	r1, r3
 8004ac6:	4610      	mov	r0, r2
 8004ac8:	f7fe fda7 	bl	800361a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ad0:	4b23      	ldr	r3, [pc, #140]	; (8004b60 <xTaskResumeAll+0x12c>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	d302      	bcc.n	8004ae0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8004ada:	4b22      	ldr	r3, [pc, #136]	; (8004b64 <xTaskResumeAll+0x130>)
 8004adc:	2201      	movs	r2, #1
 8004ade:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004ae0:	4b1c      	ldr	r3, [pc, #112]	; (8004b54 <xTaskResumeAll+0x120>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d1cb      	bne.n	8004a80 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d001      	beq.n	8004af2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004aee:	f000 fb55 	bl	800519c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004af2:	4b1d      	ldr	r3, [pc, #116]	; (8004b68 <xTaskResumeAll+0x134>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d010      	beq.n	8004b20 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004afe:	f000 f847 	bl	8004b90 <xTaskIncrementTick>
 8004b02:	4603      	mov	r3, r0
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d002      	beq.n	8004b0e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004b08:	4b16      	ldr	r3, [pc, #88]	; (8004b64 <xTaskResumeAll+0x130>)
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	3b01      	subs	r3, #1
 8004b12:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d1f1      	bne.n	8004afe <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8004b1a:	4b13      	ldr	r3, [pc, #76]	; (8004b68 <xTaskResumeAll+0x134>)
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004b20:	4b10      	ldr	r3, [pc, #64]	; (8004b64 <xTaskResumeAll+0x130>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d009      	beq.n	8004b3c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004b28:	2301      	movs	r3, #1
 8004b2a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004b2c:	4b0f      	ldr	r3, [pc, #60]	; (8004b6c <xTaskResumeAll+0x138>)
 8004b2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b32:	601a      	str	r2, [r3, #0]
 8004b34:	f3bf 8f4f 	dsb	sy
 8004b38:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004b3c:	f7fe ff52 	bl	80039e4 <vPortExitCritical>

	return xAlreadyYielded;
 8004b40:	68bb      	ldr	r3, [r7, #8]
}
 8004b42:	4618      	mov	r0, r3
 8004b44:	3710      	adds	r7, #16
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bd80      	pop	{r7, pc}
 8004b4a:	bf00      	nop
 8004b4c:	20004874 	.word	0x20004874
 8004b50:	2000484c 	.word	0x2000484c
 8004b54:	2000480c 	.word	0x2000480c
 8004b58:	20004854 	.word	0x20004854
 8004b5c:	2000437c 	.word	0x2000437c
 8004b60:	20004378 	.word	0x20004378
 8004b64:	20004860 	.word	0x20004860
 8004b68:	2000485c 	.word	0x2000485c
 8004b6c:	e000ed04 	.word	0xe000ed04

08004b70 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004b70:	b480      	push	{r7}
 8004b72:	b083      	sub	sp, #12
 8004b74:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004b76:	4b05      	ldr	r3, [pc, #20]	; (8004b8c <xTaskGetTickCount+0x1c>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004b7c:	687b      	ldr	r3, [r7, #4]
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	370c      	adds	r7, #12
 8004b82:	46bd      	mov	sp, r7
 8004b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b88:	4770      	bx	lr
 8004b8a:	bf00      	nop
 8004b8c:	20004850 	.word	0x20004850

08004b90 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b086      	sub	sp, #24
 8004b94:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004b96:	2300      	movs	r3, #0
 8004b98:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004b9a:	4b4f      	ldr	r3, [pc, #316]	; (8004cd8 <xTaskIncrementTick+0x148>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	f040 808f 	bne.w	8004cc2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004ba4:	4b4d      	ldr	r3, [pc, #308]	; (8004cdc <xTaskIncrementTick+0x14c>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	3301      	adds	r3, #1
 8004baa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004bac:	4a4b      	ldr	r2, [pc, #300]	; (8004cdc <xTaskIncrementTick+0x14c>)
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d120      	bne.n	8004bfa <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004bb8:	4b49      	ldr	r3, [pc, #292]	; (8004ce0 <xTaskIncrementTick+0x150>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d00a      	beq.n	8004bd8 <xTaskIncrementTick+0x48>
	__asm volatile
 8004bc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bc6:	f383 8811 	msr	BASEPRI, r3
 8004bca:	f3bf 8f6f 	isb	sy
 8004bce:	f3bf 8f4f 	dsb	sy
 8004bd2:	603b      	str	r3, [r7, #0]
}
 8004bd4:	bf00      	nop
 8004bd6:	e7fe      	b.n	8004bd6 <xTaskIncrementTick+0x46>
 8004bd8:	4b41      	ldr	r3, [pc, #260]	; (8004ce0 <xTaskIncrementTick+0x150>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	60fb      	str	r3, [r7, #12]
 8004bde:	4b41      	ldr	r3, [pc, #260]	; (8004ce4 <xTaskIncrementTick+0x154>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a3f      	ldr	r2, [pc, #252]	; (8004ce0 <xTaskIncrementTick+0x150>)
 8004be4:	6013      	str	r3, [r2, #0]
 8004be6:	4a3f      	ldr	r2, [pc, #252]	; (8004ce4 <xTaskIncrementTick+0x154>)
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	6013      	str	r3, [r2, #0]
 8004bec:	4b3e      	ldr	r3, [pc, #248]	; (8004ce8 <xTaskIncrementTick+0x158>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	3301      	adds	r3, #1
 8004bf2:	4a3d      	ldr	r2, [pc, #244]	; (8004ce8 <xTaskIncrementTick+0x158>)
 8004bf4:	6013      	str	r3, [r2, #0]
 8004bf6:	f000 fad1 	bl	800519c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004bfa:	4b3c      	ldr	r3, [pc, #240]	; (8004cec <xTaskIncrementTick+0x15c>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	693a      	ldr	r2, [r7, #16]
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d349      	bcc.n	8004c98 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004c04:	4b36      	ldr	r3, [pc, #216]	; (8004ce0 <xTaskIncrementTick+0x150>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d104      	bne.n	8004c18 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004c0e:	4b37      	ldr	r3, [pc, #220]	; (8004cec <xTaskIncrementTick+0x15c>)
 8004c10:	f04f 32ff 	mov.w	r2, #4294967295
 8004c14:	601a      	str	r2, [r3, #0]
					break;
 8004c16:	e03f      	b.n	8004c98 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c18:	4b31      	ldr	r3, [pc, #196]	; (8004ce0 <xTaskIncrementTick+0x150>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	68db      	ldr	r3, [r3, #12]
 8004c20:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004c28:	693a      	ldr	r2, [r7, #16]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	429a      	cmp	r2, r3
 8004c2e:	d203      	bcs.n	8004c38 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004c30:	4a2e      	ldr	r2, [pc, #184]	; (8004cec <xTaskIncrementTick+0x15c>)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004c36:	e02f      	b.n	8004c98 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	3304      	adds	r3, #4
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	f7fe fd49 	bl	80036d4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d004      	beq.n	8004c54 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	3318      	adds	r3, #24
 8004c4e:	4618      	mov	r0, r3
 8004c50:	f7fe fd40 	bl	80036d4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c58:	4b25      	ldr	r3, [pc, #148]	; (8004cf0 <xTaskIncrementTick+0x160>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	429a      	cmp	r2, r3
 8004c5e:	d903      	bls.n	8004c68 <xTaskIncrementTick+0xd8>
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c64:	4a22      	ldr	r2, [pc, #136]	; (8004cf0 <xTaskIncrementTick+0x160>)
 8004c66:	6013      	str	r3, [r2, #0]
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c6c:	4613      	mov	r3, r2
 8004c6e:	009b      	lsls	r3, r3, #2
 8004c70:	4413      	add	r3, r2
 8004c72:	009b      	lsls	r3, r3, #2
 8004c74:	4a1f      	ldr	r2, [pc, #124]	; (8004cf4 <xTaskIncrementTick+0x164>)
 8004c76:	441a      	add	r2, r3
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	3304      	adds	r3, #4
 8004c7c:	4619      	mov	r1, r3
 8004c7e:	4610      	mov	r0, r2
 8004c80:	f7fe fccb 	bl	800361a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c88:	4b1b      	ldr	r3, [pc, #108]	; (8004cf8 <xTaskIncrementTick+0x168>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c8e:	429a      	cmp	r2, r3
 8004c90:	d3b8      	bcc.n	8004c04 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004c92:	2301      	movs	r3, #1
 8004c94:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004c96:	e7b5      	b.n	8004c04 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004c98:	4b17      	ldr	r3, [pc, #92]	; (8004cf8 <xTaskIncrementTick+0x168>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c9e:	4915      	ldr	r1, [pc, #84]	; (8004cf4 <xTaskIncrementTick+0x164>)
 8004ca0:	4613      	mov	r3, r2
 8004ca2:	009b      	lsls	r3, r3, #2
 8004ca4:	4413      	add	r3, r2
 8004ca6:	009b      	lsls	r3, r3, #2
 8004ca8:	440b      	add	r3, r1
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	d901      	bls.n	8004cb4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004cb4:	4b11      	ldr	r3, [pc, #68]	; (8004cfc <xTaskIncrementTick+0x16c>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d007      	beq.n	8004ccc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	617b      	str	r3, [r7, #20]
 8004cc0:	e004      	b.n	8004ccc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004cc2:	4b0f      	ldr	r3, [pc, #60]	; (8004d00 <xTaskIncrementTick+0x170>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	3301      	adds	r3, #1
 8004cc8:	4a0d      	ldr	r2, [pc, #52]	; (8004d00 <xTaskIncrementTick+0x170>)
 8004cca:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004ccc:	697b      	ldr	r3, [r7, #20]
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	3718      	adds	r7, #24
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}
 8004cd6:	bf00      	nop
 8004cd8:	20004874 	.word	0x20004874
 8004cdc:	20004850 	.word	0x20004850
 8004ce0:	20004804 	.word	0x20004804
 8004ce4:	20004808 	.word	0x20004808
 8004ce8:	20004864 	.word	0x20004864
 8004cec:	2000486c 	.word	0x2000486c
 8004cf0:	20004854 	.word	0x20004854
 8004cf4:	2000437c 	.word	0x2000437c
 8004cf8:	20004378 	.word	0x20004378
 8004cfc:	20004860 	.word	0x20004860
 8004d00:	2000485c 	.word	0x2000485c

08004d04 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004d04:	b480      	push	{r7}
 8004d06:	b085      	sub	sp, #20
 8004d08:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004d0a:	4b28      	ldr	r3, [pc, #160]	; (8004dac <vTaskSwitchContext+0xa8>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d003      	beq.n	8004d1a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004d12:	4b27      	ldr	r3, [pc, #156]	; (8004db0 <vTaskSwitchContext+0xac>)
 8004d14:	2201      	movs	r2, #1
 8004d16:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004d18:	e041      	b.n	8004d9e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8004d1a:	4b25      	ldr	r3, [pc, #148]	; (8004db0 <vTaskSwitchContext+0xac>)
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d20:	4b24      	ldr	r3, [pc, #144]	; (8004db4 <vTaskSwitchContext+0xb0>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	60fb      	str	r3, [r7, #12]
 8004d26:	e010      	b.n	8004d4a <vTaskSwitchContext+0x46>
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d10a      	bne.n	8004d44 <vTaskSwitchContext+0x40>
	__asm volatile
 8004d2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d32:	f383 8811 	msr	BASEPRI, r3
 8004d36:	f3bf 8f6f 	isb	sy
 8004d3a:	f3bf 8f4f 	dsb	sy
 8004d3e:	607b      	str	r3, [r7, #4]
}
 8004d40:	bf00      	nop
 8004d42:	e7fe      	b.n	8004d42 <vTaskSwitchContext+0x3e>
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	3b01      	subs	r3, #1
 8004d48:	60fb      	str	r3, [r7, #12]
 8004d4a:	491b      	ldr	r1, [pc, #108]	; (8004db8 <vTaskSwitchContext+0xb4>)
 8004d4c:	68fa      	ldr	r2, [r7, #12]
 8004d4e:	4613      	mov	r3, r2
 8004d50:	009b      	lsls	r3, r3, #2
 8004d52:	4413      	add	r3, r2
 8004d54:	009b      	lsls	r3, r3, #2
 8004d56:	440b      	add	r3, r1
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d0e4      	beq.n	8004d28 <vTaskSwitchContext+0x24>
 8004d5e:	68fa      	ldr	r2, [r7, #12]
 8004d60:	4613      	mov	r3, r2
 8004d62:	009b      	lsls	r3, r3, #2
 8004d64:	4413      	add	r3, r2
 8004d66:	009b      	lsls	r3, r3, #2
 8004d68:	4a13      	ldr	r2, [pc, #76]	; (8004db8 <vTaskSwitchContext+0xb4>)
 8004d6a:	4413      	add	r3, r2
 8004d6c:	60bb      	str	r3, [r7, #8]
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	685a      	ldr	r2, [r3, #4]
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	605a      	str	r2, [r3, #4]
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	685a      	ldr	r2, [r3, #4]
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	3308      	adds	r3, #8
 8004d80:	429a      	cmp	r2, r3
 8004d82:	d104      	bne.n	8004d8e <vTaskSwitchContext+0x8a>
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	685a      	ldr	r2, [r3, #4]
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	605a      	str	r2, [r3, #4]
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	68db      	ldr	r3, [r3, #12]
 8004d94:	4a09      	ldr	r2, [pc, #36]	; (8004dbc <vTaskSwitchContext+0xb8>)
 8004d96:	6013      	str	r3, [r2, #0]
 8004d98:	4a06      	ldr	r2, [pc, #24]	; (8004db4 <vTaskSwitchContext+0xb0>)
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	6013      	str	r3, [r2, #0]
}
 8004d9e:	bf00      	nop
 8004da0:	3714      	adds	r7, #20
 8004da2:	46bd      	mov	sp, r7
 8004da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da8:	4770      	bx	lr
 8004daa:	bf00      	nop
 8004dac:	20004874 	.word	0x20004874
 8004db0:	20004860 	.word	0x20004860
 8004db4:	20004854 	.word	0x20004854
 8004db8:	2000437c 	.word	0x2000437c
 8004dbc:	20004378 	.word	0x20004378

08004dc0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b084      	sub	sp, #16
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
 8004dc8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d10a      	bne.n	8004de6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8004dd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dd4:	f383 8811 	msr	BASEPRI, r3
 8004dd8:	f3bf 8f6f 	isb	sy
 8004ddc:	f3bf 8f4f 	dsb	sy
 8004de0:	60fb      	str	r3, [r7, #12]
}
 8004de2:	bf00      	nop
 8004de4:	e7fe      	b.n	8004de4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004de6:	4b07      	ldr	r3, [pc, #28]	; (8004e04 <vTaskPlaceOnEventList+0x44>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	3318      	adds	r3, #24
 8004dec:	4619      	mov	r1, r3
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	f7fe fc37 	bl	8003662 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004df4:	2101      	movs	r1, #1
 8004df6:	6838      	ldr	r0, [r7, #0]
 8004df8:	f000 fa7c 	bl	80052f4 <prvAddCurrentTaskToDelayedList>
}
 8004dfc:	bf00      	nop
 8004dfe:	3710      	adds	r7, #16
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bd80      	pop	{r7, pc}
 8004e04:	20004378 	.word	0x20004378

08004e08 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b086      	sub	sp, #24
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	60f8      	str	r0, [r7, #12]
 8004e10:	60b9      	str	r1, [r7, #8]
 8004e12:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d10a      	bne.n	8004e30 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8004e1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e1e:	f383 8811 	msr	BASEPRI, r3
 8004e22:	f3bf 8f6f 	isb	sy
 8004e26:	f3bf 8f4f 	dsb	sy
 8004e2a:	617b      	str	r3, [r7, #20]
}
 8004e2c:	bf00      	nop
 8004e2e:	e7fe      	b.n	8004e2e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004e30:	4b0a      	ldr	r3, [pc, #40]	; (8004e5c <vTaskPlaceOnEventListRestricted+0x54>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	3318      	adds	r3, #24
 8004e36:	4619      	mov	r1, r3
 8004e38:	68f8      	ldr	r0, [r7, #12]
 8004e3a:	f7fe fbee 	bl	800361a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d002      	beq.n	8004e4a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8004e44:	f04f 33ff 	mov.w	r3, #4294967295
 8004e48:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004e4a:	6879      	ldr	r1, [r7, #4]
 8004e4c:	68b8      	ldr	r0, [r7, #8]
 8004e4e:	f000 fa51 	bl	80052f4 <prvAddCurrentTaskToDelayedList>
	}
 8004e52:	bf00      	nop
 8004e54:	3718      	adds	r7, #24
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}
 8004e5a:	bf00      	nop
 8004e5c:	20004378 	.word	0x20004378

08004e60 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b086      	sub	sp, #24
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	68db      	ldr	r3, [r3, #12]
 8004e6c:	68db      	ldr	r3, [r3, #12]
 8004e6e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d10a      	bne.n	8004e8c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8004e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e7a:	f383 8811 	msr	BASEPRI, r3
 8004e7e:	f3bf 8f6f 	isb	sy
 8004e82:	f3bf 8f4f 	dsb	sy
 8004e86:	60fb      	str	r3, [r7, #12]
}
 8004e88:	bf00      	nop
 8004e8a:	e7fe      	b.n	8004e8a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	3318      	adds	r3, #24
 8004e90:	4618      	mov	r0, r3
 8004e92:	f7fe fc1f 	bl	80036d4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004e96:	4b1e      	ldr	r3, [pc, #120]	; (8004f10 <xTaskRemoveFromEventList+0xb0>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d11d      	bne.n	8004eda <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004e9e:	693b      	ldr	r3, [r7, #16]
 8004ea0:	3304      	adds	r3, #4
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	f7fe fc16 	bl	80036d4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004eac:	4b19      	ldr	r3, [pc, #100]	; (8004f14 <xTaskRemoveFromEventList+0xb4>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	429a      	cmp	r2, r3
 8004eb2:	d903      	bls.n	8004ebc <xTaskRemoveFromEventList+0x5c>
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eb8:	4a16      	ldr	r2, [pc, #88]	; (8004f14 <xTaskRemoveFromEventList+0xb4>)
 8004eba:	6013      	str	r3, [r2, #0]
 8004ebc:	693b      	ldr	r3, [r7, #16]
 8004ebe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ec0:	4613      	mov	r3, r2
 8004ec2:	009b      	lsls	r3, r3, #2
 8004ec4:	4413      	add	r3, r2
 8004ec6:	009b      	lsls	r3, r3, #2
 8004ec8:	4a13      	ldr	r2, [pc, #76]	; (8004f18 <xTaskRemoveFromEventList+0xb8>)
 8004eca:	441a      	add	r2, r3
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	3304      	adds	r3, #4
 8004ed0:	4619      	mov	r1, r3
 8004ed2:	4610      	mov	r0, r2
 8004ed4:	f7fe fba1 	bl	800361a <vListInsertEnd>
 8004ed8:	e005      	b.n	8004ee6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	3318      	adds	r3, #24
 8004ede:	4619      	mov	r1, r3
 8004ee0:	480e      	ldr	r0, [pc, #56]	; (8004f1c <xTaskRemoveFromEventList+0xbc>)
 8004ee2:	f7fe fb9a 	bl	800361a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004eea:	4b0d      	ldr	r3, [pc, #52]	; (8004f20 <xTaskRemoveFromEventList+0xc0>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ef0:	429a      	cmp	r2, r3
 8004ef2:	d905      	bls.n	8004f00 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004ef8:	4b0a      	ldr	r3, [pc, #40]	; (8004f24 <xTaskRemoveFromEventList+0xc4>)
 8004efa:	2201      	movs	r2, #1
 8004efc:	601a      	str	r2, [r3, #0]
 8004efe:	e001      	b.n	8004f04 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8004f00:	2300      	movs	r3, #0
 8004f02:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004f04:	697b      	ldr	r3, [r7, #20]
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3718      	adds	r7, #24
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}
 8004f0e:	bf00      	nop
 8004f10:	20004874 	.word	0x20004874
 8004f14:	20004854 	.word	0x20004854
 8004f18:	2000437c 	.word	0x2000437c
 8004f1c:	2000480c 	.word	0x2000480c
 8004f20:	20004378 	.word	0x20004378
 8004f24:	20004860 	.word	0x20004860

08004f28 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b083      	sub	sp, #12
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004f30:	4b06      	ldr	r3, [pc, #24]	; (8004f4c <vTaskInternalSetTimeOutState+0x24>)
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004f38:	4b05      	ldr	r3, [pc, #20]	; (8004f50 <vTaskInternalSetTimeOutState+0x28>)
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	605a      	str	r2, [r3, #4]
}
 8004f40:	bf00      	nop
 8004f42:	370c      	adds	r7, #12
 8004f44:	46bd      	mov	sp, r7
 8004f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4a:	4770      	bx	lr
 8004f4c:	20004864 	.word	0x20004864
 8004f50:	20004850 	.word	0x20004850

08004f54 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b088      	sub	sp, #32
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
 8004f5c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d10a      	bne.n	8004f7a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8004f64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f68:	f383 8811 	msr	BASEPRI, r3
 8004f6c:	f3bf 8f6f 	isb	sy
 8004f70:	f3bf 8f4f 	dsb	sy
 8004f74:	613b      	str	r3, [r7, #16]
}
 8004f76:	bf00      	nop
 8004f78:	e7fe      	b.n	8004f78 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d10a      	bne.n	8004f96 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8004f80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f84:	f383 8811 	msr	BASEPRI, r3
 8004f88:	f3bf 8f6f 	isb	sy
 8004f8c:	f3bf 8f4f 	dsb	sy
 8004f90:	60fb      	str	r3, [r7, #12]
}
 8004f92:	bf00      	nop
 8004f94:	e7fe      	b.n	8004f94 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8004f96:	f7fe fcf5 	bl	8003984 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004f9a:	4b1d      	ldr	r3, [pc, #116]	; (8005010 <xTaskCheckForTimeOut+0xbc>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	69ba      	ldr	r2, [r7, #24]
 8004fa6:	1ad3      	subs	r3, r2, r3
 8004fa8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fb2:	d102      	bne.n	8004fba <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	61fb      	str	r3, [r7, #28]
 8004fb8:	e023      	b.n	8005002 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681a      	ldr	r2, [r3, #0]
 8004fbe:	4b15      	ldr	r3, [pc, #84]	; (8005014 <xTaskCheckForTimeOut+0xc0>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	429a      	cmp	r2, r3
 8004fc4:	d007      	beq.n	8004fd6 <xTaskCheckForTimeOut+0x82>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	69ba      	ldr	r2, [r7, #24]
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	d302      	bcc.n	8004fd6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	61fb      	str	r3, [r7, #28]
 8004fd4:	e015      	b.n	8005002 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	697a      	ldr	r2, [r7, #20]
 8004fdc:	429a      	cmp	r2, r3
 8004fde:	d20b      	bcs.n	8004ff8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	681a      	ldr	r2, [r3, #0]
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	1ad2      	subs	r2, r2, r3
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004fec:	6878      	ldr	r0, [r7, #4]
 8004fee:	f7ff ff9b 	bl	8004f28 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	61fb      	str	r3, [r7, #28]
 8004ff6:	e004      	b.n	8005002 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004ffe:	2301      	movs	r3, #1
 8005000:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005002:	f7fe fcef 	bl	80039e4 <vPortExitCritical>

	return xReturn;
 8005006:	69fb      	ldr	r3, [r7, #28]
}
 8005008:	4618      	mov	r0, r3
 800500a:	3720      	adds	r7, #32
 800500c:	46bd      	mov	sp, r7
 800500e:	bd80      	pop	{r7, pc}
 8005010:	20004850 	.word	0x20004850
 8005014:	20004864 	.word	0x20004864

08005018 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005018:	b480      	push	{r7}
 800501a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800501c:	4b03      	ldr	r3, [pc, #12]	; (800502c <vTaskMissedYield+0x14>)
 800501e:	2201      	movs	r2, #1
 8005020:	601a      	str	r2, [r3, #0]
}
 8005022:	bf00      	nop
 8005024:	46bd      	mov	sp, r7
 8005026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502a:	4770      	bx	lr
 800502c:	20004860 	.word	0x20004860

08005030 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b082      	sub	sp, #8
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005038:	f000 f852 	bl	80050e0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800503c:	4b06      	ldr	r3, [pc, #24]	; (8005058 <prvIdleTask+0x28>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	2b01      	cmp	r3, #1
 8005042:	d9f9      	bls.n	8005038 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005044:	4b05      	ldr	r3, [pc, #20]	; (800505c <prvIdleTask+0x2c>)
 8005046:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800504a:	601a      	str	r2, [r3, #0]
 800504c:	f3bf 8f4f 	dsb	sy
 8005050:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005054:	e7f0      	b.n	8005038 <prvIdleTask+0x8>
 8005056:	bf00      	nop
 8005058:	2000437c 	.word	0x2000437c
 800505c:	e000ed04 	.word	0xe000ed04

08005060 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b082      	sub	sp, #8
 8005064:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005066:	2300      	movs	r3, #0
 8005068:	607b      	str	r3, [r7, #4]
 800506a:	e00c      	b.n	8005086 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800506c:	687a      	ldr	r2, [r7, #4]
 800506e:	4613      	mov	r3, r2
 8005070:	009b      	lsls	r3, r3, #2
 8005072:	4413      	add	r3, r2
 8005074:	009b      	lsls	r3, r3, #2
 8005076:	4a12      	ldr	r2, [pc, #72]	; (80050c0 <prvInitialiseTaskLists+0x60>)
 8005078:	4413      	add	r3, r2
 800507a:	4618      	mov	r0, r3
 800507c:	f7fe faa0 	bl	80035c0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	3301      	adds	r3, #1
 8005084:	607b      	str	r3, [r7, #4]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2b37      	cmp	r3, #55	; 0x37
 800508a:	d9ef      	bls.n	800506c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800508c:	480d      	ldr	r0, [pc, #52]	; (80050c4 <prvInitialiseTaskLists+0x64>)
 800508e:	f7fe fa97 	bl	80035c0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005092:	480d      	ldr	r0, [pc, #52]	; (80050c8 <prvInitialiseTaskLists+0x68>)
 8005094:	f7fe fa94 	bl	80035c0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005098:	480c      	ldr	r0, [pc, #48]	; (80050cc <prvInitialiseTaskLists+0x6c>)
 800509a:	f7fe fa91 	bl	80035c0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800509e:	480c      	ldr	r0, [pc, #48]	; (80050d0 <prvInitialiseTaskLists+0x70>)
 80050a0:	f7fe fa8e 	bl	80035c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80050a4:	480b      	ldr	r0, [pc, #44]	; (80050d4 <prvInitialiseTaskLists+0x74>)
 80050a6:	f7fe fa8b 	bl	80035c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80050aa:	4b0b      	ldr	r3, [pc, #44]	; (80050d8 <prvInitialiseTaskLists+0x78>)
 80050ac:	4a05      	ldr	r2, [pc, #20]	; (80050c4 <prvInitialiseTaskLists+0x64>)
 80050ae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80050b0:	4b0a      	ldr	r3, [pc, #40]	; (80050dc <prvInitialiseTaskLists+0x7c>)
 80050b2:	4a05      	ldr	r2, [pc, #20]	; (80050c8 <prvInitialiseTaskLists+0x68>)
 80050b4:	601a      	str	r2, [r3, #0]
}
 80050b6:	bf00      	nop
 80050b8:	3708      	adds	r7, #8
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}
 80050be:	bf00      	nop
 80050c0:	2000437c 	.word	0x2000437c
 80050c4:	200047dc 	.word	0x200047dc
 80050c8:	200047f0 	.word	0x200047f0
 80050cc:	2000480c 	.word	0x2000480c
 80050d0:	20004820 	.word	0x20004820
 80050d4:	20004838 	.word	0x20004838
 80050d8:	20004804 	.word	0x20004804
 80050dc:	20004808 	.word	0x20004808

080050e0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b082      	sub	sp, #8
 80050e4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80050e6:	e019      	b.n	800511c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80050e8:	f7fe fc4c 	bl	8003984 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80050ec:	4b10      	ldr	r3, [pc, #64]	; (8005130 <prvCheckTasksWaitingTermination+0x50>)
 80050ee:	68db      	ldr	r3, [r3, #12]
 80050f0:	68db      	ldr	r3, [r3, #12]
 80050f2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	3304      	adds	r3, #4
 80050f8:	4618      	mov	r0, r3
 80050fa:	f7fe faeb 	bl	80036d4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80050fe:	4b0d      	ldr	r3, [pc, #52]	; (8005134 <prvCheckTasksWaitingTermination+0x54>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	3b01      	subs	r3, #1
 8005104:	4a0b      	ldr	r2, [pc, #44]	; (8005134 <prvCheckTasksWaitingTermination+0x54>)
 8005106:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005108:	4b0b      	ldr	r3, [pc, #44]	; (8005138 <prvCheckTasksWaitingTermination+0x58>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	3b01      	subs	r3, #1
 800510e:	4a0a      	ldr	r2, [pc, #40]	; (8005138 <prvCheckTasksWaitingTermination+0x58>)
 8005110:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005112:	f7fe fc67 	bl	80039e4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005116:	6878      	ldr	r0, [r7, #4]
 8005118:	f000 f810 	bl	800513c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800511c:	4b06      	ldr	r3, [pc, #24]	; (8005138 <prvCheckTasksWaitingTermination+0x58>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d1e1      	bne.n	80050e8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005124:	bf00      	nop
 8005126:	bf00      	nop
 8005128:	3708      	adds	r7, #8
 800512a:	46bd      	mov	sp, r7
 800512c:	bd80      	pop	{r7, pc}
 800512e:	bf00      	nop
 8005130:	20004820 	.word	0x20004820
 8005134:	2000484c 	.word	0x2000484c
 8005138:	20004834 	.word	0x20004834

0800513c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800513c:	b580      	push	{r7, lr}
 800513e:	b084      	sub	sp, #16
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800514a:	2b00      	cmp	r3, #0
 800514c:	d108      	bne.n	8005160 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005152:	4618      	mov	r0, r3
 8005154:	f7fe f916 	bl	8003384 <vPortFree>
				vPortFree( pxTCB );
 8005158:	6878      	ldr	r0, [r7, #4]
 800515a:	f7fe f913 	bl	8003384 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800515e:	e018      	b.n	8005192 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005166:	2b01      	cmp	r3, #1
 8005168:	d103      	bne.n	8005172 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f7fe f90a 	bl	8003384 <vPortFree>
	}
 8005170:	e00f      	b.n	8005192 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005178:	2b02      	cmp	r3, #2
 800517a:	d00a      	beq.n	8005192 <prvDeleteTCB+0x56>
	__asm volatile
 800517c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005180:	f383 8811 	msr	BASEPRI, r3
 8005184:	f3bf 8f6f 	isb	sy
 8005188:	f3bf 8f4f 	dsb	sy
 800518c:	60fb      	str	r3, [r7, #12]
}
 800518e:	bf00      	nop
 8005190:	e7fe      	b.n	8005190 <prvDeleteTCB+0x54>
	}
 8005192:	bf00      	nop
 8005194:	3710      	adds	r7, #16
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}
	...

0800519c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800519c:	b480      	push	{r7}
 800519e:	b083      	sub	sp, #12
 80051a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80051a2:	4b0c      	ldr	r3, [pc, #48]	; (80051d4 <prvResetNextTaskUnblockTime+0x38>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d104      	bne.n	80051b6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80051ac:	4b0a      	ldr	r3, [pc, #40]	; (80051d8 <prvResetNextTaskUnblockTime+0x3c>)
 80051ae:	f04f 32ff 	mov.w	r2, #4294967295
 80051b2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80051b4:	e008      	b.n	80051c8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051b6:	4b07      	ldr	r3, [pc, #28]	; (80051d4 <prvResetNextTaskUnblockTime+0x38>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	68db      	ldr	r3, [r3, #12]
 80051bc:	68db      	ldr	r3, [r3, #12]
 80051be:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	4a04      	ldr	r2, [pc, #16]	; (80051d8 <prvResetNextTaskUnblockTime+0x3c>)
 80051c6:	6013      	str	r3, [r2, #0]
}
 80051c8:	bf00      	nop
 80051ca:	370c      	adds	r7, #12
 80051cc:	46bd      	mov	sp, r7
 80051ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d2:	4770      	bx	lr
 80051d4:	20004804 	.word	0x20004804
 80051d8:	2000486c 	.word	0x2000486c

080051dc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80051dc:	b480      	push	{r7}
 80051de:	b083      	sub	sp, #12
 80051e0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80051e2:	4b0b      	ldr	r3, [pc, #44]	; (8005210 <xTaskGetSchedulerState+0x34>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d102      	bne.n	80051f0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80051ea:	2301      	movs	r3, #1
 80051ec:	607b      	str	r3, [r7, #4]
 80051ee:	e008      	b.n	8005202 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80051f0:	4b08      	ldr	r3, [pc, #32]	; (8005214 <xTaskGetSchedulerState+0x38>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d102      	bne.n	80051fe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80051f8:	2302      	movs	r3, #2
 80051fa:	607b      	str	r3, [r7, #4]
 80051fc:	e001      	b.n	8005202 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80051fe:	2300      	movs	r3, #0
 8005200:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005202:	687b      	ldr	r3, [r7, #4]
	}
 8005204:	4618      	mov	r0, r3
 8005206:	370c      	adds	r7, #12
 8005208:	46bd      	mov	sp, r7
 800520a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520e:	4770      	bx	lr
 8005210:	20004858 	.word	0x20004858
 8005214:	20004874 	.word	0x20004874

08005218 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005218:	b580      	push	{r7, lr}
 800521a:	b086      	sub	sp, #24
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005224:	2300      	movs	r3, #0
 8005226:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d056      	beq.n	80052dc <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800522e:	4b2e      	ldr	r3, [pc, #184]	; (80052e8 <xTaskPriorityDisinherit+0xd0>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	693a      	ldr	r2, [r7, #16]
 8005234:	429a      	cmp	r2, r3
 8005236:	d00a      	beq.n	800524e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005238:	f04f 0350 	mov.w	r3, #80	; 0x50
 800523c:	f383 8811 	msr	BASEPRI, r3
 8005240:	f3bf 8f6f 	isb	sy
 8005244:	f3bf 8f4f 	dsb	sy
 8005248:	60fb      	str	r3, [r7, #12]
}
 800524a:	bf00      	nop
 800524c:	e7fe      	b.n	800524c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800524e:	693b      	ldr	r3, [r7, #16]
 8005250:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005252:	2b00      	cmp	r3, #0
 8005254:	d10a      	bne.n	800526c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005256:	f04f 0350 	mov.w	r3, #80	; 0x50
 800525a:	f383 8811 	msr	BASEPRI, r3
 800525e:	f3bf 8f6f 	isb	sy
 8005262:	f3bf 8f4f 	dsb	sy
 8005266:	60bb      	str	r3, [r7, #8]
}
 8005268:	bf00      	nop
 800526a:	e7fe      	b.n	800526a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005270:	1e5a      	subs	r2, r3, #1
 8005272:	693b      	ldr	r3, [r7, #16]
 8005274:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800527a:	693b      	ldr	r3, [r7, #16]
 800527c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800527e:	429a      	cmp	r2, r3
 8005280:	d02c      	beq.n	80052dc <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005286:	2b00      	cmp	r3, #0
 8005288:	d128      	bne.n	80052dc <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	3304      	adds	r3, #4
 800528e:	4618      	mov	r0, r3
 8005290:	f7fe fa20 	bl	80036d4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005294:	693b      	ldr	r3, [r7, #16]
 8005296:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005298:	693b      	ldr	r3, [r7, #16]
 800529a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800529c:	693b      	ldr	r3, [r7, #16]
 800529e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052a0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80052a8:	693b      	ldr	r3, [r7, #16]
 80052aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052ac:	4b0f      	ldr	r3, [pc, #60]	; (80052ec <xTaskPriorityDisinherit+0xd4>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	429a      	cmp	r2, r3
 80052b2:	d903      	bls.n	80052bc <xTaskPriorityDisinherit+0xa4>
 80052b4:	693b      	ldr	r3, [r7, #16]
 80052b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052b8:	4a0c      	ldr	r2, [pc, #48]	; (80052ec <xTaskPriorityDisinherit+0xd4>)
 80052ba:	6013      	str	r3, [r2, #0]
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052c0:	4613      	mov	r3, r2
 80052c2:	009b      	lsls	r3, r3, #2
 80052c4:	4413      	add	r3, r2
 80052c6:	009b      	lsls	r3, r3, #2
 80052c8:	4a09      	ldr	r2, [pc, #36]	; (80052f0 <xTaskPriorityDisinherit+0xd8>)
 80052ca:	441a      	add	r2, r3
 80052cc:	693b      	ldr	r3, [r7, #16]
 80052ce:	3304      	adds	r3, #4
 80052d0:	4619      	mov	r1, r3
 80052d2:	4610      	mov	r0, r2
 80052d4:	f7fe f9a1 	bl	800361a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80052d8:	2301      	movs	r3, #1
 80052da:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80052dc:	697b      	ldr	r3, [r7, #20]
	}
 80052de:	4618      	mov	r0, r3
 80052e0:	3718      	adds	r7, #24
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}
 80052e6:	bf00      	nop
 80052e8:	20004378 	.word	0x20004378
 80052ec:	20004854 	.word	0x20004854
 80052f0:	2000437c 	.word	0x2000437c

080052f4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b084      	sub	sp, #16
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
 80052fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80052fe:	4b21      	ldr	r3, [pc, #132]	; (8005384 <prvAddCurrentTaskToDelayedList+0x90>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005304:	4b20      	ldr	r3, [pc, #128]	; (8005388 <prvAddCurrentTaskToDelayedList+0x94>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	3304      	adds	r3, #4
 800530a:	4618      	mov	r0, r3
 800530c:	f7fe f9e2 	bl	80036d4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005316:	d10a      	bne.n	800532e <prvAddCurrentTaskToDelayedList+0x3a>
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d007      	beq.n	800532e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800531e:	4b1a      	ldr	r3, [pc, #104]	; (8005388 <prvAddCurrentTaskToDelayedList+0x94>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	3304      	adds	r3, #4
 8005324:	4619      	mov	r1, r3
 8005326:	4819      	ldr	r0, [pc, #100]	; (800538c <prvAddCurrentTaskToDelayedList+0x98>)
 8005328:	f7fe f977 	bl	800361a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800532c:	e026      	b.n	800537c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800532e:	68fa      	ldr	r2, [r7, #12]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	4413      	add	r3, r2
 8005334:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005336:	4b14      	ldr	r3, [pc, #80]	; (8005388 <prvAddCurrentTaskToDelayedList+0x94>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	68ba      	ldr	r2, [r7, #8]
 800533c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800533e:	68ba      	ldr	r2, [r7, #8]
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	429a      	cmp	r2, r3
 8005344:	d209      	bcs.n	800535a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005346:	4b12      	ldr	r3, [pc, #72]	; (8005390 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	4b0f      	ldr	r3, [pc, #60]	; (8005388 <prvAddCurrentTaskToDelayedList+0x94>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	3304      	adds	r3, #4
 8005350:	4619      	mov	r1, r3
 8005352:	4610      	mov	r0, r2
 8005354:	f7fe f985 	bl	8003662 <vListInsert>
}
 8005358:	e010      	b.n	800537c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800535a:	4b0e      	ldr	r3, [pc, #56]	; (8005394 <prvAddCurrentTaskToDelayedList+0xa0>)
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	4b0a      	ldr	r3, [pc, #40]	; (8005388 <prvAddCurrentTaskToDelayedList+0x94>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	3304      	adds	r3, #4
 8005364:	4619      	mov	r1, r3
 8005366:	4610      	mov	r0, r2
 8005368:	f7fe f97b 	bl	8003662 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800536c:	4b0a      	ldr	r3, [pc, #40]	; (8005398 <prvAddCurrentTaskToDelayedList+0xa4>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	68ba      	ldr	r2, [r7, #8]
 8005372:	429a      	cmp	r2, r3
 8005374:	d202      	bcs.n	800537c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005376:	4a08      	ldr	r2, [pc, #32]	; (8005398 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	6013      	str	r3, [r2, #0]
}
 800537c:	bf00      	nop
 800537e:	3710      	adds	r7, #16
 8005380:	46bd      	mov	sp, r7
 8005382:	bd80      	pop	{r7, pc}
 8005384:	20004850 	.word	0x20004850
 8005388:	20004378 	.word	0x20004378
 800538c:	20004838 	.word	0x20004838
 8005390:	20004808 	.word	0x20004808
 8005394:	20004804 	.word	0x20004804
 8005398:	2000486c 	.word	0x2000486c

0800539c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b08a      	sub	sp, #40	; 0x28
 80053a0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80053a2:	2300      	movs	r3, #0
 80053a4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80053a6:	f000 fb07 	bl	80059b8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80053aa:	4b1c      	ldr	r3, [pc, #112]	; (800541c <xTimerCreateTimerTask+0x80>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d021      	beq.n	80053f6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80053b2:	2300      	movs	r3, #0
 80053b4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80053b6:	2300      	movs	r3, #0
 80053b8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80053ba:	1d3a      	adds	r2, r7, #4
 80053bc:	f107 0108 	add.w	r1, r7, #8
 80053c0:	f107 030c 	add.w	r3, r7, #12
 80053c4:	4618      	mov	r0, r3
 80053c6:	f7fd fef7 	bl	80031b8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80053ca:	6879      	ldr	r1, [r7, #4]
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	68fa      	ldr	r2, [r7, #12]
 80053d0:	9202      	str	r2, [sp, #8]
 80053d2:	9301      	str	r3, [sp, #4]
 80053d4:	2302      	movs	r3, #2
 80053d6:	9300      	str	r3, [sp, #0]
 80053d8:	2300      	movs	r3, #0
 80053da:	460a      	mov	r2, r1
 80053dc:	4910      	ldr	r1, [pc, #64]	; (8005420 <xTimerCreateTimerTask+0x84>)
 80053de:	4811      	ldr	r0, [pc, #68]	; (8005424 <xTimerCreateTimerTask+0x88>)
 80053e0:	f7ff f8de 	bl	80045a0 <xTaskCreateStatic>
 80053e4:	4603      	mov	r3, r0
 80053e6:	4a10      	ldr	r2, [pc, #64]	; (8005428 <xTimerCreateTimerTask+0x8c>)
 80053e8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80053ea:	4b0f      	ldr	r3, [pc, #60]	; (8005428 <xTimerCreateTimerTask+0x8c>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d001      	beq.n	80053f6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80053f2:	2301      	movs	r3, #1
 80053f4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d10a      	bne.n	8005412 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80053fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005400:	f383 8811 	msr	BASEPRI, r3
 8005404:	f3bf 8f6f 	isb	sy
 8005408:	f3bf 8f4f 	dsb	sy
 800540c:	613b      	str	r3, [r7, #16]
}
 800540e:	bf00      	nop
 8005410:	e7fe      	b.n	8005410 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005412:	697b      	ldr	r3, [r7, #20]
}
 8005414:	4618      	mov	r0, r3
 8005416:	3718      	adds	r7, #24
 8005418:	46bd      	mov	sp, r7
 800541a:	bd80      	pop	{r7, pc}
 800541c:	200048a8 	.word	0x200048a8
 8005420:	080067d8 	.word	0x080067d8
 8005424:	08005561 	.word	0x08005561
 8005428:	200048ac 	.word	0x200048ac

0800542c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b08a      	sub	sp, #40	; 0x28
 8005430:	af00      	add	r7, sp, #0
 8005432:	60f8      	str	r0, [r7, #12]
 8005434:	60b9      	str	r1, [r7, #8]
 8005436:	607a      	str	r2, [r7, #4]
 8005438:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800543a:	2300      	movs	r3, #0
 800543c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d10a      	bne.n	800545a <xTimerGenericCommand+0x2e>
	__asm volatile
 8005444:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005448:	f383 8811 	msr	BASEPRI, r3
 800544c:	f3bf 8f6f 	isb	sy
 8005450:	f3bf 8f4f 	dsb	sy
 8005454:	623b      	str	r3, [r7, #32]
}
 8005456:	bf00      	nop
 8005458:	e7fe      	b.n	8005458 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800545a:	4b1a      	ldr	r3, [pc, #104]	; (80054c4 <xTimerGenericCommand+0x98>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d02a      	beq.n	80054b8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800546e:	68bb      	ldr	r3, [r7, #8]
 8005470:	2b05      	cmp	r3, #5
 8005472:	dc18      	bgt.n	80054a6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005474:	f7ff feb2 	bl	80051dc <xTaskGetSchedulerState>
 8005478:	4603      	mov	r3, r0
 800547a:	2b02      	cmp	r3, #2
 800547c:	d109      	bne.n	8005492 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800547e:	4b11      	ldr	r3, [pc, #68]	; (80054c4 <xTimerGenericCommand+0x98>)
 8005480:	6818      	ldr	r0, [r3, #0]
 8005482:	f107 0110 	add.w	r1, r7, #16
 8005486:	2300      	movs	r3, #0
 8005488:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800548a:	f7fe fca1 	bl	8003dd0 <xQueueGenericSend>
 800548e:	6278      	str	r0, [r7, #36]	; 0x24
 8005490:	e012      	b.n	80054b8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005492:	4b0c      	ldr	r3, [pc, #48]	; (80054c4 <xTimerGenericCommand+0x98>)
 8005494:	6818      	ldr	r0, [r3, #0]
 8005496:	f107 0110 	add.w	r1, r7, #16
 800549a:	2300      	movs	r3, #0
 800549c:	2200      	movs	r2, #0
 800549e:	f7fe fc97 	bl	8003dd0 <xQueueGenericSend>
 80054a2:	6278      	str	r0, [r7, #36]	; 0x24
 80054a4:	e008      	b.n	80054b8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80054a6:	4b07      	ldr	r3, [pc, #28]	; (80054c4 <xTimerGenericCommand+0x98>)
 80054a8:	6818      	ldr	r0, [r3, #0]
 80054aa:	f107 0110 	add.w	r1, r7, #16
 80054ae:	2300      	movs	r3, #0
 80054b0:	683a      	ldr	r2, [r7, #0]
 80054b2:	f7fe fd8b 	bl	8003fcc <xQueueGenericSendFromISR>
 80054b6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80054b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3728      	adds	r7, #40	; 0x28
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}
 80054c2:	bf00      	nop
 80054c4:	200048a8 	.word	0x200048a8

080054c8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b088      	sub	sp, #32
 80054cc:	af02      	add	r7, sp, #8
 80054ce:	6078      	str	r0, [r7, #4]
 80054d0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054d2:	4b22      	ldr	r3, [pc, #136]	; (800555c <prvProcessExpiredTimer+0x94>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	68db      	ldr	r3, [r3, #12]
 80054d8:	68db      	ldr	r3, [r3, #12]
 80054da:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80054dc:	697b      	ldr	r3, [r7, #20]
 80054de:	3304      	adds	r3, #4
 80054e0:	4618      	mov	r0, r3
 80054e2:	f7fe f8f7 	bl	80036d4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80054e6:	697b      	ldr	r3, [r7, #20]
 80054e8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80054ec:	f003 0304 	and.w	r3, r3, #4
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d022      	beq.n	800553a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	699a      	ldr	r2, [r3, #24]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	18d1      	adds	r1, r2, r3
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	683a      	ldr	r2, [r7, #0]
 8005500:	6978      	ldr	r0, [r7, #20]
 8005502:	f000 f8d1 	bl	80056a8 <prvInsertTimerInActiveList>
 8005506:	4603      	mov	r3, r0
 8005508:	2b00      	cmp	r3, #0
 800550a:	d01f      	beq.n	800554c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800550c:	2300      	movs	r3, #0
 800550e:	9300      	str	r3, [sp, #0]
 8005510:	2300      	movs	r3, #0
 8005512:	687a      	ldr	r2, [r7, #4]
 8005514:	2100      	movs	r1, #0
 8005516:	6978      	ldr	r0, [r7, #20]
 8005518:	f7ff ff88 	bl	800542c <xTimerGenericCommand>
 800551c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d113      	bne.n	800554c <prvProcessExpiredTimer+0x84>
	__asm volatile
 8005524:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005528:	f383 8811 	msr	BASEPRI, r3
 800552c:	f3bf 8f6f 	isb	sy
 8005530:	f3bf 8f4f 	dsb	sy
 8005534:	60fb      	str	r3, [r7, #12]
}
 8005536:	bf00      	nop
 8005538:	e7fe      	b.n	8005538 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005540:	f023 0301 	bic.w	r3, r3, #1
 8005544:	b2da      	uxtb	r2, r3
 8005546:	697b      	ldr	r3, [r7, #20]
 8005548:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	6a1b      	ldr	r3, [r3, #32]
 8005550:	6978      	ldr	r0, [r7, #20]
 8005552:	4798      	blx	r3
}
 8005554:	bf00      	nop
 8005556:	3718      	adds	r7, #24
 8005558:	46bd      	mov	sp, r7
 800555a:	bd80      	pop	{r7, pc}
 800555c:	200048a0 	.word	0x200048a0

08005560 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b084      	sub	sp, #16
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005568:	f107 0308 	add.w	r3, r7, #8
 800556c:	4618      	mov	r0, r3
 800556e:	f000 f857 	bl	8005620 <prvGetNextExpireTime>
 8005572:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005574:	68bb      	ldr	r3, [r7, #8]
 8005576:	4619      	mov	r1, r3
 8005578:	68f8      	ldr	r0, [r7, #12]
 800557a:	f000 f803 	bl	8005584 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800557e:	f000 f8d5 	bl	800572c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005582:	e7f1      	b.n	8005568 <prvTimerTask+0x8>

08005584 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b084      	sub	sp, #16
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
 800558c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800558e:	f7ff fa43 	bl	8004a18 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005592:	f107 0308 	add.w	r3, r7, #8
 8005596:	4618      	mov	r0, r3
 8005598:	f000 f866 	bl	8005668 <prvSampleTimeNow>
 800559c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800559e:	68bb      	ldr	r3, [r7, #8]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d130      	bne.n	8005606 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d10a      	bne.n	80055c0 <prvProcessTimerOrBlockTask+0x3c>
 80055aa:	687a      	ldr	r2, [r7, #4]
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	429a      	cmp	r2, r3
 80055b0:	d806      	bhi.n	80055c0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80055b2:	f7ff fa3f 	bl	8004a34 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80055b6:	68f9      	ldr	r1, [r7, #12]
 80055b8:	6878      	ldr	r0, [r7, #4]
 80055ba:	f7ff ff85 	bl	80054c8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80055be:	e024      	b.n	800560a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d008      	beq.n	80055d8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80055c6:	4b13      	ldr	r3, [pc, #76]	; (8005614 <prvProcessTimerOrBlockTask+0x90>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d101      	bne.n	80055d4 <prvProcessTimerOrBlockTask+0x50>
 80055d0:	2301      	movs	r3, #1
 80055d2:	e000      	b.n	80055d6 <prvProcessTimerOrBlockTask+0x52>
 80055d4:	2300      	movs	r3, #0
 80055d6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80055d8:	4b0f      	ldr	r3, [pc, #60]	; (8005618 <prvProcessTimerOrBlockTask+0x94>)
 80055da:	6818      	ldr	r0, [r3, #0]
 80055dc:	687a      	ldr	r2, [r7, #4]
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	1ad3      	subs	r3, r2, r3
 80055e2:	683a      	ldr	r2, [r7, #0]
 80055e4:	4619      	mov	r1, r3
 80055e6:	f7fe ffa7 	bl	8004538 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80055ea:	f7ff fa23 	bl	8004a34 <xTaskResumeAll>
 80055ee:	4603      	mov	r3, r0
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d10a      	bne.n	800560a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80055f4:	4b09      	ldr	r3, [pc, #36]	; (800561c <prvProcessTimerOrBlockTask+0x98>)
 80055f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055fa:	601a      	str	r2, [r3, #0]
 80055fc:	f3bf 8f4f 	dsb	sy
 8005600:	f3bf 8f6f 	isb	sy
}
 8005604:	e001      	b.n	800560a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005606:	f7ff fa15 	bl	8004a34 <xTaskResumeAll>
}
 800560a:	bf00      	nop
 800560c:	3710      	adds	r7, #16
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}
 8005612:	bf00      	nop
 8005614:	200048a4 	.word	0x200048a4
 8005618:	200048a8 	.word	0x200048a8
 800561c:	e000ed04 	.word	0xe000ed04

08005620 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005620:	b480      	push	{r7}
 8005622:	b085      	sub	sp, #20
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005628:	4b0e      	ldr	r3, [pc, #56]	; (8005664 <prvGetNextExpireTime+0x44>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d101      	bne.n	8005636 <prvGetNextExpireTime+0x16>
 8005632:	2201      	movs	r2, #1
 8005634:	e000      	b.n	8005638 <prvGetNextExpireTime+0x18>
 8005636:	2200      	movs	r2, #0
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d105      	bne.n	8005650 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005644:	4b07      	ldr	r3, [pc, #28]	; (8005664 <prvGetNextExpireTime+0x44>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	68db      	ldr	r3, [r3, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	60fb      	str	r3, [r7, #12]
 800564e:	e001      	b.n	8005654 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005650:	2300      	movs	r3, #0
 8005652:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005654:	68fb      	ldr	r3, [r7, #12]
}
 8005656:	4618      	mov	r0, r3
 8005658:	3714      	adds	r7, #20
 800565a:	46bd      	mov	sp, r7
 800565c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005660:	4770      	bx	lr
 8005662:	bf00      	nop
 8005664:	200048a0 	.word	0x200048a0

08005668 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b084      	sub	sp, #16
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005670:	f7ff fa7e 	bl	8004b70 <xTaskGetTickCount>
 8005674:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005676:	4b0b      	ldr	r3, [pc, #44]	; (80056a4 <prvSampleTimeNow+0x3c>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	68fa      	ldr	r2, [r7, #12]
 800567c:	429a      	cmp	r2, r3
 800567e:	d205      	bcs.n	800568c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005680:	f000 f936 	bl	80058f0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2201      	movs	r2, #1
 8005688:	601a      	str	r2, [r3, #0]
 800568a:	e002      	b.n	8005692 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2200      	movs	r2, #0
 8005690:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005692:	4a04      	ldr	r2, [pc, #16]	; (80056a4 <prvSampleTimeNow+0x3c>)
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005698:	68fb      	ldr	r3, [r7, #12]
}
 800569a:	4618      	mov	r0, r3
 800569c:	3710      	adds	r7, #16
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}
 80056a2:	bf00      	nop
 80056a4:	200048b0 	.word	0x200048b0

080056a8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b086      	sub	sp, #24
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	60f8      	str	r0, [r7, #12]
 80056b0:	60b9      	str	r1, [r7, #8]
 80056b2:	607a      	str	r2, [r7, #4]
 80056b4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80056b6:	2300      	movs	r3, #0
 80056b8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	68ba      	ldr	r2, [r7, #8]
 80056be:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	68fa      	ldr	r2, [r7, #12]
 80056c4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80056c6:	68ba      	ldr	r2, [r7, #8]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	429a      	cmp	r2, r3
 80056cc:	d812      	bhi.n	80056f4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056ce:	687a      	ldr	r2, [r7, #4]
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	1ad2      	subs	r2, r2, r3
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	699b      	ldr	r3, [r3, #24]
 80056d8:	429a      	cmp	r2, r3
 80056da:	d302      	bcc.n	80056e2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80056dc:	2301      	movs	r3, #1
 80056de:	617b      	str	r3, [r7, #20]
 80056e0:	e01b      	b.n	800571a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80056e2:	4b10      	ldr	r3, [pc, #64]	; (8005724 <prvInsertTimerInActiveList+0x7c>)
 80056e4:	681a      	ldr	r2, [r3, #0]
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	3304      	adds	r3, #4
 80056ea:	4619      	mov	r1, r3
 80056ec:	4610      	mov	r0, r2
 80056ee:	f7fd ffb8 	bl	8003662 <vListInsert>
 80056f2:	e012      	b.n	800571a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80056f4:	687a      	ldr	r2, [r7, #4]
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d206      	bcs.n	800570a <prvInsertTimerInActiveList+0x62>
 80056fc:	68ba      	ldr	r2, [r7, #8]
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	429a      	cmp	r2, r3
 8005702:	d302      	bcc.n	800570a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005704:	2301      	movs	r3, #1
 8005706:	617b      	str	r3, [r7, #20]
 8005708:	e007      	b.n	800571a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800570a:	4b07      	ldr	r3, [pc, #28]	; (8005728 <prvInsertTimerInActiveList+0x80>)
 800570c:	681a      	ldr	r2, [r3, #0]
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	3304      	adds	r3, #4
 8005712:	4619      	mov	r1, r3
 8005714:	4610      	mov	r0, r2
 8005716:	f7fd ffa4 	bl	8003662 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800571a:	697b      	ldr	r3, [r7, #20]
}
 800571c:	4618      	mov	r0, r3
 800571e:	3718      	adds	r7, #24
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}
 8005724:	200048a4 	.word	0x200048a4
 8005728:	200048a0 	.word	0x200048a0

0800572c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b08e      	sub	sp, #56	; 0x38
 8005730:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005732:	e0ca      	b.n	80058ca <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2b00      	cmp	r3, #0
 8005738:	da18      	bge.n	800576c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800573a:	1d3b      	adds	r3, r7, #4
 800573c:	3304      	adds	r3, #4
 800573e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005740:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005742:	2b00      	cmp	r3, #0
 8005744:	d10a      	bne.n	800575c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8005746:	f04f 0350 	mov.w	r3, #80	; 0x50
 800574a:	f383 8811 	msr	BASEPRI, r3
 800574e:	f3bf 8f6f 	isb	sy
 8005752:	f3bf 8f4f 	dsb	sy
 8005756:	61fb      	str	r3, [r7, #28]
}
 8005758:	bf00      	nop
 800575a:	e7fe      	b.n	800575a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800575c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005762:	6850      	ldr	r0, [r2, #4]
 8005764:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005766:	6892      	ldr	r2, [r2, #8]
 8005768:	4611      	mov	r1, r2
 800576a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2b00      	cmp	r3, #0
 8005770:	f2c0 80aa 	blt.w	80058c8 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800577a:	695b      	ldr	r3, [r3, #20]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d004      	beq.n	800578a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005782:	3304      	adds	r3, #4
 8005784:	4618      	mov	r0, r3
 8005786:	f7fd ffa5 	bl	80036d4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800578a:	463b      	mov	r3, r7
 800578c:	4618      	mov	r0, r3
 800578e:	f7ff ff6b 	bl	8005668 <prvSampleTimeNow>
 8005792:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2b09      	cmp	r3, #9
 8005798:	f200 8097 	bhi.w	80058ca <prvProcessReceivedCommands+0x19e>
 800579c:	a201      	add	r2, pc, #4	; (adr r2, 80057a4 <prvProcessReceivedCommands+0x78>)
 800579e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057a2:	bf00      	nop
 80057a4:	080057cd 	.word	0x080057cd
 80057a8:	080057cd 	.word	0x080057cd
 80057ac:	080057cd 	.word	0x080057cd
 80057b0:	08005841 	.word	0x08005841
 80057b4:	08005855 	.word	0x08005855
 80057b8:	0800589f 	.word	0x0800589f
 80057bc:	080057cd 	.word	0x080057cd
 80057c0:	080057cd 	.word	0x080057cd
 80057c4:	08005841 	.word	0x08005841
 80057c8:	08005855 	.word	0x08005855
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80057cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057ce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80057d2:	f043 0301 	orr.w	r3, r3, #1
 80057d6:	b2da      	uxtb	r2, r3
 80057d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057da:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80057de:	68ba      	ldr	r2, [r7, #8]
 80057e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057e2:	699b      	ldr	r3, [r3, #24]
 80057e4:	18d1      	adds	r1, r2, r3
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80057ec:	f7ff ff5c 	bl	80056a8 <prvInsertTimerInActiveList>
 80057f0:	4603      	mov	r3, r0
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d069      	beq.n	80058ca <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80057f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057f8:	6a1b      	ldr	r3, [r3, #32]
 80057fa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80057fc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80057fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005800:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005804:	f003 0304 	and.w	r3, r3, #4
 8005808:	2b00      	cmp	r3, #0
 800580a:	d05e      	beq.n	80058ca <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800580c:	68ba      	ldr	r2, [r7, #8]
 800580e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005810:	699b      	ldr	r3, [r3, #24]
 8005812:	441a      	add	r2, r3
 8005814:	2300      	movs	r3, #0
 8005816:	9300      	str	r3, [sp, #0]
 8005818:	2300      	movs	r3, #0
 800581a:	2100      	movs	r1, #0
 800581c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800581e:	f7ff fe05 	bl	800542c <xTimerGenericCommand>
 8005822:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005824:	6a3b      	ldr	r3, [r7, #32]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d14f      	bne.n	80058ca <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800582a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800582e:	f383 8811 	msr	BASEPRI, r3
 8005832:	f3bf 8f6f 	isb	sy
 8005836:	f3bf 8f4f 	dsb	sy
 800583a:	61bb      	str	r3, [r7, #24]
}
 800583c:	bf00      	nop
 800583e:	e7fe      	b.n	800583e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005842:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005846:	f023 0301 	bic.w	r3, r3, #1
 800584a:	b2da      	uxtb	r2, r3
 800584c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800584e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8005852:	e03a      	b.n	80058ca <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005856:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800585a:	f043 0301 	orr.w	r3, r3, #1
 800585e:	b2da      	uxtb	r2, r3
 8005860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005862:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005866:	68ba      	ldr	r2, [r7, #8]
 8005868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800586a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800586c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800586e:	699b      	ldr	r3, [r3, #24]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d10a      	bne.n	800588a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8005874:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005878:	f383 8811 	msr	BASEPRI, r3
 800587c:	f3bf 8f6f 	isb	sy
 8005880:	f3bf 8f4f 	dsb	sy
 8005884:	617b      	str	r3, [r7, #20]
}
 8005886:	bf00      	nop
 8005888:	e7fe      	b.n	8005888 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800588a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800588c:	699a      	ldr	r2, [r3, #24]
 800588e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005890:	18d1      	adds	r1, r2, r3
 8005892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005894:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005896:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005898:	f7ff ff06 	bl	80056a8 <prvInsertTimerInActiveList>
					break;
 800589c:	e015      	b.n	80058ca <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800589e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058a0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80058a4:	f003 0302 	and.w	r3, r3, #2
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d103      	bne.n	80058b4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80058ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80058ae:	f7fd fd69 	bl	8003384 <vPortFree>
 80058b2:	e00a      	b.n	80058ca <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80058b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058b6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80058ba:	f023 0301 	bic.w	r3, r3, #1
 80058be:	b2da      	uxtb	r2, r3
 80058c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058c2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80058c6:	e000      	b.n	80058ca <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80058c8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80058ca:	4b08      	ldr	r3, [pc, #32]	; (80058ec <prvProcessReceivedCommands+0x1c0>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	1d39      	adds	r1, r7, #4
 80058d0:	2200      	movs	r2, #0
 80058d2:	4618      	mov	r0, r3
 80058d4:	f7fe fc16 	bl	8004104 <xQueueReceive>
 80058d8:	4603      	mov	r3, r0
 80058da:	2b00      	cmp	r3, #0
 80058dc:	f47f af2a 	bne.w	8005734 <prvProcessReceivedCommands+0x8>
	}
}
 80058e0:	bf00      	nop
 80058e2:	bf00      	nop
 80058e4:	3730      	adds	r7, #48	; 0x30
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}
 80058ea:	bf00      	nop
 80058ec:	200048a8 	.word	0x200048a8

080058f0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b088      	sub	sp, #32
 80058f4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80058f6:	e048      	b.n	800598a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80058f8:	4b2d      	ldr	r3, [pc, #180]	; (80059b0 <prvSwitchTimerLists+0xc0>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	68db      	ldr	r3, [r3, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005902:	4b2b      	ldr	r3, [pc, #172]	; (80059b0 <prvSwitchTimerLists+0xc0>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	68db      	ldr	r3, [r3, #12]
 800590a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	3304      	adds	r3, #4
 8005910:	4618      	mov	r0, r3
 8005912:	f7fd fedf 	bl	80036d4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	6a1b      	ldr	r3, [r3, #32]
 800591a:	68f8      	ldr	r0, [r7, #12]
 800591c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005924:	f003 0304 	and.w	r3, r3, #4
 8005928:	2b00      	cmp	r3, #0
 800592a:	d02e      	beq.n	800598a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	699b      	ldr	r3, [r3, #24]
 8005930:	693a      	ldr	r2, [r7, #16]
 8005932:	4413      	add	r3, r2
 8005934:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005936:	68ba      	ldr	r2, [r7, #8]
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	429a      	cmp	r2, r3
 800593c:	d90e      	bls.n	800595c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	68ba      	ldr	r2, [r7, #8]
 8005942:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	68fa      	ldr	r2, [r7, #12]
 8005948:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800594a:	4b19      	ldr	r3, [pc, #100]	; (80059b0 <prvSwitchTimerLists+0xc0>)
 800594c:	681a      	ldr	r2, [r3, #0]
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	3304      	adds	r3, #4
 8005952:	4619      	mov	r1, r3
 8005954:	4610      	mov	r0, r2
 8005956:	f7fd fe84 	bl	8003662 <vListInsert>
 800595a:	e016      	b.n	800598a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800595c:	2300      	movs	r3, #0
 800595e:	9300      	str	r3, [sp, #0]
 8005960:	2300      	movs	r3, #0
 8005962:	693a      	ldr	r2, [r7, #16]
 8005964:	2100      	movs	r1, #0
 8005966:	68f8      	ldr	r0, [r7, #12]
 8005968:	f7ff fd60 	bl	800542c <xTimerGenericCommand>
 800596c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d10a      	bne.n	800598a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8005974:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005978:	f383 8811 	msr	BASEPRI, r3
 800597c:	f3bf 8f6f 	isb	sy
 8005980:	f3bf 8f4f 	dsb	sy
 8005984:	603b      	str	r3, [r7, #0]
}
 8005986:	bf00      	nop
 8005988:	e7fe      	b.n	8005988 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800598a:	4b09      	ldr	r3, [pc, #36]	; (80059b0 <prvSwitchTimerLists+0xc0>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d1b1      	bne.n	80058f8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005994:	4b06      	ldr	r3, [pc, #24]	; (80059b0 <prvSwitchTimerLists+0xc0>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800599a:	4b06      	ldr	r3, [pc, #24]	; (80059b4 <prvSwitchTimerLists+0xc4>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4a04      	ldr	r2, [pc, #16]	; (80059b0 <prvSwitchTimerLists+0xc0>)
 80059a0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80059a2:	4a04      	ldr	r2, [pc, #16]	; (80059b4 <prvSwitchTimerLists+0xc4>)
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	6013      	str	r3, [r2, #0]
}
 80059a8:	bf00      	nop
 80059aa:	3718      	adds	r7, #24
 80059ac:	46bd      	mov	sp, r7
 80059ae:	bd80      	pop	{r7, pc}
 80059b0:	200048a0 	.word	0x200048a0
 80059b4:	200048a4 	.word	0x200048a4

080059b8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b082      	sub	sp, #8
 80059bc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80059be:	f7fd ffe1 	bl	8003984 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80059c2:	4b15      	ldr	r3, [pc, #84]	; (8005a18 <prvCheckForValidListAndQueue+0x60>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d120      	bne.n	8005a0c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80059ca:	4814      	ldr	r0, [pc, #80]	; (8005a1c <prvCheckForValidListAndQueue+0x64>)
 80059cc:	f7fd fdf8 	bl	80035c0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80059d0:	4813      	ldr	r0, [pc, #76]	; (8005a20 <prvCheckForValidListAndQueue+0x68>)
 80059d2:	f7fd fdf5 	bl	80035c0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80059d6:	4b13      	ldr	r3, [pc, #76]	; (8005a24 <prvCheckForValidListAndQueue+0x6c>)
 80059d8:	4a10      	ldr	r2, [pc, #64]	; (8005a1c <prvCheckForValidListAndQueue+0x64>)
 80059da:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80059dc:	4b12      	ldr	r3, [pc, #72]	; (8005a28 <prvCheckForValidListAndQueue+0x70>)
 80059de:	4a10      	ldr	r2, [pc, #64]	; (8005a20 <prvCheckForValidListAndQueue+0x68>)
 80059e0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80059e2:	2300      	movs	r3, #0
 80059e4:	9300      	str	r3, [sp, #0]
 80059e6:	4b11      	ldr	r3, [pc, #68]	; (8005a2c <prvCheckForValidListAndQueue+0x74>)
 80059e8:	4a11      	ldr	r2, [pc, #68]	; (8005a30 <prvCheckForValidListAndQueue+0x78>)
 80059ea:	2110      	movs	r1, #16
 80059ec:	200a      	movs	r0, #10
 80059ee:	f7fe f953 	bl	8003c98 <xQueueGenericCreateStatic>
 80059f2:	4603      	mov	r3, r0
 80059f4:	4a08      	ldr	r2, [pc, #32]	; (8005a18 <prvCheckForValidListAndQueue+0x60>)
 80059f6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80059f8:	4b07      	ldr	r3, [pc, #28]	; (8005a18 <prvCheckForValidListAndQueue+0x60>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d005      	beq.n	8005a0c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005a00:	4b05      	ldr	r3, [pc, #20]	; (8005a18 <prvCheckForValidListAndQueue+0x60>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	490b      	ldr	r1, [pc, #44]	; (8005a34 <prvCheckForValidListAndQueue+0x7c>)
 8005a06:	4618      	mov	r0, r3
 8005a08:	f7fe fd6c 	bl	80044e4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005a0c:	f7fd ffea 	bl	80039e4 <vPortExitCritical>
}
 8005a10:	bf00      	nop
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}
 8005a16:	bf00      	nop
 8005a18:	200048a8 	.word	0x200048a8
 8005a1c:	20004878 	.word	0x20004878
 8005a20:	2000488c 	.word	0x2000488c
 8005a24:	200048a0 	.word	0x200048a0
 8005a28:	200048a4 	.word	0x200048a4
 8005a2c:	20004954 	.word	0x20004954
 8005a30:	200048b4 	.word	0x200048b4
 8005a34:	080067e0 	.word	0x080067e0

08005a38 <OLED_Refresh_Gram>:

#include "../../PeripheralDriver/Inc/oledfont.h"

uint8_t OLED_GRAM[128][8];	 
void OLED_Refresh_Gram(void)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b082      	sub	sp, #8
 8005a3c:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 8005a3e:	2300      	movs	r3, #0
 8005a40:	71fb      	strb	r3, [r7, #7]
 8005a42:	e026      	b.n	8005a92 <OLED_Refresh_Gram+0x5a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    
 8005a44:	79fb      	ldrb	r3, [r7, #7]
 8005a46:	3b50      	subs	r3, #80	; 0x50
 8005a48:	b2db      	uxtb	r3, r3
 8005a4a:	2100      	movs	r1, #0
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	f000 f82b 	bl	8005aa8 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      
 8005a52:	2100      	movs	r1, #0
 8005a54:	2000      	movs	r0, #0
 8005a56:	f000 f827 	bl	8005aa8 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);        
 8005a5a:	2100      	movs	r1, #0
 8005a5c:	2010      	movs	r0, #16
 8005a5e:	f000 f823 	bl	8005aa8 <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA); 
 8005a62:	2300      	movs	r3, #0
 8005a64:	71bb      	strb	r3, [r7, #6]
 8005a66:	e00d      	b.n	8005a84 <OLED_Refresh_Gram+0x4c>
 8005a68:	79ba      	ldrb	r2, [r7, #6]
 8005a6a:	79fb      	ldrb	r3, [r7, #7]
 8005a6c:	490d      	ldr	r1, [pc, #52]	; (8005aa4 <OLED_Refresh_Gram+0x6c>)
 8005a6e:	00d2      	lsls	r2, r2, #3
 8005a70:	440a      	add	r2, r1
 8005a72:	4413      	add	r3, r2
 8005a74:	781b      	ldrb	r3, [r3, #0]
 8005a76:	2101      	movs	r1, #1
 8005a78:	4618      	mov	r0, r3
 8005a7a:	f000 f815 	bl	8005aa8 <OLED_WR_Byte>
 8005a7e:	79bb      	ldrb	r3, [r7, #6]
 8005a80:	3301      	adds	r3, #1
 8005a82:	71bb      	strb	r3, [r7, #6]
 8005a84:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	daed      	bge.n	8005a68 <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)  
 8005a8c:	79fb      	ldrb	r3, [r7, #7]
 8005a8e:	3301      	adds	r3, #1
 8005a90:	71fb      	strb	r3, [r7, #7]
 8005a92:	79fb      	ldrb	r3, [r7, #7]
 8005a94:	2b07      	cmp	r3, #7
 8005a96:	d9d5      	bls.n	8005a44 <OLED_Refresh_Gram+0xc>
	}   
}
 8005a98:	bf00      	nop
 8005a9a:	bf00      	nop
 8005a9c:	3708      	adds	r7, #8
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bd80      	pop	{r7, pc}
 8005aa2:	bf00      	nop
 8005aa4:	20004b20 	.word	0x20004b20

08005aa8 <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b084      	sub	sp, #16
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	4603      	mov	r3, r0
 8005ab0:	460a      	mov	r2, r1
 8005ab2:	71fb      	strb	r3, [r7, #7]
 8005ab4:	4613      	mov	r3, r2
 8005ab6:	71bb      	strb	r3, [r7, #6]
	uint8_t i;			  
	if(cmd)
 8005ab8:	79bb      	ldrb	r3, [r7, #6]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d006      	beq.n	8005acc <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 8005abe:	2201      	movs	r2, #1
 8005ac0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005ac4:	481c      	ldr	r0, [pc, #112]	; (8005b38 <OLED_WR_Byte+0x90>)
 8005ac6:	f7fb fe5d 	bl	8001784 <HAL_GPIO_WritePin>
 8005aca:	e005      	b.n	8005ad8 <OLED_WR_Byte+0x30>
	else 
	  OLED_RS_Clr();		  
 8005acc:	2200      	movs	r2, #0
 8005ace:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005ad2:	4819      	ldr	r0, [pc, #100]	; (8005b38 <OLED_WR_Byte+0x90>)
 8005ad4:	f7fb fe56 	bl	8001784 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8005ad8:	2300      	movs	r3, #0
 8005ada:	73fb      	strb	r3, [r7, #15]
 8005adc:	e01e      	b.n	8005b1c <OLED_WR_Byte+0x74>
	{			  
		OLED_SCLK_Clr();
 8005ade:	2200      	movs	r2, #0
 8005ae0:	2120      	movs	r1, #32
 8005ae2:	4815      	ldr	r0, [pc, #84]	; (8005b38 <OLED_WR_Byte+0x90>)
 8005ae4:	f7fb fe4e 	bl	8001784 <HAL_GPIO_WritePin>
		if(dat&0x80)
 8005ae8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	da05      	bge.n	8005afc <OLED_WR_Byte+0x54>
		   OLED_SDIN_Set();
 8005af0:	2201      	movs	r2, #1
 8005af2:	2140      	movs	r1, #64	; 0x40
 8005af4:	4810      	ldr	r0, [pc, #64]	; (8005b38 <OLED_WR_Byte+0x90>)
 8005af6:	f7fb fe45 	bl	8001784 <HAL_GPIO_WritePin>
 8005afa:	e004      	b.n	8005b06 <OLED_WR_Byte+0x5e>
		else 
		   OLED_SDIN_Clr();
 8005afc:	2200      	movs	r2, #0
 8005afe:	2140      	movs	r1, #64	; 0x40
 8005b00:	480d      	ldr	r0, [pc, #52]	; (8005b38 <OLED_WR_Byte+0x90>)
 8005b02:	f7fb fe3f 	bl	8001784 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 8005b06:	2201      	movs	r2, #1
 8005b08:	2120      	movs	r1, #32
 8005b0a:	480b      	ldr	r0, [pc, #44]	; (8005b38 <OLED_WR_Byte+0x90>)
 8005b0c:	f7fb fe3a 	bl	8001784 <HAL_GPIO_WritePin>
		dat<<=1;   
 8005b10:	79fb      	ldrb	r3, [r7, #7]
 8005b12:	005b      	lsls	r3, r3, #1
 8005b14:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 8005b16:	7bfb      	ldrb	r3, [r7, #15]
 8005b18:	3301      	adds	r3, #1
 8005b1a:	73fb      	strb	r3, [r7, #15]
 8005b1c:	7bfb      	ldrb	r3, [r7, #15]
 8005b1e:	2b07      	cmp	r3, #7
 8005b20:	d9dd      	bls.n	8005ade <OLED_WR_Byte+0x36>
	}				 		  
	OLED_RS_Set();   	  
 8005b22:	2201      	movs	r2, #1
 8005b24:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005b28:	4803      	ldr	r0, [pc, #12]	; (8005b38 <OLED_WR_Byte+0x90>)
 8005b2a:	f7fb fe2b 	bl	8001784 <HAL_GPIO_WritePin>
} 
 8005b2e:	bf00      	nop
 8005b30:	3710      	adds	r7, #16
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}
 8005b36:	bf00      	nop
 8005b38:	40021000 	.word	0x40021000

08005b3c <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b082      	sub	sp, #8
 8005b40:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 8005b42:	2300      	movs	r3, #0
 8005b44:	71fb      	strb	r3, [r7, #7]
 8005b46:	e014      	b.n	8005b72 <OLED_Clear+0x36>
 8005b48:	2300      	movs	r3, #0
 8005b4a:	71bb      	strb	r3, [r7, #6]
 8005b4c:	e00a      	b.n	8005b64 <OLED_Clear+0x28>
 8005b4e:	79ba      	ldrb	r2, [r7, #6]
 8005b50:	79fb      	ldrb	r3, [r7, #7]
 8005b52:	490c      	ldr	r1, [pc, #48]	; (8005b84 <OLED_Clear+0x48>)
 8005b54:	00d2      	lsls	r2, r2, #3
 8005b56:	440a      	add	r2, r1
 8005b58:	4413      	add	r3, r2
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	701a      	strb	r2, [r3, #0]
 8005b5e:	79bb      	ldrb	r3, [r7, #6]
 8005b60:	3301      	adds	r3, #1
 8005b62:	71bb      	strb	r3, [r7, #6]
 8005b64:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	daf0      	bge.n	8005b4e <OLED_Clear+0x12>
 8005b6c:	79fb      	ldrb	r3, [r7, #7]
 8005b6e:	3301      	adds	r3, #1
 8005b70:	71fb      	strb	r3, [r7, #7]
 8005b72:	79fb      	ldrb	r3, [r7, #7]
 8005b74:	2b07      	cmp	r3, #7
 8005b76:	d9e7      	bls.n	8005b48 <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 8005b78:	f7ff ff5e 	bl	8005a38 <OLED_Refresh_Gram>
}
 8005b7c:	bf00      	nop
 8005b7e:	3708      	adds	r7, #8
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bd80      	pop	{r7, pc}
 8005b84:	20004b20 	.word	0x20004b20

08005b88 <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b085      	sub	sp, #20
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	4603      	mov	r3, r0
 8005b90:	71fb      	strb	r3, [r7, #7]
 8005b92:	460b      	mov	r3, r1
 8005b94:	71bb      	strb	r3, [r7, #6]
 8005b96:	4613      	mov	r3, r2
 8005b98:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 8005b9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	db41      	blt.n	8005c2a <OLED_DrawPoint+0xa2>
 8005ba6:	79bb      	ldrb	r3, [r7, #6]
 8005ba8:	2b3f      	cmp	r3, #63	; 0x3f
 8005baa:	d83e      	bhi.n	8005c2a <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 8005bac:	79bb      	ldrb	r3, [r7, #6]
 8005bae:	08db      	lsrs	r3, r3, #3
 8005bb0:	b2db      	uxtb	r3, r3
 8005bb2:	f1c3 0307 	rsb	r3, r3, #7
 8005bb6:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 8005bb8:	79bb      	ldrb	r3, [r7, #6]
 8005bba:	f003 0307 	and.w	r3, r3, #7
 8005bbe:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 8005bc0:	7b7b      	ldrb	r3, [r7, #13]
 8005bc2:	f1c3 0307 	rsb	r3, r3, #7
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8005bcc:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 8005bce:	797b      	ldrb	r3, [r7, #5]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d012      	beq.n	8005bfa <OLED_DrawPoint+0x72>
 8005bd4:	79fa      	ldrb	r2, [r7, #7]
 8005bd6:	7bbb      	ldrb	r3, [r7, #14]
 8005bd8:	4917      	ldr	r1, [pc, #92]	; (8005c38 <OLED_DrawPoint+0xb0>)
 8005bda:	00d2      	lsls	r2, r2, #3
 8005bdc:	440a      	add	r2, r1
 8005bde:	4413      	add	r3, r2
 8005be0:	7818      	ldrb	r0, [r3, #0]
 8005be2:	79fa      	ldrb	r2, [r7, #7]
 8005be4:	7bbb      	ldrb	r3, [r7, #14]
 8005be6:	7bf9      	ldrb	r1, [r7, #15]
 8005be8:	4301      	orrs	r1, r0
 8005bea:	b2c8      	uxtb	r0, r1
 8005bec:	4912      	ldr	r1, [pc, #72]	; (8005c38 <OLED_DrawPoint+0xb0>)
 8005bee:	00d2      	lsls	r2, r2, #3
 8005bf0:	440a      	add	r2, r1
 8005bf2:	4413      	add	r3, r2
 8005bf4:	4602      	mov	r2, r0
 8005bf6:	701a      	strb	r2, [r3, #0]
 8005bf8:	e018      	b.n	8005c2c <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 8005bfa:	79fa      	ldrb	r2, [r7, #7]
 8005bfc:	7bbb      	ldrb	r3, [r7, #14]
 8005bfe:	490e      	ldr	r1, [pc, #56]	; (8005c38 <OLED_DrawPoint+0xb0>)
 8005c00:	00d2      	lsls	r2, r2, #3
 8005c02:	440a      	add	r2, r1
 8005c04:	4413      	add	r3, r2
 8005c06:	781b      	ldrb	r3, [r3, #0]
 8005c08:	b25a      	sxtb	r2, r3
 8005c0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005c0e:	43db      	mvns	r3, r3
 8005c10:	b25b      	sxtb	r3, r3
 8005c12:	4013      	ands	r3, r2
 8005c14:	b259      	sxtb	r1, r3
 8005c16:	79fa      	ldrb	r2, [r7, #7]
 8005c18:	7bbb      	ldrb	r3, [r7, #14]
 8005c1a:	b2c8      	uxtb	r0, r1
 8005c1c:	4906      	ldr	r1, [pc, #24]	; (8005c38 <OLED_DrawPoint+0xb0>)
 8005c1e:	00d2      	lsls	r2, r2, #3
 8005c20:	440a      	add	r2, r1
 8005c22:	4413      	add	r3, r2
 8005c24:	4602      	mov	r2, r0
 8005c26:	701a      	strb	r2, [r3, #0]
 8005c28:	e000      	b.n	8005c2c <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 8005c2a:	bf00      	nop
}
 8005c2c:	3714      	adds	r7, #20
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c34:	4770      	bx	lr
 8005c36:	bf00      	nop
 8005c38:	20004b20 	.word	0x20004b20

08005c3c <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 8005c3c:	b590      	push	{r4, r7, lr}
 8005c3e:	b085      	sub	sp, #20
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	4604      	mov	r4, r0
 8005c44:	4608      	mov	r0, r1
 8005c46:	4611      	mov	r1, r2
 8005c48:	461a      	mov	r2, r3
 8005c4a:	4623      	mov	r3, r4
 8005c4c:	71fb      	strb	r3, [r7, #7]
 8005c4e:	4603      	mov	r3, r0
 8005c50:	71bb      	strb	r3, [r7, #6]
 8005c52:	460b      	mov	r3, r1
 8005c54:	717b      	strb	r3, [r7, #5]
 8005c56:	4613      	mov	r3, r2
 8005c58:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 8005c5a:	79bb      	ldrb	r3, [r7, #6]
 8005c5c:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 8005c5e:	797b      	ldrb	r3, [r7, #5]
 8005c60:	3b20      	subs	r3, #32
 8005c62:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 8005c64:	2300      	movs	r3, #0
 8005c66:	73bb      	strb	r3, [r7, #14]
 8005c68:	e04d      	b.n	8005d06 <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 8005c6a:	793b      	ldrb	r3, [r7, #4]
 8005c6c:	2b0c      	cmp	r3, #12
 8005c6e:	d10b      	bne.n	8005c88 <OLED_ShowChar+0x4c>
 8005c70:	797a      	ldrb	r2, [r7, #5]
 8005c72:	7bb9      	ldrb	r1, [r7, #14]
 8005c74:	4828      	ldr	r0, [pc, #160]	; (8005d18 <OLED_ShowChar+0xdc>)
 8005c76:	4613      	mov	r3, r2
 8005c78:	005b      	lsls	r3, r3, #1
 8005c7a:	4413      	add	r3, r2
 8005c7c:	009b      	lsls	r3, r3, #2
 8005c7e:	4403      	add	r3, r0
 8005c80:	440b      	add	r3, r1
 8005c82:	781b      	ldrb	r3, [r3, #0]
 8005c84:	73fb      	strb	r3, [r7, #15]
 8005c86:	e007      	b.n	8005c98 <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 8005c88:	797a      	ldrb	r2, [r7, #5]
 8005c8a:	7bbb      	ldrb	r3, [r7, #14]
 8005c8c:	4923      	ldr	r1, [pc, #140]	; (8005d1c <OLED_ShowChar+0xe0>)
 8005c8e:	0112      	lsls	r2, r2, #4
 8005c90:	440a      	add	r2, r1
 8005c92:	4413      	add	r3, r2
 8005c94:	781b      	ldrb	r3, [r3, #0]
 8005c96:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 8005c98:	2300      	movs	r3, #0
 8005c9a:	737b      	strb	r3, [r7, #13]
 8005c9c:	e02d      	b.n	8005cfa <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 8005c9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	da07      	bge.n	8005cb6 <OLED_ShowChar+0x7a>
 8005ca6:	f897 2020 	ldrb.w	r2, [r7, #32]
 8005caa:	79b9      	ldrb	r1, [r7, #6]
 8005cac:	79fb      	ldrb	r3, [r7, #7]
 8005cae:	4618      	mov	r0, r3
 8005cb0:	f7ff ff6a 	bl	8005b88 <OLED_DrawPoint>
 8005cb4:	e00c      	b.n	8005cd0 <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 8005cb6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	bf0c      	ite	eq
 8005cbe:	2301      	moveq	r3, #1
 8005cc0:	2300      	movne	r3, #0
 8005cc2:	b2db      	uxtb	r3, r3
 8005cc4:	461a      	mov	r2, r3
 8005cc6:	79b9      	ldrb	r1, [r7, #6]
 8005cc8:	79fb      	ldrb	r3, [r7, #7]
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f7ff ff5c 	bl	8005b88 <OLED_DrawPoint>
			temp<<=1;
 8005cd0:	7bfb      	ldrb	r3, [r7, #15]
 8005cd2:	005b      	lsls	r3, r3, #1
 8005cd4:	73fb      	strb	r3, [r7, #15]
			y++;
 8005cd6:	79bb      	ldrb	r3, [r7, #6]
 8005cd8:	3301      	adds	r3, #1
 8005cda:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 8005cdc:	79ba      	ldrb	r2, [r7, #6]
 8005cde:	7b3b      	ldrb	r3, [r7, #12]
 8005ce0:	1ad2      	subs	r2, r2, r3
 8005ce2:	793b      	ldrb	r3, [r7, #4]
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	d105      	bne.n	8005cf4 <OLED_ShowChar+0xb8>
			{
				y=y0;
 8005ce8:	7b3b      	ldrb	r3, [r7, #12]
 8005cea:	71bb      	strb	r3, [r7, #6]
				x++;
 8005cec:	79fb      	ldrb	r3, [r7, #7]
 8005cee:	3301      	adds	r3, #1
 8005cf0:	71fb      	strb	r3, [r7, #7]
				break;
 8005cf2:	e005      	b.n	8005d00 <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 8005cf4:	7b7b      	ldrb	r3, [r7, #13]
 8005cf6:	3301      	adds	r3, #1
 8005cf8:	737b      	strb	r3, [r7, #13]
 8005cfa:	7b7b      	ldrb	r3, [r7, #13]
 8005cfc:	2b07      	cmp	r3, #7
 8005cfe:	d9ce      	bls.n	8005c9e <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 8005d00:	7bbb      	ldrb	r3, [r7, #14]
 8005d02:	3301      	adds	r3, #1
 8005d04:	73bb      	strb	r3, [r7, #14]
 8005d06:	7bba      	ldrb	r2, [r7, #14]
 8005d08:	793b      	ldrb	r3, [r7, #4]
 8005d0a:	429a      	cmp	r2, r3
 8005d0c:	d3ad      	bcc.n	8005c6a <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 8005d0e:	bf00      	nop
 8005d10:	bf00      	nop
 8005d12:	3714      	adds	r7, #20
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd90      	pop	{r4, r7, pc}
 8005d18:	08006888 	.word	0x08006888
 8005d1c:	08006cfc 	.word	0x08006cfc

08005d20 <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b084      	sub	sp, #16
 8005d24:	af02      	add	r7, sp, #8
 8005d26:	4603      	mov	r3, r0
 8005d28:	603a      	str	r2, [r7, #0]
 8005d2a:	71fb      	strb	r3, [r7, #7]
 8005d2c:	460b      	mov	r3, r1
 8005d2e:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 8005d30:	e01f      	b.n	8005d72 <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 8005d32:	79fb      	ldrb	r3, [r7, #7]
 8005d34:	2b7a      	cmp	r3, #122	; 0x7a
 8005d36:	d904      	bls.n	8005d42 <OLED_ShowString+0x22>
 8005d38:	2300      	movs	r3, #0
 8005d3a:	71fb      	strb	r3, [r7, #7]
 8005d3c:	79bb      	ldrb	r3, [r7, #6]
 8005d3e:	3310      	adds	r3, #16
 8005d40:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 8005d42:	79bb      	ldrb	r3, [r7, #6]
 8005d44:	2b3a      	cmp	r3, #58	; 0x3a
 8005d46:	d905      	bls.n	8005d54 <OLED_ShowString+0x34>
 8005d48:	2300      	movs	r3, #0
 8005d4a:	71fb      	strb	r3, [r7, #7]
 8005d4c:	79fb      	ldrb	r3, [r7, #7]
 8005d4e:	71bb      	strb	r3, [r7, #6]
 8005d50:	f7ff fef4 	bl	8005b3c <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	781a      	ldrb	r2, [r3, #0]
 8005d58:	79b9      	ldrb	r1, [r7, #6]
 8005d5a:	79f8      	ldrb	r0, [r7, #7]
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	9300      	str	r3, [sp, #0]
 8005d60:	230c      	movs	r3, #12
 8005d62:	f7ff ff6b 	bl	8005c3c <OLED_ShowChar>
        x+=8;
 8005d66:	79fb      	ldrb	r3, [r7, #7]
 8005d68:	3308      	adds	r3, #8
 8005d6a:	71fb      	strb	r3, [r7, #7]
        p++;
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	3301      	adds	r3, #1
 8005d70:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	781b      	ldrb	r3, [r3, #0]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d1db      	bne.n	8005d32 <OLED_ShowString+0x12>
    }  
}	 
 8005d7a:	bf00      	nop
 8005d7c:	bf00      	nop
 8005d7e:	3708      	adds	r7, #8
 8005d80:	46bd      	mov	sp, r7
 8005d82:	bd80      	pop	{r7, pc}

08005d84 <OLED_Init>:

void OLED_Init(void)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 8005d88:	f7fb fd16 	bl	80017b8 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 8005d8c:	4b41      	ldr	r3, [pc, #260]	; (8005e94 <OLED_Init+0x110>)
 8005d8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d90:	4a40      	ldr	r2, [pc, #256]	; (8005e94 <OLED_Init+0x110>)
 8005d92:	f023 0301 	bic.w	r3, r3, #1
 8005d96:	6713      	str	r3, [r2, #112]	; 0x70
 8005d98:	4b3e      	ldr	r3, [pc, #248]	; (8005e94 <OLED_Init+0x110>)
 8005d9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d9c:	4a3d      	ldr	r2, [pc, #244]	; (8005e94 <OLED_Init+0x110>)
 8005d9e:	f023 0304 	bic.w	r3, r3, #4
 8005da2:	6713      	str	r3, [r2, #112]	; 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 8005da4:	f7fb fd1c 	bl	80017e0 <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 8005da8:	2200      	movs	r2, #0
 8005daa:	2180      	movs	r1, #128	; 0x80
 8005dac:	483a      	ldr	r0, [pc, #232]	; (8005e98 <OLED_Init+0x114>)
 8005dae:	f7fb fce9 	bl	8001784 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8005db2:	2064      	movs	r0, #100	; 0x64
 8005db4:	f7fb fa40 	bl	8001238 <HAL_Delay>
	OLED_RST_Set();
 8005db8:	2201      	movs	r2, #1
 8005dba:	2180      	movs	r1, #128	; 0x80
 8005dbc:	4836      	ldr	r0, [pc, #216]	; (8005e98 <OLED_Init+0x114>)
 8005dbe:	f7fb fce1 	bl	8001784 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 8005dc2:	2100      	movs	r1, #0
 8005dc4:	20ae      	movs	r0, #174	; 0xae
 8005dc6:	f7ff fe6f 	bl	8005aa8 <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 8005dca:	2100      	movs	r1, #0
 8005dcc:	20d5      	movs	r0, #213	; 0xd5
 8005dce:	f7ff fe6b 	bl	8005aa8 <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 8005dd2:	2100      	movs	r1, #0
 8005dd4:	2050      	movs	r0, #80	; 0x50
 8005dd6:	f7ff fe67 	bl	8005aa8 <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 8005dda:	2100      	movs	r1, #0
 8005ddc:	20a8      	movs	r0, #168	; 0xa8
 8005dde:	f7ff fe63 	bl	8005aa8 <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 8005de2:	2100      	movs	r1, #0
 8005de4:	203f      	movs	r0, #63	; 0x3f
 8005de6:	f7ff fe5f 	bl	8005aa8 <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 8005dea:	2100      	movs	r1, #0
 8005dec:	20d3      	movs	r0, #211	; 0xd3
 8005dee:	f7ff fe5b 	bl	8005aa8 <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 8005df2:	2100      	movs	r1, #0
 8005df4:	2000      	movs	r0, #0
 8005df6:	f7ff fe57 	bl	8005aa8 <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 8005dfa:	2100      	movs	r1, #0
 8005dfc:	2040      	movs	r0, #64	; 0x40
 8005dfe:	f7ff fe53 	bl	8005aa8 <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 8005e02:	2100      	movs	r1, #0
 8005e04:	208d      	movs	r0, #141	; 0x8d
 8005e06:	f7ff fe4f 	bl	8005aa8 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 8005e0a:	2100      	movs	r1, #0
 8005e0c:	2014      	movs	r0, #20
 8005e0e:	f7ff fe4b 	bl	8005aa8 <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 8005e12:	2100      	movs	r1, #0
 8005e14:	2020      	movs	r0, #32
 8005e16:	f7ff fe47 	bl	8005aa8 <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 8005e1a:	2100      	movs	r1, #0
 8005e1c:	2002      	movs	r0, #2
 8005e1e:	f7ff fe43 	bl	8005aa8 <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 8005e22:	2100      	movs	r1, #0
 8005e24:	20a1      	movs	r0, #161	; 0xa1
 8005e26:	f7ff fe3f 	bl	8005aa8 <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 8005e2a:	2100      	movs	r1, #0
 8005e2c:	20c0      	movs	r0, #192	; 0xc0
 8005e2e:	f7ff fe3b 	bl	8005aa8 <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 8005e32:	2100      	movs	r1, #0
 8005e34:	20da      	movs	r0, #218	; 0xda
 8005e36:	f7ff fe37 	bl	8005aa8 <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 8005e3a:	2100      	movs	r1, #0
 8005e3c:	2012      	movs	r0, #18
 8005e3e:	f7ff fe33 	bl	8005aa8 <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 8005e42:	2100      	movs	r1, #0
 8005e44:	2081      	movs	r0, #129	; 0x81
 8005e46:	f7ff fe2f 	bl	8005aa8 <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 8005e4a:	2100      	movs	r1, #0
 8005e4c:	20ef      	movs	r0, #239	; 0xef
 8005e4e:	f7ff fe2b 	bl	8005aa8 <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 8005e52:	2100      	movs	r1, #0
 8005e54:	20d9      	movs	r0, #217	; 0xd9
 8005e56:	f7ff fe27 	bl	8005aa8 <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 8005e5a:	2100      	movs	r1, #0
 8005e5c:	20f1      	movs	r0, #241	; 0xf1
 8005e5e:	f7ff fe23 	bl	8005aa8 <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 8005e62:	2100      	movs	r1, #0
 8005e64:	20db      	movs	r0, #219	; 0xdb
 8005e66:	f7ff fe1f 	bl	8005aa8 <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 8005e6a:	2100      	movs	r1, #0
 8005e6c:	2030      	movs	r0, #48	; 0x30
 8005e6e:	f7ff fe1b 	bl	8005aa8 <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 8005e72:	2100      	movs	r1, #0
 8005e74:	20a4      	movs	r0, #164	; 0xa4
 8005e76:	f7ff fe17 	bl	8005aa8 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 8005e7a:	2100      	movs	r1, #0
 8005e7c:	20a6      	movs	r0, #166	; 0xa6
 8005e7e:	f7ff fe13 	bl	8005aa8 <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 8005e82:	2100      	movs	r1, #0
 8005e84:	20af      	movs	r0, #175	; 0xaf
 8005e86:	f7ff fe0f 	bl	8005aa8 <OLED_WR_Byte>
	OLED_Clear(); 
 8005e8a:	f7ff fe57 	bl	8005b3c <OLED_Clear>
 8005e8e:	bf00      	nop
 8005e90:	bd80      	pop	{r7, pc}
 8005e92:	bf00      	nop
 8005e94:	40023800 	.word	0x40023800
 8005e98:	40021000 	.word	0x40021000

08005e9c <__errno>:
 8005e9c:	4b01      	ldr	r3, [pc, #4]	; (8005ea4 <__errno+0x8>)
 8005e9e:	6818      	ldr	r0, [r3, #0]
 8005ea0:	4770      	bx	lr
 8005ea2:	bf00      	nop
 8005ea4:	20000010 	.word	0x20000010

08005ea8 <__libc_init_array>:
 8005ea8:	b570      	push	{r4, r5, r6, lr}
 8005eaa:	4d0d      	ldr	r5, [pc, #52]	; (8005ee0 <__libc_init_array+0x38>)
 8005eac:	4c0d      	ldr	r4, [pc, #52]	; (8005ee4 <__libc_init_array+0x3c>)
 8005eae:	1b64      	subs	r4, r4, r5
 8005eb0:	10a4      	asrs	r4, r4, #2
 8005eb2:	2600      	movs	r6, #0
 8005eb4:	42a6      	cmp	r6, r4
 8005eb6:	d109      	bne.n	8005ecc <__libc_init_array+0x24>
 8005eb8:	4d0b      	ldr	r5, [pc, #44]	; (8005ee8 <__libc_init_array+0x40>)
 8005eba:	4c0c      	ldr	r4, [pc, #48]	; (8005eec <__libc_init_array+0x44>)
 8005ebc:	f000 fc4e 	bl	800675c <_init>
 8005ec0:	1b64      	subs	r4, r4, r5
 8005ec2:	10a4      	asrs	r4, r4, #2
 8005ec4:	2600      	movs	r6, #0
 8005ec6:	42a6      	cmp	r6, r4
 8005ec8:	d105      	bne.n	8005ed6 <__libc_init_array+0x2e>
 8005eca:	bd70      	pop	{r4, r5, r6, pc}
 8005ecc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ed0:	4798      	blx	r3
 8005ed2:	3601      	adds	r6, #1
 8005ed4:	e7ee      	b.n	8005eb4 <__libc_init_array+0xc>
 8005ed6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005eda:	4798      	blx	r3
 8005edc:	3601      	adds	r6, #1
 8005ede:	e7f2      	b.n	8005ec6 <__libc_init_array+0x1e>
 8005ee0:	08007328 	.word	0x08007328
 8005ee4:	08007328 	.word	0x08007328
 8005ee8:	08007328 	.word	0x08007328
 8005eec:	0800732c 	.word	0x0800732c

08005ef0 <memcpy>:
 8005ef0:	440a      	add	r2, r1
 8005ef2:	4291      	cmp	r1, r2
 8005ef4:	f100 33ff 	add.w	r3, r0, #4294967295
 8005ef8:	d100      	bne.n	8005efc <memcpy+0xc>
 8005efa:	4770      	bx	lr
 8005efc:	b510      	push	{r4, lr}
 8005efe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005f02:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005f06:	4291      	cmp	r1, r2
 8005f08:	d1f9      	bne.n	8005efe <memcpy+0xe>
 8005f0a:	bd10      	pop	{r4, pc}

08005f0c <memset>:
 8005f0c:	4402      	add	r2, r0
 8005f0e:	4603      	mov	r3, r0
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d100      	bne.n	8005f16 <memset+0xa>
 8005f14:	4770      	bx	lr
 8005f16:	f803 1b01 	strb.w	r1, [r3], #1
 8005f1a:	e7f9      	b.n	8005f10 <memset+0x4>

08005f1c <siprintf>:
 8005f1c:	b40e      	push	{r1, r2, r3}
 8005f1e:	b500      	push	{lr}
 8005f20:	b09c      	sub	sp, #112	; 0x70
 8005f22:	ab1d      	add	r3, sp, #116	; 0x74
 8005f24:	9002      	str	r0, [sp, #8]
 8005f26:	9006      	str	r0, [sp, #24]
 8005f28:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005f2c:	4809      	ldr	r0, [pc, #36]	; (8005f54 <siprintf+0x38>)
 8005f2e:	9107      	str	r1, [sp, #28]
 8005f30:	9104      	str	r1, [sp, #16]
 8005f32:	4909      	ldr	r1, [pc, #36]	; (8005f58 <siprintf+0x3c>)
 8005f34:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f38:	9105      	str	r1, [sp, #20]
 8005f3a:	6800      	ldr	r0, [r0, #0]
 8005f3c:	9301      	str	r3, [sp, #4]
 8005f3e:	a902      	add	r1, sp, #8
 8005f40:	f000 f868 	bl	8006014 <_svfiprintf_r>
 8005f44:	9b02      	ldr	r3, [sp, #8]
 8005f46:	2200      	movs	r2, #0
 8005f48:	701a      	strb	r2, [r3, #0]
 8005f4a:	b01c      	add	sp, #112	; 0x70
 8005f4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005f50:	b003      	add	sp, #12
 8005f52:	4770      	bx	lr
 8005f54:	20000010 	.word	0x20000010
 8005f58:	ffff0208 	.word	0xffff0208

08005f5c <__ssputs_r>:
 8005f5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f60:	688e      	ldr	r6, [r1, #8]
 8005f62:	429e      	cmp	r6, r3
 8005f64:	4682      	mov	sl, r0
 8005f66:	460c      	mov	r4, r1
 8005f68:	4690      	mov	r8, r2
 8005f6a:	461f      	mov	r7, r3
 8005f6c:	d838      	bhi.n	8005fe0 <__ssputs_r+0x84>
 8005f6e:	898a      	ldrh	r2, [r1, #12]
 8005f70:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005f74:	d032      	beq.n	8005fdc <__ssputs_r+0x80>
 8005f76:	6825      	ldr	r5, [r4, #0]
 8005f78:	6909      	ldr	r1, [r1, #16]
 8005f7a:	eba5 0901 	sub.w	r9, r5, r1
 8005f7e:	6965      	ldr	r5, [r4, #20]
 8005f80:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005f84:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005f88:	3301      	adds	r3, #1
 8005f8a:	444b      	add	r3, r9
 8005f8c:	106d      	asrs	r5, r5, #1
 8005f8e:	429d      	cmp	r5, r3
 8005f90:	bf38      	it	cc
 8005f92:	461d      	movcc	r5, r3
 8005f94:	0553      	lsls	r3, r2, #21
 8005f96:	d531      	bpl.n	8005ffc <__ssputs_r+0xa0>
 8005f98:	4629      	mov	r1, r5
 8005f9a:	f000 fb39 	bl	8006610 <_malloc_r>
 8005f9e:	4606      	mov	r6, r0
 8005fa0:	b950      	cbnz	r0, 8005fb8 <__ssputs_r+0x5c>
 8005fa2:	230c      	movs	r3, #12
 8005fa4:	f8ca 3000 	str.w	r3, [sl]
 8005fa8:	89a3      	ldrh	r3, [r4, #12]
 8005faa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005fae:	81a3      	strh	r3, [r4, #12]
 8005fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8005fb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fb8:	6921      	ldr	r1, [r4, #16]
 8005fba:	464a      	mov	r2, r9
 8005fbc:	f7ff ff98 	bl	8005ef0 <memcpy>
 8005fc0:	89a3      	ldrh	r3, [r4, #12]
 8005fc2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005fc6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fca:	81a3      	strh	r3, [r4, #12]
 8005fcc:	6126      	str	r6, [r4, #16]
 8005fce:	6165      	str	r5, [r4, #20]
 8005fd0:	444e      	add	r6, r9
 8005fd2:	eba5 0509 	sub.w	r5, r5, r9
 8005fd6:	6026      	str	r6, [r4, #0]
 8005fd8:	60a5      	str	r5, [r4, #8]
 8005fda:	463e      	mov	r6, r7
 8005fdc:	42be      	cmp	r6, r7
 8005fde:	d900      	bls.n	8005fe2 <__ssputs_r+0x86>
 8005fe0:	463e      	mov	r6, r7
 8005fe2:	4632      	mov	r2, r6
 8005fe4:	6820      	ldr	r0, [r4, #0]
 8005fe6:	4641      	mov	r1, r8
 8005fe8:	f000 faa8 	bl	800653c <memmove>
 8005fec:	68a3      	ldr	r3, [r4, #8]
 8005fee:	6822      	ldr	r2, [r4, #0]
 8005ff0:	1b9b      	subs	r3, r3, r6
 8005ff2:	4432      	add	r2, r6
 8005ff4:	60a3      	str	r3, [r4, #8]
 8005ff6:	6022      	str	r2, [r4, #0]
 8005ff8:	2000      	movs	r0, #0
 8005ffa:	e7db      	b.n	8005fb4 <__ssputs_r+0x58>
 8005ffc:	462a      	mov	r2, r5
 8005ffe:	f000 fb61 	bl	80066c4 <_realloc_r>
 8006002:	4606      	mov	r6, r0
 8006004:	2800      	cmp	r0, #0
 8006006:	d1e1      	bne.n	8005fcc <__ssputs_r+0x70>
 8006008:	6921      	ldr	r1, [r4, #16]
 800600a:	4650      	mov	r0, sl
 800600c:	f000 fab0 	bl	8006570 <_free_r>
 8006010:	e7c7      	b.n	8005fa2 <__ssputs_r+0x46>
	...

08006014 <_svfiprintf_r>:
 8006014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006018:	4698      	mov	r8, r3
 800601a:	898b      	ldrh	r3, [r1, #12]
 800601c:	061b      	lsls	r3, r3, #24
 800601e:	b09d      	sub	sp, #116	; 0x74
 8006020:	4607      	mov	r7, r0
 8006022:	460d      	mov	r5, r1
 8006024:	4614      	mov	r4, r2
 8006026:	d50e      	bpl.n	8006046 <_svfiprintf_r+0x32>
 8006028:	690b      	ldr	r3, [r1, #16]
 800602a:	b963      	cbnz	r3, 8006046 <_svfiprintf_r+0x32>
 800602c:	2140      	movs	r1, #64	; 0x40
 800602e:	f000 faef 	bl	8006610 <_malloc_r>
 8006032:	6028      	str	r0, [r5, #0]
 8006034:	6128      	str	r0, [r5, #16]
 8006036:	b920      	cbnz	r0, 8006042 <_svfiprintf_r+0x2e>
 8006038:	230c      	movs	r3, #12
 800603a:	603b      	str	r3, [r7, #0]
 800603c:	f04f 30ff 	mov.w	r0, #4294967295
 8006040:	e0d1      	b.n	80061e6 <_svfiprintf_r+0x1d2>
 8006042:	2340      	movs	r3, #64	; 0x40
 8006044:	616b      	str	r3, [r5, #20]
 8006046:	2300      	movs	r3, #0
 8006048:	9309      	str	r3, [sp, #36]	; 0x24
 800604a:	2320      	movs	r3, #32
 800604c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006050:	f8cd 800c 	str.w	r8, [sp, #12]
 8006054:	2330      	movs	r3, #48	; 0x30
 8006056:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006200 <_svfiprintf_r+0x1ec>
 800605a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800605e:	f04f 0901 	mov.w	r9, #1
 8006062:	4623      	mov	r3, r4
 8006064:	469a      	mov	sl, r3
 8006066:	f813 2b01 	ldrb.w	r2, [r3], #1
 800606a:	b10a      	cbz	r2, 8006070 <_svfiprintf_r+0x5c>
 800606c:	2a25      	cmp	r2, #37	; 0x25
 800606e:	d1f9      	bne.n	8006064 <_svfiprintf_r+0x50>
 8006070:	ebba 0b04 	subs.w	fp, sl, r4
 8006074:	d00b      	beq.n	800608e <_svfiprintf_r+0x7a>
 8006076:	465b      	mov	r3, fp
 8006078:	4622      	mov	r2, r4
 800607a:	4629      	mov	r1, r5
 800607c:	4638      	mov	r0, r7
 800607e:	f7ff ff6d 	bl	8005f5c <__ssputs_r>
 8006082:	3001      	adds	r0, #1
 8006084:	f000 80aa 	beq.w	80061dc <_svfiprintf_r+0x1c8>
 8006088:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800608a:	445a      	add	r2, fp
 800608c:	9209      	str	r2, [sp, #36]	; 0x24
 800608e:	f89a 3000 	ldrb.w	r3, [sl]
 8006092:	2b00      	cmp	r3, #0
 8006094:	f000 80a2 	beq.w	80061dc <_svfiprintf_r+0x1c8>
 8006098:	2300      	movs	r3, #0
 800609a:	f04f 32ff 	mov.w	r2, #4294967295
 800609e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80060a2:	f10a 0a01 	add.w	sl, sl, #1
 80060a6:	9304      	str	r3, [sp, #16]
 80060a8:	9307      	str	r3, [sp, #28]
 80060aa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80060ae:	931a      	str	r3, [sp, #104]	; 0x68
 80060b0:	4654      	mov	r4, sl
 80060b2:	2205      	movs	r2, #5
 80060b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060b8:	4851      	ldr	r0, [pc, #324]	; (8006200 <_svfiprintf_r+0x1ec>)
 80060ba:	f7fa f889 	bl	80001d0 <memchr>
 80060be:	9a04      	ldr	r2, [sp, #16]
 80060c0:	b9d8      	cbnz	r0, 80060fa <_svfiprintf_r+0xe6>
 80060c2:	06d0      	lsls	r0, r2, #27
 80060c4:	bf44      	itt	mi
 80060c6:	2320      	movmi	r3, #32
 80060c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80060cc:	0711      	lsls	r1, r2, #28
 80060ce:	bf44      	itt	mi
 80060d0:	232b      	movmi	r3, #43	; 0x2b
 80060d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80060d6:	f89a 3000 	ldrb.w	r3, [sl]
 80060da:	2b2a      	cmp	r3, #42	; 0x2a
 80060dc:	d015      	beq.n	800610a <_svfiprintf_r+0xf6>
 80060de:	9a07      	ldr	r2, [sp, #28]
 80060e0:	4654      	mov	r4, sl
 80060e2:	2000      	movs	r0, #0
 80060e4:	f04f 0c0a 	mov.w	ip, #10
 80060e8:	4621      	mov	r1, r4
 80060ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80060ee:	3b30      	subs	r3, #48	; 0x30
 80060f0:	2b09      	cmp	r3, #9
 80060f2:	d94e      	bls.n	8006192 <_svfiprintf_r+0x17e>
 80060f4:	b1b0      	cbz	r0, 8006124 <_svfiprintf_r+0x110>
 80060f6:	9207      	str	r2, [sp, #28]
 80060f8:	e014      	b.n	8006124 <_svfiprintf_r+0x110>
 80060fa:	eba0 0308 	sub.w	r3, r0, r8
 80060fe:	fa09 f303 	lsl.w	r3, r9, r3
 8006102:	4313      	orrs	r3, r2
 8006104:	9304      	str	r3, [sp, #16]
 8006106:	46a2      	mov	sl, r4
 8006108:	e7d2      	b.n	80060b0 <_svfiprintf_r+0x9c>
 800610a:	9b03      	ldr	r3, [sp, #12]
 800610c:	1d19      	adds	r1, r3, #4
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	9103      	str	r1, [sp, #12]
 8006112:	2b00      	cmp	r3, #0
 8006114:	bfbb      	ittet	lt
 8006116:	425b      	neglt	r3, r3
 8006118:	f042 0202 	orrlt.w	r2, r2, #2
 800611c:	9307      	strge	r3, [sp, #28]
 800611e:	9307      	strlt	r3, [sp, #28]
 8006120:	bfb8      	it	lt
 8006122:	9204      	strlt	r2, [sp, #16]
 8006124:	7823      	ldrb	r3, [r4, #0]
 8006126:	2b2e      	cmp	r3, #46	; 0x2e
 8006128:	d10c      	bne.n	8006144 <_svfiprintf_r+0x130>
 800612a:	7863      	ldrb	r3, [r4, #1]
 800612c:	2b2a      	cmp	r3, #42	; 0x2a
 800612e:	d135      	bne.n	800619c <_svfiprintf_r+0x188>
 8006130:	9b03      	ldr	r3, [sp, #12]
 8006132:	1d1a      	adds	r2, r3, #4
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	9203      	str	r2, [sp, #12]
 8006138:	2b00      	cmp	r3, #0
 800613a:	bfb8      	it	lt
 800613c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006140:	3402      	adds	r4, #2
 8006142:	9305      	str	r3, [sp, #20]
 8006144:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006210 <_svfiprintf_r+0x1fc>
 8006148:	7821      	ldrb	r1, [r4, #0]
 800614a:	2203      	movs	r2, #3
 800614c:	4650      	mov	r0, sl
 800614e:	f7fa f83f 	bl	80001d0 <memchr>
 8006152:	b140      	cbz	r0, 8006166 <_svfiprintf_r+0x152>
 8006154:	2340      	movs	r3, #64	; 0x40
 8006156:	eba0 000a 	sub.w	r0, r0, sl
 800615a:	fa03 f000 	lsl.w	r0, r3, r0
 800615e:	9b04      	ldr	r3, [sp, #16]
 8006160:	4303      	orrs	r3, r0
 8006162:	3401      	adds	r4, #1
 8006164:	9304      	str	r3, [sp, #16]
 8006166:	f814 1b01 	ldrb.w	r1, [r4], #1
 800616a:	4826      	ldr	r0, [pc, #152]	; (8006204 <_svfiprintf_r+0x1f0>)
 800616c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006170:	2206      	movs	r2, #6
 8006172:	f7fa f82d 	bl	80001d0 <memchr>
 8006176:	2800      	cmp	r0, #0
 8006178:	d038      	beq.n	80061ec <_svfiprintf_r+0x1d8>
 800617a:	4b23      	ldr	r3, [pc, #140]	; (8006208 <_svfiprintf_r+0x1f4>)
 800617c:	bb1b      	cbnz	r3, 80061c6 <_svfiprintf_r+0x1b2>
 800617e:	9b03      	ldr	r3, [sp, #12]
 8006180:	3307      	adds	r3, #7
 8006182:	f023 0307 	bic.w	r3, r3, #7
 8006186:	3308      	adds	r3, #8
 8006188:	9303      	str	r3, [sp, #12]
 800618a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800618c:	4433      	add	r3, r6
 800618e:	9309      	str	r3, [sp, #36]	; 0x24
 8006190:	e767      	b.n	8006062 <_svfiprintf_r+0x4e>
 8006192:	fb0c 3202 	mla	r2, ip, r2, r3
 8006196:	460c      	mov	r4, r1
 8006198:	2001      	movs	r0, #1
 800619a:	e7a5      	b.n	80060e8 <_svfiprintf_r+0xd4>
 800619c:	2300      	movs	r3, #0
 800619e:	3401      	adds	r4, #1
 80061a0:	9305      	str	r3, [sp, #20]
 80061a2:	4619      	mov	r1, r3
 80061a4:	f04f 0c0a 	mov.w	ip, #10
 80061a8:	4620      	mov	r0, r4
 80061aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80061ae:	3a30      	subs	r2, #48	; 0x30
 80061b0:	2a09      	cmp	r2, #9
 80061b2:	d903      	bls.n	80061bc <_svfiprintf_r+0x1a8>
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d0c5      	beq.n	8006144 <_svfiprintf_r+0x130>
 80061b8:	9105      	str	r1, [sp, #20]
 80061ba:	e7c3      	b.n	8006144 <_svfiprintf_r+0x130>
 80061bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80061c0:	4604      	mov	r4, r0
 80061c2:	2301      	movs	r3, #1
 80061c4:	e7f0      	b.n	80061a8 <_svfiprintf_r+0x194>
 80061c6:	ab03      	add	r3, sp, #12
 80061c8:	9300      	str	r3, [sp, #0]
 80061ca:	462a      	mov	r2, r5
 80061cc:	4b0f      	ldr	r3, [pc, #60]	; (800620c <_svfiprintf_r+0x1f8>)
 80061ce:	a904      	add	r1, sp, #16
 80061d0:	4638      	mov	r0, r7
 80061d2:	f3af 8000 	nop.w
 80061d6:	1c42      	adds	r2, r0, #1
 80061d8:	4606      	mov	r6, r0
 80061da:	d1d6      	bne.n	800618a <_svfiprintf_r+0x176>
 80061dc:	89ab      	ldrh	r3, [r5, #12]
 80061de:	065b      	lsls	r3, r3, #25
 80061e0:	f53f af2c 	bmi.w	800603c <_svfiprintf_r+0x28>
 80061e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80061e6:	b01d      	add	sp, #116	; 0x74
 80061e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061ec:	ab03      	add	r3, sp, #12
 80061ee:	9300      	str	r3, [sp, #0]
 80061f0:	462a      	mov	r2, r5
 80061f2:	4b06      	ldr	r3, [pc, #24]	; (800620c <_svfiprintf_r+0x1f8>)
 80061f4:	a904      	add	r1, sp, #16
 80061f6:	4638      	mov	r0, r7
 80061f8:	f000 f87a 	bl	80062f0 <_printf_i>
 80061fc:	e7eb      	b.n	80061d6 <_svfiprintf_r+0x1c2>
 80061fe:	bf00      	nop
 8006200:	080072ec 	.word	0x080072ec
 8006204:	080072f6 	.word	0x080072f6
 8006208:	00000000 	.word	0x00000000
 800620c:	08005f5d 	.word	0x08005f5d
 8006210:	080072f2 	.word	0x080072f2

08006214 <_printf_common>:
 8006214:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006218:	4616      	mov	r6, r2
 800621a:	4699      	mov	r9, r3
 800621c:	688a      	ldr	r2, [r1, #8]
 800621e:	690b      	ldr	r3, [r1, #16]
 8006220:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006224:	4293      	cmp	r3, r2
 8006226:	bfb8      	it	lt
 8006228:	4613      	movlt	r3, r2
 800622a:	6033      	str	r3, [r6, #0]
 800622c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006230:	4607      	mov	r7, r0
 8006232:	460c      	mov	r4, r1
 8006234:	b10a      	cbz	r2, 800623a <_printf_common+0x26>
 8006236:	3301      	adds	r3, #1
 8006238:	6033      	str	r3, [r6, #0]
 800623a:	6823      	ldr	r3, [r4, #0]
 800623c:	0699      	lsls	r1, r3, #26
 800623e:	bf42      	ittt	mi
 8006240:	6833      	ldrmi	r3, [r6, #0]
 8006242:	3302      	addmi	r3, #2
 8006244:	6033      	strmi	r3, [r6, #0]
 8006246:	6825      	ldr	r5, [r4, #0]
 8006248:	f015 0506 	ands.w	r5, r5, #6
 800624c:	d106      	bne.n	800625c <_printf_common+0x48>
 800624e:	f104 0a19 	add.w	sl, r4, #25
 8006252:	68e3      	ldr	r3, [r4, #12]
 8006254:	6832      	ldr	r2, [r6, #0]
 8006256:	1a9b      	subs	r3, r3, r2
 8006258:	42ab      	cmp	r3, r5
 800625a:	dc26      	bgt.n	80062aa <_printf_common+0x96>
 800625c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006260:	1e13      	subs	r3, r2, #0
 8006262:	6822      	ldr	r2, [r4, #0]
 8006264:	bf18      	it	ne
 8006266:	2301      	movne	r3, #1
 8006268:	0692      	lsls	r2, r2, #26
 800626a:	d42b      	bmi.n	80062c4 <_printf_common+0xb0>
 800626c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006270:	4649      	mov	r1, r9
 8006272:	4638      	mov	r0, r7
 8006274:	47c0      	blx	r8
 8006276:	3001      	adds	r0, #1
 8006278:	d01e      	beq.n	80062b8 <_printf_common+0xa4>
 800627a:	6823      	ldr	r3, [r4, #0]
 800627c:	68e5      	ldr	r5, [r4, #12]
 800627e:	6832      	ldr	r2, [r6, #0]
 8006280:	f003 0306 	and.w	r3, r3, #6
 8006284:	2b04      	cmp	r3, #4
 8006286:	bf08      	it	eq
 8006288:	1aad      	subeq	r5, r5, r2
 800628a:	68a3      	ldr	r3, [r4, #8]
 800628c:	6922      	ldr	r2, [r4, #16]
 800628e:	bf0c      	ite	eq
 8006290:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006294:	2500      	movne	r5, #0
 8006296:	4293      	cmp	r3, r2
 8006298:	bfc4      	itt	gt
 800629a:	1a9b      	subgt	r3, r3, r2
 800629c:	18ed      	addgt	r5, r5, r3
 800629e:	2600      	movs	r6, #0
 80062a0:	341a      	adds	r4, #26
 80062a2:	42b5      	cmp	r5, r6
 80062a4:	d11a      	bne.n	80062dc <_printf_common+0xc8>
 80062a6:	2000      	movs	r0, #0
 80062a8:	e008      	b.n	80062bc <_printf_common+0xa8>
 80062aa:	2301      	movs	r3, #1
 80062ac:	4652      	mov	r2, sl
 80062ae:	4649      	mov	r1, r9
 80062b0:	4638      	mov	r0, r7
 80062b2:	47c0      	blx	r8
 80062b4:	3001      	adds	r0, #1
 80062b6:	d103      	bne.n	80062c0 <_printf_common+0xac>
 80062b8:	f04f 30ff 	mov.w	r0, #4294967295
 80062bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062c0:	3501      	adds	r5, #1
 80062c2:	e7c6      	b.n	8006252 <_printf_common+0x3e>
 80062c4:	18e1      	adds	r1, r4, r3
 80062c6:	1c5a      	adds	r2, r3, #1
 80062c8:	2030      	movs	r0, #48	; 0x30
 80062ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80062ce:	4422      	add	r2, r4
 80062d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80062d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80062d8:	3302      	adds	r3, #2
 80062da:	e7c7      	b.n	800626c <_printf_common+0x58>
 80062dc:	2301      	movs	r3, #1
 80062de:	4622      	mov	r2, r4
 80062e0:	4649      	mov	r1, r9
 80062e2:	4638      	mov	r0, r7
 80062e4:	47c0      	blx	r8
 80062e6:	3001      	adds	r0, #1
 80062e8:	d0e6      	beq.n	80062b8 <_printf_common+0xa4>
 80062ea:	3601      	adds	r6, #1
 80062ec:	e7d9      	b.n	80062a2 <_printf_common+0x8e>
	...

080062f0 <_printf_i>:
 80062f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062f4:	460c      	mov	r4, r1
 80062f6:	4691      	mov	r9, r2
 80062f8:	7e27      	ldrb	r7, [r4, #24]
 80062fa:	990c      	ldr	r1, [sp, #48]	; 0x30
 80062fc:	2f78      	cmp	r7, #120	; 0x78
 80062fe:	4680      	mov	r8, r0
 8006300:	469a      	mov	sl, r3
 8006302:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006306:	d807      	bhi.n	8006318 <_printf_i+0x28>
 8006308:	2f62      	cmp	r7, #98	; 0x62
 800630a:	d80a      	bhi.n	8006322 <_printf_i+0x32>
 800630c:	2f00      	cmp	r7, #0
 800630e:	f000 80d8 	beq.w	80064c2 <_printf_i+0x1d2>
 8006312:	2f58      	cmp	r7, #88	; 0x58
 8006314:	f000 80a3 	beq.w	800645e <_printf_i+0x16e>
 8006318:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800631c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006320:	e03a      	b.n	8006398 <_printf_i+0xa8>
 8006322:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006326:	2b15      	cmp	r3, #21
 8006328:	d8f6      	bhi.n	8006318 <_printf_i+0x28>
 800632a:	a001      	add	r0, pc, #4	; (adr r0, 8006330 <_printf_i+0x40>)
 800632c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006330:	08006389 	.word	0x08006389
 8006334:	0800639d 	.word	0x0800639d
 8006338:	08006319 	.word	0x08006319
 800633c:	08006319 	.word	0x08006319
 8006340:	08006319 	.word	0x08006319
 8006344:	08006319 	.word	0x08006319
 8006348:	0800639d 	.word	0x0800639d
 800634c:	08006319 	.word	0x08006319
 8006350:	08006319 	.word	0x08006319
 8006354:	08006319 	.word	0x08006319
 8006358:	08006319 	.word	0x08006319
 800635c:	080064a9 	.word	0x080064a9
 8006360:	080063cd 	.word	0x080063cd
 8006364:	0800648b 	.word	0x0800648b
 8006368:	08006319 	.word	0x08006319
 800636c:	08006319 	.word	0x08006319
 8006370:	080064cb 	.word	0x080064cb
 8006374:	08006319 	.word	0x08006319
 8006378:	080063cd 	.word	0x080063cd
 800637c:	08006319 	.word	0x08006319
 8006380:	08006319 	.word	0x08006319
 8006384:	08006493 	.word	0x08006493
 8006388:	680b      	ldr	r3, [r1, #0]
 800638a:	1d1a      	adds	r2, r3, #4
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	600a      	str	r2, [r1, #0]
 8006390:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006394:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006398:	2301      	movs	r3, #1
 800639a:	e0a3      	b.n	80064e4 <_printf_i+0x1f4>
 800639c:	6825      	ldr	r5, [r4, #0]
 800639e:	6808      	ldr	r0, [r1, #0]
 80063a0:	062e      	lsls	r6, r5, #24
 80063a2:	f100 0304 	add.w	r3, r0, #4
 80063a6:	d50a      	bpl.n	80063be <_printf_i+0xce>
 80063a8:	6805      	ldr	r5, [r0, #0]
 80063aa:	600b      	str	r3, [r1, #0]
 80063ac:	2d00      	cmp	r5, #0
 80063ae:	da03      	bge.n	80063b8 <_printf_i+0xc8>
 80063b0:	232d      	movs	r3, #45	; 0x2d
 80063b2:	426d      	negs	r5, r5
 80063b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063b8:	485e      	ldr	r0, [pc, #376]	; (8006534 <_printf_i+0x244>)
 80063ba:	230a      	movs	r3, #10
 80063bc:	e019      	b.n	80063f2 <_printf_i+0x102>
 80063be:	f015 0f40 	tst.w	r5, #64	; 0x40
 80063c2:	6805      	ldr	r5, [r0, #0]
 80063c4:	600b      	str	r3, [r1, #0]
 80063c6:	bf18      	it	ne
 80063c8:	b22d      	sxthne	r5, r5
 80063ca:	e7ef      	b.n	80063ac <_printf_i+0xbc>
 80063cc:	680b      	ldr	r3, [r1, #0]
 80063ce:	6825      	ldr	r5, [r4, #0]
 80063d0:	1d18      	adds	r0, r3, #4
 80063d2:	6008      	str	r0, [r1, #0]
 80063d4:	0628      	lsls	r0, r5, #24
 80063d6:	d501      	bpl.n	80063dc <_printf_i+0xec>
 80063d8:	681d      	ldr	r5, [r3, #0]
 80063da:	e002      	b.n	80063e2 <_printf_i+0xf2>
 80063dc:	0669      	lsls	r1, r5, #25
 80063de:	d5fb      	bpl.n	80063d8 <_printf_i+0xe8>
 80063e0:	881d      	ldrh	r5, [r3, #0]
 80063e2:	4854      	ldr	r0, [pc, #336]	; (8006534 <_printf_i+0x244>)
 80063e4:	2f6f      	cmp	r7, #111	; 0x6f
 80063e6:	bf0c      	ite	eq
 80063e8:	2308      	moveq	r3, #8
 80063ea:	230a      	movne	r3, #10
 80063ec:	2100      	movs	r1, #0
 80063ee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80063f2:	6866      	ldr	r6, [r4, #4]
 80063f4:	60a6      	str	r6, [r4, #8]
 80063f6:	2e00      	cmp	r6, #0
 80063f8:	bfa2      	ittt	ge
 80063fa:	6821      	ldrge	r1, [r4, #0]
 80063fc:	f021 0104 	bicge.w	r1, r1, #4
 8006400:	6021      	strge	r1, [r4, #0]
 8006402:	b90d      	cbnz	r5, 8006408 <_printf_i+0x118>
 8006404:	2e00      	cmp	r6, #0
 8006406:	d04d      	beq.n	80064a4 <_printf_i+0x1b4>
 8006408:	4616      	mov	r6, r2
 800640a:	fbb5 f1f3 	udiv	r1, r5, r3
 800640e:	fb03 5711 	mls	r7, r3, r1, r5
 8006412:	5dc7      	ldrb	r7, [r0, r7]
 8006414:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006418:	462f      	mov	r7, r5
 800641a:	42bb      	cmp	r3, r7
 800641c:	460d      	mov	r5, r1
 800641e:	d9f4      	bls.n	800640a <_printf_i+0x11a>
 8006420:	2b08      	cmp	r3, #8
 8006422:	d10b      	bne.n	800643c <_printf_i+0x14c>
 8006424:	6823      	ldr	r3, [r4, #0]
 8006426:	07df      	lsls	r7, r3, #31
 8006428:	d508      	bpl.n	800643c <_printf_i+0x14c>
 800642a:	6923      	ldr	r3, [r4, #16]
 800642c:	6861      	ldr	r1, [r4, #4]
 800642e:	4299      	cmp	r1, r3
 8006430:	bfde      	ittt	le
 8006432:	2330      	movle	r3, #48	; 0x30
 8006434:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006438:	f106 36ff 	addle.w	r6, r6, #4294967295
 800643c:	1b92      	subs	r2, r2, r6
 800643e:	6122      	str	r2, [r4, #16]
 8006440:	f8cd a000 	str.w	sl, [sp]
 8006444:	464b      	mov	r3, r9
 8006446:	aa03      	add	r2, sp, #12
 8006448:	4621      	mov	r1, r4
 800644a:	4640      	mov	r0, r8
 800644c:	f7ff fee2 	bl	8006214 <_printf_common>
 8006450:	3001      	adds	r0, #1
 8006452:	d14c      	bne.n	80064ee <_printf_i+0x1fe>
 8006454:	f04f 30ff 	mov.w	r0, #4294967295
 8006458:	b004      	add	sp, #16
 800645a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800645e:	4835      	ldr	r0, [pc, #212]	; (8006534 <_printf_i+0x244>)
 8006460:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006464:	6823      	ldr	r3, [r4, #0]
 8006466:	680e      	ldr	r6, [r1, #0]
 8006468:	061f      	lsls	r7, r3, #24
 800646a:	f856 5b04 	ldr.w	r5, [r6], #4
 800646e:	600e      	str	r6, [r1, #0]
 8006470:	d514      	bpl.n	800649c <_printf_i+0x1ac>
 8006472:	07d9      	lsls	r1, r3, #31
 8006474:	bf44      	itt	mi
 8006476:	f043 0320 	orrmi.w	r3, r3, #32
 800647a:	6023      	strmi	r3, [r4, #0]
 800647c:	b91d      	cbnz	r5, 8006486 <_printf_i+0x196>
 800647e:	6823      	ldr	r3, [r4, #0]
 8006480:	f023 0320 	bic.w	r3, r3, #32
 8006484:	6023      	str	r3, [r4, #0]
 8006486:	2310      	movs	r3, #16
 8006488:	e7b0      	b.n	80063ec <_printf_i+0xfc>
 800648a:	6823      	ldr	r3, [r4, #0]
 800648c:	f043 0320 	orr.w	r3, r3, #32
 8006490:	6023      	str	r3, [r4, #0]
 8006492:	2378      	movs	r3, #120	; 0x78
 8006494:	4828      	ldr	r0, [pc, #160]	; (8006538 <_printf_i+0x248>)
 8006496:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800649a:	e7e3      	b.n	8006464 <_printf_i+0x174>
 800649c:	065e      	lsls	r6, r3, #25
 800649e:	bf48      	it	mi
 80064a0:	b2ad      	uxthmi	r5, r5
 80064a2:	e7e6      	b.n	8006472 <_printf_i+0x182>
 80064a4:	4616      	mov	r6, r2
 80064a6:	e7bb      	b.n	8006420 <_printf_i+0x130>
 80064a8:	680b      	ldr	r3, [r1, #0]
 80064aa:	6826      	ldr	r6, [r4, #0]
 80064ac:	6960      	ldr	r0, [r4, #20]
 80064ae:	1d1d      	adds	r5, r3, #4
 80064b0:	600d      	str	r5, [r1, #0]
 80064b2:	0635      	lsls	r5, r6, #24
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	d501      	bpl.n	80064bc <_printf_i+0x1cc>
 80064b8:	6018      	str	r0, [r3, #0]
 80064ba:	e002      	b.n	80064c2 <_printf_i+0x1d2>
 80064bc:	0671      	lsls	r1, r6, #25
 80064be:	d5fb      	bpl.n	80064b8 <_printf_i+0x1c8>
 80064c0:	8018      	strh	r0, [r3, #0]
 80064c2:	2300      	movs	r3, #0
 80064c4:	6123      	str	r3, [r4, #16]
 80064c6:	4616      	mov	r6, r2
 80064c8:	e7ba      	b.n	8006440 <_printf_i+0x150>
 80064ca:	680b      	ldr	r3, [r1, #0]
 80064cc:	1d1a      	adds	r2, r3, #4
 80064ce:	600a      	str	r2, [r1, #0]
 80064d0:	681e      	ldr	r6, [r3, #0]
 80064d2:	6862      	ldr	r2, [r4, #4]
 80064d4:	2100      	movs	r1, #0
 80064d6:	4630      	mov	r0, r6
 80064d8:	f7f9 fe7a 	bl	80001d0 <memchr>
 80064dc:	b108      	cbz	r0, 80064e2 <_printf_i+0x1f2>
 80064de:	1b80      	subs	r0, r0, r6
 80064e0:	6060      	str	r0, [r4, #4]
 80064e2:	6863      	ldr	r3, [r4, #4]
 80064e4:	6123      	str	r3, [r4, #16]
 80064e6:	2300      	movs	r3, #0
 80064e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064ec:	e7a8      	b.n	8006440 <_printf_i+0x150>
 80064ee:	6923      	ldr	r3, [r4, #16]
 80064f0:	4632      	mov	r2, r6
 80064f2:	4649      	mov	r1, r9
 80064f4:	4640      	mov	r0, r8
 80064f6:	47d0      	blx	sl
 80064f8:	3001      	adds	r0, #1
 80064fa:	d0ab      	beq.n	8006454 <_printf_i+0x164>
 80064fc:	6823      	ldr	r3, [r4, #0]
 80064fe:	079b      	lsls	r3, r3, #30
 8006500:	d413      	bmi.n	800652a <_printf_i+0x23a>
 8006502:	68e0      	ldr	r0, [r4, #12]
 8006504:	9b03      	ldr	r3, [sp, #12]
 8006506:	4298      	cmp	r0, r3
 8006508:	bfb8      	it	lt
 800650a:	4618      	movlt	r0, r3
 800650c:	e7a4      	b.n	8006458 <_printf_i+0x168>
 800650e:	2301      	movs	r3, #1
 8006510:	4632      	mov	r2, r6
 8006512:	4649      	mov	r1, r9
 8006514:	4640      	mov	r0, r8
 8006516:	47d0      	blx	sl
 8006518:	3001      	adds	r0, #1
 800651a:	d09b      	beq.n	8006454 <_printf_i+0x164>
 800651c:	3501      	adds	r5, #1
 800651e:	68e3      	ldr	r3, [r4, #12]
 8006520:	9903      	ldr	r1, [sp, #12]
 8006522:	1a5b      	subs	r3, r3, r1
 8006524:	42ab      	cmp	r3, r5
 8006526:	dcf2      	bgt.n	800650e <_printf_i+0x21e>
 8006528:	e7eb      	b.n	8006502 <_printf_i+0x212>
 800652a:	2500      	movs	r5, #0
 800652c:	f104 0619 	add.w	r6, r4, #25
 8006530:	e7f5      	b.n	800651e <_printf_i+0x22e>
 8006532:	bf00      	nop
 8006534:	080072fd 	.word	0x080072fd
 8006538:	0800730e 	.word	0x0800730e

0800653c <memmove>:
 800653c:	4288      	cmp	r0, r1
 800653e:	b510      	push	{r4, lr}
 8006540:	eb01 0402 	add.w	r4, r1, r2
 8006544:	d902      	bls.n	800654c <memmove+0x10>
 8006546:	4284      	cmp	r4, r0
 8006548:	4623      	mov	r3, r4
 800654a:	d807      	bhi.n	800655c <memmove+0x20>
 800654c:	1e43      	subs	r3, r0, #1
 800654e:	42a1      	cmp	r1, r4
 8006550:	d008      	beq.n	8006564 <memmove+0x28>
 8006552:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006556:	f803 2f01 	strb.w	r2, [r3, #1]!
 800655a:	e7f8      	b.n	800654e <memmove+0x12>
 800655c:	4402      	add	r2, r0
 800655e:	4601      	mov	r1, r0
 8006560:	428a      	cmp	r2, r1
 8006562:	d100      	bne.n	8006566 <memmove+0x2a>
 8006564:	bd10      	pop	{r4, pc}
 8006566:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800656a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800656e:	e7f7      	b.n	8006560 <memmove+0x24>

08006570 <_free_r>:
 8006570:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006572:	2900      	cmp	r1, #0
 8006574:	d048      	beq.n	8006608 <_free_r+0x98>
 8006576:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800657a:	9001      	str	r0, [sp, #4]
 800657c:	2b00      	cmp	r3, #0
 800657e:	f1a1 0404 	sub.w	r4, r1, #4
 8006582:	bfb8      	it	lt
 8006584:	18e4      	addlt	r4, r4, r3
 8006586:	f000 f8d3 	bl	8006730 <__malloc_lock>
 800658a:	4a20      	ldr	r2, [pc, #128]	; (800660c <_free_r+0x9c>)
 800658c:	9801      	ldr	r0, [sp, #4]
 800658e:	6813      	ldr	r3, [r2, #0]
 8006590:	4615      	mov	r5, r2
 8006592:	b933      	cbnz	r3, 80065a2 <_free_r+0x32>
 8006594:	6063      	str	r3, [r4, #4]
 8006596:	6014      	str	r4, [r2, #0]
 8006598:	b003      	add	sp, #12
 800659a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800659e:	f000 b8cd 	b.w	800673c <__malloc_unlock>
 80065a2:	42a3      	cmp	r3, r4
 80065a4:	d90b      	bls.n	80065be <_free_r+0x4e>
 80065a6:	6821      	ldr	r1, [r4, #0]
 80065a8:	1862      	adds	r2, r4, r1
 80065aa:	4293      	cmp	r3, r2
 80065ac:	bf04      	itt	eq
 80065ae:	681a      	ldreq	r2, [r3, #0]
 80065b0:	685b      	ldreq	r3, [r3, #4]
 80065b2:	6063      	str	r3, [r4, #4]
 80065b4:	bf04      	itt	eq
 80065b6:	1852      	addeq	r2, r2, r1
 80065b8:	6022      	streq	r2, [r4, #0]
 80065ba:	602c      	str	r4, [r5, #0]
 80065bc:	e7ec      	b.n	8006598 <_free_r+0x28>
 80065be:	461a      	mov	r2, r3
 80065c0:	685b      	ldr	r3, [r3, #4]
 80065c2:	b10b      	cbz	r3, 80065c8 <_free_r+0x58>
 80065c4:	42a3      	cmp	r3, r4
 80065c6:	d9fa      	bls.n	80065be <_free_r+0x4e>
 80065c8:	6811      	ldr	r1, [r2, #0]
 80065ca:	1855      	adds	r5, r2, r1
 80065cc:	42a5      	cmp	r5, r4
 80065ce:	d10b      	bne.n	80065e8 <_free_r+0x78>
 80065d0:	6824      	ldr	r4, [r4, #0]
 80065d2:	4421      	add	r1, r4
 80065d4:	1854      	adds	r4, r2, r1
 80065d6:	42a3      	cmp	r3, r4
 80065d8:	6011      	str	r1, [r2, #0]
 80065da:	d1dd      	bne.n	8006598 <_free_r+0x28>
 80065dc:	681c      	ldr	r4, [r3, #0]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	6053      	str	r3, [r2, #4]
 80065e2:	4421      	add	r1, r4
 80065e4:	6011      	str	r1, [r2, #0]
 80065e6:	e7d7      	b.n	8006598 <_free_r+0x28>
 80065e8:	d902      	bls.n	80065f0 <_free_r+0x80>
 80065ea:	230c      	movs	r3, #12
 80065ec:	6003      	str	r3, [r0, #0]
 80065ee:	e7d3      	b.n	8006598 <_free_r+0x28>
 80065f0:	6825      	ldr	r5, [r4, #0]
 80065f2:	1961      	adds	r1, r4, r5
 80065f4:	428b      	cmp	r3, r1
 80065f6:	bf04      	itt	eq
 80065f8:	6819      	ldreq	r1, [r3, #0]
 80065fa:	685b      	ldreq	r3, [r3, #4]
 80065fc:	6063      	str	r3, [r4, #4]
 80065fe:	bf04      	itt	eq
 8006600:	1949      	addeq	r1, r1, r5
 8006602:	6021      	streq	r1, [r4, #0]
 8006604:	6054      	str	r4, [r2, #4]
 8006606:	e7c7      	b.n	8006598 <_free_r+0x28>
 8006608:	b003      	add	sp, #12
 800660a:	bd30      	pop	{r4, r5, pc}
 800660c:	200049a4 	.word	0x200049a4

08006610 <_malloc_r>:
 8006610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006612:	1ccd      	adds	r5, r1, #3
 8006614:	f025 0503 	bic.w	r5, r5, #3
 8006618:	3508      	adds	r5, #8
 800661a:	2d0c      	cmp	r5, #12
 800661c:	bf38      	it	cc
 800661e:	250c      	movcc	r5, #12
 8006620:	2d00      	cmp	r5, #0
 8006622:	4606      	mov	r6, r0
 8006624:	db01      	blt.n	800662a <_malloc_r+0x1a>
 8006626:	42a9      	cmp	r1, r5
 8006628:	d903      	bls.n	8006632 <_malloc_r+0x22>
 800662a:	230c      	movs	r3, #12
 800662c:	6033      	str	r3, [r6, #0]
 800662e:	2000      	movs	r0, #0
 8006630:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006632:	f000 f87d 	bl	8006730 <__malloc_lock>
 8006636:	4921      	ldr	r1, [pc, #132]	; (80066bc <_malloc_r+0xac>)
 8006638:	680a      	ldr	r2, [r1, #0]
 800663a:	4614      	mov	r4, r2
 800663c:	b99c      	cbnz	r4, 8006666 <_malloc_r+0x56>
 800663e:	4f20      	ldr	r7, [pc, #128]	; (80066c0 <_malloc_r+0xb0>)
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	b923      	cbnz	r3, 800664e <_malloc_r+0x3e>
 8006644:	4621      	mov	r1, r4
 8006646:	4630      	mov	r0, r6
 8006648:	f000 f862 	bl	8006710 <_sbrk_r>
 800664c:	6038      	str	r0, [r7, #0]
 800664e:	4629      	mov	r1, r5
 8006650:	4630      	mov	r0, r6
 8006652:	f000 f85d 	bl	8006710 <_sbrk_r>
 8006656:	1c43      	adds	r3, r0, #1
 8006658:	d123      	bne.n	80066a2 <_malloc_r+0x92>
 800665a:	230c      	movs	r3, #12
 800665c:	6033      	str	r3, [r6, #0]
 800665e:	4630      	mov	r0, r6
 8006660:	f000 f86c 	bl	800673c <__malloc_unlock>
 8006664:	e7e3      	b.n	800662e <_malloc_r+0x1e>
 8006666:	6823      	ldr	r3, [r4, #0]
 8006668:	1b5b      	subs	r3, r3, r5
 800666a:	d417      	bmi.n	800669c <_malloc_r+0x8c>
 800666c:	2b0b      	cmp	r3, #11
 800666e:	d903      	bls.n	8006678 <_malloc_r+0x68>
 8006670:	6023      	str	r3, [r4, #0]
 8006672:	441c      	add	r4, r3
 8006674:	6025      	str	r5, [r4, #0]
 8006676:	e004      	b.n	8006682 <_malloc_r+0x72>
 8006678:	6863      	ldr	r3, [r4, #4]
 800667a:	42a2      	cmp	r2, r4
 800667c:	bf0c      	ite	eq
 800667e:	600b      	streq	r3, [r1, #0]
 8006680:	6053      	strne	r3, [r2, #4]
 8006682:	4630      	mov	r0, r6
 8006684:	f000 f85a 	bl	800673c <__malloc_unlock>
 8006688:	f104 000b 	add.w	r0, r4, #11
 800668c:	1d23      	adds	r3, r4, #4
 800668e:	f020 0007 	bic.w	r0, r0, #7
 8006692:	1ac2      	subs	r2, r0, r3
 8006694:	d0cc      	beq.n	8006630 <_malloc_r+0x20>
 8006696:	1a1b      	subs	r3, r3, r0
 8006698:	50a3      	str	r3, [r4, r2]
 800669a:	e7c9      	b.n	8006630 <_malloc_r+0x20>
 800669c:	4622      	mov	r2, r4
 800669e:	6864      	ldr	r4, [r4, #4]
 80066a0:	e7cc      	b.n	800663c <_malloc_r+0x2c>
 80066a2:	1cc4      	adds	r4, r0, #3
 80066a4:	f024 0403 	bic.w	r4, r4, #3
 80066a8:	42a0      	cmp	r0, r4
 80066aa:	d0e3      	beq.n	8006674 <_malloc_r+0x64>
 80066ac:	1a21      	subs	r1, r4, r0
 80066ae:	4630      	mov	r0, r6
 80066b0:	f000 f82e 	bl	8006710 <_sbrk_r>
 80066b4:	3001      	adds	r0, #1
 80066b6:	d1dd      	bne.n	8006674 <_malloc_r+0x64>
 80066b8:	e7cf      	b.n	800665a <_malloc_r+0x4a>
 80066ba:	bf00      	nop
 80066bc:	200049a4 	.word	0x200049a4
 80066c0:	200049a8 	.word	0x200049a8

080066c4 <_realloc_r>:
 80066c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066c6:	4607      	mov	r7, r0
 80066c8:	4614      	mov	r4, r2
 80066ca:	460e      	mov	r6, r1
 80066cc:	b921      	cbnz	r1, 80066d8 <_realloc_r+0x14>
 80066ce:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80066d2:	4611      	mov	r1, r2
 80066d4:	f7ff bf9c 	b.w	8006610 <_malloc_r>
 80066d8:	b922      	cbnz	r2, 80066e4 <_realloc_r+0x20>
 80066da:	f7ff ff49 	bl	8006570 <_free_r>
 80066de:	4625      	mov	r5, r4
 80066e0:	4628      	mov	r0, r5
 80066e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80066e4:	f000 f830 	bl	8006748 <_malloc_usable_size_r>
 80066e8:	42a0      	cmp	r0, r4
 80066ea:	d20f      	bcs.n	800670c <_realloc_r+0x48>
 80066ec:	4621      	mov	r1, r4
 80066ee:	4638      	mov	r0, r7
 80066f0:	f7ff ff8e 	bl	8006610 <_malloc_r>
 80066f4:	4605      	mov	r5, r0
 80066f6:	2800      	cmp	r0, #0
 80066f8:	d0f2      	beq.n	80066e0 <_realloc_r+0x1c>
 80066fa:	4631      	mov	r1, r6
 80066fc:	4622      	mov	r2, r4
 80066fe:	f7ff fbf7 	bl	8005ef0 <memcpy>
 8006702:	4631      	mov	r1, r6
 8006704:	4638      	mov	r0, r7
 8006706:	f7ff ff33 	bl	8006570 <_free_r>
 800670a:	e7e9      	b.n	80066e0 <_realloc_r+0x1c>
 800670c:	4635      	mov	r5, r6
 800670e:	e7e7      	b.n	80066e0 <_realloc_r+0x1c>

08006710 <_sbrk_r>:
 8006710:	b538      	push	{r3, r4, r5, lr}
 8006712:	4d06      	ldr	r5, [pc, #24]	; (800672c <_sbrk_r+0x1c>)
 8006714:	2300      	movs	r3, #0
 8006716:	4604      	mov	r4, r0
 8006718:	4608      	mov	r0, r1
 800671a:	602b      	str	r3, [r5, #0]
 800671c:	f7fa fca8 	bl	8001070 <_sbrk>
 8006720:	1c43      	adds	r3, r0, #1
 8006722:	d102      	bne.n	800672a <_sbrk_r+0x1a>
 8006724:	682b      	ldr	r3, [r5, #0]
 8006726:	b103      	cbz	r3, 800672a <_sbrk_r+0x1a>
 8006728:	6023      	str	r3, [r4, #0]
 800672a:	bd38      	pop	{r3, r4, r5, pc}
 800672c:	20004f20 	.word	0x20004f20

08006730 <__malloc_lock>:
 8006730:	4801      	ldr	r0, [pc, #4]	; (8006738 <__malloc_lock+0x8>)
 8006732:	f000 b811 	b.w	8006758 <__retarget_lock_acquire_recursive>
 8006736:	bf00      	nop
 8006738:	20004f28 	.word	0x20004f28

0800673c <__malloc_unlock>:
 800673c:	4801      	ldr	r0, [pc, #4]	; (8006744 <__malloc_unlock+0x8>)
 800673e:	f000 b80c 	b.w	800675a <__retarget_lock_release_recursive>
 8006742:	bf00      	nop
 8006744:	20004f28 	.word	0x20004f28

08006748 <_malloc_usable_size_r>:
 8006748:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800674c:	1f18      	subs	r0, r3, #4
 800674e:	2b00      	cmp	r3, #0
 8006750:	bfbc      	itt	lt
 8006752:	580b      	ldrlt	r3, [r1, r0]
 8006754:	18c0      	addlt	r0, r0, r3
 8006756:	4770      	bx	lr

08006758 <__retarget_lock_acquire_recursive>:
 8006758:	4770      	bx	lr

0800675a <__retarget_lock_release_recursive>:
 800675a:	4770      	bx	lr

0800675c <_init>:
 800675c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800675e:	bf00      	nop
 8006760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006762:	bc08      	pop	{r3}
 8006764:	469e      	mov	lr, r3
 8006766:	4770      	bx	lr

08006768 <_fini>:
 8006768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800676a:	bf00      	nop
 800676c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800676e:	bc08      	pop	{r3}
 8006770:	469e      	mov	lr, r3
 8006772:	4770      	bx	lr
