{
    "hands_on_practices": [
        {
            "introduction": "To understand how a flash memory cell operates, we must first analyze its fundamental electrostatic structure. The potential of the electrically isolated floating gate, which stores the cell's data, is not set directly but is influenced by the surrounding terminals. This exercise focuses on quantifying the most important of these influences: the control-gate coupling ratio, $ \\alpha $. By modeling the cell as a network of capacitors based on its physical geometry and material properties, you will derive this critical parameter from first principles and explore its direct impact on programming efficiency .",
            "id": "4272286",
            "problem": "Consider a single-bit NOR (Not OR) flash memory cell modeled at the device level for Electronic Design Automation (EDA). The cell comprises a floating gate (FG) and a control gate (CG) separated by an oxide-nitride-oxide (ONO) inter-poly stack. The FG also couples electrostatically to the channel (substrate) through the tunnel oxide and to the source and drain through small overlap regions. Treat all dielectrics as linear, isotropic media, neglect fringing beyond what is explicitly included, and assume parallel-plate behavior for the specified coupling areas. Let the relative permittivities be $\\varepsilon_{\\mathrm{r,ox}} = 3.9$ for silicon dioxide and $\\varepsilon_{\\mathrm{r,n}} = 7.5$ for silicon nitride, and use the vacuum permittivity $\\varepsilon_0 = 8.854\\times 10^{-12}\\,\\mathrm{F/m}$. The ONO inter-poly stack between the CG and FG has thicknesses $t_{\\mathrm{ox1}} = 4\\,\\mathrm{nm}$, $t_{\\mathrm{n}} = 6\\,\\mathrm{nm}$, and $t_{\\mathrm{ox2}} = 4\\,\\mathrm{nm}$, with an effective parallel-plate area $A_{\\mathrm{cg-fg}} = 0.80\\,\\mu\\mathrm{m}^2$. The FG-to-channel tunnel oxide has thickness $t_{\\mathrm{tun}} = 7\\,\\mathrm{nm}$ and effective area $A_{\\mathrm{fg-ch}} = 0.30\\,\\mu\\mathrm{m}^2$. The FG-to-source and FG-to-drain overlap capacitors each have oxide thickness $t_{\\mathrm{ov}} = 9\\,\\mathrm{nm}$ and area $A_{\\mathrm{fg-s}} = A_{\\mathrm{fg-d}} = 0.050\\,\\mu\\mathrm{m}^2$. Assume any other parasitic FG capacitances are negligible. Starting from the fundamental electrostatic relations for linear dielectrics and charge neutrality on the floating conductor, derive expressions needed to compute the control-gate coupling ratio $\\alpha = C_{\\mathrm{cg-fg}}/C_{\\mathrm{tot}}$, where $C_{\\mathrm{tot}}$ is the total capacitance from the FG to all other nodes considered here, and then evaluate $\\alpha$ numerically. Finally, explain from first principles how the computed $\\alpha$ influences the program efficiency of Channel Hot Electron (CHE) injection in NOR flash (define CHE on first use). Express your final numeric answer as a dimensionless decimal and round to four significant figures.",
            "solution": "The problem requires the calculation of the control-gate coupling ratio, $\\alpha$, defined as:\n$$\n\\alpha = \\frac{C_{\\mathrm{cg-fg}}}{C_{\\mathrm{tot}}}\n$$\nThe floating gate (FG) is an electrically isolated conductor. In this model, it is capacitively coupled to the control gate (CG), the channel (ch), the source (s), and the drain (d). The total capacitance seen from the floating gate, $C_{\\mathrm{tot}}$, is the sum of all individual capacitances from the FG to these other nodes, as they are connected in parallel from the perspective of the FG.\n$$\nC_{\\mathrm{tot}} = C_{\\mathrm{cg-fg}} + C_{\\mathrm{fg-ch}} + C_{\\mathrm{fg-s}} + C_{\\mathrm{fg-d}}\n$$\nWe will now derive an expression for each of these capacitances based on the parallel-plate capacitor formula, $C = \\frac{\\varepsilon A}{d}$, where $\\varepsilon$ is the permittivity of the dielectric, $A$ is the plate area, and $d$ is the plate separation. The permittivity of a material is given by $\\varepsilon = \\varepsilon_r \\varepsilon_0$.\n\n**1. Control-Gate to Floating-Gate Capacitance ($C_{\\mathrm{cg-fg}}$)**\nThis capacitance is formed by the oxide-nitride-oxide (ONO) stack, which consists of three dielectric layers between the CG and the FG. This is electrically equivalent to three capacitors connected in series. The total series capacitance is given by the reciprocal of the sum of the reciprocals of the individual capacitances.\n$$\n\\frac{1}{C_{\\mathrm{cg-fg}}} = \\frac{1}{C_{\\mathrm{ox1}}} + \\frac{1}{C_{\\mathrm{n}}} + \\frac{1}{C_{\\mathrm{ox2}}}\n$$\nThe individual capacitances are:\n- Top oxide: $C_{\\mathrm{ox1}} = \\frac{\\varepsilon_{\\mathrm{r,ox}} \\varepsilon_0 A_{\\mathrm{cg-fg}}}{t_{\\mathrm{ox1}}}$\n- Nitride: $C_{\\mathrm{n}} = \\frac{\\varepsilon_{\\mathrm{r,n}} \\varepsilon_0 A_{\\mathrm{cg-fg}}}{t_{\\mathrm{n}}}$\n- Bottom oxide: $C_{\\mathrm{ox2}} = \\frac{\\varepsilon_{\\mathrm{r,ox}} \\varepsilon_0 A_{\\mathrm{cg-fg}}}{t_{\\mathrm{ox2}}}$\n\nSubstituting these into the series formula:\n$$\n\\frac{1}{C_{\\mathrm{cg-fg}}} = \\frac{t_{\\mathrm{ox1}}}{\\varepsilon_{\\mathrm{r,ox}} \\varepsilon_0 A_{\\mathrm{cg-fg}}} + \\frac{t_{\\mathrm{n}}}{\\varepsilon_{\\mathrm{r,n}} \\varepsilon_0 A_{\\mathrm{cg-fg}}} + \\frac{t_{\\mathrm{ox2}}}{\\varepsilon_{\\mathrm{r,ox}} \\varepsilon_0 A_{\\mathrm{cg-fg}}}\n$$\nFactoring out common terms and inverting to solve for $C_{\\mathrm{cg-fg}}$:\n$$\nC_{\\mathrm{cg-fg}} = \\frac{\\varepsilon_0 A_{\\mathrm{cg-fg}}}{\\frac{t_{\\mathrm{ox1}}}{\\varepsilon_{\\mathrm{r,ox}}} + \\frac{t_{\\mathrm{n}}}{\\varepsilon_{\\mathrm{r,n}}} + \\frac{t_{\\mathrm{ox2}}}{\\varepsilon_{\\mathrm{r,ox}}}}\n$$\nGiven that $t_{\\mathrm{ox1}} = t_{\\mathrm{ox2}}$, the expression simplifies to:\n$$\nC_{\\mathrm{cg-fg}} = \\frac{\\varepsilon_0 A_{\\mathrm{cg-fg}}}{\\frac{2 t_{\\mathrm{ox1}}}{\\varepsilon_{\\mathrm{r,ox}}} + \\frac{t_{\\mathrm{n}}}{\\varepsilon_{\\mathrm{r,n}}}}\n$$\n\n**2. Floating-Gate to Channel Capacitance ($C_{\\mathrm{fg-ch}}$)**\nThis is a standard parallel-plate capacitor with the tunnel oxide as the dielectric.\n$$\nC_{\\mathrm{fg-ch}} = \\frac{\\varepsilon_{\\mathrm{r,ox}} \\varepsilon_0 A_{\\mathrm{fg-ch}}}{t_{\\mathrm{tun}}}\n$$\n\n**3. Floating-Gate to Source/Drain Capacitances ($C_{\\mathrm{fg-s}}, C_{\\mathrm{fg-d}}$)**\nThese are the overlap capacitances, also modeled as parallel-plate capacitors with an oxide dielectric.\n$$\nC_{\\mathrm{fg-s}} = \\frac{\\varepsilon_{\\mathrm{r,ox}} \\varepsilon_0 A_{\\mathrm{fg-s}}}{t_{\\mathrm{ov}}}\n$$\n$$\nC_{\\mathrm{fg-d}} = \\frac{\\varepsilon_{\\mathrm{r,ox}} \\varepsilon_0 A_{\\mathrm{fg-d}}}{t_{\\mathrm{ov}}}\n$$\nSince $A_{\\mathrm{fg-s}} = A_{\\mathrm{fg-d}}$, it follows that $C_{\\mathrm{fg-s}} = C_{\\mathrm{fg-d}}$.\n\nNow we perform the numerical evaluation. First, we convert all dimensions to SI units (meters).\n- $t_{\\mathrm{ox1}} = 4 \\times 10^{-9}\\,\\mathrm{m}$\n- $t_{\\mathrm{n}} = 6 \\times 10^{-9}\\,\\mathrm{m}$\n- $t_{\\mathrm{tun}} = 7 \\times 10^{-9}\\,\\mathrm{m}$\n- $t_{\\mathrm{ov}} = 9 \\times 10^{-9}\\,\\mathrm{m}$\n- $A_{\\mathrm{cg-fg}} = 0.80 \\times (10^{-6}\\,\\mathrm{m})^2 = 0.80 \\times 10^{-12}\\,\\mathrm{m}^2$\n- $A_{\\mathrm{fg-ch}} = 0.30 \\times 10^{-12}\\,\\mathrm{m}^2$\n- $A_{\\mathrm{fg-s}} = A_{\\mathrm{fg-d}} = 0.050 \\times 10^{-12}\\,\\mathrm{m}^2$\n\nCalculating each capacitance:\n$$\nC_{\\mathrm{cg-fg}} = \\frac{(8.854 \\times 10^{-12}\\,\\mathrm{F/m}) (0.80 \\times 10^{-12}\\,\\mathrm{m}^2)}{\\frac{2 \\times (4 \\times 10^{-9}\\,\\mathrm{m})}{3.9} + \\frac{6 \\times 10^{-9}\\,\\mathrm{m}}{7.5}} = \\frac{7.0832 \\times 10^{-24}}{2.0513 \\times 10^{-9} + 0.8 \\times 10^{-9}} = \\frac{7.0832 \\times 10^{-24}}{2.8513 \\times 10^{-9}} \\approx 2.4842 \\times 10^{-15}\\,\\mathrm{F}\n$$\n$$\nC_{\\mathrm{fg-ch}} = \\frac{3.9 \\times (8.854 \\times 10^{-12}\\,\\mathrm{F/m}) (0.30 \\times 10^{-12}\\,\\mathrm{m}^2)}{7 \\times 10^{-9}\\,\\mathrm{m}} \\approx 1.4799 \\times 10^{-15}\\,\\mathrm{F}\n$$\n$$\nC_{\\mathrm{fg-s}} = C_{\\mathrm{fg-d}} = \\frac{3.9 \\times (8.854 \\times 10^{-12}\\,\\mathrm{F/m}) (0.050 \\times 10^{-12}\\,\\mathrm{m}^2)}{9 \\times 10^{-9}\\,\\mathrm{m}} \\approx 0.1918 \\times 10^{-15}\\,\\mathrm{F}\n$$\n\nNow, we compute the total capacitance $C_{\\mathrm{tot}}$:\n$$\nC_{\\mathrm{tot}} = C_{\\mathrm{cg-fg}} + C_{\\mathrm{fg-ch}} + C_{\\mathrm{fg-s}} + C_{\\mathrm{fg-d}}\n$$\n$$\nC_{\\mathrm{tot}} \\approx (2.4842 + 1.4799 + 0.1918 + 0.1918) \\times 10^{-15}\\,\\mathrm{F} = 4.3477 \\times 10^{-15}\\,\\mathrm{F}\n$$\n\nFinally, we calculate the coupling ratio $\\alpha$:\n$$\n\\alpha = \\frac{C_{\\mathrm{cg-fg}}}{C_{\\mathrm{tot}}} \\approx \\frac{2.4842 \\times 10^{-15}\\,\\mathrm{F}}{4.3477 \\times 10^{-15}\\,\\mathrm{F}} \\approx 0.57138...\n$$\nRounding to four significant figures, we get $\\alpha = 0.5714$.\n\n### Influence of $\\alpha$ on CHE Programming Efficiency\n**Channel Hot Electron (CHE) injection** is a mechanism used to program (i.e., add electrons to the floating gate of) a NOR flash memory cell. It is initiated by applying a high voltage to the control gate (e.g., $V_{\\mathrm{CG}} \\approx 8-10\\,\\mathrm{V}$) and a moderate voltage to the drain (e.g., $V_{\\mathrm{D}} \\approx 4-5\\,\\mathrm{V}$), while the source and substrate are held at ground potential. The high drain voltage creates a strong lateral electric field in the channel near the drain junction. Electrons traveling from the source accelerate in this field, gaining significant kinetic energy and becoming \"hot\". A small fraction of these hot electrons acquire sufficient energy ($>3.15\\,\\mathrm{eV}$) to overcome the potential energy barrier of the silicon-dioxide interface and are injected into the tunnel oxide, subsequently being captured by the floating gate.\n\nThe efficiency of this programming process depends critically on the control-gate coupling ratio, $\\alpha$. The reasoning, from first principles, is as follows:\nCharge neutrality for the electrically floating gate dictates that its potential, $V_{\\mathrm{FG}}$, is determined by a weighted average of the potentials of the surrounding electrodes, with the capacitances serving as the weights. A simplified linear model for the change in floating gate voltage, $\\Delta V_{\\mathrm{FG}}$, in response to a change in control gate voltage, $\\Delta V_{\\mathrm{CG}}$, (assuming other terminals are at AC ground) is given by the capacitive voltage divider equation:\n$$\n\\Delta V_{\\mathrm{FG}} = \\frac{C_{\\mathrm{cg-fg}}}{C_{\\mathrm{tot}}} \\Delta V_{\\mathrm{CG}} = \\alpha \\Delta V_{\\mathrm{CG}}\n$$\nDuring CHE programming, the program efficiency is determined by the magnitude of the injection current onto the floating gate. This current is a function of both the number of hot electrons generated (dependent on the lateral field, set by $V_{\\mathrm{D}}$) and the probability of their injection. This injection probability is strongly dependent on the vertical electric field across the tunnel oxide, which pulls the hot electrons towards the floating gate. This vertical field is proportional to the potential difference between the floating gate and the channel ($V_{\\mathrm{FG}} - V_{\\mathrm{ch}}$).\n\nA higher value of $\\alpha$ signifies a stronger capacitive coupling between the control gate and the floating gate. Consequently, for a given programming voltage $V_{\\mathrm{CG}}$ applied to the control gate, a larger $\\alpha$ results in a higher induced potential $V_{\\mathrm{FG}}$ on the floating gate. This higher $V_{\\mathrm{FG}}$ establishes a stronger attractive vertical field across the tunnel oxide. This stronger field more effectively attracts the channel hot electrons, significantly increasing the probability that they will be successfully injected onto the floating gate.\n\nTherefore, a higher control-gate coupling ratio $\\alpha$ directly translates to a higher programming current for a given set of terminal voltages, leading to greater programming efficiency and thus a faster programming time for the NOR flash cell.",
            "answer": "$$\n\\boxed{0.5714}\n$$"
        },
        {
            "introduction": "Having established the static capacitive model of a flash cell, we now turn to a dynamic process: programming a NOR cell via Channel Hot Electron (CHE) injection. This practice bridges the gap between device physics and system performance by modeling the time-evolution of charge on the floating gate. You will work with the fundamental differential equations that govern the injection current and threshold voltage shift. This exercise provides a powerful demonstration of how to derive crucial performance metrics like programming time and energy consumption from a device's physical characteristics and bias conditions .",
            "id": "4272246",
            "problem": "A single-transistor floating-gate NOR (Not OR) flash memory cell is programmed by Channel Hot Electron (CHE) injection under constant biases. Assume a long-channel metal–oxide semiconductor field-effect transistor (MOSFET) saturation model and the following well-tested relationships:\n\n- The drain saturation current is modeled by $I_{D}(Q) = k\\left(V_{G} - V_{T}(Q)\\right)^{2}$, where the threshold voltage depends on the floating-gate charge as $V_{T}(Q) = V_{T0} + \\dfrac{Q}{C_{\\mathrm{FG}}}$.\n- The CHE injection current is empirically proportional to the channel current, $I_{\\mathrm{inj}} = \\eta I_{D}$, with constant injection efficiency $\\eta$ at the given biases.\n- The programming dynamics follow $\\dfrac{dQ}{dt} = I_{\\mathrm{inj}}$ while $V_{G}$ and $V_{D}$ are held constant during the programming pulse.\n\nThe device and bias parameters are:\n- Gate bias $V_{G} = 10.0\\ \\text{V}$,\n- Initial threshold voltage $V_{T0} = 2.0\\ \\text{V}$,\n- Drain supply $V_{DD} = 6.0\\ \\text{V}$,\n- Transconductance parameter $k = 15.0\\ \\mu\\text{A}/\\text{V}^{2}$,\n- Floating-gate total capacitance $C_{\\mathrm{FG}} = 2.5\\ \\text{fF}$,\n- Injection efficiency $\\eta = 1.0 \\times 10^{-6}$.\n\nTarget a programmed threshold shift of $\\Delta V_{T} = 3.0\\ \\text{V}$.\n\nStarting from the stated relationships and without invoking any shortcut formulas, derive the programming time $t_{\\mathrm{prog}}$ required to reach the target $\\Delta V_{T}$, and the energy per bit $E_{\\mathrm{bit}}$ drawn from the drain supply, defined by $E_{\\mathrm{bit}} = \\displaystyle \\int V_{DD}\\, I_{D}(t)\\, dt$. Express your final numerical results as follows:\n\n- Programming time in $\\mu\\text{s}$,\n- Energy per bit in $\\text{nJ}$,\n\nand round both to four significant figures.",
            "solution": "### Derivation of Programming Time ($t_{\\mathrm{prog}}$)\n\nThe rate of change of charge on the floating gate is given by the injection current:\n$$ \\frac{dQ}{dt} = I_{\\mathrm{inj}} $$\nThe injection current is proportional to the drain current:\n$$ I_{\\mathrm{inj}} = \\eta I_{D}(Q) $$\nThe drain current depends on the instantaneous threshold voltage $V_T(Q)$:\n$$ I_{D}(Q) = k\\left(V_{G} - V_{T}(Q)\\right)^{2} $$\nThe threshold voltage is a linear function of the stored charge $Q$:\n$$ V_{T}(Q) = V_{T0} + \\frac{Q}{C_{\\mathrm{FG}}} $$\nSubstituting these expressions into the first equation yields the governing differential equation for the programming dynamics:\n$$ \\frac{dQ}{dt} = \\eta k \\left(V_{G} - \\left(V_{T0} + \\frac{Q}{C_{\\mathrm{FG}}}\\right)\\right)^{2} $$\nThis is a first-order ordinary differential equation that can be solved by separation of variables. We rearrange the terms to separate $Q$ and $t$:\n$$ \\frac{dQ}{\\left(V_{G} - V_{T0} - \\frac{Q}{C_{\\mathrm{FG}}}\\right)^{2}} = \\eta k \\, dt $$\nWe integrate both sides. The programming process starts at time $t=0$ with an erased cell, which corresponds to zero charge on the floating gate, $Q(0)=0$. The process ends at time $t=t_{\\mathrm{prog}}$ when the charge reaches a final value $Q_{\\mathrm{final}}$.\n$$ \\int_{0}^{Q_{\\mathrm{final}}} \\frac{dQ}{\\left(V_{G} - V_{T0} - \\frac{Q}{C_{\\mathrm{FG}}}\\right)^{2}} = \\int_{0}^{t_{\\mathrm{prog}}} \\eta k \\, dt $$\nThe integral on the right is straightforward:\n$$ \\int_{0}^{t_{\\mathrm{prog}}} \\eta k \\, dt = \\eta k t_{\\mathrm{prog}} $$\nFor the integral on the left, let $u = V_{G} - V_{T0} - \\frac{Q}{C_{\\mathrm{FG}}}$. Then $du = -\\frac{1}{C_{\\mathrm{FG}}}dQ$, so $dQ = -C_{\\mathrm{FG}}du$. The integral becomes:\n$$ \\int \\frac{-C_{\\mathrm{FG}}du}{u^2} = \\frac{C_{\\mathrm{FG}}}{u} = \\frac{C_{\\mathrm{FG}}}{V_{G} - V_{T0} - \\frac{Q}{C_{\\mathrm{FG}}}} $$\nEvaluating the definite integral from $Q=0$ to $Q=Q_{\\mathrm{final}}$:\n$$ \\left[ \\frac{C_{\\mathrm{FG}}}{V_{G} - V_{T0} - \\frac{Q}{C_{\\mathrm{FG}}}} \\right]_{0}^{Q_{\\mathrm{final}}} = \\frac{C_{\\mathrm{FG}}}{V_{G} - V_{T0} - \\frac{Q_{\\mathrm{final}}}{C_{\\mathrm{FG}}}} - \\frac{C_{\\mathrm{FG}}}{V_{G} - V_{T0}} $$\nThe target threshold shift is $\\Delta V_{T} = V_{T,\\mathrm{final}} - V_{T0}$. Since $V_{T}(Q) = V_{T0} + Q/C_{\\mathrm{FG}}$, we have $\\Delta V_T = Q_{\\mathrm{final}}/C_{\\mathrm{FG}}$. Let $V_{T,\\mathrm{final}} = V_{T0} + \\Delta V_{T}$. The expression becomes:\n$$ C_{\\mathrm{FG}} \\left( \\frac{1}{V_{G} - V_{T,\\mathrm{final}}} - \\frac{1}{V_{G} - V_{T0}} \\right) $$\nEquating the results of the two integrations:\n$$ \\eta k t_{\\mathrm{prog}} = C_{\\mathrm{FG}} \\left( \\frac{1}{V_{G} - V_{T,\\mathrm{final}}} - \\frac{1}{V_{G} - V_{T0}} \\right) $$\nSolving for $t_{\\mathrm{prog}}$:\n$$ t_{\\mathrm{prog}} = \\frac{C_{\\mathrm{FG}}}{\\eta k} \\left( \\frac{1}{V_{G} - (V_{T0} + \\Delta V_{T})} - \\frac{1}{V_{G} - V_{T0}} \\right) $$\n\n### Derivation of Energy per Bit ($E_{\\mathrm{bit}}$)\n\nThe energy drawn from the drain supply is defined as:\n$$ E_{\\mathrm{bit}} = \\int_{0}^{t_{\\mathrm{prog}}} V_{DD} I_{D}(t) dt $$\nSince $V_{DD}$ is constant, we can take it out of the integral:\n$$ E_{\\mathrm{bit}} = V_{DD} \\int_{0}^{t_{\\mathrm{prog}}} I_{D}(t) dt $$\nFrom the programming dynamics, we have $I_{D}(t) = \\frac{1}{\\eta} I_{\\mathrm{inj}}(t) = \\frac{1}{\\eta} \\frac{dQ}{dt}$. Substituting this into the integral:\n$$ \\int_{0}^{t_{\\mathrm{prog}}} I_{D}(t) dt = \\int_{0}^{t_{\\mathrm{prog}}} \\frac{1}{\\eta} \\frac{dQ}{dt} dt = \\frac{1}{\\eta} \\int_{Q(0)}^{Q(t_{\\mathrm{prog}})} dQ $$\nThe integral evaluates to:\n$$ \\frac{1}{\\eta} \\left( Q(t_{\\mathrm{prog}}) - Q(0) \\right) = \\frac{Q_{\\mathrm{final}}}{\\eta} $$\nsince the initial charge $Q(0)$ is $0$. The final charge is related to the threshold voltage shift by $Q_{\\mathrm{final}} = C_{\\mathrm{FG}} \\Delta V_{T}$. Therefore,\n$$ \\int_{0}^{t_{\\mathrm{prog}}} I_{D}(t) dt = \\frac{C_{\\mathrm{FG}} \\Delta V_{T}}{\\eta} $$\nSubstituting this back into the expression for $E_{\\mathrm{bit}}$:\n$$ E_{\\mathrm{bit}} = \\frac{V_{DD} C_{\\mathrm{FG}} \\Delta V_{T}}{\\eta} $$\n\n### Numerical Calculation\n\nThe given parameters are:\n- $V_{G} = 10.0\\ \\text{V}$\n- $V_{T0} = 2.0\\ \\text{V}$\n- $V_{DD} = 6.0\\ \\text{V}$\n- $k = 15.0\\ \\mu\\text{A}/\\text{V}^{2} = 15.0 \\times 10^{-6}\\ \\text{A}/\\text{V}^{2}$\n- $C_{\\mathrm{FG}} = 2.5\\ \\text{fF} = 2.5 \\times 10^{-15}\\ \\text{F}$\n- $\\eta = 1.0 \\times 10^{-6}$\n- $\\Delta V_{T} = 3.0\\ \\text{V}$\n\nFirst, calculate the final threshold voltage:\n$V_{T, \\mathrm{final}} = V_{T0} + \\Delta V_{T} = 2.0\\ \\text{V} + 3.0\\ \\text{V} = 5.0\\ \\text{V}$.\n\nNow calculate $t_{\\mathrm{prog}}$:\n$$ t_{\\mathrm{prog}} = \\frac{2.5 \\times 10^{-15}\\ \\text{F}}{(1.0 \\times 10^{-6}) \\times (15.0 \\times 10^{-6}\\ \\text{A}/\\text{V}^{2})} \\left( \\frac{1}{10.0\\ \\text{V} - 5.0\\ \\text{V}} - \\frac{1}{10.0\\ \\text{V} - 2.0\\ \\text{V}} \\right) $$\n$$ t_{\\mathrm{prog}} = \\frac{2.5 \\times 10^{-15}}{15.0 \\times 10^{-12}} \\left( \\frac{1}{5.0} - \\frac{1}{8.0} \\right) \\text{s} $$\n$$ t_{\\mathrm{prog}} = \\frac{1}{6} \\times 10^{-3} \\left( 0.2 - 0.125 \\right) \\text{s} = \\frac{1}{6} \\times 10^{-3} \\times 0.075\\ \\text{s} $$\n$$ t_{\\mathrm{prog}} = 0.0125 \\times 10^{-3}\\ \\text{s} = 12.5 \\times 10^{-6}\\ \\text{s} = 12.5\\ \\mu\\text{s} $$\nRounding to four significant figures, $t_{\\mathrm{prog}} = 12.50\\ \\mu\\text{s}$.\n\nNext, calculate $E_{\\mathrm{bit}}$:\n$$ E_{\\mathrm{bit}} = \\frac{(6.0\\ \\text{V}) \\times (2.5 \\times 10^{-15}\\ \\text{F}) \\times (3.0\\ \\text{V})}{1.0 \\times 10^{-6}} $$\n$$ E_{\\mathrm{bit}} = \\frac{45.0 \\times 10^{-15}}{1.0 \\times 10^{-6}}\\ \\text{J} = 45.0 \\times 10^{-9}\\ \\text{J} = 45.0\\ \\text{nJ} $$\nRounding to four significant figures, $E_{\\mathrm{bit}} = 45.00\\ \\text{nJ}$.",
            "answer": "$$\\boxed{\\begin{pmatrix} 12.50 & 45.00 \\end{pmatrix}}$$"
        },
        {
            "introduction": "We now zoom out from the single cell to consider a key challenge at the architectural level, one that is particularly prominent in high-density NAND flash. In a large array, the desired signal from a single cell being read can be corrupted by leakage currents from thousands of other unselected cells sharing the same bit line, a phenomenon known as \"sneak paths.\" This practice explores the physics behind this leakage, rooted in subthreshold conduction and short-channel effects like Drain-Induced Barrier Lowering (DIBL). By calculating the ratio of sneak current to signal current, you will gain a quantitative appreciation for a critical design constraint in modern NAND memories .",
            "id": "4272298",
            "problem": "A NAND (Negative-AND) flash memory array connects $M$ parallel NAND strings to a single bit line. During a read of one selected string, the other strings are unselected and their bit-line side select-gate transistors (denoted $SGD$) are biased to the off state. These off transistors leak due to subthreshold conduction and drain-induced barrier lowering, creating sneak path currents onto the bit line that degrade sense accuracy. Assume the following scientifically realistic and self-consistent operating and device parameters for the unselected strings:\n- The bit line is precharged to $V_{BL} = 0.7\\,\\mathrm{V}$, and the source line is held near $0\\,\\mathrm{V}$ by peripheral clamps; for each unselected string the effective drain-source voltage across $SGD$ is $V_{DS} \\approx 0.7\\,\\mathrm{V}$ and the gate-source voltage is $V_{GS} = 0\\,\\mathrm{V}$.\n- The $SGD$ device has a zero-bias threshold voltage $V_{\\mathrm{TH0}} = 0.4\\,\\mathrm{V}$, a drain-induced barrier lowering coefficient $\\eta = 0.06\\,\\mathrm{V}^{-1}$, and a subthreshold slope factor $n = 1.5$.\n- The temperature is $T = 300\\,\\mathrm{K}$, giving a thermal voltage $V_{T} = 25.85\\,\\mathrm{mV}$.\n- The pre-exponential current scale for the $SGD$ device is $I_{0} = 1.0 \\times 10^{-7}\\,\\mathrm{A}$.\n- There are $M = 4096$ unselected strings connected in parallel to the bit line.\n- The selected string’s channel current under read bias (with all its pass transistors fully on) is $I_{\\mathrm{sel}} = 3.0 \\times 10^{-5}\\,\\mathrm{A}$.\n\nTreat the off-state $SGD$ subthreshold drain current of each unselected string as the dominant sneak path contribution to the bit line and neglect second-order capacitive transients. Under these assumptions and standard long-channel subthreshold conduction physics, estimate the ratio $r$ of the total sneak path current from all unselected strings to the selected string’s read current, $r = I_{\\mathrm{sneak,tot}} / I_{\\mathrm{sel}}$. Express $r$ as a unitless decimal and round your final answer to four significant figures.",
            "solution": "The goal is to calculate the ratio $r = I_{\\mathrm{sneak,tot}} / I_{\\mathrm{sel}}$. To do this, we first model the sneak path current from a single unselected string, $I_{\\mathrm{sneak,single}}$. This current is the subthreshold leakage of the string's Select-Gate Drain ($SGD$) transistor. The standard model for subthreshold drain current $I_{DS}$ in a MOSFET is:\n$$ I_{DS} = I_0 \\exp\\left( \\frac{V_{GS} - V_{TH}}{n V_T} \\right) \\left[ 1 - \\exp\\left( -\\frac{V_{DS}}{V_T} \\right) \\right] $$\nHere, $I_0$ is the pre-exponential current scale, $V_{GS}$ is the gate-source voltage, $V_{TH}$ is the threshold voltage, $n$ is the subthreshold slope factor, $V_T$ is the thermal voltage, and $V_{DS}$ is the drain-source voltage.\n\nThe threshold voltage $V_{TH}$ is modulated by the drain-source voltage due to Drain-Induced Barrier Lowering (DIBL), which is described by the linear relation:\n$$ V_{TH} = V_{TH0} - \\eta V_{DS} $$\nwhere $V_{TH0}$ is the zero-bias threshold voltage and $\\eta$ is the DIBL coefficient.\n\nSubstituting the expression for $V_{TH}$ into the current equation gives the leakage current for one $SGD$ transistor:\n$$ I_{\\mathrm{sneak,single}} = I_0 \\exp\\left( \\frac{V_{GS} - (V_{TH0} - \\eta V_{DS})}{n V_T} \\right) \\left[ 1 - \\exp\\left( -\\frac{V_{DS}}{V_T} \\right) \\right] $$\n$$ I_{\\mathrm{sneak,single}} = I_0 \\exp\\left( \\frac{V_{GS} - V_{TH0} + \\eta V_{DS}}{n V_T} \\right) \\left[ 1 - \\exp\\left( -\\frac{V_{DS}}{V_T} \\right) \\right] $$\n\nWe are given the following parameters for the unselected $SGD$ transistors:\n$V_{DS} \\approx 0.7\\,\\mathrm{V}$\n$V_{GS} = 0\\,\\mathrm{V}$\n$V_{TH0} = 0.4\\,\\mathrm{V}$\n$\\eta = 0.06\\,\\mathrm{V}^{-1}$\n$n = 1.5$\n$V_{T} = 25.85\\,\\mathrm{mV} = 0.02585\\,\\mathrm{V}$\n$I_0 = 1.0 \\times 10^{-7}\\,\\mathrm{A}$\n\nFirst, we evaluate the term $[ 1 - \\exp(-V_{DS}/V_T) ]$. The ratio $V_{DS}/V_T$ is:\n$$ \\frac{V_{DS}}{V_T} = \\frac{0.7\\,\\mathrm{V}}{0.02585\\,\\mathrm{V}} \\approx 27.08 $$\nSince this value is much greater than $1$, the transistor is operating in the saturation region of the subthreshold regime. The term $\\exp(-V_{DS}/V_T)$ is negligible:\n$$ \\exp(-27.08) \\approx 1.8 \\times 10^{-12} $$\nTherefore, the factor $[ 1 - \\exp(-V_{DS}/V_T) ] \\approx 1$, and the current equation simplifies to:\n$$ I_{\\mathrm{sneak,single}} \\approx I_0 \\exp\\left( \\frac{V_{GS} - V_{TH0} + \\eta V_{DS}}{n V_T} \\right) $$\n\nNow, we substitute the numerical values into this simplified expression.\nThe numerator of the exponent is:\n$$ V_{GS} - V_{TH0} + \\eta V_{DS} = 0\\,\\mathrm{V} - 0.4\\,\\mathrm{V} + (0.06\\,\\mathrm{V}^{-1} \\times 0.7\\,\\mathrm{V}) = -0.4\\,\\mathrm{V} + 0.042\\,\\mathrm{V} = -0.358\\,\\mathrm{V} $$\nThe denominator of the exponent is:\n$$ n V_T = 1.5 \\times 0.02585\\,\\mathrm{V} = 0.038775\\,\\mathrm{V} $$\nThe value of the exponent is:\n$$ \\frac{-0.358\\,\\mathrm{V}}{0.038775\\,\\mathrm{V}} \\approx -9.23275 $$\nNow we calculate the single-transistor sneak current:\n$$ I_{\\mathrm{sneak,single}} \\approx (1.0 \\times 10^{-7}\\,\\mathrm{A}) \\times \\exp(-9.23275) \\approx (1.0 \\times 10^{-7}\\,\\mathrm{A}) \\times (9.77905 \\times 10^{-5}) $$\n$$ I_{\\mathrm{sneak,single}} \\approx 9.77905 \\times 10^{-12}\\,\\mathrm{A} $$\n\nThe total sneak path current, $I_{\\mathrm{sneak,tot}}$, is the sum of the leakage currents from all $M = 4096$ unselected strings, whose $SGD$ transistors are connected in parallel to the bit line.\n$$ I_{\\mathrm{sneak,tot}} = M \\times I_{\\mathrm{sneak,single}} $$\n$$ I_{\\mathrm{sneak,tot}} \\approx 4096 \\times (9.77905 \\times 10^{-12}\\,\\mathrm{A}) \\approx 4.005527 \\times 10^{-8}\\,\\mathrm{A} $$\n\nFinally, we compute the desired ratio, $r$, of the total sneak path current to the selected string's read current, $I_{\\mathrm{sel}} = 3.0 \\times 10^{-5}\\,\\mathrm{A}$.\n$$ r = \\frac{I_{\\mathrm{sneak,tot}}}{I_{\\mathrm{sel}}} $$\n$$ r \\approx \\frac{4.005527 \\times 10^{-8}\\,\\mathrm{A}}{3.0 \\times 10^{-5}\\,\\mathrm{A}} \\approx 0.001335175 $$\n\nThe problem requires the answer to be rounded to four significant figures.\n$$ r \\approx 0.001335 $$\n\nThis result indicates that the total leakage from the unselected strings is approximately $0.1335\\%$ of the intended read signal from the selected string.",
            "answer": "$$\n\\boxed{0.001335}\n$$"
        }
    ]
}