/*
 * CoreFreq
 * Copyright (C) 2015-2021 CYRIL INGENIERIE
 * Licenses: GPL2
 */

enum {
#ifndef NO_HEADER
	RSC_LAYOUT_HEADER_PROC,
	RSC_LAYOUT_HEADER_CPU,
	RSC_LAYOUT_HEADER_ARCH,
	RSC_LAYOUT_HEADER_CACHE_L1,
	RSC_LAYOUT_HEADER_BCLK,
	RSC_LAYOUT_HEADER_CACHES,
#endif
#ifndef NO_UPPER
	RSC_LAYOUT_RULER_LOAD,
	RSC_LAYOUT_RULER_REL_LOAD,
	RSC_LAYOUT_RULER_ABS_LOAD,
#endif
#ifndef NO_LOWER
	RSC_LAYOUT_MONITOR_FREQUENCY,
	RSC_LAYOUT_MONITOR_INST,
	RSC_LAYOUT_MONITOR_COMMON,
	RSC_LAYOUT_MONITOR_TASKS,
	RSC_LAYOUT_MONITOR_SLICE,
	RSC_LAYOUT_RULER_FREQUENCY,
	RSC_LAYOUT_RULER_FREQUENCY_AVG,
	RSC_LAYOUT_RULER_FREQUENCY_PKG,
	RSC_LAYOUT_RULER_INST,
	RSC_LAYOUT_RULER_CYCLES,
	RSC_LAYOUT_RULER_CSTATES,
	RSC_LAYOUT_RULER_INTERRUPTS,
	RSC_LAYOUT_RULER_PACKAGE,
	RSC_LAYOUT_PACKAGE_PC,
	RSC_LAYOUT_PACKAGE_PC02,
	RSC_LAYOUT_PACKAGE_PC03,
	RSC_LAYOUT_PACKAGE_PC04,
	RSC_LAYOUT_PACKAGE_PC06,
	RSC_LAYOUT_PACKAGE_PC07,
	RSC_LAYOUT_PACKAGE_PC08,
	RSC_LAYOUT_PACKAGE_PC09,
	RSC_LAYOUT_PACKAGE_PC10,
	RSC_LAYOUT_PACKAGE_MC06,
	RSC_LAYOUT_PACKAGE_UNCORE,
	RSC_LAYOUT_RULER_TASKS,
	RSC_LAYOUT_TASKS_TRACKING,
	RSC_LAYOUT_TASKS_STATE_SORTED,
	RSC_LAYOUT_TASKS_RUNTIME_SORTED,
	RSC_LAYOUT_TASKS_USRTIME_SORTED,
	RSC_LAYOUT_TASKS_SYSTIME_SORTED,
	RSC_LAYOUT_TASKS_PROCESS_SORTED,
	RSC_LAYOUT_TASKS_COMMAND_SORTED,
	RSC_LAYOUT_TASKS_REVERSE_SORT_OFF,
	RSC_LAYOUT_TASKS_REVERSE_SORT_ON,
	RSC_LAYOUT_TASKS_VALUE_SWITCH,
	RSC_LAYOUT_TASKS_VALUE_OFF,
	RSC_LAYOUT_TASKS_VALUE_ON,
	RSC_LAYOUT_RULER_SENSORS,
	RSC_LAYOUT_RULER_PWR_UNCORE,
	RSC_LAYOUT_RULER_PWR_PLATFORM,
	RSC_LAYOUT_RULER_PWR_SOC,
	RSC_LAYOUT_RULER_VOLTAGE,
	RSC_LAYOUT_RULER_VPKG_SOC,
	RSC_LAYOUT_RULER_ENERGY,
	RSC_LAYOUT_RULER_POWER,
	RSC_LAYOUT_RULER_SLICE,
#endif /* NO_LOWER */
#ifndef NO_FOOTER
	RSC_LAYOUT_FOOTER_TECH_X86,
	RSC_LAYOUT_FOOTER_TECH_INTEL,
	RSC_LAYOUT_FOOTER_TECH_AMD,
	RSC_LAYOUT_FOOTER_SYSTEM,
#endif
	RSC_LAYOUT_CARD_CORE_ONLINE_COND0,
	RSC_LAYOUT_CARD_CORE_ONLINE_COND1,
	RSC_LAYOUT_CARD_CORE_OFFLINE,
	RSC_LAYOUT_CARD_CLK,
	RSC_LAYOUT_CARD_UNCORE,
	RSC_LAYOUT_CARD_BUS,
	RSC_LAYOUT_CARD_MC,
	RSC_LAYOUT_CARD_LOAD,
	RSC_LAYOUT_CARD_IDLE,
	RSC_LAYOUT_CARD_RAM,
	RSC_LAYOUT_CARD_TASK,
/* ATTRIBUTE */
	RSC_RUN_STATE_COLOR,
	RSC_UNINT_STATE_COLOR,
	RSC_ZOMBIE_STATE_COLOR,
	RSC_SLEEP_STATE_COLOR,
	RSC_WAIT_STATE_COLOR,
	RSC_OTHER_STATE_COLOR,
#ifndef NO_LOWER
	RSC_TRACKER_STATE_COLOR,
#endif
	RSC_SYSINFO_CPUID_COND0,
	RSC_SYSINFO_CPUID_COND1,
	RSC_SYSINFO_CPUID_COND2,
	RSC_SYSINFO_CPUID_COND3,
	RSC_SYSTEM_REGISTERS_COND0,
	RSC_SYSTEM_REGISTERS_COND1,
	RSC_SYSTEM_REGISTERS_COND2,
	RSC_SYSTEM_REGISTERS_COND3,
	RSC_SYSTEM_REGISTERS_COND4,
	RSC_SYSINFO_PROC_COND0,
	RSC_SYSINFO_PROC_COND1,
	RSC_SYSINFO_PROC_COND2,
	RSC_SYSINFO_PROC_COND3,
	RSC_SYSINFO_ISA_COND_0_0,
	RSC_SYSINFO_ISA_COND_0_1,
	RSC_SYSINFO_ISA_COND_0_2,
	RSC_SYSINFO_ISA_COND_0_3,
	RSC_SYSINFO_ISA_COND_0_4,
	RSC_SYSINFO_ISA_COND_1_0,
	RSC_SYSINFO_ISA_COND_1_1,
	RSC_SYSINFO_ISA_COND_1_2,
	RSC_SYSINFO_ISA_COND_1_3,
	RSC_SYSINFO_ISA_COND_1_4,
	RSC_SYSINFO_FEATURES_COND0,
	RSC_SYSINFO_FEATURES_COND1,
	RSC_SYSINFO_FEATURES_COND2,
	RSC_SYSINFO_FEATURES_COND3,
	RSC_SYSINFO_FEATURES_COND4,
	RSC_SYSINFO_TECH_COND0,
	RSC_SYSINFO_TECH_COND1,
	RSC_SYSINFO_PERFMON_COND0,
	RSC_SYSINFO_PERFMON_COND1,
	RSC_SYSINFO_PERFMON_COND2,
	RSC_SYSINFO_PERFMON_COND3,
	RSC_SYSINFO_PERFMON_COND4,
	RSC_SYSINFO_PERFMON_HWP_CAP_COND0,
	RSC_SYSINFO_PERFMON_HWP_CAP_COND1,
	RSC_SYSINFO_PWR_THERMAL_COND0,
	RSC_SYSINFO_PWR_THERMAL_COND1,
	RSC_SYSINFO_PWR_THERMAL_COND2,
	RSC_SYSINFO_PWR_THERMAL_COND3,
	RSC_SYSINFO_PWR_THERMAL_COND4,
	RSC_SYSINFO_PWR_THERMAL_COND5,
	RSC_SYSINFO_KERNEL,
	RSC_TOPOLOGY_COND0,
	RSC_TOPOLOGY_COND1,
	RSC_TOPOLOGY_COND2,
	RSC_TOPOLOGY_COND3,
	RSC_TOPOLOGY_COND4,
	RSC_MEMORY_CONTROLLER_COND0,
	RSC_MEMORY_CONTROLLER_COND1,
	RSC_CREATE_MENU_DISABLE,
	RSC_CREATE_MENU_FN_KEY,
	RSC_CREATE_MENU_SHORTKEY,
	RSC_CREATE_MENU_CTRL_KEY,
	RSC_CREATE_SETTINGS_COND0,
	RSC_CREATE_SETTINGS_COND1,
	RSC_CREATE_ADV_HELP_COND0,
	RSC_CREATE_ADV_HELP_COND1,
	RSC_CREATE_HOTPLUG_CPU_ENABLE,
	RSC_CREATE_HOTPLUG_CPU_DISABLE,
	RSC_CREATE_HOTPLUG_CPU_ONLINE,
	RSC_CREATE_HOTPLUG_CPU_OFFLINE,
	RSC_CREATE_RATIO_CLOCK_COND0,
	RSC_CREATE_RATIO_CLOCK_COND1,
	RSC_CREATE_RATIO_CLOCK_COND2,
	RSC_CREATE_RATIO_CLOCK_COND3,
	RSC_CREATE_RATIO_CLOCK_COND4,
	RSC_CREATE_RATIO_CLOCK_COND5,
	RSC_CREATE_RATIO_CLOCK_COND6,
	RSC_CREATE_SELECT_CPU_COND0,
	RSC_CREATE_SELECT_CPU_COND1,
	RSC_CREATE_SELECT_CPU_COND2,
#ifndef NO_FOOTER
	RSC_HOT_EVENT_COND0,
	RSC_HOT_EVENT_COND1,
	RSC_HOT_EVENT_COND2,
	RSC_HOT_EVENT_COND3,
	RSC_HOT_EVENT_COND4,
#endif
	RSC_BOX_EVENT,
	RSC_CREATE_RECORDER,
	RSC_SMBIOS_ITEM,
	RSC_CREATE_SELECT_FREQ_PKG,
	RSC_CREATE_SELECT_FREQ_COND0,
	RSC_CREATE_SELECT_FREQ_COND1,
/* ASCII */
	RSC_PROCESSOR_TITLE,
	RSC_PROCESSOR,
	RSC_ARCHITECTURE,
	RSC_VENDOR_ID,
	RSC_MICROCODE,
	RSC_SIGNATURE,
	RSC_STEPPING,
	RSC_ONLINE_CPU,
	RSC_BASE_CLOCK,
	RSC_FREQUENCY,
	RSC_RATIO,
	RSC_FACTORY,
	RSC_PERFORMANCE,
	RSC_TARGET,
	RSC_LEVEL,
	RSC_PROGRAMMABLE,
	RSC_CONFIGURATION,
	RSC_TURBO_ACTIVATION,
	RSC_NOMINAL,
	RSC_UNLOCK,
	RSC_LOCK,
	RSC_ENABLE,
	RSC_DISABLE,
	RSC_CAPABILITIES,
	RSC_LOWEST,
	RSC_EFFICIENT,
	RSC_GUARANTEED,
	RSC_HIGHEST,
	RSC_RECORDER,
	RSC_STRESS,
	RSC_MAX,
	RSC_MIN,
	RSC_ACT,
	RSC_SCOPE_NONE,
	RSC_SCOPE_THREAD,
	RSC_SCOPE_CORE,
	RSC_SCOPE_PACKAGE,
	RSC_CPUID_TITLE,
	RSC_LARGEST_STD_FUNC,
	RSC_LARGEST_EXT_FUNC,
	RSC_SYS_REGS_TITLE,
	RSC_SYS_REGS_SPACE,
	RSC_SYS_REGS_NA,
	RSC_SYS_REGS_HDR_CPU,
	RSC_SYS_REG_HDR_FLAGS,
	RSC_SYS_REG_HDR_TF,
	RSC_SYS_REG_HDR_IF,
	RSC_SYS_REG_HDR_IOPL,
	RSC_SYS_REG_HDR_NT,
	RSC_SYS_REG_HDR_RF,
	RSC_SYS_REG_HDR_VM,
	RSC_SYS_REG_HDR_AC,
	RSC_SYS_REG_HDR_VIF,
	RSC_SYS_REG_HDR_VIP,
	RSC_SYS_REG_HDR_ID,
	RSC_SYS_REG_FLAGS_TF,
	RSC_SYS_REG_FLAGS_IF,
	RSC_SYS_REG_FLAGS_IOPL,
	RSC_SYS_REG_FLAGS_NT,
	RSC_SYS_REG_FLAGS_RF,
	RSC_SYS_REG_FLAGS_VM,
	RSC_SYS_REG_FLAGS_AC,
	RSC_SYS_REG_FLAGS_VIF,
	RSC_SYS_REG_FLAGS_VIP,
	RSC_SYS_REG_FLAGS_ID,
	RSC_SYS_REG_HDR_CR0,
	RSC_SYS_REG_HDR_CR0_PE,
	RSC_SYS_REG_HDR_CR0_MP,
	RSC_SYS_REG_HDR_CR0_EM,
	RSC_SYS_REG_HDR_CR0_TS,
	RSC_SYS_REG_HDR_CR0_ET,
	RSC_SYS_REG_HDR_CR0_NE,
	RSC_SYS_REG_HDR_CR0_WP,
	RSC_SYS_REG_HDR_CR0_AM,
	RSC_SYS_REG_HDR_CR0_NW,
	RSC_SYS_REG_HDR_CR0_CD,
	RSC_SYS_REG_HDR_CR0_PG,
	RSC_SYS_REGS_CR0,
	RSC_SYS_REG_CR0_PE,
	RSC_SYS_REG_CR0_MP,
	RSC_SYS_REG_CR0_EM,
	RSC_SYS_REG_CR0_TS,
	RSC_SYS_REG_CR0_ET,
	RSC_SYS_REG_CR0_NE,
	RSC_SYS_REG_CR0_WP,
	RSC_SYS_REG_CR0_AM,
	RSC_SYS_REG_CR0_NW,
	RSC_SYS_REG_CR0_CD,
	RSC_SYS_REG_CR0_PG,
	RSC_SYS_REG_HDR_CR3,
	RSC_SYS_REG_HDR_CR3_PWT,
	RSC_SYS_REG_HDR_CR3_PCD,
	RSC_SYS_REGS_CR3,
	RSC_SYS_REG_CR3_PWT,
	RSC_SYS_REG_CR3_PCD,
	RSC_SYS_REG_HDR_CR4,
	RSC_SYS_REG_HDR_CR4_VME,
	RSC_SYS_REG_HDR_CR4_PVI,
	RSC_SYS_REG_HDR_CR4_TSD,
	RSC_SYS_REG_HDR_CR4_DE,
	RSC_SYS_REG_HDR_CR4_PSE,
	RSC_SYS_REG_HDR_CR4_PAE,
	RSC_SYS_REG_HDR_CR4_MCE,
	RSC_SYS_REG_HDR_CR4_PGE,
	RSC_SYS_REG_HDR_CR4_PCE,
	RSC_SYS_REG_HDR_CR4_FX,
	RSC_SYS_REG_HDR_CR4_XMM,
	RSC_SYS_REG_HDR_CR4_UMIP,
	RSC_SYS_REG_HDR_CR4_5LP,
	RSC_SYS_REG_HDR_CR4_VMX,
	RSC_SYS_REG_HDR_CR4_SMX,
	RSC_SYS_REG_HDR_CR4_FS,
	RSC_SYS_REG_HDR_CR4_PCID,
	RSC_SYS_REG_HDR_CR4_SAV,
	RSC_SYS_REG_HDR_CR4_KL,
	RSC_SYS_REG_HDR_CR4_SME,
	RSC_SYS_REG_HDR_CR4_SMA,
	RSC_SYS_REG_HDR_CR4_PKE,
	RSC_SYS_REG_HDR_CR4_CET,
	RSC_SYS_REG_HDR_CR4_PKS,
	RSC_SYS_REGS_CR4,
	RSC_SYS_REG_CR4_VME,
	RSC_SYS_REG_CR4_PVI,
	RSC_SYS_REG_CR4_TSD,
	RSC_SYS_REG_CR4_DE,
	RSC_SYS_REG_CR4_PSE,
	RSC_SYS_REG_CR4_PAE,
	RSC_SYS_REG_CR4_MCE,
	RSC_SYS_REG_CR4_PGE,
	RSC_SYS_REG_CR4_PCE,
	RSC_SYS_REG_CR4_FX,
	RSC_SYS_REG_CR4_XMM,
	RSC_SYS_REG_CR4_UMIP,
	RSC_SYS_REG_CR4_5LP,
	RSC_SYS_REG_CR4_VMX,
	RSC_SYS_REG_CR4_SMX,
	RSC_SYS_REG_CR4_FS,
	RSC_SYS_REG_CR4_PCID,
	RSC_SYS_REG_CR4_SAV,
	RSC_SYS_REG_CR4_KL,
	RSC_SYS_REG_CR4_SME,
	RSC_SYS_REG_CR4_SMA,
	RSC_SYS_REG_CR4_PKE,
	RSC_SYS_REG_CR4_CET,
	RSC_SYS_REG_CR4_PKS,
	RSC_SYS_REG_HDR_CR8,
	RSC_SYS_REG_HDR_CR8_TPL,
	RSC_SYS_REGS_CR8,
	RSC_SYS_REG_CR8_TPL,
	RSC_SYS_REG_HDR_EFCR,
	RSC_SYS_REG_HDR_EFCR_LCK,
	RSC_SYS_REG_HDR_EFCR_VMX,
	RSC_SYS_REG_HDR_EFCR_SGX,
	RSC_SYS_REG_HDR_EFCR_LSE,
	RSC_SYS_REG_HDR_EFCR_GSE,
	RSC_SYS_REG_HDR_EFCR_LSGX,
	RSC_SYS_REG_HDR_EFCR_GSGX,
	RSC_SYS_REG_HDR_EFCR_LMC,
	RSC_SYS_REG_HDR_EFER,
	RSC_SYS_REG_HDR_EFER_SCE,
	RSC_SYS_REG_HDR_EFER_LME,
	RSC_SYS_REG_HDR_EFER_LMA,
	RSC_SYS_REG_HDR_EFER_NXE,
	RSC_SYS_REG_HDR_EFER_SVM,
	RSC_SYS_REGS_EFCR,
	RSC_SYS_REG_EFCR_LCK,
	RSC_SYS_REG_EFCR_VMX,
	RSC_SYS_REG_EFCR_SGX,
	RSC_SYS_REG_EFCR_LSE,
	RSC_SYS_REG_EFCR_GSE,
	RSC_SYS_REG_EFCR_LSGX,
	RSC_SYS_REG_EFCR_GSGX,
	RSC_SYS_REG_EFCR_LMC,
	RSC_SYS_REGS_EFER,
	RSC_SYS_REG_EFER_SCE,
	RSC_SYS_REG_EFER_LME,
	RSC_SYS_REG_EFER_LMA,
	RSC_SYS_REG_EFER_NXE,
	RSC_SYS_REG_EFER_SVM,
	RSC_ISA_TITLE,
	RSC_ISA_3DNOW,
	RSC_ISA_3DNOW_COMM,
	RSC_ISA_ADX,
	RSC_ISA_ADX_COMM,
	RSC_ISA_AES,
	RSC_ISA_AES_COMM,
	RSC_ISA_AVX,
	RSC_ISA_AVX_COMM,
	RSC_ISA_AVX512_F,
	RSC_ISA_AVX512_DQ,
	RSC_ISA_AVX512_IFMA,
	RSC_ISA_AVX512_PF,
	RSC_ISA_AVX512_ER,
	RSC_ISA_AVX512_CD,
	RSC_ISA_AVX512_BW,
	RSC_ISA_AVX512_VL,
	RSC_ISA_AVX512_VBMI,
	RSC_ISA_AVX512_VBMI2,
	RSC_ISA_AVX512_VNMI,
	RSC_ISA_AVX512_ALG,
	RSC_ISA_AVX512_VPOP,
	RSC_ISA_AVX512_VNNIW,
	RSC_ISA_AVX512_FMAPS,
	RSC_ISA_AVX512_VP2I,
	RSC_ISA_AVX512_BF16,
	RSC_ISA_BMI,
	RSC_ISA_BMI_COMM,
	RSC_ISA_CLWB,
	RSC_ISA_CLWB_COMM,
	RSC_ISA_CLFLUSH,
	RSC_ISA_CLFLUSH_COMM,
	RSC_ISA_AC_FLAG,
	RSC_ISA_AC_FLAG_COMM,
	RSC_ISA_CMOV,
	RSC_ISA_CMOV_COMM,
	RSC_ISA_XCHG8B,
	RSC_ISA_XCHG8B_COMM,
	RSC_ISA_XCHG16B,
	RSC_ISA_XCHG16B_COMM,
	RSC_ISA_F16C,
	RSC_ISA_F16C_COMM,
	RSC_ISA_FPU,
	RSC_ISA_FPU_COMM,
	RSC_ISA_FXSR,
	RSC_ISA_FXSR_COMM,
	RSC_ISA_LSHF,
	RSC_ISA_LSHF_COMM,
	RSC_ISA_MMX,
	RSC_ISA_MMX_COMM,
	RSC_ISA_MWAITX,
	RSC_ISA_MWAITX_COMM,
	RSC_ISA_MOVBE,
	RSC_ISA_MOVBE_COMM,
	RSC_ISA_PCLMULDQ,
	RSC_ISA_PCLMULDQ_COMM,
	RSC_ISA_POPCNT,
	RSC_ISA_POPCNT_COMM,
	RSC_ISA_RDRAND,
	RSC_ISA_RDRAND_COMM,
	RSC_ISA_RDSEED,
	RSC_ISA_RDSEED_COMM,
	RSC_ISA_RDTSCP,
	RSC_ISA_RDTSCP_COMM,
	RSC_ISA_SEP,
	RSC_ISA_SEP_COMM,
	RSC_ISA_SHA,
	RSC_ISA_SHA_COMM,
	RSC_ISA_SSE,
	RSC_ISA_SSE_COMM,
	RSC_ISA_SSE2,
	RSC_ISA_SSE2_COMM,
	RSC_ISA_SSE3,
	RSC_ISA_SSE3_COMM,
	RSC_ISA_SSSE3,
	RSC_ISA_SSSE3_COMM,
	RSC_ISA_SSE4_1,
	RSC_ISA_SSE4_1_COMM,
	RSC_ISA_SSE4_2,
	RSC_ISA_SSE4_2_COMM,
	RSC_ISA_SERIALIZE,
	RSC_ISA_SERIALIZE_COMM,
	RSC_ISA_SYSCALL,
	RSC_ISA_SYSCALL_COMM,
	RSC_ISA_RDPID_FMT1,
	RSC_ISA_RDPID_FMT2,
	RSC_ISA_RDPID_COMM,
	RSC_ISA_UMIP,
	RSC_ISA_UMIP_COMM,
	RSC_ISA_SGX,
	RSC_ISA_SGX_COMM,
	RSC_FEATURES_TITLE,
	RSC_NOT_AVAILABLE,
	RSC_AUTOMATIC,
	RSC_MISSING,
	RSC_PRESENT,
	RSC_VARIANT,
	RSC_INVARIANT,
	RSC_FEATURES_1GB_PAGES,
	RSC_FEATURES_100MHZ,
	RSC_FEATURES_ACPI,
	RSC_FEATURES_APIC,
	RSC_FEATURES_CORE_MP,
	RSC_FEATURES_CNXT_ID,
	RSC_FEATURES_DCA,
	RSC_FEATURES_DE,
	RSC_FEATURES_DS_PEBS,
	RSC_FEATURES_DS_CPL,
	RSC_FEATURES_DTES_64,
	RSC_FEATURES_FAST_STR,
	RSC_FEATURES_FMA,
	RSC_FEATURES_HLE,
	RSC_FEATURES_IBS,
	RSC_FEATURES_LM,
	RSC_FEATURES_LWP,
	RSC_FEATURES_MCA,
	RSC_FEATURES_MPX,
	RSC_FEATURES_MSR,
	RSC_FEATURES_MTRR,
	RSC_FEATURES_NX,
	RSC_FEATURES_OSXSAVE,
	RSC_FEATURES_PAE,
	RSC_FEATURES_PAT,
	RSC_FEATURES_PBE,
	RSC_FEATURES_PCID,
	RSC_FEATURES_PDCM,
	RSC_FEATURES_PGE,
	RSC_FEATURES_PSE,
	RSC_FEATURES_PSE36,
	RSC_FEATURES_PSN,
	RSC_FEATURES_RDT_PQE,
	RSC_FEATURES_RDT_PQM,
	RSC_FEATURES_RTM,
	RSC_FEATURES_SMX,
	RSC_FEATURES_SELF_SNOOP,
	RSC_FEATURES_SMAP,
	RSC_FEATURES_SMEP,
	RSC_FEATURES_TSC,
	RSC_FEATURES_TSC_DEADLN,
	RSC_FEATURES_TSXABORT,
	RSC_FEATURES_TSXLDTRK,
	RSC_FEATURES_UMIP,
	RSC_FEATURES_VME,
	RSC_FEATURES_VMX,
	RSC_FEATURES_X2APIC,
	RSC_FEATURES_XD_BIT,
	RSC_FEATURES_XSAVE,
	RSC_FEATURES_XTPR,
	RSC_FEAT_SECTION_MECH,
	RSC_TECHNOLOGIES_TITLE,
	RSC_TECHNOLOGIES_DCU,
	RSC_TECH_L1_HW_PREFETCH,
	RSC_TECH_L1_HW_IP_PREFETCH,
	RSC_TECH_L2_HW_PREFETCH,
	RSC_TECH_L2_HW_CL_PREFETCH,
	RSC_TECHNOLOGIES_SMM,
	RSC_TECHNOLOGIES_HTT,
	RSC_TECHNOLOGIES_EIST,
	RSC_TECHNOLOGIES_IDA,
	RSC_TECHNOLOGIES_TURBO,
	RSC_TECHNOLOGIES_TBMT3,
	RSC_TECHNOLOGIES_VM,
	RSC_TECHNOLOGIES_IOMMU,
	RSC_TECHNOLOGIES_SMT,
	RSC_TECHNOLOGIES_CNQ,
	RSC_TECHNOLOGIES_CPB,
	RSC_TECHNOLOGIES_R2H,
	RSC_TECHNOLOGIES_HYPERV,
	RSC_PERF_MON_TITLE,
	RSC_VERSION,
	RSC_COUNTERS,
	RSC_GENERAL_CTRS,
	RSC_FIXED_CTRS,
	RSC_PERF_MON_C1E,
	RSC_PERF_MON_C1A,
	RSC_PERF_MON_C3A,
	RSC_PERF_MON_C1U,
	RSC_PERF_MON_C2U,
	RSC_PERF_MON_C3U,
	RSC_PERF_MON_C6D,
	RSC_PERF_MON_MC6,
	RSC_PERF_MON_CC6,
	RSC_PERF_MON_PC6,
	RSC_PERF_MON_FID,
	RSC_PERF_MON_VID,
	RSC_PERF_MON_HWCF,
	RSC_PERF_MON_HWP,
	RSC_PERF_MON_HDC,
	RSC_PERF_MON_PKG_CSTATE,
	RSC_PERF_MON_CORE_CSTATE,
	RSC_PERF_MON_CFG_CTRL,
	RSC_PERF_MON_LOW_CSTATE,
	RSC_PERF_MON_IOMWAIT,
	RSC_PERF_MON_MAX_CSTATE,
	RSC_PERF_MON_CSTATE_BAR,
	RSC_PERF_MON_MONITOR_MWAIT,
	RSC_PERF_MON_MWAIT_IDX_CSTATE,
	RSC_PERF_MON_MWAIT_SUB_CSTATE,
	RSC_PERF_MON_CORE_CYCLE,
	RSC_PERF_MON_INST_RET,
	RSC_PERF_MON_REF_CYCLE,
	RSC_PERF_MON_REF_LLC,
	RSC_PERF_MON_MISS_LLC,
	RSC_PERF_MON_BRANCH_RET,
	RSC_PERF_MON_BRANCH_MIS,
	RSC_PERF_MON_TSC,
	RSC_PERF_MON_NB_DF,
	RSC_PERF_MON_CORE,
	RSC_POWER_THERMAL_TITLE,
	RSC_POWER_THERMAL_ODCM,
	RSC_POWER_THERMAL_DUTY,
	RSC_POWER_THERMAL_MGMT,
	RSC_POWER_THERMAL_BIAS,
	RSC_POWER_THERMAL_TJMAX,
	RSC_POWER_THERMAL_DTS,
	RSC_POWER_THERMAL_PLN,
	RSC_POWER_THERMAL_PTM,
	RSC_POWER_THERMAL_TM1,
	RSC_POWER_THERMAL_TM2,
	RSC_POWER_THERMAL_UNITS,
	RSC_POWER_THERMAL_POWER,
	RSC_POWER_THERMAL_ENERGY,
	RSC_POWER_THERMAL_WINDOW,
	RSC_POWER_THERMAL_WATT,
	RSC_POWER_THERMAL_JOULE,
	RSC_POWER_THERMAL_SECOND,
	RSC_POWER_THERMAL_TDP,
	RSC_POWER_THERMAL_MIN,
	RSC_POWER_THERMAL_MAX,
	RSC_POWER_THERMAL_PPT,
	RSC_POWER_THERMAL_EDC,
	RSC_POWER_THERMAL_TDC,
	RSC_POWER_LABEL_ODCM,
	RSC_POWER_LABEL_PWM,
	RSC_POWER_LABEL_BIAS,
	RSC_POWER_LABEL_EPP,
	RSC_POWER_LABEL_TJ,
	RSC_POWER_LABEL_DTS,
	RSC_POWER_LABEL_PLN,
	RSC_POWER_LABEL_PTM,
	RSC_POWER_LABEL_TM1,
	RSC_POWER_LABEL_TM2,
	RSC_POWER_LABEL_TTP,
	RSC_POWER_LABEL_HTC,
	RSC_POWER_LABEL_TDP,
	RSC_POWER_LABEL_MIN,
	RSC_POWER_LABEL_MAX,
	RSC_POWER_LABEL_PPT,
	RSC_POWER_LABEL_EDC,
	RSC_POWER_LABEL_TDC,
	RSC_KERNEL_TITLE,
	RSC_KERNEL_TOTAL_RAM,
	RSC_KERNEL_SHARED_RAM,
	RSC_KERNEL_FREE_RAM,
	RSC_KERNEL_BUFFER_RAM,
	RSC_KERNEL_TOTAL_HIGH,
	RSC_KERNEL_FREE_HIGH,
	RSC_KERNEL_GOVERNOR,
	RSC_KERNEL_FREQ_DRIVER,
	RSC_KERNEL_IDLE_DRIVER,
	RSC_KERNEL_RELEASE,
	RSC_KERNEL_VERSION,
	RSC_KERNEL_MACHINE,
	RSC_KERNEL_MEMORY,
	RSC_KERNEL_STATE,
	RSC_KERNEL_POWER,
	RSC_KERNEL_LATENCY,
	RSC_KERNEL_RESIDENCY,
	RSC_KERNEL_LIMIT,
	RSC_TOPOLOGY_TITLE,
	RSC_TOPOLOGY_HDR_PKG,
	RSC_TOPOLOGY_HDR_SMT,
	RSC_TOPOLOGY_HDR_CACHE,
	RSC_TOPOLOGY_HDR_WRBAK,
	RSC_TOPOLOGY_HDR_INCL,
	RSC_TOPOLOGY_HDR_EMPTY,
	RSC_TOPOLOGY_SUB_ITEM1,
	RSC_TOPOLOGY_SUB_ITEM3,
	RSC_TOPOLOGY_SUB_ITEM4,
	RSC_TOPOLOGY_SUB_ITEM5,
	RSC_TOPOLOGY_SUB_ITEM6,
	RSC_TOPOLOGY_ALT_ITEM1,
	RSC_TOPOLOGY_ALT_ITEM2,
	RSC_TOPOLOGY_ALT_ITEM3,
	RSC_MEM_CTRL_TITLE,
	RSC_MEM_CTRL_UNIT_MHZ,
	RSC_MEM_CTRL_UNIT_MTS,
	RSC_MEM_CTRL_UNIT_MBS,
	RSC_MEM_CTRL_MTY_CELL,
	RSC_MEM_CTRL_CHANNEL,
	RSC_MEM_CTRL_SUBSECT1_0,
	RSC_MEM_CTRL_SUBSECT1_1,
	RSC_MEM_CTRL_SUBSECT1_2,
	RSC_MEM_CTRL_SINGLE_CHA_0,
	RSC_MEM_CTRL_SINGLE_CHA_1,
	RSC_MEM_CTRL_SINGLE_CHA_2,
	RSC_MEM_CTRL_DUAL_CHA_0,
	RSC_MEM_CTRL_DUAL_CHA_1,
	RSC_MEM_CTRL_DUAL_CHA_2,
	RSC_MEM_CTRL_TRIPLE_CHA_0,
	RSC_MEM_CTRL_TRIPLE_CHA_1,
	RSC_MEM_CTRL_TRIPLE_CHA_2,
	RSC_MEM_CTRL_QUAD_CHA_0,
	RSC_MEM_CTRL_QUAD_CHA_1,
	RSC_MEM_CTRL_QUAD_CHA_2,
	RSC_MEM_CTRL_SIX_CHA_0,
	RSC_MEM_CTRL_SIX_CHA_1,
	RSC_MEM_CTRL_SIX_CHA_2,
	RSC_MEM_CTRL_EIGHT_CHA_0,
	RSC_MEM_CTRL_EIGHT_CHA_1,
	RSC_MEM_CTRL_EIGHT_CHA_2,
	RSC_MEM_CTRL_BUS_RATE_0,
	RSC_MEM_CTRL_BUS_RATE_1,
	RSC_MEM_CTRL_BUS_SPEED_0,
	RSC_MEM_CTRL_BUS_SPEED_1,
	RSC_MEM_CTRL_DRAM_SPEED_0,
	RSC_MEM_CTRL_DRAM_SPEED_1,
	RSC_MEM_CTRL_SUBSECT2_0,
	RSC_MEM_CTRL_SUBSECT2_1,
	RSC_MEM_CTRL_SUBSECT2_2,
	RSC_MEM_CTRL_SUBSECT2_3,
	RSC_MEM_CTRL_SUBSECT2_4,
	RSC_MEM_CTRL_SUBSECT2_5,
	RSC_MEM_CTRL_DIMM_SLOT,
	RSC_MEM_CTRL_DIMM_BANK,
	RSC_MEM_CTRL_DIMM_RANK,
	RSC_MEM_CTRL_DIMM_ROW,
	RSC_MEM_CTRL_DIMM_COLUMN0,
	RSC_MEM_CTRL_DIMM_COLUMN1,
	RSC_MEM_CTRL_DIMM_SIZE_0,
	RSC_MEM_CTRL_DIMM_SIZE_1,
	RSC_MEM_CTRL_DIMM_SIZE_2,
	RSC_MEM_CTRL_DIMM_SIZE_3,
	RSC_DDR3_CL,
	RSC_DDR3_RCD,
	RSC_DDR3_RP,
	RSC_DDR3_RAS,
	RSC_DDR3_RRD,
	RSC_DDR3_RFC,
	RSC_DDR3_WR,
	RSC_DDR3_RTP,
	RSC_DDR3_WTP,
	RSC_DDR3_FAW,
	RSC_DDR3_B2B,
	RSC_DDR3_CWL,
	RSC_DDR3_CMD,
	RSC_DDR3_REFI,
	RSC_DDR3_DDWRTRD,
	RSC_DDR3_DRWRTRD,
	RSC_DDR3_SRWRTRD,
	RSC_DDR3_DDRDTWR,
	RSC_DDR3_DRRDTWR,
	RSC_DDR3_SRRDTWR,
	RSC_DDR3_DDRDTRD,
	RSC_DDR3_DRRDTRD,
	RSC_DDR3_SRRDTRD,
	RSC_DDR3_DDWRTWR,
	RSC_DDR3_DRWRTWR,
	RSC_DDR3_SRWRTWR,
	RSC_DDR3_CKE,
	RSC_DDR3_ECC,
	RSC_DDR4_CL,
	RSC_DDR4_RCD,
	RSC_DDR4_RP,
	RSC_DDR4_RAS,
	RSC_DDR4_RRD,
	RSC_DDR4_RFC,
	RSC_DDR4_WR,
	RSC_DDR4_RTP,
	RSC_DDR4_WTP,
	RSC_DDR4_FAW,
	RSC_DDR4_B2B,
	RSC_DDR4_CWL,
	RSC_DDR4_CMD,
	RSC_DDR4_REFI,
	RSC_DDR4_RDRD_SCL,
	RSC_DDR4_RDRD_SC,
	RSC_DDR4_RDRD_SD,
	RSC_DDR4_RDRD_DD,
	RSC_DDR4_RDWR_SCL,
	RSC_DDR4_RDWR_SC,
	RSC_DDR4_RDWR_SD,
	RSC_DDR4_RDWR_DD,
	RSC_DDR4_WRRD_SCL,
	RSC_DDR4_WRRD_SC,
	RSC_DDR4_WRRD_SD,
	RSC_DDR4_WRRD_DD,
	RSC_DDR4_WRWR_SCL,
	RSC_DDR4_WRWR_SC,
	RSC_DDR4_WRWR_SD,
	RSC_DDR4_WRWR_DD,
	RSC_DDR4_CKE,
	RSC_DDR4_ECC,
	RSC_DDR4_ZEN_CL,
	RSC_DDR4_ZEN_RCD_R,
	RSC_DDR4_ZEN_RCD_W,
	RSC_DDR4_ZEN_RP,
	RSC_DDR4_ZEN_RAS,
	RSC_DDR4_ZEN_RC,
	RSC_DDR4_ZEN_RRD_S,
	RSC_DDR4_ZEN_RRD_L,
	RSC_DDR4_ZEN_FAW,
	RSC_DDR4_ZEN_WTR_S,
	RSC_DDR4_ZEN_WTR_L,
	RSC_DDR4_ZEN_WR,
	RSC_DDR4_ZEN_RDRD_SCL,
	RSC_DDR4_ZEN_WRWR_SCL,
	RSC_DDR4_ZEN_CWL,
	RSC_DDR4_ZEN_RTP,
	RSC_DDR4_ZEN_RDWR,
	RSC_DDR4_ZEN_WRRD,
	RSC_DDR4_ZEN_WRWR_SC,
	RSC_DDR4_ZEN_WRWR_SD,
	RSC_DDR4_ZEN_WRWR_DD,
	RSC_DDR4_ZEN_RDRD_SC,
	RSC_DDR4_ZEN_RDRD_SD,
	RSC_DDR4_ZEN_RDRD_DD,
	RSC_DDR4_ZEN_RTR_DLR,
	RSC_DDR4_ZEN_WTW_DLR,
	RSC_DDR4_ZEN_WTR_DLR,
	RSC_DDR4_ZEN_RRD_DLR,
	RSC_DDR4_ZEN_REFI,
	RSC_DDR4_ZEN_RFC1,
	RSC_DDR4_ZEN_RFC2,
	RSC_DDR4_ZEN_RFC4,
	RSC_DDR4_ZEN_RCPB,
	RSC_DDR4_ZEN_RPPB,
	RSC_DDR4_ZEN_BGS,
	RSC_DDR4_ZEN_BGS_ALT,
	RSC_DDR4_ZEN_BAN,
	RSC_DDR4_ZEN_RCPAGE,
	RSC_DDR4_ZEN_CKE,
	RSC_DDR4_ZEN_CMD,
	RSC_DDR4_ZEN_GDM,
	RSC_DDR4_ZEN_ECC,
	RSC_DDR3_CL_COMM,
	RSC_DDR3_RCD_COMM,
	RSC_DDR3_RP_COMM,
	RSC_DDR3_RAS_COMM,
	RSC_DDR3_RRD_COMM,
	RSC_DDR3_RFC_COMM,
	RSC_DDR3_WR_COMM,
	RSC_DDR3_RTP_COMM,
	RSC_DDR3_WTP_COMM,
	RSC_DDR3_FAW_COMM,
	RSC_DDR3_B2B_COMM,
	RSC_DDR3_CWL_COMM,
	RSC_DDR3_CMD_COMM,
	RSC_DDR3_REFI_COMM,
	RSC_DDR3_DDWRTRD_COMM,
	RSC_DDR3_DRWRTRD_COMM,
	RSC_DDR3_SRWRTRD_COMM,
	RSC_DDR3_DDRDTWR_COMM,
	RSC_DDR3_DRRDTWR_COMM,
	RSC_DDR3_SRRDTWR_COMM,
	RSC_DDR3_DDRDTRD_COMM,
	RSC_DDR3_DRRDTRD_COMM,
	RSC_DDR3_SRRDTRD_COMM,
	RSC_DDR3_DDWRTWR_COMM,
	RSC_DDR3_DRWRTWR_COMM,
	RSC_DDR3_SRWRTWR_COMM,
	RSC_DDR3_CKE_COMM,
	RSC_DDR3_ECC_COMM,
	RSC_DDR4_RDRD_SCL_COMM,
	RSC_DDR4_RDRD_SC_COMM,
	RSC_DDR4_RDRD_SD_COMM,
	RSC_DDR4_RDRD_DD_COMM,
	RSC_DDR4_RDWR_SCL_COMM,
	RSC_DDR4_RDWR_SC_COMM,
	RSC_DDR4_RDWR_SD_COMM,
	RSC_DDR4_RDWR_DD_COMM,
	RSC_DDR4_WRRD_SCL_COMM,
	RSC_DDR4_WRRD_SC_COMM,
	RSC_DDR4_WRRD_SD_COMM,
	RSC_DDR4_WRRD_DD_COMM,
	RSC_DDR4_WRWR_SCL_COMM,
	RSC_DDR4_WRWR_SC_COMM,
	RSC_DDR4_WRWR_SD_COMM,
	RSC_DDR4_WRWR_DD_COMM,
	RSC_DDR4_ZEN_RCD_R_COMM,
	RSC_DDR4_ZEN_RCD_W_COMM,
	RSC_DDR4_ZEN_RC_COMM,
	RSC_DDR4_ZEN_RRD_S_COMM,
	RSC_DDR4_ZEN_RRD_L_COMM,
	RSC_DDR4_ZEN_WTR_S_COMM,
	RSC_DDR4_ZEN_WTR_L_COMM,
	RSC_DDR4_ZEN_RDRD_SCL_COMM,
	RSC_DDR4_ZEN_WRWR_SCL_COMM,
	RSC_DDR4_ZEN_RTP_COMM,
	RSC_DDR4_ZEN_RDWR_COMM,
	RSC_DDR4_ZEN_WRRD_COMM,
	RSC_DDR4_ZEN_WRWR_SC_COMM,
	RSC_DDR4_ZEN_WRWR_SD_COMM,
	RSC_DDR4_ZEN_WRWR_DD_COMM,
	RSC_DDR4_ZEN_RDRD_SC_COMM,
	RSC_DDR4_ZEN_RDRD_SD_COMM,
	RSC_DDR4_ZEN_RDRD_DD_COMM,
	RSC_DDR4_ZEN_RTR_DLR_COMM,
	RSC_DDR4_ZEN_WTW_DLR_COMM,
	RSC_DDR4_ZEN_WTR_DLR_COMM,
	RSC_DDR4_ZEN_RRD_DLR_COMM,
	RSC_DDR4_ZEN_RFC1_COMM,
	RSC_DDR4_ZEN_RFC2_COMM,
	RSC_DDR4_ZEN_RFC4_COMM,
	RSC_DDR4_ZEN_RCPB_COMM,
	RSC_DDR4_ZEN_RPPB_COMM,
	RSC_DDR4_ZEN_BGS_COMM,
	RSC_DDR4_ZEN_BGS_ALT_COMM,
	RSC_DDR4_ZEN_BAN_COMM,
	RSC_DDR4_ZEN_RCPAGE_COMM,
	RSC_DDR4_ZEN_GDM_COMM,
	RSC_TASKS_SORTBY_STATE,
	RSC_TASKS_SORTBY_RTIME,
	RSC_TASKS_SORTBY_UTIME,
	RSC_TASKS_SORTBY_STIME,
	RSC_TASKS_SORTBY_PID,
	RSC_TASKS_SORTBY_COMM,
	RSC_MENU_ITEM_MENU,
	RSC_MENU_ITEM_VIEW,
	RSC_MENU_ITEM_WINDOW,
	RSC_MENU_ITEM_SETTINGS,
	RSC_MENU_ITEM_SMBIOS,
	RSC_MENU_ITEM_KERNEL,
	RSC_MENU_ITEM_HOTPLUG,
	RSC_MENU_ITEM_TOOLS,
	RSC_MENU_ITEM_ABOUT,
	RSC_MENU_ITEM_HELP,
	RSC_MENU_ITEM_KEYS,
	RSC_MENU_ITEM_LANG,
	RSC_MENU_ITEM_QUIT,
	RSC_MENU_ITEM_DASHBOARD,
	RSC_MENU_ITEM_FREQUENCY,
	RSC_MENU_ITEM_INST_CYCLES,
	RSC_MENU_ITEM_CORE_CYCLES,
	RSC_MENU_ITEM_IDLE_STATES,
	RSC_MENU_ITEM_PKG_CYCLES,
	RSC_MENU_ITEM_TASKS_MON,
	RSC_MENU_ITEM_SYS_INTER,
	RSC_MENU_ITEM_SENSORS,
	RSC_MENU_ITEM_VOLTAGE,
	RSC_MENU_ITEM_POWER,
	RSC_MENU_ITEM_SLICE_CTRS,
	RSC_MENU_ITEM_PROCESSOR,
	RSC_MENU_ITEM_TOPOLOGY,
	RSC_MENU_ITEM_FEATURES,
	RSC_MENU_ITEM_ISA_EXT,
	RSC_MENU_ITEM_TECH,
	RSC_MENU_ITEM_PERF_MON,
	RSC_MENU_ITEM_POW_THERM,
	RSC_MENU_ITEM_CPUID,
	RSC_MENU_ITEM_SYS_REGS,
	RSC_MENU_ITEM_MEM_CTRL,
	RSC_SETTINGS_TITLE,
	RSC_SETTINGS_DAEMON,
	RSC_SETTINGS_INTERVAL,
	RSC_SETTINGS_SYS_TICK,
	RSC_SETTINGS_POLL_WAIT,
	RSC_SETTINGS_RING_WAIT,
	RSC_SETTINGS_CHILD_WAIT,
	RSC_SETTINGS_SLICE_WAIT,
	RSC_SETTINGS_RECORDER,
	RSC_SETTINGS_AUTO_CLOCK,
	RSC_SETTINGS_EXPERIMENTAL,
	RSC_SETTINGS_CPU_HOTPLUG,
	RSC_SETTINGS_PCI_ENABLED,
	RSC_SETTINGS_NMI_REGISTERED,
	RSC_SETTINGS_CPUIDLE_REGISTERED,
	RSC_SETTINGS_CPUFREQ_REGISTERED,
	RSC_SETTINGS_GOVERNOR_REGISTERED,
	RSC_SETTINGS_CS_REGISTERED,
	RSC_SETTINGS_THERMAL_SCOPE,
	RSC_SETTINGS_VOLTAGE_SCOPE,
	RSC_SETTINGS_POWER_SCOPE,
	RSC_HELP_TITLE,
	RSC_HELP_KEY_ESCAPE,
	RSC_HELP_KEY_SHIFT_TAB,
	RSC_HELP_KEY_TAB,
	RSC_HELP_KEY_UP,
	RSC_HELP_KEY_LEFT_RIGHT,
	RSC_HELP_KEY_DOWN,
	RSC_HELP_KEY_END,
	RSC_HELP_KEY_HOME,
	RSC_HELP_KEY_ENTER,
	RSC_HELP_KEY_PAGE_UP,
	RSC_HELP_KEY_PAGE_DOWN,
	RSC_HELP_KEY_MINUS,
	RSC_HELP_KEY_PLUS,
	RSC_HELP_BLANK,
	RSC_HELP_KEY_MENU,
	RSC_HELP_MENU,
	RSC_HELP_CLOSE_WINDOW,
	RSC_HELP_PREV_WINDOW,
	RSC_HELP_NEXT_WINDOW,
	RSC_HELP_KEY_SHIFT_GR1,
	RSC_HELP_KEY_SHIFT_GR2,
	RSC_HELP_MOVE_WINDOW,
	RSC_HELP_KEY_ALT_GR3,
	RSC_HELP_SIZE_WINDOW,
	RSC_HELP_MOVE_SELECT,
	RSC_HELP_LAST_CELL,
	RSC_HELP_FIRST_CELL,
	RSC_HELP_TRIGGER_SELECT,
	RSC_HELP_PREV_PAGE,
	RSC_HELP_NEXT_PAGE,
	RSC_HELP_SCROLL_DOWN,
	RSC_HELP_SCROLL_UP,
	RSC_ADV_HELP_TITLE,
	RSC_ADV_HELP_SECT_FREQ,
	RSC_ADV_HELP_ITEM_AVG,
	RSC_ADV_HELP_SECT_TASK,
	RSC_ADV_HELP_ITEM_ORDER,
	RSC_ADV_HELP_ITEM_SEL,
	RSC_ADV_HELP_ITEM_REV,
	RSC_ADV_HELP_ITEM_HIDE,
	RSC_ADV_HELP_SECT_ANY,
	RSC_ADV_HELP_ITEM_POWER,
	RSC_ADV_HELP_ITEM_TOP,
	RSC_ADV_HELP_ITEM_UPD,
	RSC_ADV_HELP_ITEM_START,
	RSC_ADV_HELP_ITEM_STOP,
	RSC_ADV_HELP_ITEM_TOOLS,
	RSC_ADV_HELP_ITEM_GO_UP,
	RSC_ADV_HELP_ITEM_GO_DW,
	RSC_ADV_HELP_ITEM_TERMINAL,
	RSC_ADV_HELP_ITEM_PRT_SCR,
	RSC_ADV_HELP_ITEM_REC_SCR,
	RSC_ADV_HELP_ITEM_FAHR_CELS,
	RSC_ADV_HELP_ITEM_PROC_EVENT,
	RSC_ADV_HELP_ITEM_SECRET,
	RSC_TURBO_CLOCK_TITLE,
	RSC_RATIO_CLOCK_TITLE,
	RSC_UNCORE_CLOCK_TITLE,
	RSC_SELECT_CPU_TITLE,
	RSC_SELECT_FREQ_TITLE,
	RSC_BOX_DISABLE_COND0,
	RSC_BOX_DISABLE_COND1,
	RSC_BOX_ENABLE_COND0,
	RSC_BOX_ENABLE_COND1,
	RSC_BOX_INTERVAL_TITLE,
	RSC_BOX_INTERVAL_STEP1,
	RSC_BOX_INTERVAL_STEP2,
	RSC_BOX_INTERVAL_STEP3,
	RSC_BOX_INTERVAL_STEP4,
	RSC_BOX_INTERVAL_STEP5,
	RSC_BOX_INTERVAL_STEP6,
	RSC_BOX_INTERVAL_STEP7,
	RSC_BOX_INTERVAL_STEP8,
	RSC_BOX_INTERVAL_STEP9,
	RSC_BOX_INTERVAL_STEP10,
	RSC_BOX_AUTO_CLOCK_TITLE,
	RSC_BOX_MODE_TITLE,
	RSC_BOX_MODE_DESC,
	RSC_BOX_DCU_L1_TITLE,
	RSC_BOX_DCU_L1_IP_TITLE,
	RSC_BOX_DCU_L2_TITLE,
	RSC_BOX_DCU_L2_CL_TITLE,
	RSC_BOX_EIST_TITLE,
	RSC_BOX_EIST_DESC,
	RSC_BOX_C1E_TITLE,
	RSC_BOX_C1E_DESC,
	RSC_BOX_TURBO_TITLE,
	RSC_BOX_TURBO_DESC,
	RSC_BOX_C1A_TITLE,
	RSC_BOX_C1A_DESC,
	RSC_BOX_C3A_TITLE,
	RSC_BOX_C3A_DESC,
	RSC_BOX_C1U_TITLE,
	RSC_BOX_C1U_DESC,
	RSC_BOX_C2U_TITLE,
	RSC_BOX_C2U_DESC,
	RSC_BOX_C3U_TITLE,
	RSC_BOX_C3U_DESC,
	RSC_BOX_C6D_DESC,
	RSC_BOX_MC6_TITLE,
	RSC_BOX_MC6_DESC,
	RSC_BOX_CC6_TITLE,
	RSC_BOX_C6D_TITLE,
	RSC_BOX_CC6_DESC,
	RSC_BOX_PC6_TITLE,
	RSC_BOX_PC6_DESC,
	RSC_BOX_HWP_TITLE,
	RSC_BOX_HWP_DESC,
	RSC_BOX_HDC_TITLE,
	RSC_BOX_HDC_DESC,
	RSC_BOX_R2H_TITLE,
	RSC_BOX_R2H_DESC,
	RSC_BOX_BLANK_DESC,
	RSC_BOX_NOMINAL_MODE_COND0,
	RSC_BOX_NOMINAL_MODE_COND1,
	RSC_BOX_EXPERIMENT_MODE_COND0,
	RSC_BOX_EXPERIMENT_MODE_COND1,
	RSC_BOX_INTERRUPT_TITLE,
	RSC_BOX_CPU_IDLE_TITLE,
	RSC_BOX_CPU_FREQ_TITLE,
	RSC_BOX_GOVERNOR_TITLE,
	RSC_BOX_CLOCK_SOURCE_TITLE,
	RSC_BOX_OPS_REGISTER_COND0,
	RSC_BOX_OPS_REGISTER_COND1,
	RSC_BOX_OPS_UNREGISTER_COND0,
	RSC_BOX_OPS_UNREGISTER_COND1,
	RSC_BOX_EVENT_TITLE,
	RSC_BOX_EVENT_THERMAL_SENSOR,
	RSC_BOX_EVENT_PROCHOT_AGENT,
	RSC_BOX_EVENT_CRITICAL_TEMP,
	RSC_BOX_EVENT_THERM_THRESHOLD,
	RSC_BOX_EVENT_POWER_LIMIT,
	RSC_BOX_EVENT_CURRENT_LIMIT,
	RSC_BOX_EVENT_CROSS_DOM_LIMIT,
	RSC_BOX_STATE_UNSPECIFIED,
	RSC_BOX_STATE_C8,
	RSC_BOX_STATE_C7,
	RSC_BOX_STATE_C6,
	RSC_BOX_STATE_C4,
	RSC_BOX_STATE_C3,
	RSC_BOX_PKG_STATE_LIMIT_TITLE,
	RSC_BOX_PKG_STATE_LIMIT_C10,
	RSC_BOX_PKG_STATE_LIMIT_C9,
	RSC_BOX_PKG_STATE_LIMIT_C8,
	RSC_BOX_PKG_STATE_LIMIT_C7S,
	RSC_BOX_PKG_STATE_LIMIT_C7,
	RSC_BOX_PKG_STATE_LIMIT_C6R,
	RSC_BOX_PKG_STATE_LIMIT_C6,
	RSC_BOX_PKG_STATE_LIMIT_C4,
	RSC_BOX_PKG_STATE_LIMIT_C3,
	RSC_BOX_PKG_STATE_LIMIT_C2,
	RSC_BOX_PKG_STATE_LIMIT_C1,
	RSC_BOX_PKG_STATE_LIMIT_C0,
	RSC_BOX_IO_MWAIT_TITLE,
	RSC_BOX_IO_MWAIT_DESC,
	RSC_BOX_MWAIT_MAX_STATE_TITLE,
	RSC_BOX_ODCM_TITLE,
	RSC_BOX_ODCM_DESC,
	RSC_BOX_EXT_DUTY_CYCLE_TITLE,
	RSC_BOX_DUTY_CYCLE_TITLE,
	RSC_BOX_DUTY_CYCLE_RESERVED,
	RSC_BOX_DUTY_CYCLE_PCT1,
	RSC_BOX_DUTY_CYCLE_PCT2,
	RSC_BOX_DUTY_CYCLE_PCT3,
	RSC_BOX_DUTY_CYCLE_PCT4,
	RSC_BOX_DUTY_CYCLE_PCT5,
	RSC_BOX_DUTY_CYCLE_PCT6,
	RSC_BOX_DUTY_CYCLE_PCT7,
	RSC_BOX_EXT_DUTY_CYCLE_PCT1,
	RSC_BOX_EXT_DUTY_CYCLE_PCT2,
	RSC_BOX_EXT_DUTY_CYCLE_PCT3,
	RSC_BOX_EXT_DUTY_CYCLE_PCT4,
	RSC_BOX_EXT_DUTY_CYCLE_PCT5,
	RSC_BOX_EXT_DUTY_CYCLE_PCT6,
	RSC_BOX_EXT_DUTY_CYCLE_PCT7,
	RSC_BOX_EXT_DUTY_CYCLE_PCT8,
	RSC_BOX_EXT_DUTY_CYCLE_PCT9,
	RSC_BOX_EXT_DUTY_CYCLE_PCT10,
	RSC_BOX_EXT_DUTY_CYCLE_PCT11,
	RSC_BOX_EXT_DUTY_CYCLE_PCT12,
	RSC_BOX_EXT_DUTY_CYCLE_PCT13,
	RSC_BOX_EXT_DUTY_CYCLE_PCT14,
	RSC_BOX_POWER_POLICY_TITLE,
	RSC_BOX_POWER_POLICY_LOW,
	RSC_BOX_POWER_POLICY_1,
	RSC_BOX_POWER_POLICY_2,
	RSC_BOX_POWER_POLICY_3,
	RSC_BOX_POWER_POLICY_4,
	RSC_BOX_POWER_POLICY_5,
	RSC_BOX_POWER_POLICY_6,
	RSC_BOX_POWER_POLICY_7,
	RSC_BOX_POWER_POLICY_8,
	RSC_BOX_POWER_POLICY_9,
	RSC_BOX_POWER_POLICY_10,
	RSC_BOX_POWER_POLICY_11,
	RSC_BOX_POWER_POLICY_12,
	RSC_BOX_POWER_POLICY_13,
	RSC_BOX_POWER_POLICY_14,
	RSC_BOX_POWER_POLICY_HIGH,
	RSC_BOX_HWP_POLICY_MIN,
	RSC_BOX_HWP_POLICY_020,
	RSC_BOX_HWP_POLICY_040,
	RSC_BOX_HWP_POLICY_060,
	RSC_BOX_HWP_POLICY_MED,
	RSC_BOX_HWP_POLICY_0A0,
	RSC_BOX_HWP_POLICY_PWR,
	RSC_BOX_HWP_POLICY_0E0,
	RSC_BOX_HWP_POLICY_MAX,
	RSC_BOX_TDP_TITLE,
	RSC_BOX_TDP_BLANK,
	RSC_BOX_TDP_LVL0,
	RSC_BOX_TDP_LVL1,
	RSC_BOX_TDP_LVL2,
	RSC_BOX_TOOLS_TITLE,
	RSC_BOX_TOOLS_STOP_BURN,
	RSC_BOX_TOOLS_ATOMIC_BURN,
	RSC_BOX_TOOLS_CRC32_BURN,
	RSC_BOX_TOOLS_CONIC_BURN,
	RSC_BOX_TOOLS_RANDOM_CPU,
	RSC_BOX_TOOLS_ROUND_ROBIN_CPU,
	RSC_BOX_TOOLS_USER_CPU,
	RSC_BOX_CONIC_TITLE,
	RSC_BOX_CONIC_ITEM_1,
	RSC_BOX_CONIC_ITEM_2,
	RSC_BOX_CONIC_ITEM_3,
	RSC_BOX_CONIC_ITEM_4,
	RSC_BOX_CONIC_ITEM_5,
	RSC_BOX_CONIC_ITEM_6,
	RSC_BOX_LANG_TITLE,
	RSC_BOX_LANG_ENGLISH,
	RSC_BOX_LANG_FRENCH,
	RSC_BOX_SCOPE_THERMAL_TITLE,
	RSC_BOX_SCOPE_VOLTAGE_TITLE,
	RSC_BOX_SCOPE_POWER_TITLE,
	RSC_BOX_SCOPE_NONE,
	RSC_BOX_SCOPE_THREAD,
	RSC_BOX_SCOPE_CORE,
	RSC_BOX_SCOPE_PACKAGE,
	RSC_ERROR_CMD_SYNTAX,
	RSC_ERROR_SHARED_MEM,
	RSC_ERROR_SYS_CALL,
	RSC_ERROR_UNIMPLEMENTED,
	RSC_ERROR_EXPERIMENTAL,
	RSC_ERROR_TURBO_PREREQ,
	RSC_ERROR_UNCORE_PREREQ,
	RSC_ERROR_PSTATE_NOT_FOUND,
	RSC_BOX_IDLE_LIMIT_TITLE,
	RSC_BOX_IDLE_LIMIT_RESET,
	RSC_BOX_RECORDER_TITLE,
	RSC_SMBIOS_TITLE,
	RSC_MECH_IBRS,
	RSC_MECH_IBPB,
	RSC_MECH_STIBP,
	RSC_MECH_SSBD,
	RSC_MECH_L1D_FLUSH,
	RSC_MECH_MD_CLEAR,
	RSC_MECH_RDCL_NO,
	RSC_MECH_IBRS_ALL,
	RSC_MECH_RSBA,
	RSC_MECH_L1DFL_VMENTRY_NO,
	RSC_MECH_SSB_NO,
	RSC_MECH_MDS_NO,
	RSC_MECH_PSCHANGE_MC_NO,
	RSC_MECH_TAA_NO,
	RSC_MECH_SPLA,
	RSC_LOGO_ROW_0,
	RSC_LOGO_ROW_1,
	RSC_LOGO_ROW_2,
	RSC_LOGO_ROW_3,
	RSC_LOGO_ROW_4,
	RSC_LOGO_ROW_5,
	RSC_COPY_ROW_0,
	RSC_COPY_ROW_1,
	RSC_COPY_ROW_2,
	RSC_CREATE_SELECT_AUTO_TURBO,
	RSC_CREATE_SELECT_FREQ_TURBO,
	RSC_CREATE_SELECT_FREQ_TGT,
	RSC_CREATE_SELECT_FREQ_HWP_TGT,
	RSC_CREATE_SELECT_FREQ_HWP_MAX,
	RSC_CREATE_SELECT_FREQ_HWP_MIN,
	RSC_CREATE_SELECT_FREQ_MAX,
	RSC_CREATE_SELECT_FREQ_MIN,
	RSC_CREATE_SELECT_FREQ_OFFLINE,
	RSC_POPUP_DRIVER_TITLE,
	RSC_EXIT_TITLE,
	RSC_EXIT_HEADER,
	RSC_EXIT_CONFIRM,
	RSC_EXIT_FOOTER
};

typedef struct {
	ATTRIBUTE	*Attr;
	ASCII		*Code[LOC_CNT];
	const int	Size[LOC_CNT];
} RESOURCE_ST;

extern RESOURCE_ST Resource[];

#define ATTR() Attr

#define CODE() Code[GET_LOCALE()]

#define RSC(_ID) (Resource[RSC_##_ID])

#define RSZ(_ID) (RSC(_ID).Size[GET_LOCALE()])

#define RSC_RUN_STATE_COLOR_ATTR		\
{						\
	HRK,HRK,HRK,HRK,HRK,HRK,HRK,HRK,	\
	HRK,HRK,HRK,HRK,HRK,HRK,HRK,HRK,	\
	HRK,HRK,HRK,HRK,HRK,HRK,HRK,HRK,	\
	HRK,HRK,HRK,HRK,HRK,HRK,HRK,HRK,	\
	HRK,HRK,HRK,HRK,HRK,HRK,HRK,HRK 	\
}

#define RSC_UNINT_STATE_COLOR_ATTR		\
{						\
	HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,	\
	HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,	\
	HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,	\
	HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,	\
	HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK 	\
}

#define RSC_ZOMBIE_STATE_COLOR_ATTR		\
{						\
	LRW,LRW,LRW,LRW,LRW,LRW,LRW,LRW,	\
	LRW,LRW,LRW,LRW,LRW,LRW,LRW,LRW,	\
	LRW,LRW,LRW,LRW,LRW,LRW,LRW,LRW,	\
	LRW,LRW,LRW,LRW,LRW,LRW,LRW,LRW,	\
	LRW,LRW,LRW,LRW,LRW,LRW,LRW,LRW 	\
}

#define RSC_SLEEP_STATE_COLOR_ATTR		\
{						\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,	\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,	\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,	\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,	\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK 	\
}

#define RSC_WAIT_STATE_COLOR_ATTR		\
{						\
	HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,	\
	HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,	\
	HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,	\
	HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,	\
	HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK 	\
}

#define RSC_OTHER_STATE_COLOR_ATTR		\
{						\
	LGK,LGK,LGK,LGK,LGK,LGK,LGK,LGK,	\
	LGK,LGK,LGK,LGK,LGK,LGK,LGK,LGK,	\
	LGK,LGK,LGK,LGK,LGK,LGK,LGK,LGK,	\
	LGK,LGK,LGK,LGK,LGK,LGK,LGK,LGK,	\
	LGK,LGK,LGK,LGK,LGK,LGK,LGK,LGK 	\
}

#define RSC_TRACKER_STATE_COLOR_ATTR		\
{						\
	LKC,LKC,LKC,LKC,LKC,LKC,LKC,LKC,	\
	LKC,LKC,LKC,LKC,LKC,LKC,LKC,LKC,	\
	LKC,LKC,LKC,LKC,LKC,LKC,LKC,LKC,	\
	LKC,LKC,LKC,LKC,LKC,LKC,LKC,LKC,	\
	LKC,LKC,LKC,LKC,LKC,LKC,LKC,LKC 	\
}

#define RSC_LAYOUT_HEADER_PROC_ATTR					\
{									\
	HRK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK 		\
}

#define RSC_LAYOUT_HEADER_CPU_ATTR					\
{									\
	HDK,HWK,HWK,HWK,HWK,HDK,HWK,HWK,HWK,HWK,LWK,LWK,LWK		\
}

#define RSC_LAYOUT_HEADER_CPU_CODE					\
{									\
	']',' ',' ',' ',' ','/',' ',' ',' ',' ','C','P','U'		\
}

#define RSC_LAYOUT_HEADER_ARCH_ATTR					\
{									\
	HCK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK	\
}

#define RSC_LAYOUT_HEADER_ARCH_CODE					\
{									\
	' ','A','r','c','h','i','t','e','c','t','u','r','e',' ','['	\
}

#define RSC_LAYOUT_HEADER_CACHE_L1_ATTR 				\
{									\
	HDK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,				\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,HWK,HWK,HWK,			\
	LWK,LWK,LWK,LWK,HDK,HWK,HWK,HWK,LWK,LWK 			\
}

#define RSC_LAYOUT_HEADER_CACHE_L1_CODE 				\
{									\
	']',' ','C','a','c','h','e','s',' ',				\
	'L','1',' ','I','n','s','t','=',' ',' ',' ',			\
	'D','a','t','a','=',' ',' ',' ','K','B' 			\
}

#define RSC_LAYOUT_HEADER_BCLK_ATTR					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,		\
	HYK,HYK,HYK,HYK,HYK,HDK,HYK,HYK,HYK,HDK,HYK,HYK,HYK,LWK,LWK,LWK \
}

#define RSC_LAYOUT_HEADER_CACHES_ATTR					\
{									\
	LWK,LWK,HDK,HWK,HWK,HWK,HWK,HWK,LWK,LWK,			\
	LWK,LWK,HDK,HWK,HWK,HWK,HWK,HWK,HWK,LWK,LWK			\
}

#define RSC_LAYOUT_HEADER_CACHES_CODE					\
{									\
	'L','2','=',' ',' ',' ',' ',' ',' ',' ',			\
	'L','3','=',' ',' ',' ',' ',' ',' ','K','B'			\
}

#define RSC_LAYOUT_RULER_LOAD_ATTR					\
{									\
	LWK,LWK,LWK,LWK,_HCK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK \
}

#define RSC_LAYOUT_RULER_VAR_LOAD_ATTR					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK 							\
}

#define RSC_LAYOUT_RULER_LOAD_CODE					\
{									\
	'-','-','-',' ', '!',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-' \
}

#define RSC_LAYOUT_MONITOR_FREQUENCY_ATTR				\
{									\
	HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HDK,HDK,HWK,HWK,HWK,HWK,HWK,HDK,\
	HDK,HWK,HWK,HWK,HWK,HWK,HWK,HDK,HDK,HWK,HWK,HWK,HWK,HWK,HWK,HDK,\
	HDK,HWK,HWK,HWK,HWK,HWK,HWK,HDK,HDK,HWK,HWK,HWK,HWK,HWK,HWK,HDK,\
	HDK,HWK,HWK,HWK,HWK,HWK,HWK,HDK,HDK,HWK,HWK,HWK,HWK,HWK,HWK,HDK,\
	HDK,HDK,HBK,HBK,HBK,HDK,LWK,LWK,LWK,HDK,LYK,LYK,LYK		\
}

#define RSC_LAYOUT_MONITOR_FREQUENCY_CODE				\
{									\
	' ',' ',' ',' ',' ',0x0,' ',' ',' ',0x0,' ',' ',0x0,' ',' ',0x0,\
	' ',' ',' ',' ',0x0,' ',' ',0x0,' ',' ',' ',' ',0x0,' ',' ',0x0,\
	' ',' ',' ',' ',0x0,' ',' ',0x0,' ',' ',' ',' ',0x0,' ',' ',0x0,\
	' ',' ',' ',' ',0x0,' ',' ',0x0,' ',' ',' ',' ',0x0,' ',' ',0x0,\
	' ',' ',' ',' ',' ',0x0,' ',' ',' ',0x0,' ',' ',' '		\
}

#define RSC_LAYOUT_MONITOR_INST_ATTR					\
{									\
	HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,\
	HWK,HWK,HDK,LWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,\
	HWK,HWK,HWK,HWK,HWK,HDK,LWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,\
	HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HDK,LWK,HWK,HWK,HWK,HWK,HWK,HWK,\
	HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK 		\
}

#define RSC_LAYOUT_MONITOR_INST_CODE					\
{									\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',0x0,' ',' ',' ',' ',\
	' ',' ',0x0,0x0,' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',0x0,' ',\
	' ',' ',' ',' ',' ',0x0,0x0,' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',0x0,' ',' ',' ',' ',' ',' ',0x0,0x0,' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' '			\
}

#define RSC_LAYOUT_MONITOR_COMMON_ATTR					\
{									\
	HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,\
	HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,\
	HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,\
	HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,\
	HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK		\
}

#define RSC_LAYOUT_MONITOR_COMMON_CODE					\
{									\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' '		\
}

#define RSC_LAYOUT_MONITOR_TASKS_ATTR					\
{									\
	HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK \
}

#define RSC_LAYOUT_MONITOR_TASKS_CODE					\
{									\
	' ',' ',' ',' ',' ',0x0,' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ' \
}

#define RSC_LAYOUT_MONITOR_SLICE_ATTR					\
{									\
	HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,\
	HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,\
	HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,\
	HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,\
	HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HRK,HRK,HRK,\
	HRK,HRK,HRK,HRK,HRK,HRK,HRK,HRK,HRK,HRK,HRK,HRK,HRK,HRK,HRK	\
}

#define RSC_LAYOUT_MONITOR_SLICE_CODE					\
{									\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' '	\
}

#define RSC_LAYOUT_RULER_FREQUENCY_ATTR 				\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,LWK,LWK,LWK,HDK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK \
}

#define RSC_LAYOUT_RULER_FREQUENCY_AVG_ATTR				\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,_HCK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,HDK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,HDK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK \
}

#define RSC_LAYOUT_RULER_FREQUENCY_PKG_ATTR				\
{									\
	_HCK,LWK,LWK,LWK,LWK,LWK,HDK,LWK,LWK,HDK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,HDK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,HDK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,HDK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,LWK,LWK,LWK,LWK,LWK,HDK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK \
}

#define RSC_LAYOUT_RULER_FREQUENCY_PKG_CODE				\
{									\
	'%',' ','P','k','g',' ','[',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',']',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-' \
}

#define RSC_LAYOUT_RULER_INST_CODE					\
{									\
	'-','-','-','-','-','-','-','-','-','-','-','-',' ','I','P','S',\
	' ','-','-','-','-','-','-','-','-','-','-','-','-','-','-',' ',\
	'I','P','C',' ','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-',' ','C','P','I',' ','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-',' ','I','N','S','T',' ','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-' \
}

#define RSC_LAYOUT_RULER_INST_ATTR					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK \
}

#define RSC_LAYOUT_RULER_CYCLES_CODE					\
{									\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-',' ','C',\
	'0',':','U','C','C',' ','-','-','-','-','-','-','-','-','-','-',\
	' ','C','0',':','U','R','C',' ','-','-','-','-','-','-','-','-',\
	'-','-','-','-',' ','C','1',' ','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-',' ','T','S','C',' ','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-' \
}

#define RSC_LAYOUT_RULER_CYCLES_ATTR					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,HDK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,HDK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK \
}

#define RSC_LAYOUT_RULER_CSTATES_CODE					\
{									\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	' ','C','1',' ','-','-','-','-','-','-','-','-','-','-','-','-',\
	' ','C','2',':','C','3',' ','-','-','-','-','-','-','-','-','-',\
	'-','-',' ','C','4',':','C','6',' ','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-',' ','C','7',' ','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-' \
}

#define RSC_LAYOUT_RULER_CSTATES_ATTR					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,HDK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,HDK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK \
}

#define RSC_LAYOUT_RULER_INTERRUPTS_ATTR				\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,HDK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK \
}

#define RSC_LAYOUT_RULER_INTERRUPTS_CODE				\
{									\
	'-','-','-','-','-','-','-','-','-','-',' ','S','M','I',' ','-',\
	'-','-','-','-','-','-','-','-','-','-','-',' ','N','M','I','[',\
	' ','L','O','C','A','L',' ',' ',' ','U','N','K','N','O','W','N',\
	' ',' ','P','C','I','_','S','E','R','R','#',' ',' ','I','O','_',\
	'C','H','E','C','K',']',' ','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-',\
	'-','-','-','-','-','-','-','-','-','-','-','-','-','-','-','-' \
}

#define RSC_LAYOUT_PACKAGE_PC_ATTR					\
{									\
	LWK,LWK,LWK,LWK,HDK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,\
	HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HDK,HDK,\
	HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,\
	HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,\
	HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,\
	HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,\
	HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,\
	HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,\
	HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,\
	HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,\
	HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,\
	HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,\
	HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,\
	HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,\
	HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,\
	HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,\
	HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,\
	HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,\
	HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,\
	HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK \
}

#define RSC_LAYOUT_PACKAGE_PC_CODE					\
{									\
	' ',' ','0','0',':',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ' \
}

#define RSC_LAYOUT_PACKAGE_PC02_CODE	{'P', 'C', '0', '2'}
#define RSC_LAYOUT_PACKAGE_PC03_CODE	{'P', 'C', '0', '3'}
#define RSC_LAYOUT_PACKAGE_PC04_CODE	{'P', 'C', '0', '4'}
#define RSC_LAYOUT_PACKAGE_PC06_CODE	{'P', 'C', '0', '6'}
#define RSC_LAYOUT_PACKAGE_PC07_CODE	{'P', 'C', '0', '7'}
#define RSC_LAYOUT_PACKAGE_PC08_CODE	{'P', 'C', '0', '8'}
#define RSC_LAYOUT_PACKAGE_PC09_CODE	{'P', 'C', '0', '9'}
#define RSC_LAYOUT_PACKAGE_PC10_CODE	{'P', 'C', '1', '0'}
#define RSC_LAYOUT_PACKAGE_MC06_CODE	{'M', 'C', '0', '6'}

#define RSC_LAYOUT_PACKAGE_UNCORE_ATTR					\
{									\
	LWK,LWK,LWK,LWK,HDK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,\
	HWK,HWK,HWK,HWK,HWK,HWK,HWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,\
	HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK \
}

#define RSC_LAYOUT_PACKAGE_UNCORE_CODE					\
{									\
	' ','T','S','C',':',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ','U','N','C','O','R','E',':',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',\
	' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ' \
}

#define RSC_LAYOUT_RULER_TASKS_ATTR					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,LWK,LWK,LWK,HDK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LDK,LDK,LDK,LDK,LDK,LDK,LDK,LDK,LDK,\
	LDK,LDK,LDK,LDK,LDK,LDK,LDK,LDK,LDK,LDK,LDK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK \
}

#define RSC_LAYOUT_TASKS_STATE_SORTED_ATTR				\
{									\
	HDK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,_HCK,LWK,			\
	LWK,LCK,LCK,LCK,LCK,LCK,HDK,LWK, LWK,LWK,LWK			\
}

#define RSC_LAYOUT_TASKS_RUNTIME_SORTED_ATTR				\
{									\
	HDK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,_HCK,LWK,			\
	LWK,LCK,LCK,LCK,LCK,LCK,LCK,LCK, HDK,LWK,LWK			\
}

#define RSC_LAYOUT_TASKS_USRTIME_SORTED_ATTR				\
{									\
	HDK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,_HCK,LWK,			\
	LWK,LCK,LCK,LCK,LCK,LCK,LCK,LCK, LCK,HDK,LWK			\
}

#define RSC_LAYOUT_TASKS_SYSTIME_SORTED_ATTR				\
{									\
	HDK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,_HCK,LWK,			\
	LWK,LCK,LCK,LCK,LCK,LCK,LCK,LCK, HDK,LWK,LWK			\
}

#define RSC_LAYOUT_TASKS_PROCESS_SORTED_ATTR				\
{									\
	HDK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,_HCK,LWK,			\
	LWK,LCK,LCK,LCK,HDK,LWK,LWK,LWK, LWK,LWK,LWK			\
}

#define RSC_LAYOUT_TASKS_COMMAND_SORTED_ATTR				\
{									\
	HDK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,_HCK,LWK,			\
	LWK,LCK,LCK,LCK,LCK,LCK,LCK,LCK, HDK,LWK,LWK			\
}

#define RSC_LAYOUT_TASKS_REVERSE_SORT_OFF_ATTR				\
{									\
	LWK,LWK,LWK,LWK,LWK,_HCK,LWK,LWK,LWK,HDK,LWK,LWK,LWK,HDK,LWK	\
}

#define RSC_LAYOUT_TASKS_REVERSE_SORT_ON_ATTR				\
{									\
	LWK,LWK,LWK,LWK,LWK,_HCK,LWK,LWK,LWK,HDK,LCK,LCK,LCK,HDK,LWK	\
}

#define RSC_LAYOUT_TASKS_VALUE_SWITCH_ATTR				\
{									\
	LWK,_HCK,LWK,LWK,LWK,LWK,LWK,HDK,LWK,LWK,LWK,HDK,LWK		\
}

#define RSC_LAYOUT_TASKS_VALUE_OFF_ATTR 				\
{									\
	LWK,LWK,LWK							\
}

#define RSC_LAYOUT_TASKS_VALUE_OFF_CODE 				\
{									\
	'O','F','F'							\
}

#define RSC_LAYOUT_TASKS_VALUE_ON_ATTR					\
{									\
	LCK,LCK,LCK							\
}

#define RSC_LAYOUT_TASKS_VALUE_ON_CODE					\
{									\
	' ','O','N'							\
}

#define RSC_LAYOUT_TASKS_TRACKING_ATTR					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,_HCK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,HDK,LWK					\
}

#define RSC_LAYOUT_RULER_SENSORS_ATTR					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,LWK,LWK,LWK,HDK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,\
	LWK,HDK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,LWK,HDK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,LWK,HDK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK \
}

#define RSC_LAYOUT_RULER_POWER_ATTR					\
{									\
	LWK,LWK,LWK,LWK,HDK,HWK,HWK,HWK,LWK,HWK,HWK,HWK,HWK,HDK,LWK,HDK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,HWK,HWK,HWK,LWK,HWK,HWK,\
	HWK,HWK,HDK,LWK,HDK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,\
	HWK,HWK,HWK,LWK,HWK,HWK,HWK,HWK,HDK,LWK,HDK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,HDK,HWK,HWK,HWK,LWK,HWK,HWK,HWK,HWK,HDK,LWK,HDK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK \
}

#define RSC_LAYOUT_RULER_VOLTAGE_ATTR					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,LWK,LWK,LWK,HDK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,LWK,HDK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,LWK,HDK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK \
}

#define RSC_LAYOUT_RULER_VPKG_SOC_ATTR					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,HWK,HWK,HWK,HWK,\
	HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,\
	HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,\
	HDK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,HWK,HWK,HWK,\
	HWK,HWK,HWK,HWK,HDK,LWK,HDK,HWK,HWK,HWK,HWK,HWK,HWK,LWK,HDK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK \
}

#define RSC_LAYOUT_RULER_ENERGY_ATTR					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,LWK,LWK,LWK,HDK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,LWK,HDK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK \
}

#define RSC_LAYOUT_RULER_SLICE_ATTR					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,LWK,LWK,LWK,HDK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK \
}

#define RSC_LAYOUT_FOOTER_TECH_X86_ATTR					\
{									\
	LWK,LWK,LWK,LWK,LWK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,LWK 	\
}

#define RSC_LAYOUT_FOOTER_TECH_X86_CODE					\
{									\
	'T','e','c','h',' ','[',' ',' ','T','S','C',' ',' ',',' 	\
}

#define RSC_LAYOUT_FOOTER_TECH_INTEL_ATTR				\
{									\
	HDK,HDK,HDK,LWK,HDK,HDK,HDK,HDK,LWK,HDK,HDK,HDK,LWK,		\
	HDK,HDK,HDK,HDK,HDK,LWK,HDK,HDK,HDK,LWK,			\
	HDK,HDK,HDK,LWK,HDK,HDK,HDK,LWK,HDK,HDK,HDK,LWK,		\
	HDK,HDK,LWK,HDK,HDK,HDK,HDK,LWK,				\
	HDK,HDK,LWK,HDK,HDK,HDK,HDK,HDK,				\
	LWK,HDK,HWK,HWK,HWK,HWK,HDK,HDK,LWK,HDK,HDK,HDK,HDK,LWK,HDK 	\
}

#define RSC_LAYOUT_FOOTER_TECH_INTEL_CODE				\
{									\
	'H','T','T',',','E','I','S','T',',','I','D','A',',',		\
	'T','U','R','B','O',',','C','1','E',',',			\
	' ','P','M',',','C','3','A',',','C','1','A',',',		\
	'C','3','U',',','C','1','U',',',				\
	'T','M',',','H','O','T',']',' ',				\
	'V','[',' ','.',' ',' ',']',' ','T','[',' ',' ',' ',' ',']' 	\
}

#define RSC_LAYOUT_FOOTER_TECH_AMD_ATTR 				\
{									\
	HDK,HDK,HDK,LWK,HDK,HDK,HDK,LWK,HDK,HDK,HDK,LWK,		\
	HDK,HDK,HDK,HDK,HDK,LWK,HDK,HDK,HDK,LWK,HDK,HDK,HDK,		\
	LWK,HDK,HDK,HDK,LWK,HDK,HDK,HDK,LWK,HDK,HDK,HDK,LWK,		\
	HDK,HDK,HDK,LWK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,		\
	LWK,HDK,HWK,HWK,HWK,HWK,HDK,HDK,LWK,HDK,HDK,HDK,HDK,LWK,HDK 	\
}

#define RSC_LAYOUT_FOOTER_TECH_AMD_CODE 				\
{									\
	'S','M','T',',','C','n','Q',',','H','W','P',',',		\
	'B','O','O','S','T',',','C','1','E',',','C','C','6',		\
	',','P','C','6',',','C','C','x',',','D','T','S',',',		\
	'T','T','P',',','H','O','T',']',' ',' ',' ',' ',' ',		\
	'V','[',' ','.',' ',' ',']',' ','T','[',' ',' ',' ',' ',']' 	\
}

#define RSC_LAYOUT_FOOTER_SYSTEM_ATTR					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,HDK,HWK,HWK,HWK,HWK,HWK,HWK,HDK,	\
	LWK,LWK,LWK,LWK,LWK,HDK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,	\
	HWK,HDK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,LWK,LWK,HDK 	\
}

#define RSC_LAYOUT_CARD_CORE_ONLINE_ATTR				\
{									\
	HDK,HDK,LCK,LCK,LCK,HDK,HDK,HDK,HDK,HDK,HDK,HDK 		\
}

#define RSC_LAYOUT_CARD_CORE_ONLINE_COND0_CODE				\
{									\
	'[',' ',' ',' ',' ',' ',' ',' ',' ','C',' ',']' 		\
}

#define RSC_LAYOUT_CARD_CORE_ONLINE_COND1_CODE				\
{									\
	'[',' ',' ',' ',' ',' ',' ',' ',' ','F',' ',']' 		\
}

#define RSC_LAYOUT_CARD_CORE_OFFLINE_ATTR				\
{									\
	HDK,HDK,LBK,LBK,LBK,HDK,HDK,LWK,LWK,LWK,HDK,HDK 		\
}

#define RSC_LAYOUT_CARD_CORE_OFFLINE_CODE				\
{									\
	'[',' ',' ',' ',' ',' ',' ','O','F','F',' ',']' 		\
}

#define RSC_LAYOUT_CARD_CLK_ATTR					\
{									\
	HDK,HDK,HWK,HWK,HWK,LWK,HWK,HDK,HDK,HDK,HDK,HDK 		\
}

#define RSC_LAYOUT_CARD_CLK_CODE					\
{									\
	'[',' ','0','0','0','.','0',' ','M','H','z',']' 		\
}

#define RSC_LAYOUT_CARD_UNCORE_ATTR					\
{									\
	HDK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,HDK,LCK,LCK,HDK 		\
}

#define RSC_LAYOUT_CARD_UNCORE_CODE					\
{									\
	'[','U','N','C','O','R','E',' ',' ',' ',' ',']' 		\
}

#define RSC_LAYOUT_CARD_BUS_ATTR					\
{									\
	HDK,LWK,LWK,LWK,HWK,HWK,HWK,HWK,HWK,HDK,HDK,HDK 		\
}

#define RSC_LAYOUT_CARD_BUS_CODE					\
{									\
	'[','B','u','s',' ',' ',' ',' ',' ',' ',' ',']' 		\
}

#define RSC_LAYOUT_CARD_MC_ATTR 					\
{									\
	HDK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK 		\
}

#define RSC_LAYOUT_CARD_MC_CODE 					\
{									\
	'[',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',']' 		\
}

#define RSC_LAYOUT_CARD_LOAD_ATTR					\
{									\
	HDK,HDK,HDK,HDK,LWK,LWK,LWK,LWK,LWK,HDK,HDK,HDK 		\
}

#define RSC_LAYOUT_CARD_IDLE_ATTR					\
{									\
	HDK,HDK,HDK,HDK,LWK,LWK,LWK,LWK,LWK,HDK,HDK,HDK 		\
}

#define RSC_LAYOUT_CARD_RAM_ATTR					\
{									\
	HDK,HWK,HWK,HWK,HWK,HWK,LWK,HDK,HWK,HWK,LDK,HDK 		\
}

#define RSC_LAYOUT_CARD_RAM_CODE					\
{									\
	'[',' ',' ',' ',' ',' ',' ','/',' ',' ',' ',']' 		\
}

#define RSC_LAYOUT_CARD_TASK_ATTR					\
{									\
	HDK,LWK,LWK,LWK,LWK,LWK,HWK,HWK,HWK,HWK,HWK,HDK 		\
}

#define RSC_SYSINFO_CPUID_COND0_ATTR					\
{									\
	HWK,HWK,HWK,LWK,HDK,LCK,LCK,LCK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK 			\
}

#define RSC_SYSINFO_CPUID_COND1_ATTR					\
{									\
	HBK,HBK,HBK,HBK,HBK,LBK,LBK,LBK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK 			\
}

#define RSC_SYSINFO_CPUID_COND2_ATTR					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,HWK,HWK,HWK,\
	HWK,HWK,HWK,HWK,HWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK 			\
}

#define RSC_SYSINFO_CPUID_COND3_ATTR					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,LWK,\
	LWK,LWK,LWK,LWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,LWK,LWK,LWK,LWK,\
	LWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,LWK,LWK,LWK,LWK,LWK,HWK,HWK,\
	HWK,HWK,HWK,HWK,HWK,HWK,LWK,LWK,LWK,LWK 			\
}

#define RSC_SYSTEM_REGISTERS_COND0_ATTR 				\
{									\
	LWK,LWK,LWK,LWK 						\
}

#define RSC_SYSTEM_REGISTERS_COND1_ATTR 				\
{									\
	HBK,HBK,HBK,HBK 						\
}

#define RSC_SYSTEM_REGISTERS_COND2_ATTR 				\
{									\
	HWK,HWK,HWK,HWK 						\
}

#define RSC_SYSTEM_REGISTERS_COND3_ATTR 				\
{									\
	HDK,LCK,LCK,LCK 						\
}

#define RSC_SYSTEM_REGISTERS_COND4_ATTR 				\
{									\
	HDK,LBK,LBK,LBK 						\
}

#define RSC_SYSINFO_PROC_COND0_ATTR					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK 		\
}

#define RSC_SYSINFO_PROC_COND1_ATTR					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,HGK,HGK,HGK,HGK,HGK,HGK,HGK,LWK,LWK 		\
}

#define RSC_SYSINFO_PROC_COND2_ATTR					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,LWK,LWK 		\
}

#define RSC_SYSINFO_PROC_COND3_ATTR					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,HWK,HWK,HWK,HWK,HWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,LWK,LWK 		\
}

#define RSC_SYSINFO_ISA_COND0_ATTR					\
{									\
    {	/*	[N] & [N/N]	2*(0|0)+(0<<0)			*/	\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK					\
    },{ /*	[Y]						*/	\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,HGK,LWK					\
    },{ /*	[N/Y]	2*(0|1)+(0<<1)				*/	\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,HGK,LWK					\
    },{ /*	[Y/N]	2*(1|0)+(1<<0)				*/	\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,HGK,LWK,LWK,LWK					\
    },{ /*	[Y/Y]	2*(1|1)+(1<<1)				*/	\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,HGK,LWK,HGK,LWK					\
    }									\
}

#define RSC_SYSINFO_ISA_COND1_ATTR					\
{									\
    {									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK					\
    },{ 								\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,HGK,LWK,LWK					\
    },{ 								\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,HGK,LWK,LWK					\
    },{ 								\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,HGK,LWK,LWK,LWK,LWK					\
    },{ 								\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,HGK,LWK,HGK,LWK,LWK					\
    }									\
}

#define RSC_SYSINFO_FEATURES_COND0_ATTR 				\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK 							\
}

#define RSC_SYSINFO_FEATURES_COND1_ATTR 				\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,			\
	LWK,LWK 							\
}

#define RSC_SYSINFO_FEATURES_COND2_ATTR 				\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LCK,LCK,LCK,LCK,LCK,LCK,LCK,			\
	LWK,LWK 							\
}

#define RSC_SYSINFO_FEATURES_COND3_ATTR 				\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,HGK,HGK,HGK,HGK,HGK,HGK,HGK,			\
	LWK,LWK 							\
}

#define RSC_SYSINFO_FEATURES_COND4_ATTR 				\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,HGK,HGK,HGK,HGK,HGK,HGK,HGK,HGK,HGK,			\
	LWK,LWK 							\
}

#define RSC_SYSINFO_TECH_COND0_ATTR					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK 			\
}

#define RSC_SYSINFO_TECH_COND1_ATTR					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,HGK,HGK,HGK,LWK,LWK 			\
}

#define RSC_SYSINFO_PERFMON_COND0_ATTR					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK 						\
}

#define RSC_SYSINFO_PERFMON_COND1_ATTR					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HGK,			\
	HGK,HGK,LWK,LWK 						\
}

#define RSC_SYSINFO_PERFMON_COND2_ATTR					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,HBK,HBK,HBK,HBK,HBK,			\
	HBK,HBK,LWK,LWK 						\
}

#define RSC_SYSINFO_PERFMON_COND3_ATTR					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,HGK,HGK,HGK,HGK,HGK,			\
	HGK,HGK,LWK,LWK 						\
}

#define RSC_SYSINFO_PERFMON_COND4_ATTR					\
{									\
	HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,			\
	HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,			\
	HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,			\
	HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,			\
	HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,			\
	HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,			\
	HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,			\
	HDK,HDK,HDK,HDK 						\
}

#define RSC_SYSINFO_PERFMON_HWP_CAP_COND0_ATTR				\
{									\
	HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,\
	HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,\
	HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,\
	HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,\
	HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK 		\
}

#define RSC_SYSINFO_PERFMON_HWP_CAP_COND1_ATTR				\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK 		\
}

#define RSC_SYSINFO_PWR_THERMAL_COND0_ATTR				\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK 			\
}

#define RSC_SYSINFO_PWR_THERMAL_COND1_ATTR				\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,LWK,LWK 			\
}

#define RSC_SYSINFO_PWR_THERMAL_COND2_ATTR				\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LGK,LGK,LGK,LGK,LGK,LGK,LGK,LWK,LWK 			\
}

#define RSC_SYSINFO_PWR_THERMAL_COND3_ATTR				\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,HGK,HGK,HGK,HGK,HGK,HGK,HGK,LWK,LWK 			\
}

#define RSC_SYSINFO_PWR_THERMAL_COND4_ATTR				\
{									\
	HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,			\
	HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,			\
	HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,			\
	HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,			\
	HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK,HDK 			\
}

#define RSC_SYSINFO_PWR_THERMAL_COND5_ATTR				\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,HWK,HWK,HWK,HWK,HWK,HWK,LWK,LWK,LWK 			\
}

#define RSC_SYSINFO_KERNEL_ATTR 					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK 				\
}

#define RSC_TOPOLOGY_COND0_ATTR 					\
{									\
	HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK		\
}

#define RSC_TOPOLOGY_COND1_ATTR 					\
{									\
	HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK		\
}

#define RSC_TOPOLOGY_COND2_ATTR 					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK		\
}

#define RSC_TOPOLOGY_COND3_ATTR 					\
{									\
	LCK,LCK,LCK,HDK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK,HWK		\
}

#define RSC_TOPOLOGY_COND4_ATTR 					\
{									\
	LBK,LBK,LBK,HDK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK		\
}

#define RSC_MEMORY_CONTROLLER_COND0_ATTR				\
{									\
	LWK,LWK,LWK,LWK,LWK						\
}

#define RSC_MEMORY_CONTROLLER_COND1_ATTR				\
{									\
	HWK,HWK,HWK,HWK,HWK						\
}

#define RSC_CREATE_MENU_DISABLE_ATTR					\
{									\
	HKW,HKW,HKW,HKW,HKW,HKW,HKW,HKW,HKW,HKW,HKW,HKW,		\
	HKW,HKW,HKW,HKW,HKW,HKW,HKW,HKW,HKW,HKW,HKW,HKW 		\
}

#define RSC_CREATE_MENU_ITEM_MENU_ATTR					\
{									\
	LKW,LKW,LKW,LKW,LKW,HKW,_LKW,_LKW,HKW,LKW,LKW,LKW,		\
	LKW,LKW,LKW,LKW,LKW,LKW, LKW, LKW,LKW,LKW,LKW,LKW		\
}

#define RSC_CREATE_MENU_ITEM_VIEW_ATTR					\
{									\
	LKW,LKW,LKW,LKW,LKW,HKW,_LKW,_LKW,HKW,LKW,LKW,LKW,		\
	LKW,LKW,LKW,LKW,LKW,LKW, LKW, LKW,LKW,LKW,LKW,LKW		\
}

#define RSC_CREATE_MENU_ITEM_WINDOW_ATTR				\
{									\
	LKW,LKW,LKW,LKW,HKW,_LKW,_LKW,HKW,LKW,LKW,LKW,LKW,		\
	LKW,LKW,LKW,LKW,LKW, LKW, LKW,LKW,LKW,LKW,LKW,LKW		\
}

#define RSC_CREATE_MENU_FN_KEY_ATTR					\
{									\
	LKW,LKW,LKW,LKW,LKW,LKW,LKW,LKW, LKW,LKW,LKW,LKW,		\
	LKW,LKW,LKW,LKW,LKW,LKW,LKW,HKW,_LKW,_LKW,HKW,LKW		\
}

#define RSC_CREATE_MENU_SHORTKEY_ATTR					\
{									\
	LKW,LKW,LKW,LKW,LKW,LKW,LKW,LKW,LKW, LKW,LKW,LKW,		\
	LKW,LKW,LKW,LKW,LKW,LKW,LKW,LKW,HKW,_LKW,HKW,LKW		\
}

#define RSC_CREATE_MENU_CTRL_KEY_ATTR					\
{									\
	LKW,LKW, LKW, LKW, LKW, LKW,LKW,LKW,LKW, LKW,LKW,LKW,		\
	LKW,HKW,_LKW,_LKW,_LKW,_LKW,HKW,HKW,HKW,_LKW,HKW,LKW		\
}

#define RSC_CREATE_SETTINGS_COND0_ATTR					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,LWK,LWK,LWK,HDK,LWK \
}

#define RSC_CREATE_SETTINGS_COND1_ATTR					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,HGK,HGK,HGK,HDK,LWK \
}

#define RSC_CREATE_ADV_HELP_COND0_ATTR					\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK 				\
}

#define RSC_CREATE_ADV_HELP_COND1_ATTR					\
{									\
	LWK,HCK,HCK,HCK,HCK,HCK,HCK,HCK,HCK,HCK,			\
	HCK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK 				\
}

#define RSC_CREATE_HOTPLUG_CPU_ENABLE_ATTR				\
{									\
	LWK,LGK,LGK,LGK,LGK,LGK,LGK,LGK,LGK,LGK,LGK,LWK,LDK,LDK,LDK	\
}

#define RSC_CREATE_HOTPLUG_CPU_DISABLE_ATTR				\
{									\
	LWK,LCK,LCK,LCK,LCK,LCK,LCK,LCK,LCK,LCK,LCK,LWK,LDK,LDK,LDK	\
}

#define RSC_CREATE_HOTPLUG_CPU_ONLINE_ATTR				\
{									\
	LCK,LCK,LCK,LCK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK	\
}

#define RSC_CREATE_HOTPLUG_CPU_OFFLINE_ATTR				\
{									\
	LBK,LBK,LBK,LBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK	\
}

#define RSC_CREATE_RATIO_CLOCK_COND0_ATTR				\
{									\
	LWK,HWK,HWK,HWK,HWK,LWK,HWK,HWK,LWK,HDK,HDK,HDK,LWK,LWK,	\
	LWK,LWK,HWK,HWK,HWK,HWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK	\
}

#define RSC_CREATE_RATIO_CLOCK_COND1_ATTR				\
{									\
	LWK,HBK,HBK,HBK,HBK,LBK,HBK,HBK,LWK,HDK,HDK,HDK,LWK,LWK,	\
	LWK,LWK,HWK,HWK,HWK,HWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK	\
}

#define RSC_CREATE_RATIO_CLOCK_COND2_ATTR				\
{									\
	LWK,HRK,HRK,HRK,HRK,LRK,HRK,HRK,LWK,HDK,HDK,HDK,LWK,LWK,	\
	LWK,LWK,HWK,HWK,HWK,HWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK	\
}

#define RSC_CREATE_RATIO_CLOCK_COND3_ATTR				\
{									\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,	\
	LWK,LWK,HCK,HCK,HCK,HCK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK	\
}

#define RSC_CREATE_RATIO_CLOCK_COND4_ATTR				\
{									\
	LWK,HWK,HWK,HWK,HWK,LWK,HWK,HWK,LWK,HDK,HDK,HDK,LWK,LWK,	\
	LWK,LWK,HCK,HCK,HCK,HCK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK	\
}

#define RSC_CREATE_RATIO_CLOCK_COND5_ATTR				\
{									\
	LWK,HBK,HBK,HBK,HBK,LBK,HBK,HBK,LWK,HDK,HDK,HDK,LWK,LWK,	\
	LWK,LWK,HCK,HCK,HCK,HCK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK	\
}

#define RSC_CREATE_RATIO_CLOCK_COND6_ATTR				\
{									\
	LWK,HRK,HRK,HRK,HRK,LRK,HRK,HRK,LWK,HDK,HDK,HDK,LWK,LWK,	\
	LWK,LWK,HCK,HCK,HCK,HCK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK	\
}

#define RSC_CREATE_SELECT_CPU_COND0_ATTR				\
{									\
	LBK,LBK,LBK,LBK,LBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,		\
	HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,		\
	HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK 			\
}

#define RSC_CREATE_SELECT_CPU_COND1_ATTR				\
{									\
	LCK,LCK,LCK,LCK,LCK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,		\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,		\
	LWK,LWK,LCK,LCK,LCK,LWK,LWK,LWK,LWK,LWK 			\
}

#define RSC_CREATE_SELECT_CPU_COND2_ATTR				\
{									\
	LCK,LCK,LCK,LCK,LCK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,		\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,		\
	LWK,LWK,HRK,HRK,HRK,LWK,LWK,LWK,LWK,LWK 			\
}

#define RSC_HOT_EVENT_COND0_ATTR					\
{									\
	HDK,HDK,HDK							\
}

#define RSC_HOT_EVENT_COND1_ATTR					\
{									\
	HRK,HRK,HRK							\
}

#define RSC_HOT_EVENT_COND2_ATTR					\
{									\
	{.fg=CYAN,.bg=BLACK,.bf=1,.un=1},				\
	{.fg=CYAN,.bg=BLACK,.bf=0,.un=0},				\
	{.fg=CYAN,.bg=BLACK,.bf=0,.un=0}				\
}

#define RSC_HOT_EVENT_COND3_ATTR					\
{									\
	HWK,HWK,HWK							\
}

#define RSC_HOT_EVENT_COND4_ATTR					\
{									\
	{.fg=CYAN,.bg=MAGENTA,.bf=0,.un=1},				\
	{.fg=CYAN,.bg=MAGENTA,.bf=0,.un=0},				\
	{.fg=CYAN,.bg=MAGENTA,.bf=0,.un=0}				\
}

#define RSC_BOX_EVENT_ATTR						\
{									\
	LWK,								\
	LMK,								\
	HYK								\
}

#define RSC_BOX_BLANK_DESC_CODE 	"                                    "

#define RSC_CREATE_RECORDER_ATTR					\
{									\
	LWK,LWK,LWK,LWK,HDK,LWK,LWK,HDK,LWK,LWK,LWK,LWK 		\
}

#define RSC_SMBIOS_ITEM_ATTR						\
{									\
	HDK,LCK,LCK,HDK,HDK,						\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK \
}

#define RSC_CREATE_SETTINGS_COND_CODE	"                                "

#define RSC_CREATE_HELP_BLANK_CODE	"                  "

#define RSC_CREATE_ADV_HELP_BLANK_CODE	"                                      "

#define RSC_BOX_INTERVAL_STEP1_CODE	"    100   "
#define RSC_BOX_INTERVAL_STEP2_CODE	"    150   "
#define RSC_BOX_INTERVAL_STEP3_CODE	"    250   "
#define RSC_BOX_INTERVAL_STEP4_CODE	"    500   "
#define RSC_BOX_INTERVAL_STEP5_CODE	"    750   "
#define RSC_BOX_INTERVAL_STEP6_CODE	"   1000   "
#define RSC_BOX_INTERVAL_STEP7_CODE	"   1500   "
#define RSC_BOX_INTERVAL_STEP8_CODE	"   2000   "
#define RSC_BOX_INTERVAL_STEP9_CODE	"   2500   "
#define RSC_BOX_INTERVAL_STEP10_CODE	"   3000   "

#define RSC_BOX_DCU_L1_TITLE_CODE	" DCU L1 Prefetcher "
#define RSC_BOX_DCU_L1_IP_TITLE_CODE	" DCU L1 IP Prefetcher "
#define RSC_BOX_DCU_L2_TITLE_CODE	" DCU L2 Prefetcher "
#define RSC_BOX_DCU_L2_CL_TITLE_CODE	" DCU L2 CL Prefetcher "

#define RSC_BOX_EIST_TITLE_CODE 	" EIST "

#define RSC_BOX_C1E_TITLE_CODE		" C1E "

#define RSC_BOX_TURBO_TITLE_CODE	" Turbo "

#define RSC_BOX_C1A_TITLE_CODE		" C1A "
#define RSC_BOX_C3A_TITLE_CODE		" C3A "
#define RSC_BOX_C1U_TITLE_CODE		" C1U "
#define RSC_BOX_C2U_TITLE_CODE		" C2U "
#define RSC_BOX_C3U_TITLE_CODE		" C3U "

#define RSC_BOX_CC6_TITLE_CODE		" CC6 "
#define RSC_BOX_C6D_TITLE_CODE		" C6D "

#define RSC_BOX_MC6_TITLE_CODE		" MC6 "
#define RSC_BOX_PC6_TITLE_CODE		" PC6 "

#define RSC_BOX_STATE_C8_CODE		"             C8            "
#define RSC_BOX_STATE_C7_CODE		"             C7            "
#define RSC_BOX_STATE_C6_CODE		"             C6            "
#define RSC_BOX_STATE_C4_CODE		"             C4            "
#define RSC_BOX_STATE_C3_CODE		"             C3            "

#define RSC_BOX_PKG_STATE_LIMIT_C10_CODE	"            C10            "
#define RSC_BOX_PKG_STATE_LIMIT_C9_CODE 	"             C9            "
#define RSC_BOX_PKG_STATE_LIMIT_C8_CODE 	"             C8            "
#define RSC_BOX_PKG_STATE_LIMIT_C7S_CODE	"            C7S            "
#define RSC_BOX_PKG_STATE_LIMIT_C7_CODE 	"             C7            "
#define RSC_BOX_PKG_STATE_LIMIT_C6R_CODE	"            C6R            "
#define RSC_BOX_PKG_STATE_LIMIT_C6_CODE 	"             C6            "
#define RSC_BOX_PKG_STATE_LIMIT_C4_CODE 	"             C4            "
#define RSC_BOX_PKG_STATE_LIMIT_C3_CODE 	"             C3            "
#define RSC_BOX_PKG_STATE_LIMIT_C2_CODE 	"             C2            "
#define RSC_BOX_PKG_STATE_LIMIT_C1_CODE 	"             C1            "
#define RSC_BOX_PKG_STATE_LIMIT_C0_CODE 	"             C0            "

#define RSC_BOX_DUTY_CYCLE_PCT1_CODE		"           12.50%          "
#define RSC_BOX_DUTY_CYCLE_PCT2_CODE		"           25.00%          "
#define RSC_BOX_DUTY_CYCLE_PCT3_CODE		"           37.50%          "
#define RSC_BOX_DUTY_CYCLE_PCT4_CODE		"           50.00%          "
#define RSC_BOX_DUTY_CYCLE_PCT5_CODE		"           62.50%          "
#define RSC_BOX_DUTY_CYCLE_PCT6_CODE		"           75.00%          "
#define RSC_BOX_DUTY_CYCLE_PCT7_CODE		"           87.50%          "
#define RSC_BOX_EXT_DUTY_CYCLE_PCT1_CODE	"            6.25%          "
#define RSC_BOX_EXT_DUTY_CYCLE_PCT2_CODE	"           12.50%          "
#define RSC_BOX_EXT_DUTY_CYCLE_PCT3_CODE	"           18.75%          "
#define RSC_BOX_EXT_DUTY_CYCLE_PCT4_CODE	"           25.00%          "
#define RSC_BOX_EXT_DUTY_CYCLE_PCT5_CODE	"           31.25%          "
#define RSC_BOX_EXT_DUTY_CYCLE_PCT6_CODE	"           37.50%          "
#define RSC_BOX_EXT_DUTY_CYCLE_PCT7_CODE	"           43.75%          "
#define RSC_BOX_EXT_DUTY_CYCLE_PCT8_CODE	"           50.00%          "
#define RSC_BOX_EXT_DUTY_CYCLE_PCT9_CODE	"           56.25%          "
#define RSC_BOX_EXT_DUTY_CYCLE_PCT10_CODE	"           62.50%          "
#define RSC_BOX_EXT_DUTY_CYCLE_PCT11_CODE	"           68.75%          "
#define RSC_BOX_EXT_DUTY_CYCLE_PCT12_CODE	"           75.00%          "
#define RSC_BOX_EXT_DUTY_CYCLE_PCT13_CODE	"           81.25%          "
#define RSC_BOX_EXT_DUTY_CYCLE_PCT14_CODE	"           87.50%          "

#define RSC_BOX_HWP_TITLE_CODE		" HWP "

#define RSC_BOX_HDC_TITLE_CODE		" HDC "

#define RSC_BOX_R2H_TITLE_CODE		" R2H "

#define RSC_BOX_POWER_POLICY_1_CODE	"            1           "
#define RSC_BOX_POWER_POLICY_2_CODE	"            2           "
#define RSC_BOX_POWER_POLICY_3_CODE	"            3           "
#define RSC_BOX_POWER_POLICY_4_CODE	"            4           "
#define RSC_BOX_POWER_POLICY_5_CODE	"            5           "
#define RSC_BOX_POWER_POLICY_6_CODE	"            6           "
#define RSC_BOX_POWER_POLICY_7_CODE	"            7           "
#define RSC_BOX_POWER_POLICY_8_CODE	"            8           "
#define RSC_BOX_POWER_POLICY_9_CODE	"            9           "
#define RSC_BOX_POWER_POLICY_10_CODE	"           10           "
#define RSC_BOX_POWER_POLICY_11_CODE	"           11           "
#define RSC_BOX_POWER_POLICY_12_CODE	"           12           "
#define RSC_BOX_POWER_POLICY_13_CODE	"           13           "
#define RSC_BOX_POWER_POLICY_14_CODE	"           14           "

#define RSC_BOX_TDP_TITLE_CODE		" Config TDP "
#define RSC_BOX_TDP_BLANK_CODE		"                  "

#define RSC_BOX_IDLE_LIMIT_RESET_CODE	"            0     RESET "

#define RSC_LOGO_R0 "      ______                ______                  "
#define RSC_LOGO_R1 "     / ____/___  ________  / ____/_______  ____ _   "
#define RSC_LOGO_R2 "    / /   / __ \\/ ___/ _ \\/ /_  / ___/ _ \\/ __ `/   "
#define RSC_LOGO_R3 "   / /___/ /_/ / /  /  __/ __/ / /  /  __/ /_/ /    "
#define RSC_LOGO_R4 "   \\____/\\____/_/   \\___/_/   /_/   \\___/\\__, /     "
#define RSC_LOGO_R5 "                                           /_/      "

#define RSC_CREATE_SELECT_FREQ_PKG_ATTR 				\
{									\
	HYK,HYK,HYK,HYK,HYK,HYK,HYK,HYK,HYK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HYK,HYK,HYK,HYK,HYK,HYK,\
	HYK,HYK,HDK,HDK,HDK,LWK,LWK,HYK,HYK,HYK,HYK,HYK,LWK,LWK 	\
}

#define RSC_CREATE_SELECT_FREQ_COND0_ATTR				\
{									\
	LCK,LCK,LCK,LCK,LCK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,		\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,		\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,HDK,HDK,HDK,			\
	LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK,LWK				\
}

#define RSC_CREATE_SELECT_FREQ_COND1_ATTR				\
{									\
	LBK,LBK,LBK,LBK,LBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,		\
	HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,		\
	HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,			\
	HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK,HBK				\
}

#define RSC_MAX_CODE			"Max"
#define RSC_MIN_CODE			"Min"
#define RSC_ACT_CODE			"Activ"

#define RSC_TOPOLOGY_HDR_PKG_CODE	"CPU Pkg  Apic"
#define RSC_TOPOLOGY_HDR_SMT_CODE	"  Core/Thread"
#define RSC_TOPOLOGY_HDR_CACHE_CODE	"  Caches     "
#define RSC_TOPOLOGY_HDR_WRBAK_CODE	" (w)rite-Back"
#define RSC_TOPOLOGY_HDR_INCL_CODE	" (i)nclusive "
#define RSC_TOPOLOGY_HDR_EMPTY_CODE	"             "
#define RSC_TOPOLOGY_SUB_ITEM1_CODE	" #   ID   ID "
#define RSC_TOPOLOGY_SUB_ITEM3_CODE	" L1-Inst Way "
#define RSC_TOPOLOGY_SUB_ITEM4_CODE	" L1-Data Way "
#define RSC_TOPOLOGY_SUB_ITEM5_CODE	"     L2  Way "
#define RSC_TOPOLOGY_SUB_ITEM6_CODE	"     L3  Way "
#define RSC_TOPOLOGY_ALT_ITEM1_CODE	"   ID     ID "
#define RSC_TOPOLOGY_ALT_ITEM2_CODE	" CMP ID    ID"
#define RSC_TOPOLOGY_ALT_ITEM3_CODE	"CCD CCX ID/ID"

#define RSC_POWER_LABEL_ODCM_CODE	"ODCM"
#define RSC_POWER_LABEL_PWM_CODE	"PWR MGMT"
#define RSC_POWER_LABEL_BIAS_CODE	"Bias Hint"
#define RSC_POWER_LABEL_EPP_CODE	"HWP EPP"
#define RSC_POWER_LABEL_TJ_CODE 	"TjMax"
#define RSC_POWER_LABEL_DTS_CODE	"DTS"
#define RSC_POWER_LABEL_PLN_CODE	"PLN"
#define RSC_POWER_LABEL_PTM_CODE	"PTM"
#define RSC_POWER_LABEL_TM1_CODE	"TM1"
#define RSC_POWER_LABEL_TM2_CODE	"TM2"
#define RSC_POWER_LABEL_TTP_CODE	"TTP"
#define RSC_POWER_LABEL_HTC_CODE	"HTC"
#define RSC_POWER_LABEL_TDP_CODE	"TDP"
#define RSC_POWER_LABEL_MIN_CODE	"Min"
#define RSC_POWER_LABEL_MAX_CODE	"Max"
#define RSC_POWER_LABEL_PPT_CODE	"PPT"
#define RSC_POWER_LABEL_EDC_CODE	"EDC"
#define RSC_POWER_LABEL_TDC_CODE	"TDC"

#define RSC_MEM_CTRL_UNIT_MHZ_CODE	" MHz "
#define RSC_MEM_CTRL_UNIT_MTS_CODE	" MT/s"
#define RSC_MEM_CTRL_UNIT_MBS_CODE	" MB/s"

#define RSC_MEM_CTRL_MTY_CELL_CODE	"     "
#define RSC_MEM_CTRL_CHANNEL_CODE	" Cha "

#define RSC_DDR3_CL_CODE		"   CL"
#define RSC_DDR3_RCD_CODE		"  RCD"
#define RSC_DDR3_RP_CODE		"   RP"
#define RSC_DDR3_RAS_CODE		"  RAS"
#define RSC_DDR3_RRD_CODE		"  RRD"
#define RSC_DDR3_RFC_CODE		"  RFC"
#define RSC_DDR3_WR_CODE		"   WR"
#define RSC_DDR3_RTP_CODE		" RTPr"
#define RSC_DDR3_WTP_CODE		" WTPr"
#define RSC_DDR3_FAW_CODE		"  FAW"
#define RSC_DDR3_B2B_CODE		"  B2B"
#define RSC_DDR3_CWL_CODE		"  CWL"
#define RSC_DDR3_CMD_CODE		" CMD "
#define RSC_DDR3_REFI_CODE		" REFI"
#define RSC_DDR3_DDWRTRD_CODE		" ddWR"
#define RSC_DDR3_DRWRTRD_CODE		" drWR"
#define RSC_DDR3_SRWRTRD_CODE		" srWR"
#define RSC_DDR3_DDRDTWR_CODE		" ddRW"
#define RSC_DDR3_DRRDTWR_CODE		" drRW"
#define RSC_DDR3_SRRDTWR_CODE		" srRW"
#define RSC_DDR3_DDRDTRD_CODE		" ddRR"
#define RSC_DDR3_DRRDTRD_CODE		" drRR"
#define RSC_DDR3_SRRDTRD_CODE		" srRR"
#define RSC_DDR3_DDWRTWR_CODE		" ddWW"
#define RSC_DDR3_DRWRTWR_CODE		" drWW"
#define RSC_DDR3_SRWRTWR_CODE		" srWW"
#define RSC_DDR3_CKE_CODE		" CKE "
#define RSC_DDR3_ECC_CODE		"  ECC"

#define RSC_DDR4_CL_CODE		"   CL"
#define RSC_DDR4_RCD_CODE		"  RCD"
#define RSC_DDR4_RP_CODE		"   RP"
#define RSC_DDR4_RAS_CODE		"  RAS"
#define RSC_DDR4_RRD_CODE		"  RRD"
#define RSC_DDR4_RFC_CODE		"  RFC"
#define RSC_DDR4_WR_CODE		"   WR"
#define RSC_DDR4_RTP_CODE		" RTPr"
#define RSC_DDR4_WTP_CODE		" WTPr"
#define RSC_DDR4_FAW_CODE		"  FAW"
#define RSC_DDR4_B2B_CODE		"  B2B"
#define RSC_DDR4_CWL_CODE		"  CWL"
#define RSC_DDR4_CMD_CODE		" CMD "
#define RSC_DDR4_REFI_CODE		" REFI"
#define RSC_DDR4_RDRD_SCL_CODE		" sgRR"
#define RSC_DDR4_RDRD_SC_CODE		" dgRR"
#define RSC_DDR4_RDRD_SD_CODE		" drRR"
#define RSC_DDR4_RDRD_DD_CODE		" ddRR"
#define RSC_DDR4_RDWR_SCL_CODE		" sgRW"
#define RSC_DDR4_RDWR_SC_CODE		" dgRW"
#define RSC_DDR4_RDWR_SD_CODE		" drRW"
#define RSC_DDR4_RDWR_DD_CODE		" ddRW"
#define RSC_DDR4_WRRD_SCL_CODE		" sgWR"
#define RSC_DDR4_WRRD_SC_CODE		" dgWR"
#define RSC_DDR4_WRRD_SD_CODE		" drWR"
#define RSC_DDR4_WRRD_DD_CODE		" ddWR"
#define RSC_DDR4_WRWR_SCL_CODE		" sgWW"
#define RSC_DDR4_WRWR_SC_CODE		" dgWW"
#define RSC_DDR4_WRWR_SD_CODE		" drWW"
#define RSC_DDR4_WRWR_DD_CODE		" ddWW"
#define RSC_DDR4_CKE_CODE		" CKE "
#define RSC_DDR4_ECC_CODE		"  ECC"

#define RSC_DDR4_ZEN_CL_CODE		"  CL "
#define RSC_DDR4_ZEN_RCD_R_CODE 	" RCDR"
#define RSC_DDR4_ZEN_RCD_W_CODE 	" RCDW"
#define RSC_DDR4_ZEN_RP_CODE		"  RP "
#define RSC_DDR4_ZEN_RAS_CODE		" RAS "
#define RSC_DDR4_ZEN_RC_CODE		"  RC "
#define RSC_DDR4_ZEN_RRD_S_CODE 	" RRDS"
#define RSC_DDR4_ZEN_RRD_L_CODE 	" RRDL"
#define RSC_DDR4_ZEN_FAW_CODE		" FAW "
#define RSC_DDR4_ZEN_WTR_S_CODE 	" WTRS"
#define RSC_DDR4_ZEN_WTR_L_CODE 	" WTRL"
#define RSC_DDR4_ZEN_WR_CODE		"  WR "
#define RSC_DDR4_ZEN_RDRD_SCL_CODE	" clRR"
#define RSC_DDR4_ZEN_WRWR_SCL_CODE	" clWW"
#define RSC_DDR4_ZEN_CWL_CODE		" CWL "
#define RSC_DDR4_ZEN_RTP_CODE		" RTP "
#define RSC_DDR4_ZEN_RDWR_CODE		"RdWr "
#define RSC_DDR4_ZEN_WRRD_CODE		"WrRd "
#define RSC_DDR4_ZEN_WRWR_SC_CODE	"scWW "
#define RSC_DDR4_ZEN_WRWR_SD_CODE	"sdWW "
#define RSC_DDR4_ZEN_WRWR_DD_CODE	"ddWW "
#define RSC_DDR4_ZEN_RDRD_SC_CODE	"scRR "
#define RSC_DDR4_ZEN_RDRD_SD_CODE	"sdRR "
#define RSC_DDR4_ZEN_RDRD_DD_CODE	"ddRR "
#define RSC_DDR4_ZEN_RTR_DLR_CODE	"drRR "
#define RSC_DDR4_ZEN_WTW_DLR_CODE	"drWW "
#define RSC_DDR4_ZEN_WTR_DLR_CODE	"drWR "
#define RSC_DDR4_ZEN_RRD_DLR_CODE	"drRRD"
#define RSC_DDR4_ZEN_REFI_CODE		" REFI"
#define RSC_DDR4_ZEN_RFC1_CODE		" RFC1"
#define RSC_DDR4_ZEN_RFC2_CODE		" RFC2"
#define RSC_DDR4_ZEN_RFC4_CODE		" RFC4"
#define RSC_DDR4_ZEN_RCPB_CODE		" RCPB"
#define RSC_DDR4_ZEN_RPPB_CODE		" RPPB"
#define RSC_DDR4_ZEN_BGS_CODE		"  BGS"
#define RSC_DDR4_ZEN_BGS_ALT_CODE	":Alt "
#define RSC_DDR4_ZEN_BAN_CODE		" Ban "
#define RSC_DDR4_ZEN_RCPAGE_CODE	" Page"
#define RSC_DDR4_ZEN_CKE_CODE		"  CKE"
#define RSC_DDR4_ZEN_CMD_CODE		"  CMD"
#define RSC_DDR4_ZEN_GDM_CODE		"  GDM"
#define RSC_DDR4_ZEN_ECC_CODE		"  ECC"

#define RSC_SYS_REGS_SPACE_CODE 	"    "
#define RSC_SYS_REGS_NA_CODE		"  - "
#define RSC_SYS_REGS_HDR_CPU_CODE	"CPU "
#define RSC_SYS_REG_HDR_FLAGS_CODE	"FLAG"
#define RSC_SYS_REG_HDR_TF_CODE 	" TF "
#define RSC_SYS_REG_HDR_IF_CODE 	" IF "
#define RSC_SYS_REG_HDR_IOPL_CODE	"IOPL"
#define RSC_SYS_REG_HDR_NT_CODE 	" NT "
#define RSC_SYS_REG_HDR_RF_CODE 	" RF "
#define RSC_SYS_REG_HDR_VM_CODE 	" VM "
#define RSC_SYS_REG_HDR_AC_CODE 	" AC "
#define RSC_SYS_REG_HDR_VIF_CODE	" VIF"
#define RSC_SYS_REG_HDR_VIP_CODE	" VIP"
#define RSC_SYS_REG_HDR_ID_CODE 	" ID "
#define RSC_SYS_REG_HDR_CR0_CODE	"CR0:"
#define RSC_SYS_REG_HDR_CR0_PE_CODE	" PE "
#define RSC_SYS_REG_HDR_CR0_MP_CODE	" MP "
#define RSC_SYS_REG_HDR_CR0_EM_CODE	" EM "
#define RSC_SYS_REG_HDR_CR0_TS_CODE	" TS "
#define RSC_SYS_REG_HDR_CR0_ET_CODE	" ET "
#define RSC_SYS_REG_HDR_CR0_NE_CODE	" NE "
#define RSC_SYS_REG_HDR_CR0_WP_CODE	" WP "
#define RSC_SYS_REG_HDR_CR0_AM_CODE	" AM "
#define RSC_SYS_REG_HDR_CR0_NW_CODE	" NW "
#define RSC_SYS_REG_HDR_CR0_CD_CODE	" CD "
#define RSC_SYS_REG_HDR_CR0_PG_CODE	" PG "
#define RSC_SYS_REG_HDR_CR3_CODE	"CR3:"
#define RSC_SYS_REG_HDR_CR3_PWT_CODE	" PWT"
#define RSC_SYS_REG_HDR_CR3_PCD_CODE	" PCD"
#define RSC_SYS_REG_HDR_CR4_CODE	"CR4:"
#define RSC_SYS_REG_HDR_CR4_VME_CODE	" VME"
#define RSC_SYS_REG_HDR_CR4_PVI_CODE	" PVI"
#define RSC_SYS_REG_HDR_CR4_TSD_CODE	" TSD"
#define RSC_SYS_REG_HDR_CR4_DE_CODE	" DE "
#define RSC_SYS_REG_HDR_CR4_PSE_CODE	" PSE"
#define RSC_SYS_REG_HDR_CR4_PAE_CODE	" PAE"
#define RSC_SYS_REG_HDR_CR4_MCE_CODE	" MCE"
#define RSC_SYS_REG_HDR_CR4_PGE_CODE	" PGE"
#define RSC_SYS_REG_HDR_CR4_PCE_CODE	" PCE"
#define RSC_SYS_REG_HDR_CR4_FX_CODE	" FX "
#define RSC_SYS_REG_HDR_CR4_XMM_CODE	"XMM "
#define RSC_SYS_REG_HDR_CR4_UMIP_CODE	"UMIP"
#define RSC_SYS_REG_HDR_CR4_5LP_CODE	" 5LP"
#define RSC_SYS_REG_HDR_CR4_VMX_CODE	" VMX"
#define RSC_SYS_REG_HDR_CR4_SMX_CODE	" SMX"
#define RSC_SYS_REG_HDR_CR4_FS_CODE	" FS "
#define RSC_SYS_REG_HDR_CR4_PCID_CODE	"PCID"
#define RSC_SYS_REG_HDR_CR4_SAV_CODE	" SAV"
#define RSC_SYS_REG_HDR_CR4_KL_CODE	"  KL"
#define RSC_SYS_REG_HDR_CR4_SME_CODE	" SME"
#define RSC_SYS_REG_HDR_CR4_SMA_CODE	" SMA"
#define RSC_SYS_REG_HDR_CR4_PKE_CODE	" PKE"
#define RSC_SYS_REG_HDR_CR4_CET_CODE	" CET"
#define RSC_SYS_REG_HDR_CR4_PKS_CODE	" PKS"
#define RSC_SYS_REG_HDR_CR8_CODE	"CR8:"
#define RSC_SYS_REG_HDR_CR8_TPL_CODE	" TPL"
#define RSC_SYS_REG_HDR_EFCR_CODE	"EFCR"
#define RSC_SYS_REG_HDR_EFCR_LCK_CODE	"LCK "
#define RSC_SYS_REG_HDR_EFCR_VMX_CODE	"VMX^"
#define RSC_SYS_REG_HDR_EFCR_SGX_CODE	"SGX "
#define RSC_SYS_REG_HDR_EFCR_LSE_CODE	"[SEN"
#define RSC_SYS_REG_HDR_EFCR_GSE_CODE	"TER]"
#define RSC_SYS_REG_HDR_EFCR_LSGX_CODE	" [ S"
#define RSC_SYS_REG_HDR_EFCR_GSGX_CODE	"GX ]"
#define RSC_SYS_REG_HDR_EFCR_LMC_CODE	" LMC"
#define RSC_SYS_REG_HDR_EFER_CODE	"EFER"
#define RSC_SYS_REG_HDR_EFER_SCE_CODE	" SCE"
#define RSC_SYS_REG_HDR_EFER_LME_CODE	" LME"
#define RSC_SYS_REG_HDR_EFER_LMA_CODE	" LMA"
#define RSC_SYS_REG_HDR_EFER_NXE_CODE	" NXE"
#define RSC_SYS_REG_HDR_EFER_SVM_CODE	" SVM"

#define RSC_ISA_3DNOW_CODE		" 3DNow!/Ext [%c/%c]"
#define RSC_ISA_ADX_CODE		"          ADX [%c]"
#define RSC_ISA_AES_CODE		"          AES [%c]"
#define RSC_ISA_AVX_CODE		"  AVX/AVX2 [%c/%c] "
#define RSC_ISA_AVX512_F_CODE		" AVX512-F     [%c]"
#define RSC_ISA_AVX512_DQ_CODE		"    AVX512-DQ [%c]"
#define RSC_ISA_AVX512_IFMA_CODE	"  AVX512-IFMA [%c]"
#define RSC_ISA_AVX512_PF_CODE		"   AVX512-PF [%c] "
#define RSC_ISA_AVX512_ER_CODE		" AVX512-ER    [%c]"
#define RSC_ISA_AVX512_CD_CODE		"    AVX512-CD [%c]"
#define RSC_ISA_AVX512_BW_CODE		"    AVX512-BW [%c]"
#define RSC_ISA_AVX512_VL_CODE		"   AVX512-VL [%c] "
#define RSC_ISA_AVX512_VBMI_CODE	" AVX512-VBMI  [%c]"
#define RSC_ISA_AVX512_VBMI2_CODE	" AVX512-VBMI2 [%c]"
#define RSC_ISA_AVX512_VNMI_CODE	"  AVX512-VNMI [%c]"
#define RSC_ISA_AVX512_ALG_CODE 	"  AVX512-ALG [%c] "
#define RSC_ISA_AVX512_VPOP_CODE	" AVX512-VPOP  [%c]"
#define RSC_ISA_AVX512_VNNIW_CODE	" AVX512-VNNIW [%c]"
#define RSC_ISA_AVX512_FMAPS_CODE	" AVX512-FMAPS [%c]"
#define RSC_ISA_AVX512_VP2I_CODE	" AVX512-VP2I [%c] "
#define RSC_ISA_AVX512_BF16_CODE	" AVX512-BF16  [%c]"
#define RSC_ISA_BMI_CODE		"  BMI1/BMI2 [%c/%c]"
#define RSC_ISA_CLWB_CODE		"         CLWB [%c]"
#define RSC_ISA_CLFLUSH_CODE		" CLFLUSH/O [%c/%c] "
#define RSC_ISA_AC_FLAG_CODE		" CLAC-STAC    [%c]"
#define RSC_ISA_CMOV_CODE		"         CMOV [%c]"
#define RSC_ISA_XCHG8B_CODE		"    CMPXCHG8B [%c]"
#define RSC_ISA_XCHG16B_CODE		"  CMPXCHG16B [%c] "
#define RSC_ISA_F16C_CODE		" F16C         [%c]"
#define RSC_ISA_FPU_CODE		"          FPU [%c]"
#define RSC_ISA_FXSR_CODE		"         FXSR [%c]"
#define RSC_ISA_LSHF_CODE		"   LAHF-SAHF [%c] "
#define RSC_ISA_MMX_CODE		" MMX/Ext    [%c/%c]"
#define RSC_ISA_MWAITX_CODE		" MON/MWAITX [%c/%c]"
#define RSC_ISA_MOVBE_CODE		"        MOVBE [%c]"
#define RSC_ISA_PCLMULDQ_CODE		"   PCLMULQDQ [%c] "
#define RSC_ISA_POPCNT_CODE		" POPCNT       [%c]"
#define RSC_ISA_RDRAND_CODE		"       RDRAND [%c]"
#define RSC_ISA_RDSEED_CODE		"       RDSEED [%c]"
#define RSC_ISA_RDTSCP_CODE		"      RDTSCP [%c] "
#define RSC_ISA_SEP_CODE		" SEP          [%c]"
#define RSC_ISA_SHA_CODE		"          SHA [%c]"
#define RSC_ISA_SSE_CODE		"          SSE [%c]"
#define RSC_ISA_SSE2_CODE		"        SSE2 [%c] "
#define RSC_ISA_SSE3_CODE		" SSE3         [%c]"
#define RSC_ISA_SSSE3_CODE		"        SSSE3 [%c]"
#define RSC_ISA_SSE4_1_CODE		"  SSE4.1/4A [%c/%c]"
#define RSC_ISA_SSE4_2_CODE		"      SSE4.2 [%c] "
#define RSC_ISA_SERIALIZE_CODE		" SERIALIZE    [%c]"
#define RSC_ISA_SYSCALL_CODE		"      SYSCALL [%c]"
#define RSC_ISA_RDPID_FMT1_CODE 	"        RDPID [%c]"
#define RSC_ISA_RDPID_FMT2_CODE 	"       RDPID [%c] "
#define RSC_ISA_UMIP_CODE		"        UMIP [%c] "
#define RSC_ISA_SGX_CODE		"          SGX [%c]"
