@article{liang,
	author = {Ma, Liang and Lavagno, Luciano and Lazarescu, Mihai and Arif,
		Arslan},
	year = {2017},
	month = {09},
	pages = {1-1},
	title = {Acceleration by Inline Cache for Memory-Intensive Algorithms
		on FPGA via High-Level Synthesis},
	volume = {PP},
	journal = {IEEE Access},
	doi = {10.1109/ACCESS.2017.2750923}
}

@manual{vitisug211,
	author = {{Xilinx Inc.}},
	year = {2021},
	month = {08},
	title = {Vitis High-Level Synthesis User Guide},
	url = {https://www.xilinx.com/support/documentation/sw_manuals/xilinx2021_1/ug1399-vitis-hls.pdf}
}

