

================================================================
== Synthesis Summary Report of 'top_module'
================================================================
+ General Information: 
    * Date:           Wed Apr 17 15:10:00 2024
    * Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
    * Project:        denem7
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvf1517-3-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------+------+------+---------+--------+----------+---------+------+----------+------+----+------------+------------+-----+
    |    Modules    | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |            |            |     |
    |    & Loops    | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF     |     LUT    | URAM|
    +---------------+------+------+---------+--------+----------+---------+------+----------+------+----+------------+------------+-----+
    |+ top_module   |     -|  0.57|        0|   0.000|         -|        1|     -|        no|     -|   -|  1025 (~0%)|   5645 (2%)|    -|
    | + hart        |     -|  3.20|        0|   0.000|         -|        0|     -|        no|     -|   -|           -|  1605 (~0%)|    -|
    |  + OP_AL_32I  |     -|  5.40|        0|   0.000|         -|        0|     -|        no|     -|   -|           -|   926 (~0%)|    -|
    | + hart        |     -|  3.20|        0|   0.000|         -|        0|     -|        no|     -|   -|           -|  1605 (~0%)|    -|
    |  + OP_AL_32I  |     -|  5.40|        0|   0.000|         -|        0|     -|        no|     -|   -|           -|   926 (~0%)|    -|
    +---------------+------+------+---------+--------+----------+---------+------+----------+------+----+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+------------+---------+-----------+----------+
| Port       | Mode    | Direction | Bitwidth |
+------------+---------+-----------+----------+
| ap_return  |         | out       | 32       |
| current_pc | ap_none | in        | 32       |
| inst1      | ap_none | in        | 32       |
| inst2      | ap_none | in        | 32       |
+------------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+-------------+
| Argument   | Direction | Datatype    |
+------------+-----------+-------------+
| inst1      | in        | ap_int<32>  |
| inst2      | in        | ap_int<32>  |
| current_pc | in        | ap_uint<32> |
| return     | out       | ap_uint<32> |
+------------+-----------+-------------+

* SW-to-HW Mapping
+------------+--------------+---------+
| Argument   | HW Interface | HW Type |
+------------+--------------+---------+
| inst1      | inst1        | port    |
| inst2      | inst2        | port    |
| current_pc | current_pc   | port    |
| return     | ap_return    | port    |
+------------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                 | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+--------------------------------------+-----+--------+------------+-----+--------+---------+
| + top_module                         | 0   |        |            |     |        |         |
|   second_pc_fu_20156_p2              |     |        | second_pc  | add | fabric | 0       |
|  + hart (hart_ret4_hart_fu_20063)    | 0   |        |            |     |        |         |
|    grp_fu_200_p2                     |     |        | add_ln80_2 | add | fabric | 0       |
|    add_ln86_5_fu_405_p2              |     |        | add_ln86_5 | add | fabric | 0       |
|    grp_fu_200_p2                     |     |        | add_ln80_1 | add | fabric | 0       |
|    add_ln86_4_fu_433_p2              |     |        | add_ln86_4 | add | fabric | 0       |
|    add_ln80_fu_440_p2                |     |        | add_ln80   | add | fabric | 0       |
|    grp_fu_200_p2                     |     |        | add_ln86_3 | add | fabric | 0       |
|    grp_fu_200_p2                     |     |        | add_ln86_2 | add | fabric | 0       |
|    add_ln86_6_fu_601_p2              |     |        | add_ln86_6 | add | fabric | 0       |
|    grp_fu_200_p2                     |     |        | add_ln86_1 | add | fabric | 0       |
|    grp_fu_200_p2                     |     |        | add_ln86   | add | fabric | 0       |
|   + OP_AL_32I (grp_OP_AL_32I_fu_187) | 0   |        |            |     |        |         |
|     grp_fu_231_p2                    |     |        | rd_val_1   | add | fabric | 0       |
|     rd_val_16_fu_345_p2              |     |        | rd_val_16  | sub | fabric | 0       |
|     grp_fu_231_p2                    |     |        | rd_val_9   | add | fabric | 0       |
|  + hart (hart_ret_hart_fu_20073)     | 0   |        |            |     |        |         |
|    grp_fu_200_p2                     |     |        | add_ln80_2 | add | fabric | 0       |
|    add_ln86_5_fu_405_p2              |     |        | add_ln86_5 | add | fabric | 0       |
|    grp_fu_200_p2                     |     |        | add_ln80_1 | add | fabric | 0       |
|    add_ln86_4_fu_433_p2              |     |        | add_ln86_4 | add | fabric | 0       |
|    add_ln80_fu_440_p2                |     |        | add_ln80   | add | fabric | 0       |
|    grp_fu_200_p2                     |     |        | add_ln86_3 | add | fabric | 0       |
|    grp_fu_200_p2                     |     |        | add_ln86_2 | add | fabric | 0       |
|    add_ln86_6_fu_601_p2              |     |        | add_ln86_6 | add | fabric | 0       |
|    grp_fu_200_p2                     |     |        | add_ln86_1 | add | fabric | 0       |
|    grp_fu_200_p2                     |     |        | add_ln86   | add | fabric | 0       |
|   + OP_AL_32I (grp_OP_AL_32I_fu_187) | 0   |        |            |     |        |         |
|     grp_fu_231_p2                    |     |        | rd_val_1   | add | fabric | 0       |
|     rd_val_16_fu_345_p2              |     |        | rd_val_16  | sub | fabric | 0       |
|     grp_fu_231_p2                    |     |        | rd_val_9   | add | fabric | 0       |
+--------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------+-------------------------------------+
| Type            | Options                   | Location                            |
+-----------------+---------------------------+-------------------------------------+
| inline          | OFF                       | top_module.cpp:10 in top_module     |
| array_partition | variable=rf type=complete | top_module.cpp:21 in top_module, rf |
+-----------------+---------------------------+-------------------------------------+


