{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "system_FIFO_To_DataMover_1_0",
    "cell_name": "FIFO_To_DataMover_1",
    "component_reference": "xilinx.com:user:FIFO_To_DataMover:1.0",
    "ip_revision": "48",
    "gen_directory": "../../../../../../rf27dr_adda_vivado.gen/sources_1/bd/system/ip/system_FIFO_To_DataMover_1_0",
    "parameters": {
      "component_parameters": {
        "TDATA_WIDTH": [ { "value": "256", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "FIFO_RESET_CNT": [ { "value": "20", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "Component_Name": [ { "value": "system_FIFO_To_DataMover_1_0", "resolve_type": "user", "usage": "all" } ],
        "MAX_SINGLE_BURST": [ { "value": "255", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ]
      },
      "model_parameters": {
        "TDATA_WIDTH": [ { "value": "256", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "FIFO_RESET_CNT": [ { "value": "20", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "MAX_SINGLE_BURST": [ { "value": "255", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynquplusRFSOC" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xczu27dr" } ],
        "PACKAGE": [ { "value": "ffve1156" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "I" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "48" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../rf27dr_adda_vivado.gen/sources_1/bd/system/ip/system_FIFO_To_DataMover_1_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2022.2" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "i_clk": [ { "direction": "in" } ],
        "i_rstn": [ { "direction": "in" } ],
        "AXI_Trans_Start": [ { "direction": "in" } ],
        "FS_Number": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "AXI_Trans_Addr": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "fifo_empty": [ { "direction": "in", "driver_value": "1" } ],
        "fifo_dout": [ { "direction": "in", "size_left": "255", "size_right": "0" } ],
        "fifo_rd_en": [ { "direction": "out" } ],
        "fifo_rd_clk": [ { "direction": "out" } ],
        "fifo_rst": [ { "direction": "out" } ],
        "m_axis_s2mm_tdata": [ { "direction": "out", "size_left": "255", "size_right": "0" } ],
        "m_axis_s2mm_tkeep": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "m_axis_s2mm_tlast": [ { "direction": "out" } ],
        "m_axis_s2mm_tready": [ { "direction": "in", "driver_value": "1" } ],
        "m_axis_s2mm_tvalid": [ { "direction": "out" } ],
        "m_axis_s2mm_cmd_tdata": [ { "direction": "out", "size_left": "71", "size_right": "0" } ],
        "m_axis_s2mm_cmd_tready": [ { "direction": "in", "driver_value": "1" } ],
        "m_axis_s2mm_cmd_tvalid": [ { "direction": "out" } ]
      },
      "interfaces": {
        "M_AXIS_S2MM": {
          "vlnv": "xilinx.com:interface:axis:1.0",
          "abstraction_type": "xilinx.com:interface:axis_rtl:1.0",
          "mode": "master",
          "parameters": {
            "TDATA_NUM_BYTES": [ { "value": "32", "value_src": "auto", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TDEST_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TID_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TREADY": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TSTRB": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TKEEP": [ { "value": "1", "value_src": "auto", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TLAST": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "307200000", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "/clk_wiz_0_clk_out1", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "LAYERED_METADATA": [ { "value": "undef", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "TDATA": [ { "physical_name": "m_axis_s2mm_tdata" } ],
            "TKEEP": [ { "physical_name": "m_axis_s2mm_tkeep" } ],
            "TLAST": [ { "physical_name": "m_axis_s2mm_tlast" } ],
            "TVALID": [ { "physical_name": "m_axis_s2mm_tvalid" } ],
            "TREADY": [ { "physical_name": "m_axis_s2mm_tready" } ]
          }
        },
        "M_AXIS_S2MM_CMD": {
          "vlnv": "xilinx.com:interface:axis:1.0",
          "abstraction_type": "xilinx.com:interface:axis_rtl:1.0",
          "mode": "master",
          "parameters": {
            "TDATA_NUM_BYTES": [ { "value": "9", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TDEST_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TID_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TREADY": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TSTRB": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TKEEP": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TLAST": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "307200000", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "/clk_wiz_0_clk_out1", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "LAYERED_METADATA": [ { "value": "undef", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "TDATA": [ { "physical_name": "m_axis_s2mm_cmd_tdata" } ],
            "TVALID": [ { "physical_name": "m_axis_s2mm_cmd_tvalid" } ],
            "TREADY": [ { "physical_name": "m_axis_s2mm_cmd_tready" } ]
          }
        },
        "fifo_rst": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "master",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "fifo_rst" } ]
          }
        },
        "i_rstn": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "i_rstn" } ]
          }
        },
        "fifo_rd_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "FIFO_READ", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "system_FIFO_To_DataMover_1_0_fifo_rd_clk", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "fifo_rd_clk" } ]
          }
        },
        "i_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_RESET": [ { "value": "i_rstn", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "ASSOCIATED_BUSIF": [ { "value": "M_AXIS_S2MM:M_AXIS_S2MM_CMD", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "307200000", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "/clk_wiz_0_clk_out1", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "i_clk" } ]
          }
        },
        "FIFO_READ": {
          "vlnv": "xilinx.com:interface:fifo_read:1.0",
          "abstraction_type": "xilinx.com:interface:fifo_read_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "RD_DATA": [ { "physical_name": "fifo_dout" } ],
            "RD_EN": [ { "physical_name": "fifo_rd_en" } ],
            "EMPTY": [ { "physical_name": "fifo_empty" } ]
          }
        }
      }
    }
  }
}