#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Oct 30 23:23:05 2018
# Process ID: 10996
# Current directory: C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5528 C:\Users\jsk\Desktop\matrix-multiplication-using-systolic-arrays\floatingPointMult\floatingPointMult.xpr
# Log file: C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/vivado.log
# Journal file: C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilink/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 847.066 ; gain = 100.273
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/RCA.v]
launch_runs synth_1 -jobs 2
[Tue Oct 30 23:24:08 2018] Launched synth_1...
Run output will be captured here: C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floatingPntMult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floatingPntMult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilink/projects/PROJECT/PROJECT.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilink/projects/PROJECT/PROJECT.srcs/sources_1/new/nBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nBitMult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/floatingPntMult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floatingPntMult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/xilink/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 40d0c251f5ba458089941aac8294406e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floatingPntMult_behav xil_defaultlib.floatingPntMult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port p [C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/floatingPntMult.v:19]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/floatingPntMult.v:20]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port a [C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/floatingPntMult.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.nBitMult
Compiling module xil_defaultlib.fullAdder
Compiling module xil_defaultlib.floatingPntMult
Compiling module xil_defaultlib.glbl
Built simulation snapshot floatingPntMult_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim/xsim.dir/floatingPntMult_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 30 23:24:55 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 890.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floatingPntMult_behav -key {Behavioral:sim_1:Functional:floatingPntMult} -tclbatch {floatingPntMult.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floatingPntMult.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floatingPntMult_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 906.809 ; gain = 16.688
run 10 us
add_force {/floatingPntMult/a} -radix bin {00110000 0ns}
add_force {/floatingPntMult/b} -radix bin {01001000 0ns}
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.runs/synth_1

launch_runs synth_1 -jobs 2
[Tue Oct 30 23:27:27 2018] Launched synth_1...
Run output will be captured here: C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floatingPntMult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floatingPntMult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilink/projects/PROJECT/PROJECT.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilink/projects/PROJECT/PROJECT.srcs/sources_1/new/nBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nBitMult
ERROR: [VRFC 10-1241] port clk is not defined [E:/xilink/projects/PROJECT/PROJECT.srcs/sources_1/new/nBitMultiplier.v:6]
ERROR: [VRFC 10-2787] module nBitMult ignored due to previous errors [E:/xilink/projects/PROJECT/PROJECT.srcs/sources_1/new/nBitMultiplier.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Oct 30 23:29:07 2018] Launched synth_1...
Run output will be captured here: C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floatingPntMult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floatingPntMult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilink/projects/PROJECT/PROJECT.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilink/projects/PROJECT/PROJECT.srcs/sources_1/new/nBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nBitMult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/floatingPntMult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floatingPntMult
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/xilink/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 40d0c251f5ba458089941aac8294406e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floatingPntMult_behav xil_defaultlib.floatingPntMult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port p [C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/floatingPntMult.v:20]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/floatingPntMult.v:21]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port a [C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/floatingPntMult.v:22]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.nBitMult
Compiling module xil_defaultlib.fullAdder
Compiling module xil_defaultlib.floatingPntMult
Compiling module xil_defaultlib.glbl
Built simulation snapshot floatingPntMult_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floatingPntMult_behav -key {Behavioral:sim_1:Functional:floatingPntMult} -tclbatch {floatingPntMult.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floatingPntMult.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floatingPntMult_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 927.262 ; gain = 0.000
add_force {/floatingPntMult/a} -radix bin {01001000 0ns}
add_force {/floatingPntMult/b} -radix bin {00010000 0ns}
run 10 us
add_force {/floatingPntMult/b} -radix bin {00110000 0ns}
run 10 us
run 10 us
run 10 us
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.runs/synth_1

launch_runs synth_1 -jobs 2
[Tue Oct 30 23:34:48 2018] Launched synth_1...
Run output will be captured here: C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floatingPntMult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floatingPntMult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilink/projects/PROJECT/PROJECT.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilink/projects/PROJECT/PROJECT.srcs/sources_1/new/nBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nBitMult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/floatingPntMult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floatingPntMult
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/xilink/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 40d0c251f5ba458089941aac8294406e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floatingPntMult_behav xil_defaultlib.floatingPntMult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/floatingPntMult.v:21]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port a [C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/floatingPntMult.v:22]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.nBitMult
Compiling module xil_defaultlib.fullAdder
Compiling module xil_defaultlib.floatingPntMult
Compiling module xil_defaultlib.glbl
Built simulation snapshot floatingPntMult_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floatingPntMult_behav -key {Behavioral:sim_1:Functional:floatingPntMult} -tclbatch {floatingPntMult.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floatingPntMult.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floatingPntMult_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 948.340 ; gain = 0.000
add_force {/floatingPntMult/a} -radix bin {00110000 0ns}
add_force {/floatingPntMult/b} -radix bin {01001000 0ns}
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.runs/synth_1

launch_runs synth_1 -jobs 2
[Tue Oct 30 23:37:46 2018] Launched synth_1...
Run output will be captured here: C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floatingPntMult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floatingPntMult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilink/projects/PROJECT/PROJECT.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilink/projects/PROJECT/PROJECT.srcs/sources_1/new/nBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nBitMult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/floatingPntMult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floatingPntMult
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/xilink/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 40d0c251f5ba458089941aac8294406e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floatingPntMult_behav xil_defaultlib.floatingPntMult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/floatingPntMult.v:21]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port a [C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/floatingPntMult.v:22]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.nBitMult
Compiling module xil_defaultlib.fullAdder
Compiling module xil_defaultlib.floatingPntMult
Compiling module xil_defaultlib.glbl
Built simulation snapshot floatingPntMult_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floatingPntMult_behav -key {Behavioral:sim_1:Functional:floatingPntMult} -tclbatch {floatingPntMult.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floatingPntMult.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floatingPntMult_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 948.340 ; gain = 0.000
add_force {/floatingPntMult/clk} -radix hex {1 10ns} {0 60000ps} -repeat_every 100000ps
add_force {/floatingPntMult/a} -radix bin {00110000 0ns}
add_force {/floatingPntMult/b} -radix bin {01001000 0ns}
run 10 us
set_property is_enabled true [get_files  C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/RCA.v]
update_compile_order -fileset sources_1
file mkdir C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/constrs_1
add_files -fileset constrs_1 -norecurse C:/Users/jsk/Downloads/demo_codes/Basys3_Master.xdc
set_property top RCA [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/jsk/Downloads/demo_codes/Seg_7_Display.v
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.runs/synth_1

launch_runs synth_1 -jobs 2
[Tue Oct 30 23:49:43 2018] Launched synth_1...
Run output will be captured here: C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RCA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RCA_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsk/Downloads/demo_codes/Seg_7_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7decimal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/floatingPntMult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floatingPntMult
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilink/projects/PROJECT/PROJECT.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilink/projects/PROJECT/PROJECT.srcs/sources_1/new/nBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nBitMult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-2458] undeclared symbol p, assumed default net type wire [C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/RCA.v:12]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/xilink/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 40d0c251f5ba458089941aac8294406e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RCA_behav xil_defaultlib.RCA xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/floatingPntMult.v:21]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port a [C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/floatingPntMult.v:22]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port x [C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/RCA.v:12]
ERROR: [VRFC 10-851] illegal output port connection to dp [C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/RCA.v:12]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.runs/synth_1

launch_runs synth_1 -jobs 2
[Tue Oct 30 23:51:48 2018] Launched synth_1...
Run output will be captured here: C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RCA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RCA_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-2458] undeclared symbol p, assumed default net type wire [C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/RCA.v:12]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/xilink/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 40d0c251f5ba458089941aac8294406e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RCA_behav xil_defaultlib.RCA xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/floatingPntMult.v:21]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port a [C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/floatingPntMult.v:22]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port x [C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/RCA.v:12]
ERROR: [VRFC 10-851] illegal output port connection to dp [C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/RCA.v:12]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs impl_1 -jobs 2
[Tue Oct 30 23:53:40 2018] Launched impl_1...
Run output will be captured here: C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Oct 30 23:55:40 2018] Launched impl_1...
Run output will be captured here: C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 969.738 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A77DA
set_property PROGRAM.FILE {C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.runs/impl_1/RCA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.runs/synth_1

launch_runs synth_1 -jobs 2
[Tue Oct 30 23:58:20 2018] Launched synth_1...
Run output will be captured here: C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Oct 31 00:00:10 2018] Launched impl_1...
Run output will be captured here: C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Oct 31 00:02:45 2018] Launched synth_1...
Run output will be captured here: C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.runs/synth_1/runme.log
[Wed Oct 31 00:02:45 2018] Launched impl_1...
Run output will be captured here: C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.runs/impl_1/RCA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property is_enabled false [get_files  C:/Users/jsk/Downloads/demo_codes/Seg_7_Display.v]
set_property is_enabled false [get_files  C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/RCA.v]
set_property is_enabled false [get_files  C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/floatingPntMult.v]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/floatingPntMult.v]
update_compile_order -fileset sources_1
set_property top floatingPntMult [current_fileset]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/jsk/Downloads/demo_codes/Basys3_Master.xdc]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Oct 31 00:11:37 2018] Launched synth_1...
Run output will be captured here: C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floatingPntMult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floatingPntMult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilink/projects/PROJECT/PROJECT.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilink/projects/PROJECT/PROJECT.srcs/sources_1/new/nBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nBitMult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/floatingPntMult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floatingPntMult
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/xilink/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 40d0c251f5ba458089941aac8294406e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floatingPntMult_behav xil_defaultlib.floatingPntMult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/floatingPntMult.v:21]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port a [C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/floatingPntMult.v:22]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.nBitMult
Compiling module xil_defaultlib.fullAdder
Compiling module xil_defaultlib.floatingPntMult
Compiling module xil_defaultlib.glbl
Built simulation snapshot floatingPntMult_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floatingPntMult_behav -key {Behavioral:sim_1:Functional:floatingPntMult} -tclbatch {floatingPntMult.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floatingPntMult.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floatingPntMult_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1642.852 ; gain = 0.000
add_force {/floatingPntMult/clk} -radix hex {1 10ns} {0 60000ps} -repeat_every 100000ps
add_force {/floatingPntMult/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/floatingPntMult/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/floatingPntMult/a} -radix hex {00110000 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '00110000': Object size 8 does not match size of given value 00110000.
add_force {/floatingPntMult/a} -radix bin {00110000 0ns}
add_force {/floatingPntMult/b} -radix bin {01001000 0ns}
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Oct 31 00:14:42 2018] Launched synth_1...
Run output will be captured here: C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floatingPntMult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floatingPntMult_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:03:02 . Memory (MB): peak = 1645.227 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:03:02 . Memory (MB): peak = 1645.227 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floatingPntMult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floatingPntMult_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:02:32 . Memory (MB): peak = 1645.227 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:02:32 . Memory (MB): peak = 1645.227 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Oct 31 00:21:07 2018] Launched synth_1...
Run output will be captured here: C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floatingPntMult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floatingPntMult_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:18 . Memory (MB): peak = 1645.227 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:18 . Memory (MB): peak = 1645.227 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floatingPntMult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsk/Desktop/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floatingPntMult_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:02:58 . Memory (MB): peak = 1645.227 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:02:58 . Memory (MB): peak = 1645.227 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 31 00:26:48 2018...
