<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="oled.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="oled.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="oled.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="oled.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="oled.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="oled.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="oled.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="oled.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="oled.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="oled.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="oled.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="oled.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="oled.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="oled.ptwx"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="oled.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="oled.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="oled.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="oled.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="oled.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="oled.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="oled.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="oled.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="oled.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="oled.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="oled_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="oled_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="oled_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="oled_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="oled_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="oled_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="oled_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="oled_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="oled_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="oled_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="oled_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="oled_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="oled_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="oled_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="oled_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="user_logic.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="user_logic.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="user_logic.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="user_logic.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="user_logic.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1374571936" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1374571936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1374571936" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4568890675630778882" xil_pn:start_ts="1374571936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1374571936" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3241010229563070761" xil_pn:start_ts="1374571936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1374571936" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1374571936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1374571936" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5838671031217090938" xil_pn:start_ts="1374571936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1374571936" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8962985228163542118" xil_pn:start_ts="1374571936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1374571936" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5544955346843477281" xil_pn:start_ts="1374571936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1374580382" xil_pn:in_ck="-5496736453600817342" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="8654118388153996967" xil_pn:start_ts="1374580369">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="oled.lso"/>
      <outfile xil_pn:name="oled.ngc"/>
      <outfile xil_pn:name="oled.ngr"/>
      <outfile xil_pn:name="oled.prj"/>
      <outfile xil_pn:name="oled.stx"/>
      <outfile xil_pn:name="oled.syr"/>
      <outfile xil_pn:name="oled.xst"/>
      <outfile xil_pn:name="oled_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1374572046" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3719145842309502757" xil_pn:start_ts="1374572046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1374580392" xil_pn:in_ck="4874198754282" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2254492361066094693" xil_pn:start_ts="1374580382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="oled.bld"/>
      <outfile xil_pn:name="oled.ngd"/>
      <outfile xil_pn:name="oled_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1374580459" xil_pn:in_ck="4874198754283" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="6343818628637911857" xil_pn:start_ts="1374580392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="oled.pcf"/>
      <outfile xil_pn:name="oled_map.map"/>
      <outfile xil_pn:name="oled_map.mrp"/>
      <outfile xil_pn:name="oled_map.ncd"/>
      <outfile xil_pn:name="oled_map.ngm"/>
      <outfile xil_pn:name="oled_map.xrpt"/>
      <outfile xil_pn:name="oled_summary.xml"/>
      <outfile xil_pn:name="oled_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1374580501" xil_pn:in_ck="5780416747671482500" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="378965794422880756" xil_pn:start_ts="1374580459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="oled.ncd"/>
      <outfile xil_pn:name="oled.pad"/>
      <outfile xil_pn:name="oled.par"/>
      <outfile xil_pn:name="oled.ptwx"/>
      <outfile xil_pn:name="oled.unroutes"/>
      <outfile xil_pn:name="oled.xpi"/>
      <outfile xil_pn:name="oled_pad.csv"/>
      <outfile xil_pn:name="oled_pad.txt"/>
      <outfile xil_pn:name="oled_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1374580514" xil_pn:in_ck="4874198754151" xil_pn:name="TRANEXT_bitFile_zynq" xil_pn:prop_ck="-8808622799194500101" xil_pn:start_ts="1374580501">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="oled.bgn"/>
      <outfile xil_pn:name="oled.ut"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1374580501" xil_pn:in_ck="4874198754151" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1374580483">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="oled.twr"/>
      <outfile xil_pn:name="oled.twx"/>
    </transform>
  </transforms>

</generated_project>
