Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct 29 13:47:28 2024
| Host         : Jeans running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_control_sets_placed.rpt
| Design       : system
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   202 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |    28 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           28 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           13 |
| Yes          | No                    | No                     |              24 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+-------------------------------------+--------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                 |            Enable Signal            |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------+-------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  tdmClkDivider/genblk1[10].fDiv/clkDiv_reg_0 |                                     |                                      |                1 |              1 |         1.00 |
|  tdmClkDivider/genblk1[3].fDiv/clkDiv_reg_0  |                                     |                                      |                1 |              1 |         1.00 |
|  tdmClkDivider/genblk1[4].fDiv/clkDiv_reg_0  |                                     |                                      |                1 |              1 |         1.00 |
|  tdmClkDivider/genblk1[0].fDiv/clkDiv_reg_0  |                                     |                                      |                1 |              1 |         1.00 |
|  baudrateClk_BUFG                            | uart/transmitter/signal_out_i_2_n_0 | uart/transmitter/signal_out0         |                1 |              1 |         1.00 |
|  tdmClkDivider/genblk1[2].fDiv/clkDiv_reg_0  |                                     |                                      |                1 |              1 |         1.00 |
|  tdmClkDivider/genblk1[7].fDiv/clkDiv_reg_0  |                                     |                                      |                1 |              1 |         1.00 |
|  tdmClkDivider/genblk1[8].fDiv/clkDiv_reg_0  |                                     |                                      |                1 |              1 |         1.00 |
|  tdmClkDivider/genblk1[9].fDiv/clkDiv_reg_0  |                                     |                                      |                1 |              1 |         1.00 |
|  tdmClkDivider/genblk1[11].fDiv/clkDiv_reg_0 |                                     |                                      |                1 |              1 |         1.00 |
|  tdmClkDivider/genblk1[6].fDiv/clkDiv_reg_0  |                                     |                                      |                1 |              1 |         1.00 |
|  tdmClkDivider/genblk1[5].fDiv/clkDiv_reg_0  |                                     |                                      |                1 |              1 |         1.00 |
|  tdmClkDivider/genblk1[16].fDiv/clkDiv_reg_0 |                                     |                                      |                1 |              1 |         1.00 |
|  tdmClkDivider/genblk1[14].fDiv/clkDiv_reg_0 |                                     |                                      |                1 |              1 |         1.00 |
|  tdmClkDivider/genblk1[15].fDiv/clkDiv_reg_0 |                                     |                                      |                1 |              1 |         1.00 |
|  tdmClkDivider/genblk1[13].fDiv/clkDiv_reg_0 |                                     |                                      |                1 |              1 |         1.00 |
|  tdmClkDivider/genblk1[12].fDiv/clkDiv_reg_0 |                                     |                                      |                1 |              1 |         1.00 |
|  tdmClkDivider/genblk1[17].fDiv/clkDiv_reg_0 |                                     |                                      |                1 |              1 |         1.00 |
|  tdmClkDivider/genblk1[1].fDiv/clkDiv_reg_0  |                                     |                                      |                1 |              1 |         1.00 |
|  baudrateClk_BUFG                            | uart/receiver/data_out[0]           |                                      |                1 |              1 |         1.00 |
|  baudrateClk_BUFG                            | uart/receiver/data_out[3]           |                                      |                1 |              1 |         1.00 |
|  baudrateClk_BUFG                            | uart/receiver/data_out[1]           |                                      |                1 |              1 |         1.00 |
|  baudrateClk_BUFG                            | uart/receiver/data_out[7]           |                                      |                1 |              1 |         1.00 |
|  baudrateClk_BUFG                            | uart/receiver/data_out[6]           |                                      |                1 |              1 |         1.00 |
|  baudrateClk_BUFG                            | uart/receiver/data_out[4]           |                                      |                1 |              1 |         1.00 |
|  baudrateClk_BUFG                            | uart/receiver/data_out[2]           |                                      |                1 |              1 |         1.00 |
|  baudrateClk_BUFG                            | uart/receiver/data_out[5]           |                                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                               |                                     |                                      |                2 |              2 |         1.00 |
|  baudrateClk_BUFG                            |                                     |                                      |                4 |              7 |         1.75 |
|  baudrateClk_BUFG                            |                                     | uart/receiver/count[7]_i_1_n_0       |                3 |              8 |         2.67 |
|  baudrateClk_BUFG                            |                                     | uart/transmitter/count[7]_i_1__0_n_0 |                2 |              8 |         4.00 |
|  baudrateClk_BUFG                            | uart/receiver/E[0]                  |                                      |                3 |              8 |         2.67 |
|  baudrateClk_BUFG                            | uart/transmitter/data[7]_i_1_n_0    |                                      |                3 |              8 |         2.67 |
|  tdmClkDivider/fdivTarget/CLK                |                                     |                                      |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                               |                                     | uart/baudrateClockDivider/clear      |                8 |             32 |         4.00 |
+----------------------------------------------+-------------------------------------+--------------------------------------+------------------+----------------+--------------+


