# compile vhdl design source files
vhdl xil_defaultlib  "../../../clk_wiz_0_clk_wiz.vhd"
vhdl xil_defaultlib  "../../../clk_wiz_0.vhd"
vhdl xil_defaultlib  "../../../Vga_control.vhd"
vhdl xil_defaultlib  "../../../Top.vhd"
vhdl xil_defaultlib  "../../../Visualisatie.srcs/sim_1/new/Vga_TB.vhd"

# Do not sort compile order
nosort
