Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Dec 18 23:41:48 2021
| Host         : AfteRRaIN-acer running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file calculator_control_sets_placed.rpt
| Design       : calculator
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              81 |           48 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             155 |           47 |
| Yes          | No                    | No                     |              20 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               2 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal        |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------+----------------------------------+------------------+----------------+--------------+
|  baud_BUFG     | receiver/send_counter       | receiver/send_counter_reg_3_sn_1 |                1 |              1 |         1.00 |
|  baud_BUFG     | transmitter/bit_out_i_2_n_0 | transmitter/bit_out_i_1_n_0      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                             |                                  |                1 |              1 |         1.00 |
|  done_BUFG     |                             |                                  |                3 |              3 |         1.00 |
|  baud_BUFG     | receiver/send_counter       |                                  |                2 |              4 |         2.00 |
|  baud_BUFG     |                             | receiver/count[7]_i_1_n_0        |                3 |              8 |         2.67 |
|  baud_BUFG     |                             | transmitter/count[7]_i_1__0_n_0  |                3 |              8 |         2.67 |
|  baud_BUFG     | receiver/pulse1/E[0]        |                                  |                5 |              8 |         1.60 |
|  baud_BUFG     | transmitter/temp[7]_i_1_n_0 |                                  |                2 |              8 |         4.00 |
|  baud_BUFG     |                             |                                  |                9 |             27 |         3.00 |
|  baud_BUFG     |                             | n1/j0_carry__2_n_0               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                             | br_gen/clear                     |                8 |             32 |         4.00 |
| ~calReady_BUFG |                             |                                  |               35 |             50 |         1.43 |
|  done_BUFG     |                             | c1/overflow                      |               25 |             75 |         3.00 |
+----------------+-----------------------------+----------------------------------+------------------+----------------+--------------+


