// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "09/05/2019 16:21:22"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module digital_clock (
	clk,
	rst_n,
	sel,
	seg);
input 	clk;
input 	rst_n;
output 	[2:0] sel;
output 	[7:0] seg;

// Design Ports Information
// sel[0]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel[1]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel[2]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[0]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[1]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[2]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[3]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[4]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[5]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[6]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[7]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("digital_clock_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ;
wire \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ;
wire \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ;
wire \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ;
wire \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ;
wire \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ;
wire \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \clock_control_dut|Add2~2_combout ;
wire \clock_control_dut|Add1~0_combout ;
wire \clock_control_dut|Add1~2_combout ;
wire \clock_control_dut|Add1~10_combout ;
wire \freq_dut|cnt[2]~30_combout ;
wire \freq_dut|cnt[10]~46_combout ;
wire \clock_control_dut|cnt[0]~32_combout ;
wire \clock_control_dut|cnt[0]~33 ;
wire \clock_control_dut|cnt[1]~34_combout ;
wire \clock_control_dut|cnt[1]~35 ;
wire \clock_control_dut|cnt[2]~36_combout ;
wire \clock_control_dut|cnt[2]~37 ;
wire \clock_control_dut|cnt[3]~38_combout ;
wire \clock_control_dut|cnt[3]~39 ;
wire \clock_control_dut|cnt[4]~40_combout ;
wire \clock_control_dut|cnt[4]~41 ;
wire \clock_control_dut|cnt[5]~42_combout ;
wire \clock_control_dut|cnt[5]~43 ;
wire \clock_control_dut|cnt[6]~44_combout ;
wire \clock_control_dut|cnt[6]~45 ;
wire \clock_control_dut|cnt[7]~46_combout ;
wire \clock_control_dut|cnt[7]~47 ;
wire \clock_control_dut|cnt[8]~48_combout ;
wire \clock_control_dut|cnt[8]~49 ;
wire \clock_control_dut|cnt[9]~50_combout ;
wire \clock_control_dut|cnt[9]~51 ;
wire \clock_control_dut|cnt[10]~52_combout ;
wire \clock_control_dut|cnt[10]~53 ;
wire \clock_control_dut|cnt[11]~54_combout ;
wire \clock_control_dut|cnt[11]~55 ;
wire \clock_control_dut|cnt[12]~56_combout ;
wire \clock_control_dut|cnt[12]~57 ;
wire \clock_control_dut|cnt[13]~58_combout ;
wire \clock_control_dut|cnt[13]~59 ;
wire \clock_control_dut|cnt[14]~60_combout ;
wire \clock_control_dut|cnt[14]~61 ;
wire \clock_control_dut|cnt[15]~62_combout ;
wire \clock_control_dut|cnt[15]~63 ;
wire \clock_control_dut|cnt[16]~64_combout ;
wire \clock_control_dut|cnt[16]~65 ;
wire \clock_control_dut|cnt[17]~66_combout ;
wire \clock_control_dut|cnt[17]~67 ;
wire \clock_control_dut|cnt[18]~68_combout ;
wire \clock_control_dut|cnt[18]~69 ;
wire \clock_control_dut|cnt[19]~70_combout ;
wire \clock_control_dut|cnt[19]~71 ;
wire \clock_control_dut|cnt[20]~72_combout ;
wire \clock_control_dut|cnt[20]~73 ;
wire \clock_control_dut|cnt[21]~74_combout ;
wire \clock_control_dut|cnt[21]~75 ;
wire \clock_control_dut|cnt[22]~76_combout ;
wire \clock_control_dut|cnt[22]~77 ;
wire \clock_control_dut|cnt[23]~78_combout ;
wire \clock_control_dut|cnt[23]~79 ;
wire \clock_control_dut|cnt[24]~80_combout ;
wire \clock_control_dut|cnt[24]~81 ;
wire \clock_control_dut|cnt[25]~82_combout ;
wire \clock_control_dut|cnt[25]~83 ;
wire \clock_control_dut|cnt[26]~84_combout ;
wire \clock_control_dut|cnt[26]~85 ;
wire \clock_control_dut|cnt[27]~86_combout ;
wire \clock_control_dut|cnt[27]~87 ;
wire \clock_control_dut|cnt[28]~88_combout ;
wire \clock_control_dut|cnt[28]~89 ;
wire \clock_control_dut|cnt[29]~90_combout ;
wire \clock_control_dut|cnt[29]~91 ;
wire \clock_control_dut|cnt[30]~92_combout ;
wire \clock_control_dut|cnt[30]~93 ;
wire \clock_control_dut|cnt[31]~94_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[33]~56_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[32]~57_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[31]~58_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[31]~59_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[30]~60_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[30]~61_combout ;
wire \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout ;
wire \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ;
wire \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ;
wire \seg7_dut|Selector3~0_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[33]~56_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[32]~57_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[31]~58_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[31]~59_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[30]~60_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[30]~61_combout ;
wire \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout ;
wire \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ;
wire \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ;
wire \seg7_dut|Selector3~1_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[33]~56_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[32]~57_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[31]~58_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[31]~59_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[30]~60_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[30]~61_combout ;
wire \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout ;
wire \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ;
wire \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ;
wire \seg7_dut|Selector3~2_combout ;
wire \seg7_dut|Selector3~3_combout ;
wire \seg7_dut|Selector3~4_combout ;
wire \seg7_dut|Selector3~5_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ;
wire \seg7_dut|Selector2~5_combout ;
wire \seg7_dut|Selector2~6_combout ;
wire \seg7_dut|Selector2~7_combout ;
wire \seg7_dut|Selector1~1_combout ;
wire \seg7_dut|Selector1~2_combout ;
wire \seg7_dut|Selector1~7_combout ;
wire \seg7_dut|Selector1~8_combout ;
wire \seg7_dut|Selector0~2_combout ;
wire \freq_dut|LessThan0~7_combout ;
wire \clock_control_dut|clk_1hz~q ;
wire \clock_control_dut|Add2~22_combout ;
wire \clock_control_dut|data_out[21]~26_combout ;
wire \clock_control_dut|data_out[16]~31_combout ;
wire \clock_control_dut|LessThan0~0_combout ;
wire \clock_control_dut|LessThan0~1_combout ;
wire \clock_control_dut|LessThan0~2_combout ;
wire \clock_control_dut|LessThan0~3_combout ;
wire \clock_control_dut|LessThan0~4_combout ;
wire \clock_control_dut|LessThan0~5_combout ;
wire \clock_control_dut|LessThan0~6_combout ;
wire \clock_control_dut|LessThan0~7_combout ;
wire \clock_control_dut|LessThan0~8_combout ;
wire \clock_control_dut|LessThan0~9_combout ;
wire \clock_control_dut|LessThan0~10_combout ;
wire \clock_control_dut|clk_1hz~0_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[28]~62_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[33]~63_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[28]~62_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[33]~63_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[33]~63_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[33]~63_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[33]~63_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[28]~62_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[23]~64_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[32]~67_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[23]~64_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[32]~67_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[23]~64_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[32]~67_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[23]~64_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[27]~66_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[22]~65_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout ;
wire \clk~input_o ;
wire \clock_control_dut|clk_1hz~clkctrl_outclk ;
wire \clk~inputclkctrl_outclk ;
wire \clock_control_dut|clk_1hz~feeder_combout ;
wire \sel[0]~output_o ;
wire \sel[1]~output_o ;
wire \sel[2]~output_o ;
wire \seg[0]~output_o ;
wire \seg[1]~output_o ;
wire \seg[2]~output_o ;
wire \seg[3]~output_o ;
wire \seg[4]~output_o ;
wire \seg[5]~output_o ;
wire \seg[6]~output_o ;
wire \seg[7]~output_o ;
wire \freq_dut|cnt[0]~26_combout ;
wire \rst_n~input_o ;
wire \freq_dut|cnt[0]~27 ;
wire \freq_dut|cnt[1]~28_combout ;
wire \freq_dut|cnt[1]~29 ;
wire \freq_dut|cnt[2]~31 ;
wire \freq_dut|cnt[3]~33 ;
wire \freq_dut|cnt[4]~34_combout ;
wire \freq_dut|cnt[4]~35 ;
wire \freq_dut|cnt[5]~36_combout ;
wire \freq_dut|cnt[5]~37 ;
wire \freq_dut|cnt[6]~38_combout ;
wire \freq_dut|cnt[6]~39 ;
wire \freq_dut|cnt[7]~40_combout ;
wire \freq_dut|cnt[7]~41 ;
wire \freq_dut|cnt[8]~43 ;
wire \freq_dut|cnt[9]~44_combout ;
wire \freq_dut|cnt[9]~45 ;
wire \freq_dut|cnt[10]~47 ;
wire \freq_dut|cnt[11]~48_combout ;
wire \freq_dut|cnt[11]~49 ;
wire \freq_dut|cnt[12]~51 ;
wire \freq_dut|cnt[13]~52_combout ;
wire \freq_dut|cnt[13]~53 ;
wire \freq_dut|cnt[14]~54_combout ;
wire \freq_dut|cnt[14]~55 ;
wire \freq_dut|cnt[15]~56_combout ;
wire \freq_dut|cnt[15]~57 ;
wire \freq_dut|cnt[16]~58_combout ;
wire \freq_dut|cnt[16]~59 ;
wire \freq_dut|cnt[17]~60_combout ;
wire \freq_dut|LessThan0~0_combout ;
wire \freq_dut|cnt[17]~61 ;
wire \freq_dut|cnt[18]~62_combout ;
wire \freq_dut|cnt[18]~63 ;
wire \freq_dut|cnt[19]~65 ;
wire \freq_dut|cnt[20]~66_combout ;
wire \freq_dut|cnt[20]~67 ;
wire \freq_dut|cnt[21]~68_combout ;
wire \freq_dut|cnt[21]~69 ;
wire \freq_dut|cnt[22]~70_combout ;
wire \freq_dut|cnt[22]~71 ;
wire \freq_dut|cnt[23]~72_combout ;
wire \freq_dut|cnt[23]~73 ;
wire \freq_dut|cnt[24]~75 ;
wire \freq_dut|cnt[25]~76_combout ;
wire \freq_dut|cnt[24]~74_combout ;
wire \freq_dut|cnt[19]~64_combout ;
wire \freq_dut|LessThan0~1_combout ;
wire \freq_dut|LessThan0~2_combout ;
wire \freq_dut|cnt[8]~42_combout ;
wire \freq_dut|cnt[12]~50_combout ;
wire \freq_dut|LessThan0~3_combout ;
wire \freq_dut|cnt[3]~32_combout ;
wire \freq_dut|LessThan0~4_combout ;
wire \freq_dut|LessThan0~5_combout ;
wire \freq_dut|LessThan0~6_combout ;
wire \freq_dut|LessThan0~8_combout ;
wire \freq_dut|clk_1khz~0_combout ;
wire \freq_dut|clk_1khz~feeder_combout ;
wire \freq_dut|clk_1khz~q ;
wire \freq_dut|clk_1khz~clkctrl_outclk ;
wire \seg7_dut|state.001~0_combout ;
wire \seg7_dut|state.001~q ;
wire \seg7_dut|state.010~feeder_combout ;
wire \seg7_dut|state.010~q ;
wire \seg7_dut|state.011~feeder_combout ;
wire \seg7_dut|state.011~q ;
wire \seg7_dut|state.100~feeder_combout ;
wire \seg7_dut|state.100~q ;
wire \seg7_dut|state.101~q ;
wire \seg7_dut|state.000~0_combout ;
wire \seg7_dut|state.000~q ;
wire \seg7_dut|WideOr0~0_combout ;
wire \seg7_dut|sel~4_combout ;
wire \seg7_dut|sel~5_combout ;
wire \clock_control_dut|Add2~0_combout ;
wire \clock_control_dut|Add2~23_combout ;
wire \clock_control_dut|Add2~1 ;
wire \clock_control_dut|Add2~3 ;
wire \clock_control_dut|Add2~4_combout ;
wire \clock_control_dut|Equal0~0_combout ;
wire \clock_control_dut|data_out[0]~8_combout ;
wire \clock_control_dut|data_out[0]~9 ;
wire \clock_control_dut|data_out[1]~11 ;
wire \clock_control_dut|data_out[2]~12_combout ;
wire \clock_control_dut|data_out[2]~13 ;
wire \clock_control_dut|data_out[3]~15 ;
wire \clock_control_dut|data_out[4]~16_combout ;
wire \clock_control_dut|data_out[4]~17 ;
wire \clock_control_dut|data_out[5]~19 ;
wire \clock_control_dut|data_out[6]~20_combout ;
wire \clock_control_dut|data_out[3]~14_combout ;
wire \clock_control_dut|data_out[5]~18_combout ;
wire \clock_control_dut|Equal2~1_combout ;
wire \clock_control_dut|Equal2~2_combout ;
wire \clock_control_dut|data_out[1]~10_combout ;
wire \clock_control_dut|data_out[6]~21 ;
wire \clock_control_dut|data_out[7]~22_combout ;
wire \clock_control_dut|Equal2~0_combout ;
wire \clock_control_dut|Equal0~1_combout ;
wire \clock_control_dut|Equal0~2_combout ;
wire \clock_control_dut|Add2~21_combout ;
wire \clock_control_dut|Add2~5 ;
wire \clock_control_dut|Add2~6_combout ;
wire \clock_control_dut|Add2~20_combout ;
wire \clock_control_dut|Add2~7 ;
wire \clock_control_dut|Add2~8_combout ;
wire \clock_control_dut|Add2~19_combout ;
wire \clock_control_dut|Add2~9 ;
wire \clock_control_dut|Add2~10_combout ;
wire \clock_control_dut|Add2~18_combout ;
wire \clock_control_dut|Add2~11 ;
wire \clock_control_dut|Add2~12_combout ;
wire \clock_control_dut|Add2~17_combout ;
wire \clock_control_dut|Add2~13 ;
wire \clock_control_dut|Add2~14_combout ;
wire \clock_control_dut|Add2~16_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout ;
wire \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ;
wire \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ;
wire \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ;
wire \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ;
wire \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ;
wire \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ;
wire \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ;
wire \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ;
wire \seg7_dut|Selector0~11_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[23]~64_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[27]~66_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[33]~63_combout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \seg7_dut|Selector0~9_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[22]~65_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[28]~62_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[27]~66_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout ;
wire \seg7_dut|Selector0~8_combout ;
wire \seg7_dut|Selector0~10_combout ;
wire \seg7_dut|Selector0~12_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \clock_control_dut|Add1~4_combout ;
wire \clock_control_dut|data_out[18]~29_combout ;
wire \clock_control_dut|Equal0~4_combout ;
wire \clock_control_dut|Add1~9 ;
wire \clock_control_dut|Add1~11 ;
wire \clock_control_dut|Add1~12_combout ;
wire \clock_control_dut|data_out[22]~25_combout ;
wire \clock_control_dut|Add1~13 ;
wire \clock_control_dut|Add1~14_combout ;
wire \clock_control_dut|data_out[23]~24_combout ;
wire \clock_control_dut|Equal0~3_combout ;
wire \clock_control_dut|Equal0~5_combout ;
wire \clock_control_dut|data_out[17]~30_combout ;
wire \clock_control_dut|Add1~1 ;
wire \clock_control_dut|Add1~3 ;
wire \clock_control_dut|Add1~5 ;
wire \clock_control_dut|Add1~6_combout ;
wire \clock_control_dut|data_out[19]~28_combout ;
wire \clock_control_dut|Add1~7 ;
wire \clock_control_dut|Add1~8_combout ;
wire \clock_control_dut|data_out~27_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout ;
wire \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ;
wire \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[28]~62_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ;
wire \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ;
wire \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ;
wire \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ;
wire \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ;
wire \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ;
wire \seg7_dut|Selector0~6_combout ;
wire \seg7_dut|Selector1~6_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ;
wire \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout ;
wire \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ;
wire \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ;
wire \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ;
wire \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ;
wire \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ;
wire \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ;
wire \seg7_dut|Selector0~5_combout ;
wire \seg7_dut|Selector0~7_combout ;
wire \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[22]~65_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[23]~64_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[28]~62_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \seg7_dut|Selector0~3_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \seg7_dut|Selector0~4_combout ;
wire \seg7_dut|Selector0~14_combout ;
wire \seg7_dut|Selector0~13_combout ;
wire \seg7_dut|Selector1~0_combout ;
wire \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ;
wire \seg7_dut|Selector1~4_combout ;
wire \seg7_dut|Selector1~3_combout ;
wire \seg7_dut|Selector1~5_combout ;
wire \seg7_dut|Selector1~9_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ;
wire \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \seg7_dut|Selector1~10_combout ;
wire \seg7_dut|Selector1~11_combout ;
wire \seg7_dut|Selector1~12_combout ;
wire \seg7_dut|Selector2~1_combout ;
wire \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ;
wire \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ;
wire \seg7_dut|Selector2~3_combout ;
wire \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ;
wire \seg7_dut|Selector2~2_combout ;
wire \seg7_dut|Selector2~4_combout ;
wire \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \seg7_dut|Selector2~0_combout ;
wire \seg7_dut|Selector2~8_combout ;
wire \seg7_dut|WideOr7~0_combout ;
wire \seg7_dut|WideOr7~1_combout ;
wire \seg7_dut|WideOr6~0_combout ;
wire \seg7_dut|WideOr6~1_combout ;
wire \seg7_dut|WideOr5~0_combout ;
wire \seg7_dut|WideOr5~1_combout ;
wire \seg7_dut|WideOr4~0_combout ;
wire \seg7_dut|WideOr4~1_combout ;
wire \seg7_dut|WideOr3~0_combout ;
wire \seg7_dut|WideOr3~1_combout ;
wire \seg7_dut|WideOr2~0_combout ;
wire \seg7_dut|WideOr2~1_combout ;
wire \seg7_dut|WideOr1~0_combout ;
wire \seg7_dut|WideOr1~1_combout ;
wire [3:0] \seg7_dut|temp ;
wire [23:0] \clock_control_dut|data_out ;
wire [31:0] \clock_control_dut|cnt ;
wire [2:0] \seg7_dut|sel ;
wire [25:0] \freq_dut|cnt ;


// Location: LCCOMB_X12_Y18_N20
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \clock_control_dut|data_out [5] $ (VCC)
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\clock_control_dut|data_out [5])

	.dataa(\clock_control_dut|data_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N24
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\clock_control_dut|data_out [7] & (\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\clock_control_dut|data_out [7] & 
// (!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\clock_control_dut|data_out [7] & !\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[20]~48_combout )))
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[20]~48_combout ))

	.dataa(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datab(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[21]~47_combout ) # 
// (\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[21]~46_combout )))) # (!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// (!\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[21]~46_combout )))
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[21]~47_combout  & (!\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// !\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datab(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[25]~54_combout ) # (\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[25]~55_combout )))
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[25]~54_combout ) # (\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[25]~55_combout ))

	.dataa(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datab(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[26]~53_combout ) # 
// (\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[26]~52_combout )))) # (!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// (!\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[26]~52_combout )))
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[26]~53_combout  & (!\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// !\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datab(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[27]~66_combout )))) # (!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[27]~66_combout )))))
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ))))

	.dataa(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datab(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout  = CARRY((\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[30]~60_combout ) # (\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[30]~61_combout ))

	.dataa(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.datab(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[30]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ));
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  = CARRY((!\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[31]~59_combout  & (!\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[31]~58_combout  & 
// !\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout )))

	.dataa(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[31]~59_combout ),
	.datab(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ),
	.combout(),
	.cout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ));
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .lut_mask = 16'h0001;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout  = CARRY((!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  & ((\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[32]~57_combout ) # 
// (\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[32]~67_combout ))))

	.dataa(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[32]~57_combout ),
	.datab(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ),
	.combout(),
	.cout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ));
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .lut_mask = 16'h000E;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[33]~56_combout  & (!\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[33]~63_combout  & 
// !\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout )))

	.dataa(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[33]~56_combout ),
	.datab(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ),
	.combout(),
	.cout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneive_lcell_comb \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 (
// Equation(s):
// \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout  = !\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .lut_mask = 16'h0F0F;
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneive_lcell_comb \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ (GND)
// \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY(!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'hCC33;
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneive_lcell_comb \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (!\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & 
// VCC)) # (!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  $ (GND)))
// \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ))

	.dataa(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'h5A05;
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 (
// Equation(s):
// \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout  = (((\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ) # (\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout )))
// \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3  = CARRY((\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ) # (\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ))

	.dataa(\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.datab(\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.cout(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ));
// synopsys translate_off
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .lut_mask = 16'h11EE;
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 (
// Equation(s):
// \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout  = (\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & (((\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ) # 
// (\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout )))) # (!\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & ((((\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ) # 
// (\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout )))))
// \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7  = CARRY((!\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & ((\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ) # 
// (\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ))))

	.dataa(\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datab(\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ),
	.combout(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.cout(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ));
// synopsys translate_off
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .lut_mask = 16'hE10E;
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N24
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\clock_control_dut|data_out [14] & (\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\clock_control_dut|data_out [14] & 
// (!\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\clock_control_dut|data_out [14] & !\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N26
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\clock_control_dut|data_out [15] & (\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\clock_control_dut|data_out [15] & 
// (!\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\clock_control_dut|data_out [15] & !\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N10
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[15]~42_combout )))
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[15]~42_combout ))

	.dataa(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datab(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N16
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[20]~48_combout )))
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[20]~48_combout ))

	.dataa(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datab(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N18
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[21]~47_combout ) # 
// (\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[21]~46_combout )))) # (!\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// (!\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[21]~46_combout )))
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[21]~47_combout  & (!\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// !\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datab(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N10
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[25]~54_combout ) # (\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[25]~55_combout )))
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[25]~54_combout ) # (\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[25]~55_combout ))

	.dataa(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datab(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N12
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[26]~53_combout ) # 
// (\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[26]~52_combout )))) # (!\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// (!\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[26]~52_combout )))
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[26]~53_combout  & (!\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// !\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datab(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N14
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[27]~66_combout )))) # (!\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[27]~66_combout )))))
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ))))

	.dataa(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datab(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout  = CARRY((\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[30]~61_combout ) # (\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[30]~60_combout ))

	.dataa(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[30]~61_combout ),
	.datab(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ));
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  = CARRY((!\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[31]~59_combout  & (!\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[31]~58_combout  & 
// !\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout )))

	.dataa(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[31]~59_combout ),
	.datab(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ),
	.combout(),
	.cout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ));
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .lut_mask = 16'h0001;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N22
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout  = CARRY((!\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  & ((\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[32]~67_combout ) # 
// (\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[32]~57_combout ))))

	.dataa(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.datab(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[32]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ),
	.combout(),
	.cout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ));
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .lut_mask = 16'h000E;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[33]~56_combout  & (!\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[33]~63_combout  & 
// !\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout )))

	.dataa(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[33]~56_combout ),
	.datab(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ),
	.combout(),
	.cout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneive_lcell_comb \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 (
// Equation(s):
// \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout  = !\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .lut_mask = 16'h00FF;
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
cycloneive_lcell_comb \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (!\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & 
// VCC)) # (!\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  $ (GND)))
// \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'h3C03;
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
cycloneive_lcell_comb \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 (
// Equation(s):
// \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout  = (((\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ) # (\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout )))
// \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3  = CARRY((\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ) # (\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ))

	.dataa(\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.datab(\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.cout(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ));
// synopsys translate_off
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .lut_mask = 16'h11EE;
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
cycloneive_lcell_comb \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 (
// Equation(s):
// \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout  = (\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3  & (((\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ) # 
// (\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout )))) # (!\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3  & (!\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout  & 
// (!\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout )))
// \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  = CARRY((!\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout  & (!\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout  & 
// !\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 )))

	.dataa(\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.datab(\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ),
	.combout(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.cout(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ));
// synopsys translate_off
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .lut_mask = 16'hE101;
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneive_lcell_comb \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 (
// Equation(s):
// \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout  = (\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & (((\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ) # 
// (\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout )))) # (!\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & ((((\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ) # 
// (\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout )))))
// \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7  = CARRY((!\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & ((\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ) # 
// (\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ))))

	.dataa(\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datab(\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ),
	.combout(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.cout(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ));
// synopsys translate_off
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .lut_mask = 16'hE10E;
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \clock_control_dut|data_out [21] $ (VCC)
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\clock_control_dut|data_out [21])

	.dataa(\clock_control_dut|data_out [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[21]~47_combout ) # 
// (\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[21]~46_combout )))) # (!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// (!\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[21]~46_combout )))
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[21]~47_combout  & (!\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// !\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datab(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[22]~45_combout )))) # (!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[22]~45_combout )))))
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[22]~45_combout ))))

	.dataa(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datab(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[25]~54_combout )))
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[25]~54_combout ))

	.dataa(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datab(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[26]~52_combout ) # 
// (\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[26]~53_combout )))) # (!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// (!\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[26]~53_combout )))
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[26]~52_combout  & (!\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// !\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datab(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[27]~66_combout )))) # (!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[27]~66_combout )))))
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ))))

	.dataa(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datab(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout  = CARRY((\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[30]~60_combout ) # (\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[30]~61_combout ))

	.dataa(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.datab(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[30]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ));
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  = CARRY((!\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[31]~58_combout  & (!\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[31]~59_combout  & 
// !\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout )))

	.dataa(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.datab(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[31]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ),
	.combout(),
	.cout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ));
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .lut_mask = 16'h0001;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout  = CARRY((!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  & ((\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[32]~57_combout ) # 
// (\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[32]~67_combout ))))

	.dataa(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[32]~57_combout ),
	.datab(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ),
	.combout(),
	.cout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ));
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .lut_mask = 16'h000E;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[33]~63_combout  & (!\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[33]~56_combout  & 
// !\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout )))

	.dataa(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.datab(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[33]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ),
	.combout(),
	.cout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneive_lcell_comb \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 (
// Equation(s):
// \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout  = !\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .lut_mask = 16'h0F0F;
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneive_lcell_comb \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ (GND)
// \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY(!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'hCC33;
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneive_lcell_comb \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (!\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )) 
// # (!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & VCC))
// \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'h3C0C;
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneive_lcell_comb \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 (
// Equation(s):
// \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout  = (\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3  & (((\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ) # 
// (\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout )))) # (!\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3  & (!\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout  & 
// (!\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout )))
// \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  = CARRY((!\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout  & (!\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout  & 
// !\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 )))

	.dataa(\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.datab(\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ),
	.combout(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.cout(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ));
// synopsys translate_off
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .lut_mask = 16'hE101;
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N10
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\clock_control_dut|data_out [7] & (\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\clock_control_dut|data_out [7] & 
// (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\clock_control_dut|data_out [7] & !\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(\clock_control_dut|data_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ) # 
// (\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout )))) # (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout )))
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout  & (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// !\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datab(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout )))) # (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout )))))
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ))))

	.dataa(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datab(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout )))
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ))

	.dataa(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datab(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[27]~66_combout )))) # (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[27]~66_combout )))))
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[27]~66_combout ))))

	.dataa(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datab(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ) # 
// (\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout )))) # (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout  & 
// (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout )))
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout  & (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout  & 
// !\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.datab(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout ) # 
// (\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout )))) # (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout ) # 
// (\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout )))))
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout ) # 
// (\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ))))

	.dataa(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.datab(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout )))) # (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout )))))
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ))))

	.dataa(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datab(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[22]~65_combout )))) # (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[22]~65_combout )))))
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[22]~65_combout ))))

	.dataa(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datab(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ) # (\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout )))
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ) # (\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ))

	.dataa(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ),
	.datab(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N4
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\clock_control_dut|data_out [15] & (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\clock_control_dut|data_out [15] & 
// (!\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\clock_control_dut|data_out [15] & !\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(\clock_control_dut|data_out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ) # (\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout )))
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ) # (\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ))

	.dataa(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datab(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout )))) # (!\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout )))))
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ))))

	.dataa(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datab(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout )))) # (!\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout )))))
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ))))

	.dataa(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datab(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ) # (\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout )))
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ) # (\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ))

	.dataa(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datab(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[27]~66_combout )))) # (!\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[27]~66_combout )))))
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[27]~66_combout ))))

	.dataa(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datab(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ) # (\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout )))
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ) # (\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ))

	.dataa(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ),
	.datab(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ) # 
// (\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout )))) # (!\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout  & 
// (!\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout )))
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout  & (!\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout  & 
// !\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.datab(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y10_N27
dffeas \freq_dut|cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_dut|cnt[10]~46_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\freq_dut|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_dut|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_dut|cnt[10] .is_wysiwyg = "true";
defparam \freq_dut|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N11
dffeas \freq_dut|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_dut|cnt[2]~30_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\freq_dut|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_dut|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_dut|cnt[2] .is_wysiwyg = "true";
defparam \freq_dut|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cycloneive_lcell_comb \clock_control_dut|Add2~2 (
// Equation(s):
// \clock_control_dut|Add2~2_combout  = (\clock_control_dut|data_out [9] & (!\clock_control_dut|Add2~1 )) # (!\clock_control_dut|data_out [9] & ((\clock_control_dut|Add2~1 ) # (GND)))
// \clock_control_dut|Add2~3  = CARRY((!\clock_control_dut|Add2~1 ) # (!\clock_control_dut|data_out [9]))

	.dataa(\clock_control_dut|data_out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|Add2~1 ),
	.combout(\clock_control_dut|Add2~2_combout ),
	.cout(\clock_control_dut|Add2~3 ));
// synopsys translate_off
defparam \clock_control_dut|Add2~2 .lut_mask = 16'h5A5F;
defparam \clock_control_dut|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \clock_control_dut|Add1~0 (
// Equation(s):
// \clock_control_dut|Add1~0_combout  = \clock_control_dut|data_out [16] $ (VCC)
// \clock_control_dut|Add1~1  = CARRY(\clock_control_dut|data_out [16])

	.dataa(\clock_control_dut|data_out [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_control_dut|Add1~0_combout ),
	.cout(\clock_control_dut|Add1~1 ));
// synopsys translate_off
defparam \clock_control_dut|Add1~0 .lut_mask = 16'h55AA;
defparam \clock_control_dut|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \clock_control_dut|Add1~2 (
// Equation(s):
// \clock_control_dut|Add1~2_combout  = (\clock_control_dut|data_out [17] & (!\clock_control_dut|Add1~1 )) # (!\clock_control_dut|data_out [17] & ((\clock_control_dut|Add1~1 ) # (GND)))
// \clock_control_dut|Add1~3  = CARRY((!\clock_control_dut|Add1~1 ) # (!\clock_control_dut|data_out [17]))

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|Add1~1 ),
	.combout(\clock_control_dut|Add1~2_combout ),
	.cout(\clock_control_dut|Add1~3 ));
// synopsys translate_off
defparam \clock_control_dut|Add1~2 .lut_mask = 16'h3C3F;
defparam \clock_control_dut|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \clock_control_dut|Add1~10 (
// Equation(s):
// \clock_control_dut|Add1~10_combout  = (\clock_control_dut|data_out [21] & (!\clock_control_dut|Add1~9 )) # (!\clock_control_dut|data_out [21] & ((\clock_control_dut|Add1~9 ) # (GND)))
// \clock_control_dut|Add1~11  = CARRY((!\clock_control_dut|Add1~9 ) # (!\clock_control_dut|data_out [21]))

	.dataa(\clock_control_dut|data_out [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|Add1~9 ),
	.combout(\clock_control_dut|Add1~10_combout ),
	.cout(\clock_control_dut|Add1~11 ));
// synopsys translate_off
defparam \clock_control_dut|Add1~10 .lut_mask = 16'h5A5F;
defparam \clock_control_dut|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N10
cycloneive_lcell_comb \freq_dut|cnt[2]~30 (
// Equation(s):
// \freq_dut|cnt[2]~30_combout  = (\freq_dut|cnt [2] & (\freq_dut|cnt[1]~29  $ (GND))) # (!\freq_dut|cnt [2] & (!\freq_dut|cnt[1]~29  & VCC))
// \freq_dut|cnt[2]~31  = CARRY((\freq_dut|cnt [2] & !\freq_dut|cnt[1]~29 ))

	.dataa(\freq_dut|cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_dut|cnt[1]~29 ),
	.combout(\freq_dut|cnt[2]~30_combout ),
	.cout(\freq_dut|cnt[2]~31 ));
// synopsys translate_off
defparam \freq_dut|cnt[2]~30 .lut_mask = 16'hA50A;
defparam \freq_dut|cnt[2]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N26
cycloneive_lcell_comb \freq_dut|cnt[10]~46 (
// Equation(s):
// \freq_dut|cnt[10]~46_combout  = (\freq_dut|cnt [10] & (\freq_dut|cnt[9]~45  $ (GND))) # (!\freq_dut|cnt [10] & (!\freq_dut|cnt[9]~45  & VCC))
// \freq_dut|cnt[10]~47  = CARRY((\freq_dut|cnt [10] & !\freq_dut|cnt[9]~45 ))

	.dataa(\freq_dut|cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_dut|cnt[9]~45 ),
	.combout(\freq_dut|cnt[10]~46_combout ),
	.cout(\freq_dut|cnt[10]~47 ));
// synopsys translate_off
defparam \freq_dut|cnt[10]~46 .lut_mask = 16'hA50A;
defparam \freq_dut|cnt[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y14_N19
dffeas \clock_control_dut|cnt[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|cnt[25]~82_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[25] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N21
dffeas \clock_control_dut|cnt[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|cnt[26]~84_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [26]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[26] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N23
dffeas \clock_control_dut|cnt[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|cnt[27]~86_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [27]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[27] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N25
dffeas \clock_control_dut|cnt[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|cnt[28]~88_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [28]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[28] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N27
dffeas \clock_control_dut|cnt[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|cnt[29]~90_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [29]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[29] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N29
dffeas \clock_control_dut|cnt[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|cnt[30]~92_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [30]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[30] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N31
dffeas \clock_control_dut|cnt[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|cnt[31]~94_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [31]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[31] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N23
dffeas \clock_control_dut|cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|cnt[11]~54_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[11] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N25
dffeas \clock_control_dut|cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|cnt[12]~56_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[12] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y15_N3
dffeas \clock_control_dut|cnt[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\clock_control_dut|cnt[13]~58_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[13] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y15_N25
dffeas \clock_control_dut|cnt[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\clock_control_dut|cnt[14]~60_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[14] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N1
dffeas \clock_control_dut|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|cnt[0]~32_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[0] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N3
dffeas \clock_control_dut|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|cnt[1]~34_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[1] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N5
dffeas \clock_control_dut|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|cnt[2]~36_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[2] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N7
dffeas \clock_control_dut|cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|cnt[3]~38_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[3] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N9
dffeas \clock_control_dut|cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|cnt[4]~40_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[4] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N11
dffeas \clock_control_dut|cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|cnt[5]~42_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[5] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N13
dffeas \clock_control_dut|cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|cnt[6]~44_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[6] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N15
dffeas \clock_control_dut|cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|cnt[7]~46_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[7] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N17
dffeas \clock_control_dut|cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|cnt[8]~48_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[8] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N19
dffeas \clock_control_dut|cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|cnt[9]~50_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[9] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N21
dffeas \clock_control_dut|cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|cnt[10]~52_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[10] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N31
dffeas \clock_control_dut|cnt[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|cnt[15]~62_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[15] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N1
dffeas \clock_control_dut|cnt[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|cnt[16]~64_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[16] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N3
dffeas \clock_control_dut|cnt[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|cnt[17]~66_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[17] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N5
dffeas \clock_control_dut|cnt[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|cnt[18]~68_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[18] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N7
dffeas \clock_control_dut|cnt[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|cnt[19]~70_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[19] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y15_N9
dffeas \clock_control_dut|cnt[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\clock_control_dut|cnt[20]~72_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[20] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N11
dffeas \clock_control_dut|cnt[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|cnt[21]~74_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[21] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N13
dffeas \clock_control_dut|cnt[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|cnt[22]~76_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[22] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N15
dffeas \clock_control_dut|cnt[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|cnt[23]~78_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[23] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N17
dffeas \clock_control_dut|cnt[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|cnt[24]~80_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|cnt[24] .is_wysiwyg = "true";
defparam \clock_control_dut|cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N0
cycloneive_lcell_comb \clock_control_dut|cnt[0]~32 (
// Equation(s):
// \clock_control_dut|cnt[0]~32_combout  = \clock_control_dut|cnt [0] $ (VCC)
// \clock_control_dut|cnt[0]~33  = CARRY(\clock_control_dut|cnt [0])

	.dataa(gnd),
	.datab(\clock_control_dut|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_control_dut|cnt[0]~32_combout ),
	.cout(\clock_control_dut|cnt[0]~33 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[0]~32 .lut_mask = 16'h33CC;
defparam \clock_control_dut|cnt[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N2
cycloneive_lcell_comb \clock_control_dut|cnt[1]~34 (
// Equation(s):
// \clock_control_dut|cnt[1]~34_combout  = (\clock_control_dut|cnt [1] & (!\clock_control_dut|cnt[0]~33 )) # (!\clock_control_dut|cnt [1] & ((\clock_control_dut|cnt[0]~33 ) # (GND)))
// \clock_control_dut|cnt[1]~35  = CARRY((!\clock_control_dut|cnt[0]~33 ) # (!\clock_control_dut|cnt [1]))

	.dataa(gnd),
	.datab(\clock_control_dut|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[0]~33 ),
	.combout(\clock_control_dut|cnt[1]~34_combout ),
	.cout(\clock_control_dut|cnt[1]~35 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[1]~34 .lut_mask = 16'h3C3F;
defparam \clock_control_dut|cnt[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N4
cycloneive_lcell_comb \clock_control_dut|cnt[2]~36 (
// Equation(s):
// \clock_control_dut|cnt[2]~36_combout  = (\clock_control_dut|cnt [2] & (\clock_control_dut|cnt[1]~35  $ (GND))) # (!\clock_control_dut|cnt [2] & (!\clock_control_dut|cnt[1]~35  & VCC))
// \clock_control_dut|cnt[2]~37  = CARRY((\clock_control_dut|cnt [2] & !\clock_control_dut|cnt[1]~35 ))

	.dataa(gnd),
	.datab(\clock_control_dut|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[1]~35 ),
	.combout(\clock_control_dut|cnt[2]~36_combout ),
	.cout(\clock_control_dut|cnt[2]~37 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[2]~36 .lut_mask = 16'hC30C;
defparam \clock_control_dut|cnt[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N6
cycloneive_lcell_comb \clock_control_dut|cnt[3]~38 (
// Equation(s):
// \clock_control_dut|cnt[3]~38_combout  = (\clock_control_dut|cnt [3] & (!\clock_control_dut|cnt[2]~37 )) # (!\clock_control_dut|cnt [3] & ((\clock_control_dut|cnt[2]~37 ) # (GND)))
// \clock_control_dut|cnt[3]~39  = CARRY((!\clock_control_dut|cnt[2]~37 ) # (!\clock_control_dut|cnt [3]))

	.dataa(\clock_control_dut|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[2]~37 ),
	.combout(\clock_control_dut|cnt[3]~38_combout ),
	.cout(\clock_control_dut|cnt[3]~39 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[3]~38 .lut_mask = 16'h5A5F;
defparam \clock_control_dut|cnt[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N8
cycloneive_lcell_comb \clock_control_dut|cnt[4]~40 (
// Equation(s):
// \clock_control_dut|cnt[4]~40_combout  = (\clock_control_dut|cnt [4] & (\clock_control_dut|cnt[3]~39  $ (GND))) # (!\clock_control_dut|cnt [4] & (!\clock_control_dut|cnt[3]~39  & VCC))
// \clock_control_dut|cnt[4]~41  = CARRY((\clock_control_dut|cnt [4] & !\clock_control_dut|cnt[3]~39 ))

	.dataa(gnd),
	.datab(\clock_control_dut|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[3]~39 ),
	.combout(\clock_control_dut|cnt[4]~40_combout ),
	.cout(\clock_control_dut|cnt[4]~41 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[4]~40 .lut_mask = 16'hC30C;
defparam \clock_control_dut|cnt[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N10
cycloneive_lcell_comb \clock_control_dut|cnt[5]~42 (
// Equation(s):
// \clock_control_dut|cnt[5]~42_combout  = (\clock_control_dut|cnt [5] & (!\clock_control_dut|cnt[4]~41 )) # (!\clock_control_dut|cnt [5] & ((\clock_control_dut|cnt[4]~41 ) # (GND)))
// \clock_control_dut|cnt[5]~43  = CARRY((!\clock_control_dut|cnt[4]~41 ) # (!\clock_control_dut|cnt [5]))

	.dataa(\clock_control_dut|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[4]~41 ),
	.combout(\clock_control_dut|cnt[5]~42_combout ),
	.cout(\clock_control_dut|cnt[5]~43 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[5]~42 .lut_mask = 16'h5A5F;
defparam \clock_control_dut|cnt[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N12
cycloneive_lcell_comb \clock_control_dut|cnt[6]~44 (
// Equation(s):
// \clock_control_dut|cnt[6]~44_combout  = (\clock_control_dut|cnt [6] & (\clock_control_dut|cnt[5]~43  $ (GND))) # (!\clock_control_dut|cnt [6] & (!\clock_control_dut|cnt[5]~43  & VCC))
// \clock_control_dut|cnt[6]~45  = CARRY((\clock_control_dut|cnt [6] & !\clock_control_dut|cnt[5]~43 ))

	.dataa(\clock_control_dut|cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[5]~43 ),
	.combout(\clock_control_dut|cnt[6]~44_combout ),
	.cout(\clock_control_dut|cnt[6]~45 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[6]~44 .lut_mask = 16'hA50A;
defparam \clock_control_dut|cnt[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N14
cycloneive_lcell_comb \clock_control_dut|cnt[7]~46 (
// Equation(s):
// \clock_control_dut|cnt[7]~46_combout  = (\clock_control_dut|cnt [7] & (!\clock_control_dut|cnt[6]~45 )) # (!\clock_control_dut|cnt [7] & ((\clock_control_dut|cnt[6]~45 ) # (GND)))
// \clock_control_dut|cnt[7]~47  = CARRY((!\clock_control_dut|cnt[6]~45 ) # (!\clock_control_dut|cnt [7]))

	.dataa(gnd),
	.datab(\clock_control_dut|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[6]~45 ),
	.combout(\clock_control_dut|cnt[7]~46_combout ),
	.cout(\clock_control_dut|cnt[7]~47 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[7]~46 .lut_mask = 16'h3C3F;
defparam \clock_control_dut|cnt[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N16
cycloneive_lcell_comb \clock_control_dut|cnt[8]~48 (
// Equation(s):
// \clock_control_dut|cnt[8]~48_combout  = (\clock_control_dut|cnt [8] & (\clock_control_dut|cnt[7]~47  $ (GND))) # (!\clock_control_dut|cnt [8] & (!\clock_control_dut|cnt[7]~47  & VCC))
// \clock_control_dut|cnt[8]~49  = CARRY((\clock_control_dut|cnt [8] & !\clock_control_dut|cnt[7]~47 ))

	.dataa(gnd),
	.datab(\clock_control_dut|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[7]~47 ),
	.combout(\clock_control_dut|cnt[8]~48_combout ),
	.cout(\clock_control_dut|cnt[8]~49 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[8]~48 .lut_mask = 16'hC30C;
defparam \clock_control_dut|cnt[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N18
cycloneive_lcell_comb \clock_control_dut|cnt[9]~50 (
// Equation(s):
// \clock_control_dut|cnt[9]~50_combout  = (\clock_control_dut|cnt [9] & (!\clock_control_dut|cnt[8]~49 )) # (!\clock_control_dut|cnt [9] & ((\clock_control_dut|cnt[8]~49 ) # (GND)))
// \clock_control_dut|cnt[9]~51  = CARRY((!\clock_control_dut|cnt[8]~49 ) # (!\clock_control_dut|cnt [9]))

	.dataa(gnd),
	.datab(\clock_control_dut|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[8]~49 ),
	.combout(\clock_control_dut|cnt[9]~50_combout ),
	.cout(\clock_control_dut|cnt[9]~51 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[9]~50 .lut_mask = 16'h3C3F;
defparam \clock_control_dut|cnt[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N20
cycloneive_lcell_comb \clock_control_dut|cnt[10]~52 (
// Equation(s):
// \clock_control_dut|cnt[10]~52_combout  = (\clock_control_dut|cnt [10] & (\clock_control_dut|cnt[9]~51  $ (GND))) # (!\clock_control_dut|cnt [10] & (!\clock_control_dut|cnt[9]~51  & VCC))
// \clock_control_dut|cnt[10]~53  = CARRY((\clock_control_dut|cnt [10] & !\clock_control_dut|cnt[9]~51 ))

	.dataa(gnd),
	.datab(\clock_control_dut|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[9]~51 ),
	.combout(\clock_control_dut|cnt[10]~52_combout ),
	.cout(\clock_control_dut|cnt[10]~53 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[10]~52 .lut_mask = 16'hC30C;
defparam \clock_control_dut|cnt[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N22
cycloneive_lcell_comb \clock_control_dut|cnt[11]~54 (
// Equation(s):
// \clock_control_dut|cnt[11]~54_combout  = (\clock_control_dut|cnt [11] & (!\clock_control_dut|cnt[10]~53 )) # (!\clock_control_dut|cnt [11] & ((\clock_control_dut|cnt[10]~53 ) # (GND)))
// \clock_control_dut|cnt[11]~55  = CARRY((!\clock_control_dut|cnt[10]~53 ) # (!\clock_control_dut|cnt [11]))

	.dataa(\clock_control_dut|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[10]~53 ),
	.combout(\clock_control_dut|cnt[11]~54_combout ),
	.cout(\clock_control_dut|cnt[11]~55 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[11]~54 .lut_mask = 16'h5A5F;
defparam \clock_control_dut|cnt[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N24
cycloneive_lcell_comb \clock_control_dut|cnt[12]~56 (
// Equation(s):
// \clock_control_dut|cnt[12]~56_combout  = (\clock_control_dut|cnt [12] & (\clock_control_dut|cnt[11]~55  $ (GND))) # (!\clock_control_dut|cnt [12] & (!\clock_control_dut|cnt[11]~55  & VCC))
// \clock_control_dut|cnt[12]~57  = CARRY((\clock_control_dut|cnt [12] & !\clock_control_dut|cnt[11]~55 ))

	.dataa(gnd),
	.datab(\clock_control_dut|cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[11]~55 ),
	.combout(\clock_control_dut|cnt[12]~56_combout ),
	.cout(\clock_control_dut|cnt[12]~57 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[12]~56 .lut_mask = 16'hC30C;
defparam \clock_control_dut|cnt[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N26
cycloneive_lcell_comb \clock_control_dut|cnt[13]~58 (
// Equation(s):
// \clock_control_dut|cnt[13]~58_combout  = (\clock_control_dut|cnt [13] & (!\clock_control_dut|cnt[12]~57 )) # (!\clock_control_dut|cnt [13] & ((\clock_control_dut|cnt[12]~57 ) # (GND)))
// \clock_control_dut|cnt[13]~59  = CARRY((!\clock_control_dut|cnt[12]~57 ) # (!\clock_control_dut|cnt [13]))

	.dataa(\clock_control_dut|cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[12]~57 ),
	.combout(\clock_control_dut|cnt[13]~58_combout ),
	.cout(\clock_control_dut|cnt[13]~59 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[13]~58 .lut_mask = 16'h5A5F;
defparam \clock_control_dut|cnt[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N28
cycloneive_lcell_comb \clock_control_dut|cnt[14]~60 (
// Equation(s):
// \clock_control_dut|cnt[14]~60_combout  = (\clock_control_dut|cnt [14] & (\clock_control_dut|cnt[13]~59  $ (GND))) # (!\clock_control_dut|cnt [14] & (!\clock_control_dut|cnt[13]~59  & VCC))
// \clock_control_dut|cnt[14]~61  = CARRY((\clock_control_dut|cnt [14] & !\clock_control_dut|cnt[13]~59 ))

	.dataa(gnd),
	.datab(\clock_control_dut|cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[13]~59 ),
	.combout(\clock_control_dut|cnt[14]~60_combout ),
	.cout(\clock_control_dut|cnt[14]~61 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[14]~60 .lut_mask = 16'hC30C;
defparam \clock_control_dut|cnt[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N30
cycloneive_lcell_comb \clock_control_dut|cnt[15]~62 (
// Equation(s):
// \clock_control_dut|cnt[15]~62_combout  = (\clock_control_dut|cnt [15] & (!\clock_control_dut|cnt[14]~61 )) # (!\clock_control_dut|cnt [15] & ((\clock_control_dut|cnt[14]~61 ) # (GND)))
// \clock_control_dut|cnt[15]~63  = CARRY((!\clock_control_dut|cnt[14]~61 ) # (!\clock_control_dut|cnt [15]))

	.dataa(\clock_control_dut|cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[14]~61 ),
	.combout(\clock_control_dut|cnt[15]~62_combout ),
	.cout(\clock_control_dut|cnt[15]~63 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[15]~62 .lut_mask = 16'h5A5F;
defparam \clock_control_dut|cnt[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N0
cycloneive_lcell_comb \clock_control_dut|cnt[16]~64 (
// Equation(s):
// \clock_control_dut|cnt[16]~64_combout  = (\clock_control_dut|cnt [16] & (\clock_control_dut|cnt[15]~63  $ (GND))) # (!\clock_control_dut|cnt [16] & (!\clock_control_dut|cnt[15]~63  & VCC))
// \clock_control_dut|cnt[16]~65  = CARRY((\clock_control_dut|cnt [16] & !\clock_control_dut|cnt[15]~63 ))

	.dataa(gnd),
	.datab(\clock_control_dut|cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[15]~63 ),
	.combout(\clock_control_dut|cnt[16]~64_combout ),
	.cout(\clock_control_dut|cnt[16]~65 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[16]~64 .lut_mask = 16'hC30C;
defparam \clock_control_dut|cnt[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N2
cycloneive_lcell_comb \clock_control_dut|cnt[17]~66 (
// Equation(s):
// \clock_control_dut|cnt[17]~66_combout  = (\clock_control_dut|cnt [17] & (!\clock_control_dut|cnt[16]~65 )) # (!\clock_control_dut|cnt [17] & ((\clock_control_dut|cnt[16]~65 ) # (GND)))
// \clock_control_dut|cnt[17]~67  = CARRY((!\clock_control_dut|cnt[16]~65 ) # (!\clock_control_dut|cnt [17]))

	.dataa(gnd),
	.datab(\clock_control_dut|cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[16]~65 ),
	.combout(\clock_control_dut|cnt[17]~66_combout ),
	.cout(\clock_control_dut|cnt[17]~67 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[17]~66 .lut_mask = 16'h3C3F;
defparam \clock_control_dut|cnt[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N4
cycloneive_lcell_comb \clock_control_dut|cnt[18]~68 (
// Equation(s):
// \clock_control_dut|cnt[18]~68_combout  = (\clock_control_dut|cnt [18] & (\clock_control_dut|cnt[17]~67  $ (GND))) # (!\clock_control_dut|cnt [18] & (!\clock_control_dut|cnt[17]~67  & VCC))
// \clock_control_dut|cnt[18]~69  = CARRY((\clock_control_dut|cnt [18] & !\clock_control_dut|cnt[17]~67 ))

	.dataa(gnd),
	.datab(\clock_control_dut|cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[17]~67 ),
	.combout(\clock_control_dut|cnt[18]~68_combout ),
	.cout(\clock_control_dut|cnt[18]~69 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[18]~68 .lut_mask = 16'hC30C;
defparam \clock_control_dut|cnt[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N6
cycloneive_lcell_comb \clock_control_dut|cnt[19]~70 (
// Equation(s):
// \clock_control_dut|cnt[19]~70_combout  = (\clock_control_dut|cnt [19] & (!\clock_control_dut|cnt[18]~69 )) # (!\clock_control_dut|cnt [19] & ((\clock_control_dut|cnt[18]~69 ) # (GND)))
// \clock_control_dut|cnt[19]~71  = CARRY((!\clock_control_dut|cnt[18]~69 ) # (!\clock_control_dut|cnt [19]))

	.dataa(\clock_control_dut|cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[18]~69 ),
	.combout(\clock_control_dut|cnt[19]~70_combout ),
	.cout(\clock_control_dut|cnt[19]~71 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[19]~70 .lut_mask = 16'h5A5F;
defparam \clock_control_dut|cnt[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N8
cycloneive_lcell_comb \clock_control_dut|cnt[20]~72 (
// Equation(s):
// \clock_control_dut|cnt[20]~72_combout  = (\clock_control_dut|cnt [20] & (\clock_control_dut|cnt[19]~71  $ (GND))) # (!\clock_control_dut|cnt [20] & (!\clock_control_dut|cnt[19]~71  & VCC))
// \clock_control_dut|cnt[20]~73  = CARRY((\clock_control_dut|cnt [20] & !\clock_control_dut|cnt[19]~71 ))

	.dataa(gnd),
	.datab(\clock_control_dut|cnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[19]~71 ),
	.combout(\clock_control_dut|cnt[20]~72_combout ),
	.cout(\clock_control_dut|cnt[20]~73 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[20]~72 .lut_mask = 16'hC30C;
defparam \clock_control_dut|cnt[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N10
cycloneive_lcell_comb \clock_control_dut|cnt[21]~74 (
// Equation(s):
// \clock_control_dut|cnt[21]~74_combout  = (\clock_control_dut|cnt [21] & (!\clock_control_dut|cnt[20]~73 )) # (!\clock_control_dut|cnt [21] & ((\clock_control_dut|cnt[20]~73 ) # (GND)))
// \clock_control_dut|cnt[21]~75  = CARRY((!\clock_control_dut|cnt[20]~73 ) # (!\clock_control_dut|cnt [21]))

	.dataa(\clock_control_dut|cnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[20]~73 ),
	.combout(\clock_control_dut|cnt[21]~74_combout ),
	.cout(\clock_control_dut|cnt[21]~75 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[21]~74 .lut_mask = 16'h5A5F;
defparam \clock_control_dut|cnt[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N12
cycloneive_lcell_comb \clock_control_dut|cnt[22]~76 (
// Equation(s):
// \clock_control_dut|cnt[22]~76_combout  = (\clock_control_dut|cnt [22] & (\clock_control_dut|cnt[21]~75  $ (GND))) # (!\clock_control_dut|cnt [22] & (!\clock_control_dut|cnt[21]~75  & VCC))
// \clock_control_dut|cnt[22]~77  = CARRY((\clock_control_dut|cnt [22] & !\clock_control_dut|cnt[21]~75 ))

	.dataa(\clock_control_dut|cnt [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[21]~75 ),
	.combout(\clock_control_dut|cnt[22]~76_combout ),
	.cout(\clock_control_dut|cnt[22]~77 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[22]~76 .lut_mask = 16'hA50A;
defparam \clock_control_dut|cnt[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N14
cycloneive_lcell_comb \clock_control_dut|cnt[23]~78 (
// Equation(s):
// \clock_control_dut|cnt[23]~78_combout  = (\clock_control_dut|cnt [23] & (!\clock_control_dut|cnt[22]~77 )) # (!\clock_control_dut|cnt [23] & ((\clock_control_dut|cnt[22]~77 ) # (GND)))
// \clock_control_dut|cnt[23]~79  = CARRY((!\clock_control_dut|cnt[22]~77 ) # (!\clock_control_dut|cnt [23]))

	.dataa(gnd),
	.datab(\clock_control_dut|cnt [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[22]~77 ),
	.combout(\clock_control_dut|cnt[23]~78_combout ),
	.cout(\clock_control_dut|cnt[23]~79 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[23]~78 .lut_mask = 16'h3C3F;
defparam \clock_control_dut|cnt[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N16
cycloneive_lcell_comb \clock_control_dut|cnt[24]~80 (
// Equation(s):
// \clock_control_dut|cnt[24]~80_combout  = (\clock_control_dut|cnt [24] & (\clock_control_dut|cnt[23]~79  $ (GND))) # (!\clock_control_dut|cnt [24] & (!\clock_control_dut|cnt[23]~79  & VCC))
// \clock_control_dut|cnt[24]~81  = CARRY((\clock_control_dut|cnt [24] & !\clock_control_dut|cnt[23]~79 ))

	.dataa(gnd),
	.datab(\clock_control_dut|cnt [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[23]~79 ),
	.combout(\clock_control_dut|cnt[24]~80_combout ),
	.cout(\clock_control_dut|cnt[24]~81 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[24]~80 .lut_mask = 16'hC30C;
defparam \clock_control_dut|cnt[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N18
cycloneive_lcell_comb \clock_control_dut|cnt[25]~82 (
// Equation(s):
// \clock_control_dut|cnt[25]~82_combout  = (\clock_control_dut|cnt [25] & (!\clock_control_dut|cnt[24]~81 )) # (!\clock_control_dut|cnt [25] & ((\clock_control_dut|cnt[24]~81 ) # (GND)))
// \clock_control_dut|cnt[25]~83  = CARRY((!\clock_control_dut|cnt[24]~81 ) # (!\clock_control_dut|cnt [25]))

	.dataa(gnd),
	.datab(\clock_control_dut|cnt [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[24]~81 ),
	.combout(\clock_control_dut|cnt[25]~82_combout ),
	.cout(\clock_control_dut|cnt[25]~83 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[25]~82 .lut_mask = 16'h3C3F;
defparam \clock_control_dut|cnt[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N20
cycloneive_lcell_comb \clock_control_dut|cnt[26]~84 (
// Equation(s):
// \clock_control_dut|cnt[26]~84_combout  = (\clock_control_dut|cnt [26] & (\clock_control_dut|cnt[25]~83  $ (GND))) # (!\clock_control_dut|cnt [26] & (!\clock_control_dut|cnt[25]~83  & VCC))
// \clock_control_dut|cnt[26]~85  = CARRY((\clock_control_dut|cnt [26] & !\clock_control_dut|cnt[25]~83 ))

	.dataa(gnd),
	.datab(\clock_control_dut|cnt [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[25]~83 ),
	.combout(\clock_control_dut|cnt[26]~84_combout ),
	.cout(\clock_control_dut|cnt[26]~85 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[26]~84 .lut_mask = 16'hC30C;
defparam \clock_control_dut|cnt[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N22
cycloneive_lcell_comb \clock_control_dut|cnt[27]~86 (
// Equation(s):
// \clock_control_dut|cnt[27]~86_combout  = (\clock_control_dut|cnt [27] & (!\clock_control_dut|cnt[26]~85 )) # (!\clock_control_dut|cnt [27] & ((\clock_control_dut|cnt[26]~85 ) # (GND)))
// \clock_control_dut|cnt[27]~87  = CARRY((!\clock_control_dut|cnt[26]~85 ) # (!\clock_control_dut|cnt [27]))

	.dataa(\clock_control_dut|cnt [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[26]~85 ),
	.combout(\clock_control_dut|cnt[27]~86_combout ),
	.cout(\clock_control_dut|cnt[27]~87 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[27]~86 .lut_mask = 16'h5A5F;
defparam \clock_control_dut|cnt[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N24
cycloneive_lcell_comb \clock_control_dut|cnt[28]~88 (
// Equation(s):
// \clock_control_dut|cnt[28]~88_combout  = (\clock_control_dut|cnt [28] & (\clock_control_dut|cnt[27]~87  $ (GND))) # (!\clock_control_dut|cnt [28] & (!\clock_control_dut|cnt[27]~87  & VCC))
// \clock_control_dut|cnt[28]~89  = CARRY((\clock_control_dut|cnt [28] & !\clock_control_dut|cnt[27]~87 ))

	.dataa(gnd),
	.datab(\clock_control_dut|cnt [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[27]~87 ),
	.combout(\clock_control_dut|cnt[28]~88_combout ),
	.cout(\clock_control_dut|cnt[28]~89 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[28]~88 .lut_mask = 16'hC30C;
defparam \clock_control_dut|cnt[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N26
cycloneive_lcell_comb \clock_control_dut|cnt[29]~90 (
// Equation(s):
// \clock_control_dut|cnt[29]~90_combout  = (\clock_control_dut|cnt [29] & (!\clock_control_dut|cnt[28]~89 )) # (!\clock_control_dut|cnt [29] & ((\clock_control_dut|cnt[28]~89 ) # (GND)))
// \clock_control_dut|cnt[29]~91  = CARRY((!\clock_control_dut|cnt[28]~89 ) # (!\clock_control_dut|cnt [29]))

	.dataa(\clock_control_dut|cnt [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[28]~89 ),
	.combout(\clock_control_dut|cnt[29]~90_combout ),
	.cout(\clock_control_dut|cnt[29]~91 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[29]~90 .lut_mask = 16'h5A5F;
defparam \clock_control_dut|cnt[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N28
cycloneive_lcell_comb \clock_control_dut|cnt[30]~92 (
// Equation(s):
// \clock_control_dut|cnt[30]~92_combout  = (\clock_control_dut|cnt [30] & (\clock_control_dut|cnt[29]~91  $ (GND))) # (!\clock_control_dut|cnt [30] & (!\clock_control_dut|cnt[29]~91  & VCC))
// \clock_control_dut|cnt[30]~93  = CARRY((\clock_control_dut|cnt [30] & !\clock_control_dut|cnt[29]~91 ))

	.dataa(gnd),
	.datab(\clock_control_dut|cnt [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|cnt[29]~91 ),
	.combout(\clock_control_dut|cnt[30]~92_combout ),
	.cout(\clock_control_dut|cnt[30]~93 ));
// synopsys translate_off
defparam \clock_control_dut|cnt[30]~92 .lut_mask = 16'hC30C;
defparam \clock_control_dut|cnt[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N30
cycloneive_lcell_comb \clock_control_dut|cnt[31]~94 (
// Equation(s):
// \clock_control_dut|cnt[31]~94_combout  = \clock_control_dut|cnt [31] $ (\clock_control_dut|cnt[30]~93 )

	.dataa(\clock_control_dut|cnt [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\clock_control_dut|cnt[30]~93 ),
	.combout(\clock_control_dut|cnt[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|cnt[31]~94 .lut_mask = 16'h5A5A;
defparam \clock_control_dut|cnt[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y17_N29
dffeas \seg7_dut|temp[0] (
	.clk(\freq_dut|clk_1khz~clkctrl_outclk ),
	.d(\seg7_dut|Selector3~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg7_dut|temp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \seg7_dut|temp[0] .is_wysiwyg = "true";
defparam \seg7_dut|temp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N30
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[18]~37_combout  = (!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h0F00;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N12
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[17]~38_combout  = (\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \clock_control_dut|data_out [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\clock_control_dut|data_out [6]),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hF000;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N4
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[16]~41_combout  = (\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h00F0;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N6
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[15]~43_combout  = (!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \clock_control_dut|data_out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\clock_control_dut|data_out [4]),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h0F00;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N16
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[21]~47_combout  = (!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h0F00;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[20]~49_combout  = (\clock_control_dut|data_out [3] & !\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [3]),
	.datad(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h00F0;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[27]~51_combout  = (\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h00AA;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[26]~53_combout  = (\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h00AA;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[25]~54_combout  = (\clock_control_dut|data_out [2] & \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\clock_control_dut|data_out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'hAA00;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[33]~56 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[33]~56_combout  = (!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[33]~56_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[33]~56 .lut_mask = 16'h0F00;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[33]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[32]~57 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[32]~57_combout  = (!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[32]~57_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[32]~57 .lut_mask = 16'h0F00;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[32]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[31]~58 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[31]~58_combout  = (\clock_control_dut|data_out [2] & \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [2]),
	.datad(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[31]~58 .lut_mask = 16'hF000;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[31]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[31]~59 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[31]~59_combout  = (!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[31]~59_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[31]~59 .lut_mask = 16'h0F00;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[31]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[30]~60 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[30]~60_combout  = (\clock_control_dut|data_out [1] & \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [1]),
	.datad(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[30]~60 .lut_mask = 16'hF000;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[30]~61 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[30]~61_combout  = (\clock_control_dut|data_out [1] & !\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [1]),
	.datad(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[30]~61 .lut_mask = 16'h00F0;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneive_lcell_comb \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[33]~1 (
// Equation(s):
// \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout  = (!\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[33]~1 .lut_mask = 16'h0F00;
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[33]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[32]~2 (
// Equation(s):
// \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout  = (!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[32]~2 .lut_mask = 16'h0F00;
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[32]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneive_lcell_comb \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[31]~5 (
// Equation(s):
// \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout  = (!\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[31]~5 .lut_mask = 16'h0F00;
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneive_lcell_comb \seg7_dut|Selector3~0 (
// Equation(s):
// \seg7_dut|Selector3~0_combout  = (\seg7_dut|state.100~q  & ((\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )) # 
// (!\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & ((\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout )))))

	.dataa(\seg7_dut|state.100~q ),
	.datab(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.datad(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector3~0 .lut_mask = 16'h22A0;
defparam \seg7_dut|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N6
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[18]~37_combout  = (\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h00F0;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N30
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[17]~39_combout  = (\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h00CC;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N20
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[16]~40_combout  = (\clock_control_dut|data_out [13] & \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [13]),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hF000;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N16
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[15]~43_combout  = (!\clock_control_dut|data_out [12] & !\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [12]),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h000F;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N10
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[21]~47_combout  = (\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h00AA;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N26
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[20]~49_combout  = (\clock_control_dut|data_out [11] & !\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [11]),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h00F0;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N14
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[27]~51_combout  = (\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h00CC;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N22
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[26]~53_combout  = (\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h00F0;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N30
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[25]~54_combout  = (!\clock_control_dut|data_out [10] & \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [10]),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'h0F00;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N0
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[33]~56 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[33]~56_combout  = (\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[33]~56_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[33]~56 .lut_mask = 16'h00F0;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[33]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[32]~57 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[32]~57_combout  = (\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[32]~57_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[32]~57 .lut_mask = 16'h00AA;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[32]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N2
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[31]~58 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[31]~58_combout  = (!\clock_control_dut|data_out [10] & \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [10]),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[31]~58 .lut_mask = 16'h0F00;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[31]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N26
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[31]~59 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[31]~59_combout  = (\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[31]~59_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[31]~59 .lut_mask = 16'h00AA;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[31]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N11
dffeas \clock_control_dut|data_out[9] (
	.clk(\clock_control_dut|clk_1hz~clkctrl_outclk ),
	.d(\clock_control_dut|Add2~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|data_out[9] .is_wysiwyg = "true";
defparam \clock_control_dut|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N4
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[30]~60 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[30]~60_combout  = (\clock_control_dut|data_out [9] & \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\clock_control_dut|data_out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[30]~60 .lut_mask = 16'hAA00;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N8
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[30]~61 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[30]~61_combout  = (\clock_control_dut|data_out [9] & !\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [9]),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[30]~61 .lut_mask = 16'h00F0;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
cycloneive_lcell_comb \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[33]~1 (
// Equation(s):
// \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout  = (\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[33]~1 .lut_mask = 16'h00AA;
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[33]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cycloneive_lcell_comb \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[31]~4 (
// Equation(s):
// \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout  = (!\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[31]~4 .lut_mask = 16'h3300;
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
cycloneive_lcell_comb \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[30]~6 (
// Equation(s):
// \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout  = (!\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[30]~6 .lut_mask = 16'h0F00;
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneive_lcell_comb \seg7_dut|Selector3~1 (
// Equation(s):
// \seg7_dut|Selector3~1_combout  = (\seg7_dut|state.010~q  & ((\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (!\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )) # 
// (!\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & ((\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout )))))

	.dataa(\seg7_dut|state.010~q ),
	.datab(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.datad(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector3~1 .lut_mask = 16'h2A20;
defparam \seg7_dut|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N13
dffeas \clock_control_dut|data_out[21] (
	.clk(\clock_control_dut|clk_1hz~clkctrl_outclk ),
	.d(\clock_control_dut|data_out[21]~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|data_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|data_out[21] .is_wysiwyg = "true";
defparam \clock_control_dut|data_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[18]~36_combout  = (\clock_control_dut|data_out [23] & \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [23]),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hF000;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[17]~38_combout  = (\clock_control_dut|data_out [22] & \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\clock_control_dut|data_out [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hAA00;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[16]~41_combout  = (\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h00F0;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[15]~43_combout  = (!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\clock_control_dut|data_out [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\clock_control_dut|data_out [20]),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h000F;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[21]~47_combout  = (\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h00AA;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[20]~49_combout  = (\clock_control_dut|data_out [19] & !\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [19]),
	.datac(gnd),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h00CC;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[28]~50_combout  = (\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h00F0;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[27]~51_combout  = (\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h00F0;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[26]~52_combout  = (\clock_control_dut|data_out [19] & \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [19]),
	.datac(gnd),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hCC00;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[25]~55_combout  = (\clock_control_dut|data_out [18] & !\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [18]),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h00F0;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[33]~56 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[33]~56_combout  = (!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[33]~56_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[33]~56 .lut_mask = 16'h0F00;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[33]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[32]~57 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[32]~57_combout  = (\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[32]~57_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[32]~57 .lut_mask = 16'h00F0;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[32]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[31]~58 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[31]~58_combout  = (\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \clock_control_dut|data_out [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\clock_control_dut|data_out [18]),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[31]~58 .lut_mask = 16'hF000;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[31]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[31]~59 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[31]~59_combout  = (!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[31]~59_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[31]~59 .lut_mask = 16'h0F00;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[31]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[30]~60 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[30]~60_combout  = (\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \clock_control_dut|data_out [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\clock_control_dut|data_out [17]),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[30]~60 .lut_mask = 16'hF000;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[30]~61 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[30]~61_combout  = (!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \clock_control_dut|data_out [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\clock_control_dut|data_out [17]),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[30]~61 .lut_mask = 16'h0F00;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneive_lcell_comb \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[33]~0 (
// Equation(s):
// \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout  = (\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[33]~0 .lut_mask = 16'h00F0;
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[33]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[32]~3 (
// Equation(s):
// \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout  = (!\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[32]~3 .lut_mask = 16'h3300;
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[32]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneive_lcell_comb \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[31]~5 (
// Equation(s):
// \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout  = (\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[31]~5 .lut_mask = 16'h00CC;
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneive_lcell_comb \seg7_dut|Selector3~2 (
// Equation(s):
// \seg7_dut|Selector3~2_combout  = (!\seg7_dut|state.000~q  & ((\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )) # 
// (!\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & ((\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout )))))

	.dataa(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(\seg7_dut|state.000~q ),
	.datac(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.datad(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector3~2 .lut_mask = 16'h1130;
defparam \seg7_dut|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \seg7_dut|Selector3~3 (
// Equation(s):
// \seg7_dut|Selector3~3_combout  = (\clock_control_dut|data_out [0] & ((\seg7_dut|state.101~q ) # ((\clock_control_dut|data_out [8] & \seg7_dut|state.011~q )))) # (!\clock_control_dut|data_out [0] & (\clock_control_dut|data_out [8] & ((\seg7_dut|state.011~q 
// ))))

	.dataa(\clock_control_dut|data_out [0]),
	.datab(\clock_control_dut|data_out [8]),
	.datac(\seg7_dut|state.101~q ),
	.datad(\seg7_dut|state.011~q ),
	.cin(gnd),
	.combout(\seg7_dut|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector3~3 .lut_mask = 16'hECA0;
defparam \seg7_dut|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneive_lcell_comb \seg7_dut|Selector3~4 (
// Equation(s):
// \seg7_dut|Selector3~4_combout  = (\seg7_dut|Selector3~3_combout ) # ((\seg7_dut|Selector3~0_combout ) # ((\seg7_dut|Selector3~1_combout ) # (\seg7_dut|Selector3~2_combout )))

	.dataa(\seg7_dut|Selector3~3_combout ),
	.datab(\seg7_dut|Selector3~0_combout ),
	.datac(\seg7_dut|Selector3~1_combout ),
	.datad(\seg7_dut|Selector3~2_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector3~4 .lut_mask = 16'hFFFE;
defparam \seg7_dut|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N23
dffeas \clock_control_dut|data_out[16] (
	.clk(\clock_control_dut|clk_1hz~clkctrl_outclk ),
	.d(\clock_control_dut|data_out[16]~31_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|data_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|data_out[16] .is_wysiwyg = "true";
defparam \clock_control_dut|data_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneive_lcell_comb \seg7_dut|Selector3~5 (
// Equation(s):
// \seg7_dut|Selector3~5_combout  = (\seg7_dut|Selector3~4_combout ) # ((\clock_control_dut|data_out [16] & \seg7_dut|state.001~q ))

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [16]),
	.datac(\seg7_dut|state.001~q ),
	.datad(\seg7_dut|Selector3~4_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector3~5 .lut_mask = 16'hFFC0;
defparam \seg7_dut|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N18
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout  = (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout )

	.dataa(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h5500;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N16
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout  = (\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \clock_control_dut|data_out [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\clock_control_dut|data_out [6]),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hF000;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N14
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout  = (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h0F00;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N4
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout  = (\clock_control_dut|data_out [4] & \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [4]),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'hF000;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N0
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout  = (\clock_control_dut|data_out [4] & \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [4]),
	.datac(gnd),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'hCC00;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout  = (\clock_control_dut|data_out [3] & \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [3]),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hF000;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout  = (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h0F00;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout  = (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h0F00;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout  = (\clock_control_dut|data_out [3] & \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [3]),
	.datac(gnd),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hCC00;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout  = (\clock_control_dut|data_out [2] & !\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [2]),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h00F0;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[30]~56 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout  = (\clock_control_dut|data_out [1] & \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [1]),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[30]~56 .lut_mask = 16'hF000;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[30]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[31]~61 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout  = (\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[31]~61 .lut_mask = 16'h00CC;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[31]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout  = (\clock_control_dut|data_out [23] & \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [23]),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hF000;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout  = (\clock_control_dut|data_out [22] & \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [22]),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hF000;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout  = (\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \clock_control_dut|data_out [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\clock_control_dut|data_out [21]),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hF000;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout  = (!\clock_control_dut|data_out [20] & !\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [20]),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h000F;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout  = (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h0F00;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout  = (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h0F00;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout  = (\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\clock_control_dut|data_out [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\clock_control_dut|data_out [20]),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'h00F0;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout  = (\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \clock_control_dut|data_out [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\clock_control_dut|data_out [19]),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hF000;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout  = (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h0F00;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout  = (\clock_control_dut|data_out [19] & \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [19]),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hF000;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout  = (\clock_control_dut|data_out [18] & !\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [18]),
	.datac(gnd),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h00CC;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[30]~56 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout  = (\clock_control_dut|data_out [17] & \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [17]),
	.datac(gnd),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[30]~56 .lut_mask = 16'hCC00;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[30]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[32]~59 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout  = (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[32]~59 .lut_mask = 16'h0F00;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[32]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout  = (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h00F0;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout  = (\clock_control_dut|data_out [14] & \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\clock_control_dut|data_out [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hAA00;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout  = (\clock_control_dut|data_out [13] & \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [13]),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hF000;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N26
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout  = (!\clock_control_dut|data_out [12] & \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [12]),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'h0F00;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout  = (!\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h3300;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout  = (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h00AA;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout  = (\clock_control_dut|data_out [11] & !\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [11]),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h00F0;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout  = (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h00F0;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout  = (\clock_control_dut|data_out [11] & \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [11]),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hF000;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout  = (!\clock_control_dut|data_out [10] & \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [10]),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'h0F00;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[30]~56 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout  = (\clock_control_dut|data_out [9] & \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\clock_control_dut|data_out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[30]~56 .lut_mask = 16'hAA00;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[30]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[33]~58 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout  = (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[33]~58 .lut_mask = 16'h00CC;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[33]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[31]~61 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout  = (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[31]~61 .lut_mask = 16'h00CC;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[31]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneive_lcell_comb \seg7_dut|Selector2~5 (
// Equation(s):
// \seg7_dut|Selector2~5_combout  = (\seg7_dut|state.011~q  & ((\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\clock_control_dut|data_out [9]))) # 
// (!\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ))))

	.dataa(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datab(\clock_control_dut|data_out [9]),
	.datac(\seg7_dut|state.011~q ),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector2~5 .lut_mask = 16'hC0A0;
defparam \seg7_dut|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cycloneive_lcell_comb \seg7_dut|Selector2~6 (
// Equation(s):
// \seg7_dut|Selector2~6_combout  = (\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (((\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ) # 
// (\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout )))) # (!\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ))

	.dataa(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.datab(\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.datac(\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.datad(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector2~6 .lut_mask = 16'hFCAA;
defparam \seg7_dut|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneive_lcell_comb \seg7_dut|Selector2~7 (
// Equation(s):
// \seg7_dut|Selector2~7_combout  = (\seg7_dut|Selector2~5_combout ) # ((\seg7_dut|state.010~q  & \seg7_dut|Selector2~6_combout ))

	.dataa(gnd),
	.datab(\seg7_dut|state.010~q ),
	.datac(\seg7_dut|Selector2~6_combout ),
	.datad(\seg7_dut|Selector2~5_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector2~7_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector2~7 .lut_mask = 16'hFFC0;
defparam \seg7_dut|Selector2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \seg7_dut|Selector1~1 (
// Equation(s):
// \seg7_dut|Selector1~1_combout  = (\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\clock_control_dut|data_out [2])) # (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// ((\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )))

	.dataa(\clock_control_dut|data_out [2]),
	.datab(gnd),
	.datac(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector1~1 .lut_mask = 16'hAFA0;
defparam \seg7_dut|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \seg7_dut|Selector1~2 (
// Equation(s):
// \seg7_dut|Selector1~2_combout  = (\seg7_dut|state.101~q  & ((\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\seg7_dut|Selector1~1_combout )) # 
// (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout )))))

	.dataa(\seg7_dut|state.101~q ),
	.datab(\seg7_dut|Selector1~1_combout ),
	.datac(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector1~2 .lut_mask = 16'h8A80;
defparam \seg7_dut|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneive_lcell_comb \seg7_dut|Selector1~7 (
// Equation(s):
// \seg7_dut|Selector1~7_combout  = (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ) # 
// (\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout )))) # (!\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))

	.dataa(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datab(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.datac(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector1~7_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector1~7 .lut_mask = 16'hFCAA;
defparam \seg7_dut|Selector1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneive_lcell_comb \seg7_dut|Selector1~8 (
// Equation(s):
// \seg7_dut|Selector1~8_combout  = (\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout  & ((\seg7_dut|Selector1~6_combout ) # ((\seg7_dut|state.011~q  & \seg7_dut|Selector1~7_combout )))) # 
// (!\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout  & (\seg7_dut|state.011~q  & ((\seg7_dut|Selector1~7_combout ))))

	.dataa(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.datab(\seg7_dut|state.011~q ),
	.datac(\seg7_dut|Selector1~6_combout ),
	.datad(\seg7_dut|Selector1~7_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector1~8_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector1~8 .lut_mask = 16'hECA0;
defparam \seg7_dut|Selector1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \seg7_dut|Selector0~2 (
// Equation(s):
// \seg7_dut|Selector0~2_combout  = (\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout  & (\seg7_dut|state.100~q  & !\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ))

	.dataa(gnd),
	.datab(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.datac(\seg7_dut|state.100~q ),
	.datad(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector0~2 .lut_mask = 16'h00C0;
defparam \seg7_dut|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N6
cycloneive_lcell_comb \freq_dut|LessThan0~7 (
// Equation(s):
// \freq_dut|LessThan0~7_combout  = (!\freq_dut|cnt [14]) # (!\freq_dut|cnt [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\freq_dut|cnt [13]),
	.datad(\freq_dut|cnt [14]),
	.cin(gnd),
	.combout(\freq_dut|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \freq_dut|LessThan0~7 .lut_mask = 16'h0FFF;
defparam \freq_dut|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N7
dffeas \clock_control_dut|clk_1hz (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_control_dut|clk_1hz~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|clk_1hz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|clk_1hz .is_wysiwyg = "true";
defparam \clock_control_dut|clk_1hz .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cycloneive_lcell_comb \clock_control_dut|Add2~22 (
// Equation(s):
// \clock_control_dut|Add2~22_combout  = (!\clock_control_dut|Equal0~2_combout  & \clock_control_dut|Add2~2_combout )

	.dataa(\clock_control_dut|Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_control_dut|Add2~2_combout ),
	.cin(gnd),
	.combout(\clock_control_dut|Add2~22_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|Add2~22 .lut_mask = 16'h5500;
defparam \clock_control_dut|Add2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \clock_control_dut|data_out[21]~26 (
// Equation(s):
// \clock_control_dut|data_out[21]~26_combout  = (\clock_control_dut|Equal0~2_combout  & (!\clock_control_dut|Equal0~5_combout  & (\clock_control_dut|Add1~10_combout ))) # (!\clock_control_dut|Equal0~2_combout  & (((\clock_control_dut|data_out [21]))))

	.dataa(\clock_control_dut|Equal0~5_combout ),
	.datab(\clock_control_dut|Add1~10_combout ),
	.datac(\clock_control_dut|data_out [21]),
	.datad(\clock_control_dut|Equal0~2_combout ),
	.cin(gnd),
	.combout(\clock_control_dut|data_out[21]~26_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|data_out[21]~26 .lut_mask = 16'h44F0;
defparam \clock_control_dut|data_out[21]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \clock_control_dut|data_out[16]~31 (
// Equation(s):
// \clock_control_dut|data_out[16]~31_combout  = (\clock_control_dut|Equal0~2_combout  & (!\clock_control_dut|Equal0~5_combout  & (\clock_control_dut|Add1~0_combout ))) # (!\clock_control_dut|Equal0~2_combout  & (((\clock_control_dut|data_out [16]))))

	.dataa(\clock_control_dut|Equal0~5_combout ),
	.datab(\clock_control_dut|Add1~0_combout ),
	.datac(\clock_control_dut|data_out [16]),
	.datad(\clock_control_dut|Equal0~2_combout ),
	.cin(gnd),
	.combout(\clock_control_dut|data_out[16]~31_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|data_out[16]~31 .lut_mask = 16'h44F0;
defparam \clock_control_dut|data_out[16]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N0
cycloneive_lcell_comb \clock_control_dut|LessThan0~0 (
// Equation(s):
// \clock_control_dut|LessThan0~0_combout  = (!\clock_control_dut|cnt [28] & (!\clock_control_dut|cnt [27] & (!\clock_control_dut|cnt [26] & !\clock_control_dut|cnt [25])))

	.dataa(\clock_control_dut|cnt [28]),
	.datab(\clock_control_dut|cnt [27]),
	.datac(\clock_control_dut|cnt [26]),
	.datad(\clock_control_dut|cnt [25]),
	.cin(gnd),
	.combout(\clock_control_dut|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|LessThan0~0 .lut_mask = 16'h0001;
defparam \clock_control_dut|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N20
cycloneive_lcell_comb \clock_control_dut|LessThan0~1 (
// Equation(s):
// \clock_control_dut|LessThan0~1_combout  = (!\clock_control_dut|cnt [29] & (!\clock_control_dut|cnt [30] & !\clock_control_dut|cnt [31]))

	.dataa(\clock_control_dut|cnt [29]),
	.datab(gnd),
	.datac(\clock_control_dut|cnt [30]),
	.datad(\clock_control_dut|cnt [31]),
	.cin(gnd),
	.combout(\clock_control_dut|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|LessThan0~1 .lut_mask = 16'h0005;
defparam \clock_control_dut|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N14
cycloneive_lcell_comb \clock_control_dut|LessThan0~2 (
// Equation(s):
// \clock_control_dut|LessThan0~2_combout  = (((!\clock_control_dut|cnt [11]) # (!\clock_control_dut|cnt [12])) # (!\clock_control_dut|cnt [13])) # (!\clock_control_dut|cnt [14])

	.dataa(\clock_control_dut|cnt [14]),
	.datab(\clock_control_dut|cnt [13]),
	.datac(\clock_control_dut|cnt [12]),
	.datad(\clock_control_dut|cnt [11]),
	.cin(gnd),
	.combout(\clock_control_dut|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|LessThan0~2 .lut_mask = 16'h7FFF;
defparam \clock_control_dut|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N16
cycloneive_lcell_comb \clock_control_dut|LessThan0~3 (
// Equation(s):
// \clock_control_dut|LessThan0~3_combout  = (((!\clock_control_dut|cnt [1]) # (!\clock_control_dut|cnt [2])) # (!\clock_control_dut|cnt [3])) # (!\clock_control_dut|cnt [0])

	.dataa(\clock_control_dut|cnt [0]),
	.datab(\clock_control_dut|cnt [3]),
	.datac(\clock_control_dut|cnt [2]),
	.datad(\clock_control_dut|cnt [1]),
	.cin(gnd),
	.combout(\clock_control_dut|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|LessThan0~3 .lut_mask = 16'h7FFF;
defparam \clock_control_dut|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N26
cycloneive_lcell_comb \clock_control_dut|LessThan0~4 (
// Equation(s):
// \clock_control_dut|LessThan0~4_combout  = ((\clock_control_dut|LessThan0~3_combout ) # (!\clock_control_dut|cnt [5])) # (!\clock_control_dut|cnt [4])

	.dataa(\clock_control_dut|cnt [4]),
	.datab(gnd),
	.datac(\clock_control_dut|cnt [5]),
	.datad(\clock_control_dut|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\clock_control_dut|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|LessThan0~4 .lut_mask = 16'hFF5F;
defparam \clock_control_dut|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N12
cycloneive_lcell_comb \clock_control_dut|LessThan0~5 (
// Equation(s):
// \clock_control_dut|LessThan0~5_combout  = (!\clock_control_dut|cnt [7] & (!\clock_control_dut|cnt [6] & (!\clock_control_dut|cnt [8] & !\clock_control_dut|cnt [9])))

	.dataa(\clock_control_dut|cnt [7]),
	.datab(\clock_control_dut|cnt [6]),
	.datac(\clock_control_dut|cnt [8]),
	.datad(\clock_control_dut|cnt [9]),
	.cin(gnd),
	.combout(\clock_control_dut|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|LessThan0~5 .lut_mask = 16'h0001;
defparam \clock_control_dut|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N10
cycloneive_lcell_comb \clock_control_dut|LessThan0~6 (
// Equation(s):
// \clock_control_dut|LessThan0~6_combout  = (\clock_control_dut|LessThan0~2_combout ) # ((!\clock_control_dut|cnt [10] & (\clock_control_dut|LessThan0~4_combout  & \clock_control_dut|LessThan0~5_combout )))

	.dataa(\clock_control_dut|cnt [10]),
	.datab(\clock_control_dut|LessThan0~2_combout ),
	.datac(\clock_control_dut|LessThan0~4_combout ),
	.datad(\clock_control_dut|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\clock_control_dut|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|LessThan0~6 .lut_mask = 16'hDCCC;
defparam \clock_control_dut|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N28
cycloneive_lcell_comb \clock_control_dut|LessThan0~7 (
// Equation(s):
// \clock_control_dut|LessThan0~7_combout  = (!\clock_control_dut|cnt [17] & (((!\clock_control_dut|cnt [15] & \clock_control_dut|LessThan0~6_combout )) # (!\clock_control_dut|cnt [16])))

	.dataa(\clock_control_dut|cnt [16]),
	.datab(\clock_control_dut|cnt [15]),
	.datac(\clock_control_dut|cnt [17]),
	.datad(\clock_control_dut|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\clock_control_dut|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|LessThan0~7 .lut_mask = 16'h0705;
defparam \clock_control_dut|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N22
cycloneive_lcell_comb \clock_control_dut|LessThan0~8 (
// Equation(s):
// \clock_control_dut|LessThan0~8_combout  = (((!\clock_control_dut|cnt [18]) # (!\clock_control_dut|cnt [20])) # (!\clock_control_dut|cnt [19])) # (!\clock_control_dut|cnt [21])

	.dataa(\clock_control_dut|cnt [21]),
	.datab(\clock_control_dut|cnt [19]),
	.datac(\clock_control_dut|cnt [20]),
	.datad(\clock_control_dut|cnt [18]),
	.cin(gnd),
	.combout(\clock_control_dut|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|LessThan0~8 .lut_mask = 16'h7FFF;
defparam \clock_control_dut|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N18
cycloneive_lcell_comb \clock_control_dut|LessThan0~9 (
// Equation(s):
// \clock_control_dut|LessThan0~9_combout  = (!\clock_control_dut|cnt [23] & (((\clock_control_dut|LessThan0~8_combout ) # (\clock_control_dut|LessThan0~7_combout )) # (!\clock_control_dut|cnt [22])))

	.dataa(\clock_control_dut|cnt [23]),
	.datab(\clock_control_dut|cnt [22]),
	.datac(\clock_control_dut|LessThan0~8_combout ),
	.datad(\clock_control_dut|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\clock_control_dut|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|LessThan0~9 .lut_mask = 16'h5551;
defparam \clock_control_dut|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N30
cycloneive_lcell_comb \clock_control_dut|LessThan0~10 (
// Equation(s):
// \clock_control_dut|LessThan0~10_combout  = (((\clock_control_dut|cnt [24] & !\clock_control_dut|LessThan0~9_combout )) # (!\clock_control_dut|LessThan0~0_combout )) # (!\clock_control_dut|LessThan0~1_combout )

	.dataa(\clock_control_dut|cnt [24]),
	.datab(\clock_control_dut|LessThan0~1_combout ),
	.datac(\clock_control_dut|LessThan0~0_combout ),
	.datad(\clock_control_dut|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\clock_control_dut|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|LessThan0~10 .lut_mask = 16'h3FBF;
defparam \clock_control_dut|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N4
cycloneive_lcell_comb \clock_control_dut|clk_1hz~0 (
// Equation(s):
// \clock_control_dut|clk_1hz~0_combout  = \clock_control_dut|LessThan0~10_combout  $ (\clock_control_dut|clk_1hz~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|LessThan0~10_combout ),
	.datad(\clock_control_dut|clk_1hz~q ),
	.cin(gnd),
	.combout(\clock_control_dut|clk_1hz~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|clk_1hz~0 .lut_mask = 16'h0FF0;
defparam \clock_control_dut|clk_1hz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[28]~62 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[28]~62_combout  = (\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// ((\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datab(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datad(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[28]~62 .lut_mask = 16'hF200;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[28]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[33]~63 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[33]~63_combout  = (\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// ((\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datad(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[33]~63 .lut_mask = 16'hF200;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[33]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N6
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[28]~62 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[28]~62_combout  = (\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// ((!\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datab(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[28]~62 .lut_mask = 16'hBA00;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[28]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[33]~63 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[33]~63_combout  = (\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// ((!\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ))))

	.dataa(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datac(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[33]~63 .lut_mask = 16'hDC00;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[33]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[33]~63 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[33]~63_combout  = (\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// ((!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ))))

	.dataa(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datac(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[33]~63 .lut_mask = 16'hDC00;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[33]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[33]~63 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[33]~63_combout  = (\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// ((!\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ))))

	.dataa(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datac(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[33]~63 .lut_mask = 16'hDC00;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[33]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[33]~63 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[33]~63_combout  = (\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// ((!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ))))

	.dataa(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datac(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[33]~63 .lut_mask = 16'hF400;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[33]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[28]~62 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[28]~62_combout  = (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// ((!\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[28]~62 .lut_mask = 16'hF400;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[28]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N10
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[23]~64 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[23]~64_combout  = (\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\clock_control_dut|data_out [6]))) # (!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\clock_control_dut|data_out [6]),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[23]~64 .lut_mask = 16'hE040;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[23]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[22]~65 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[22]~65_combout  = (\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\clock_control_dut|data_out [5])) # (!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\clock_control_dut|data_out [5]),
	.datab(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[22]~65 .lut_mask = 16'hAC00;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[22]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[32]~67 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[32]~67_combout  = (\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// ((\clock_control_dut|data_out [3]))) # (!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))))

	.dataa(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datab(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\clock_control_dut|data_out [3]),
	.datad(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[32]~67 .lut_mask = 16'hE200;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[32]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N30
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[23]~64 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[23]~64_combout  = (\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\clock_control_dut|data_out [14])) # (!\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\clock_control_dut|data_out [14]),
	.datab(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[23]~64 .lut_mask = 16'hB800;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[23]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N12
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[22]~65 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[22]~65_combout  = (\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\clock_control_dut|data_out [13])) # (!\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\clock_control_dut|data_out [13]),
	.datab(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[22]~65 .lut_mask = 16'hB800;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[22]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[32]~67 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[32]~67_combout  = (\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// (\clock_control_dut|data_out [11])) # (!\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )))))

	.dataa(\clock_control_dut|data_out [11]),
	.datab(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[32]~67 .lut_mask = 16'hAC00;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[32]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[23]~64 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[23]~64_combout  = (\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\clock_control_dut|data_out [22])) # (!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\clock_control_dut|data_out [22]),
	.datab(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[23]~64 .lut_mask = 16'hB800;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[23]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[22]~65 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[22]~65_combout  = (\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\clock_control_dut|data_out [21]))) # (!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))))

	.dataa(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datab(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\clock_control_dut|data_out [21]),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[22]~65 .lut_mask = 16'hE200;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[22]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[32]~67 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[32]~67_combout  = (\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// (\clock_control_dut|data_out [19])) # (!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )))))

	.dataa(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\clock_control_dut|data_out [19]),
	.datac(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[32]~67 .lut_mask = 16'hD800;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[32]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[23]~64 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[23]~64_combout  = (\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\clock_control_dut|data_out [6])) # (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\clock_control_dut|data_out [6]),
	.datac(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[23]~64 .lut_mask = 16'hD800;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[23]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[27]~66 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[27]~66_combout  = (\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// (!\clock_control_dut|data_out [20])) # (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\clock_control_dut|data_out [20]),
	.datac(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[27]~66 .lut_mask = 16'h7200;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[27]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[22]~65 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[22]~65_combout  = (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\clock_control_dut|data_out [13])) # (!\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\clock_control_dut|data_out [13]),
	.datab(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[22]~65 .lut_mask = 16'hB800;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[22]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[32]~67 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout  = (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// (\clock_control_dut|data_out [11])) # (!\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )))))

	.dataa(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\clock_control_dut|data_out [11]),
	.datac(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[32]~67 .lut_mask = 16'hD800;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[32]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \clock_control_dut|clk_1hz~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock_control_dut|clk_1hz~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock_control_dut|clk_1hz~clkctrl_outclk ));
// synopsys translate_off
defparam \clock_control_dut|clk_1hz~clkctrl .clock_type = "global clock";
defparam \clock_control_dut|clk_1hz~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N6
cycloneive_lcell_comb \clock_control_dut|clk_1hz~feeder (
// Equation(s):
// \clock_control_dut|clk_1hz~feeder_combout  = \clock_control_dut|clk_1hz~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|clk_1hz~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_control_dut|clk_1hz~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|clk_1hz~feeder .lut_mask = 16'hF0F0;
defparam \clock_control_dut|clk_1hz~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \sel[0]~output (
	.i(\seg7_dut|sel [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sel[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sel[0]~output .bus_hold = "false";
defparam \sel[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \sel[1]~output (
	.i(\seg7_dut|sel [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sel[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sel[1]~output .bus_hold = "false";
defparam \sel[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \sel[2]~output (
	.i(\seg7_dut|sel [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sel[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \sel[2]~output .bus_hold = "false";
defparam \sel[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \seg[0]~output (
	.i(\seg7_dut|WideOr7~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[0]~output .bus_hold = "false";
defparam \seg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N2
cycloneive_io_obuf \seg[1]~output (
	.i(\seg7_dut|WideOr6~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[1]~output .bus_hold = "false";
defparam \seg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \seg[2]~output (
	.i(\seg7_dut|WideOr5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[2]~output .bus_hold = "false";
defparam \seg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \seg[3]~output (
	.i(\seg7_dut|WideOr4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[3]~output .bus_hold = "false";
defparam \seg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \seg[4]~output (
	.i(\seg7_dut|WideOr3~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[4]~output .bus_hold = "false";
defparam \seg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \seg[5]~output (
	.i(\seg7_dut|WideOr2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[5]~output .bus_hold = "false";
defparam \seg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \seg[6]~output (
	.i(\seg7_dut|WideOr1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[6]~output .bus_hold = "false";
defparam \seg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \seg[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[7]~output .bus_hold = "false";
defparam \seg[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N6
cycloneive_lcell_comb \freq_dut|cnt[0]~26 (
// Equation(s):
// \freq_dut|cnt[0]~26_combout  = \freq_dut|cnt [0] $ (VCC)
// \freq_dut|cnt[0]~27  = CARRY(\freq_dut|cnt [0])

	.dataa(gnd),
	.datab(\freq_dut|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\freq_dut|cnt[0]~26_combout ),
	.cout(\freq_dut|cnt[0]~27 ));
// synopsys translate_off
defparam \freq_dut|cnt[0]~26 .lut_mask = 16'h33CC;
defparam \freq_dut|cnt[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N22
cycloneive_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X9_Y10_N7
dffeas \freq_dut|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_dut|cnt[0]~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\freq_dut|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_dut|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_dut|cnt[0] .is_wysiwyg = "true";
defparam \freq_dut|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N8
cycloneive_lcell_comb \freq_dut|cnt[1]~28 (
// Equation(s):
// \freq_dut|cnt[1]~28_combout  = (\freq_dut|cnt [1] & (!\freq_dut|cnt[0]~27 )) # (!\freq_dut|cnt [1] & ((\freq_dut|cnt[0]~27 ) # (GND)))
// \freq_dut|cnt[1]~29  = CARRY((!\freq_dut|cnt[0]~27 ) # (!\freq_dut|cnt [1]))

	.dataa(gnd),
	.datab(\freq_dut|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_dut|cnt[0]~27 ),
	.combout(\freq_dut|cnt[1]~28_combout ),
	.cout(\freq_dut|cnt[1]~29 ));
// synopsys translate_off
defparam \freq_dut|cnt[1]~28 .lut_mask = 16'h3C3F;
defparam \freq_dut|cnt[1]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y10_N9
dffeas \freq_dut|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_dut|cnt[1]~28_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\freq_dut|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_dut|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_dut|cnt[1] .is_wysiwyg = "true";
defparam \freq_dut|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N12
cycloneive_lcell_comb \freq_dut|cnt[3]~32 (
// Equation(s):
// \freq_dut|cnt[3]~32_combout  = (\freq_dut|cnt [3] & (!\freq_dut|cnt[2]~31 )) # (!\freq_dut|cnt [3] & ((\freq_dut|cnt[2]~31 ) # (GND)))
// \freq_dut|cnt[3]~33  = CARRY((!\freq_dut|cnt[2]~31 ) # (!\freq_dut|cnt [3]))

	.dataa(\freq_dut|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_dut|cnt[2]~31 ),
	.combout(\freq_dut|cnt[3]~32_combout ),
	.cout(\freq_dut|cnt[3]~33 ));
// synopsys translate_off
defparam \freq_dut|cnt[3]~32 .lut_mask = 16'h5A5F;
defparam \freq_dut|cnt[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N14
cycloneive_lcell_comb \freq_dut|cnt[4]~34 (
// Equation(s):
// \freq_dut|cnt[4]~34_combout  = (\freq_dut|cnt [4] & (\freq_dut|cnt[3]~33  $ (GND))) # (!\freq_dut|cnt [4] & (!\freq_dut|cnt[3]~33  & VCC))
// \freq_dut|cnt[4]~35  = CARRY((\freq_dut|cnt [4] & !\freq_dut|cnt[3]~33 ))

	.dataa(gnd),
	.datab(\freq_dut|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_dut|cnt[3]~33 ),
	.combout(\freq_dut|cnt[4]~34_combout ),
	.cout(\freq_dut|cnt[4]~35 ));
// synopsys translate_off
defparam \freq_dut|cnt[4]~34 .lut_mask = 16'hC30C;
defparam \freq_dut|cnt[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y10_N15
dffeas \freq_dut|cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_dut|cnt[4]~34_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\freq_dut|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_dut|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_dut|cnt[4] .is_wysiwyg = "true";
defparam \freq_dut|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N16
cycloneive_lcell_comb \freq_dut|cnt[5]~36 (
// Equation(s):
// \freq_dut|cnt[5]~36_combout  = (\freq_dut|cnt [5] & (!\freq_dut|cnt[4]~35 )) # (!\freq_dut|cnt [5] & ((\freq_dut|cnt[4]~35 ) # (GND)))
// \freq_dut|cnt[5]~37  = CARRY((!\freq_dut|cnt[4]~35 ) # (!\freq_dut|cnt [5]))

	.dataa(gnd),
	.datab(\freq_dut|cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_dut|cnt[4]~35 ),
	.combout(\freq_dut|cnt[5]~36_combout ),
	.cout(\freq_dut|cnt[5]~37 ));
// synopsys translate_off
defparam \freq_dut|cnt[5]~36 .lut_mask = 16'h3C3F;
defparam \freq_dut|cnt[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y10_N17
dffeas \freq_dut|cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_dut|cnt[5]~36_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\freq_dut|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_dut|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_dut|cnt[5] .is_wysiwyg = "true";
defparam \freq_dut|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N18
cycloneive_lcell_comb \freq_dut|cnt[6]~38 (
// Equation(s):
// \freq_dut|cnt[6]~38_combout  = (\freq_dut|cnt [6] & (\freq_dut|cnt[5]~37  $ (GND))) # (!\freq_dut|cnt [6] & (!\freq_dut|cnt[5]~37  & VCC))
// \freq_dut|cnt[6]~39  = CARRY((\freq_dut|cnt [6] & !\freq_dut|cnt[5]~37 ))

	.dataa(gnd),
	.datab(\freq_dut|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_dut|cnt[5]~37 ),
	.combout(\freq_dut|cnt[6]~38_combout ),
	.cout(\freq_dut|cnt[6]~39 ));
// synopsys translate_off
defparam \freq_dut|cnt[6]~38 .lut_mask = 16'hC30C;
defparam \freq_dut|cnt[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y10_N19
dffeas \freq_dut|cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_dut|cnt[6]~38_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\freq_dut|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_dut|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_dut|cnt[6] .is_wysiwyg = "true";
defparam \freq_dut|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N20
cycloneive_lcell_comb \freq_dut|cnt[7]~40 (
// Equation(s):
// \freq_dut|cnt[7]~40_combout  = (\freq_dut|cnt [7] & (!\freq_dut|cnt[6]~39 )) # (!\freq_dut|cnt [7] & ((\freq_dut|cnt[6]~39 ) # (GND)))
// \freq_dut|cnt[7]~41  = CARRY((!\freq_dut|cnt[6]~39 ) # (!\freq_dut|cnt [7]))

	.dataa(gnd),
	.datab(\freq_dut|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_dut|cnt[6]~39 ),
	.combout(\freq_dut|cnt[7]~40_combout ),
	.cout(\freq_dut|cnt[7]~41 ));
// synopsys translate_off
defparam \freq_dut|cnt[7]~40 .lut_mask = 16'h3C3F;
defparam \freq_dut|cnt[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y10_N21
dffeas \freq_dut|cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_dut|cnt[7]~40_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\freq_dut|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_dut|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_dut|cnt[7] .is_wysiwyg = "true";
defparam \freq_dut|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N22
cycloneive_lcell_comb \freq_dut|cnt[8]~42 (
// Equation(s):
// \freq_dut|cnt[8]~42_combout  = (\freq_dut|cnt [8] & (\freq_dut|cnt[7]~41  $ (GND))) # (!\freq_dut|cnt [8] & (!\freq_dut|cnt[7]~41  & VCC))
// \freq_dut|cnt[8]~43  = CARRY((\freq_dut|cnt [8] & !\freq_dut|cnt[7]~41 ))

	.dataa(\freq_dut|cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_dut|cnt[7]~41 ),
	.combout(\freq_dut|cnt[8]~42_combout ),
	.cout(\freq_dut|cnt[8]~43 ));
// synopsys translate_off
defparam \freq_dut|cnt[8]~42 .lut_mask = 16'hA50A;
defparam \freq_dut|cnt[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N24
cycloneive_lcell_comb \freq_dut|cnt[9]~44 (
// Equation(s):
// \freq_dut|cnt[9]~44_combout  = (\freq_dut|cnt [9] & (!\freq_dut|cnt[8]~43 )) # (!\freq_dut|cnt [9] & ((\freq_dut|cnt[8]~43 ) # (GND)))
// \freq_dut|cnt[9]~45  = CARRY((!\freq_dut|cnt[8]~43 ) # (!\freq_dut|cnt [9]))

	.dataa(gnd),
	.datab(\freq_dut|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_dut|cnt[8]~43 ),
	.combout(\freq_dut|cnt[9]~44_combout ),
	.cout(\freq_dut|cnt[9]~45 ));
// synopsys translate_off
defparam \freq_dut|cnt[9]~44 .lut_mask = 16'h3C3F;
defparam \freq_dut|cnt[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y10_N25
dffeas \freq_dut|cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_dut|cnt[9]~44_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\freq_dut|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_dut|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_dut|cnt[9] .is_wysiwyg = "true";
defparam \freq_dut|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N28
cycloneive_lcell_comb \freq_dut|cnt[11]~48 (
// Equation(s):
// \freq_dut|cnt[11]~48_combout  = (\freq_dut|cnt [11] & (!\freq_dut|cnt[10]~47 )) # (!\freq_dut|cnt [11] & ((\freq_dut|cnt[10]~47 ) # (GND)))
// \freq_dut|cnt[11]~49  = CARRY((!\freq_dut|cnt[10]~47 ) # (!\freq_dut|cnt [11]))

	.dataa(gnd),
	.datab(\freq_dut|cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_dut|cnt[10]~47 ),
	.combout(\freq_dut|cnt[11]~48_combout ),
	.cout(\freq_dut|cnt[11]~49 ));
// synopsys translate_off
defparam \freq_dut|cnt[11]~48 .lut_mask = 16'h3C3F;
defparam \freq_dut|cnt[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y10_N29
dffeas \freq_dut|cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_dut|cnt[11]~48_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\freq_dut|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_dut|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_dut|cnt[11] .is_wysiwyg = "true";
defparam \freq_dut|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N30
cycloneive_lcell_comb \freq_dut|cnt[12]~50 (
// Equation(s):
// \freq_dut|cnt[12]~50_combout  = (\freq_dut|cnt [12] & (\freq_dut|cnt[11]~49  $ (GND))) # (!\freq_dut|cnt [12] & (!\freq_dut|cnt[11]~49  & VCC))
// \freq_dut|cnt[12]~51  = CARRY((\freq_dut|cnt [12] & !\freq_dut|cnt[11]~49 ))

	.dataa(\freq_dut|cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_dut|cnt[11]~49 ),
	.combout(\freq_dut|cnt[12]~50_combout ),
	.cout(\freq_dut|cnt[12]~51 ));
// synopsys translate_off
defparam \freq_dut|cnt[12]~50 .lut_mask = 16'hA50A;
defparam \freq_dut|cnt[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N0
cycloneive_lcell_comb \freq_dut|cnt[13]~52 (
// Equation(s):
// \freq_dut|cnt[13]~52_combout  = (\freq_dut|cnt [13] & (!\freq_dut|cnt[12]~51 )) # (!\freq_dut|cnt [13] & ((\freq_dut|cnt[12]~51 ) # (GND)))
// \freq_dut|cnt[13]~53  = CARRY((!\freq_dut|cnt[12]~51 ) # (!\freq_dut|cnt [13]))

	.dataa(gnd),
	.datab(\freq_dut|cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_dut|cnt[12]~51 ),
	.combout(\freq_dut|cnt[13]~52_combout ),
	.cout(\freq_dut|cnt[13]~53 ));
// synopsys translate_off
defparam \freq_dut|cnt[13]~52 .lut_mask = 16'h3C3F;
defparam \freq_dut|cnt[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y9_N1
dffeas \freq_dut|cnt[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_dut|cnt[13]~52_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\freq_dut|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_dut|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_dut|cnt[13] .is_wysiwyg = "true";
defparam \freq_dut|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N2
cycloneive_lcell_comb \freq_dut|cnt[14]~54 (
// Equation(s):
// \freq_dut|cnt[14]~54_combout  = (\freq_dut|cnt [14] & (\freq_dut|cnt[13]~53  $ (GND))) # (!\freq_dut|cnt [14] & (!\freq_dut|cnt[13]~53  & VCC))
// \freq_dut|cnt[14]~55  = CARRY((\freq_dut|cnt [14] & !\freq_dut|cnt[13]~53 ))

	.dataa(gnd),
	.datab(\freq_dut|cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_dut|cnt[13]~53 ),
	.combout(\freq_dut|cnt[14]~54_combout ),
	.cout(\freq_dut|cnt[14]~55 ));
// synopsys translate_off
defparam \freq_dut|cnt[14]~54 .lut_mask = 16'hC30C;
defparam \freq_dut|cnt[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y9_N3
dffeas \freq_dut|cnt[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_dut|cnt[14]~54_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\freq_dut|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_dut|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_dut|cnt[14] .is_wysiwyg = "true";
defparam \freq_dut|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N4
cycloneive_lcell_comb \freq_dut|cnt[15]~56 (
// Equation(s):
// \freq_dut|cnt[15]~56_combout  = (\freq_dut|cnt [15] & (!\freq_dut|cnt[14]~55 )) # (!\freq_dut|cnt [15] & ((\freq_dut|cnt[14]~55 ) # (GND)))
// \freq_dut|cnt[15]~57  = CARRY((!\freq_dut|cnt[14]~55 ) # (!\freq_dut|cnt [15]))

	.dataa(gnd),
	.datab(\freq_dut|cnt [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_dut|cnt[14]~55 ),
	.combout(\freq_dut|cnt[15]~56_combout ),
	.cout(\freq_dut|cnt[15]~57 ));
// synopsys translate_off
defparam \freq_dut|cnt[15]~56 .lut_mask = 16'h3C3F;
defparam \freq_dut|cnt[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y9_N5
dffeas \freq_dut|cnt[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_dut|cnt[15]~56_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\freq_dut|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_dut|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_dut|cnt[15] .is_wysiwyg = "true";
defparam \freq_dut|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N6
cycloneive_lcell_comb \freq_dut|cnt[16]~58 (
// Equation(s):
// \freq_dut|cnt[16]~58_combout  = (\freq_dut|cnt [16] & (\freq_dut|cnt[15]~57  $ (GND))) # (!\freq_dut|cnt [16] & (!\freq_dut|cnt[15]~57  & VCC))
// \freq_dut|cnt[16]~59  = CARRY((\freq_dut|cnt [16] & !\freq_dut|cnt[15]~57 ))

	.dataa(\freq_dut|cnt [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_dut|cnt[15]~57 ),
	.combout(\freq_dut|cnt[16]~58_combout ),
	.cout(\freq_dut|cnt[16]~59 ));
// synopsys translate_off
defparam \freq_dut|cnt[16]~58 .lut_mask = 16'hA50A;
defparam \freq_dut|cnt[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y9_N7
dffeas \freq_dut|cnt[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_dut|cnt[16]~58_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\freq_dut|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_dut|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_dut|cnt[16] .is_wysiwyg = "true";
defparam \freq_dut|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N8
cycloneive_lcell_comb \freq_dut|cnt[17]~60 (
// Equation(s):
// \freq_dut|cnt[17]~60_combout  = (\freq_dut|cnt [17] & (!\freq_dut|cnt[16]~59 )) # (!\freq_dut|cnt [17] & ((\freq_dut|cnt[16]~59 ) # (GND)))
// \freq_dut|cnt[17]~61  = CARRY((!\freq_dut|cnt[16]~59 ) # (!\freq_dut|cnt [17]))

	.dataa(gnd),
	.datab(\freq_dut|cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_dut|cnt[16]~59 ),
	.combout(\freq_dut|cnt[17]~60_combout ),
	.cout(\freq_dut|cnt[17]~61 ));
// synopsys translate_off
defparam \freq_dut|cnt[17]~60 .lut_mask = 16'h3C3F;
defparam \freq_dut|cnt[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y9_N9
dffeas \freq_dut|cnt[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_dut|cnt[17]~60_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\freq_dut|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_dut|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_dut|cnt[17] .is_wysiwyg = "true";
defparam \freq_dut|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N12
cycloneive_lcell_comb \freq_dut|LessThan0~0 (
// Equation(s):
// \freq_dut|LessThan0~0_combout  = (!\freq_dut|cnt [18] & (!\freq_dut|cnt [15] & (!\freq_dut|cnt [16] & !\freq_dut|cnt [17])))

	.dataa(\freq_dut|cnt [18]),
	.datab(\freq_dut|cnt [15]),
	.datac(\freq_dut|cnt [16]),
	.datad(\freq_dut|cnt [17]),
	.cin(gnd),
	.combout(\freq_dut|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \freq_dut|LessThan0~0 .lut_mask = 16'h0001;
defparam \freq_dut|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N10
cycloneive_lcell_comb \freq_dut|cnt[18]~62 (
// Equation(s):
// \freq_dut|cnt[18]~62_combout  = (\freq_dut|cnt [18] & (\freq_dut|cnt[17]~61  $ (GND))) # (!\freq_dut|cnt [18] & (!\freq_dut|cnt[17]~61  & VCC))
// \freq_dut|cnt[18]~63  = CARRY((\freq_dut|cnt [18] & !\freq_dut|cnt[17]~61 ))

	.dataa(gnd),
	.datab(\freq_dut|cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_dut|cnt[17]~61 ),
	.combout(\freq_dut|cnt[18]~62_combout ),
	.cout(\freq_dut|cnt[18]~63 ));
// synopsys translate_off
defparam \freq_dut|cnt[18]~62 .lut_mask = 16'hC30C;
defparam \freq_dut|cnt[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y9_N11
dffeas \freq_dut|cnt[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_dut|cnt[18]~62_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\freq_dut|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_dut|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_dut|cnt[18] .is_wysiwyg = "true";
defparam \freq_dut|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N12
cycloneive_lcell_comb \freq_dut|cnt[19]~64 (
// Equation(s):
// \freq_dut|cnt[19]~64_combout  = (\freq_dut|cnt [19] & (!\freq_dut|cnt[18]~63 )) # (!\freq_dut|cnt [19] & ((\freq_dut|cnt[18]~63 ) # (GND)))
// \freq_dut|cnt[19]~65  = CARRY((!\freq_dut|cnt[18]~63 ) # (!\freq_dut|cnt [19]))

	.dataa(\freq_dut|cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_dut|cnt[18]~63 ),
	.combout(\freq_dut|cnt[19]~64_combout ),
	.cout(\freq_dut|cnt[19]~65 ));
// synopsys translate_off
defparam \freq_dut|cnt[19]~64 .lut_mask = 16'h5A5F;
defparam \freq_dut|cnt[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N14
cycloneive_lcell_comb \freq_dut|cnt[20]~66 (
// Equation(s):
// \freq_dut|cnt[20]~66_combout  = (\freq_dut|cnt [20] & (\freq_dut|cnt[19]~65  $ (GND))) # (!\freq_dut|cnt [20] & (!\freq_dut|cnt[19]~65  & VCC))
// \freq_dut|cnt[20]~67  = CARRY((\freq_dut|cnt [20] & !\freq_dut|cnt[19]~65 ))

	.dataa(gnd),
	.datab(\freq_dut|cnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_dut|cnt[19]~65 ),
	.combout(\freq_dut|cnt[20]~66_combout ),
	.cout(\freq_dut|cnt[20]~67 ));
// synopsys translate_off
defparam \freq_dut|cnt[20]~66 .lut_mask = 16'hC30C;
defparam \freq_dut|cnt[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y9_N15
dffeas \freq_dut|cnt[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_dut|cnt[20]~66_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\freq_dut|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_dut|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_dut|cnt[20] .is_wysiwyg = "true";
defparam \freq_dut|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N16
cycloneive_lcell_comb \freq_dut|cnt[21]~68 (
// Equation(s):
// \freq_dut|cnt[21]~68_combout  = (\freq_dut|cnt [21] & (!\freq_dut|cnt[20]~67 )) # (!\freq_dut|cnt [21] & ((\freq_dut|cnt[20]~67 ) # (GND)))
// \freq_dut|cnt[21]~69  = CARRY((!\freq_dut|cnt[20]~67 ) # (!\freq_dut|cnt [21]))

	.dataa(gnd),
	.datab(\freq_dut|cnt [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_dut|cnt[20]~67 ),
	.combout(\freq_dut|cnt[21]~68_combout ),
	.cout(\freq_dut|cnt[21]~69 ));
// synopsys translate_off
defparam \freq_dut|cnt[21]~68 .lut_mask = 16'h3C3F;
defparam \freq_dut|cnt[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y9_N17
dffeas \freq_dut|cnt[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_dut|cnt[21]~68_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\freq_dut|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_dut|cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_dut|cnt[21] .is_wysiwyg = "true";
defparam \freq_dut|cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N18
cycloneive_lcell_comb \freq_dut|cnt[22]~70 (
// Equation(s):
// \freq_dut|cnt[22]~70_combout  = (\freq_dut|cnt [22] & (\freq_dut|cnt[21]~69  $ (GND))) # (!\freq_dut|cnt [22] & (!\freq_dut|cnt[21]~69  & VCC))
// \freq_dut|cnt[22]~71  = CARRY((\freq_dut|cnt [22] & !\freq_dut|cnt[21]~69 ))

	.dataa(gnd),
	.datab(\freq_dut|cnt [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_dut|cnt[21]~69 ),
	.combout(\freq_dut|cnt[22]~70_combout ),
	.cout(\freq_dut|cnt[22]~71 ));
// synopsys translate_off
defparam \freq_dut|cnt[22]~70 .lut_mask = 16'hC30C;
defparam \freq_dut|cnt[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y9_N19
dffeas \freq_dut|cnt[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_dut|cnt[22]~70_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\freq_dut|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_dut|cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_dut|cnt[22] .is_wysiwyg = "true";
defparam \freq_dut|cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N20
cycloneive_lcell_comb \freq_dut|cnt[23]~72 (
// Equation(s):
// \freq_dut|cnt[23]~72_combout  = (\freq_dut|cnt [23] & (!\freq_dut|cnt[22]~71 )) # (!\freq_dut|cnt [23] & ((\freq_dut|cnt[22]~71 ) # (GND)))
// \freq_dut|cnt[23]~73  = CARRY((!\freq_dut|cnt[22]~71 ) # (!\freq_dut|cnt [23]))

	.dataa(gnd),
	.datab(\freq_dut|cnt [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_dut|cnt[22]~71 ),
	.combout(\freq_dut|cnt[23]~72_combout ),
	.cout(\freq_dut|cnt[23]~73 ));
// synopsys translate_off
defparam \freq_dut|cnt[23]~72 .lut_mask = 16'h3C3F;
defparam \freq_dut|cnt[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y9_N21
dffeas \freq_dut|cnt[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_dut|cnt[23]~72_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\freq_dut|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_dut|cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_dut|cnt[23] .is_wysiwyg = "true";
defparam \freq_dut|cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N22
cycloneive_lcell_comb \freq_dut|cnt[24]~74 (
// Equation(s):
// \freq_dut|cnt[24]~74_combout  = (\freq_dut|cnt [24] & (\freq_dut|cnt[23]~73  $ (GND))) # (!\freq_dut|cnt [24] & (!\freq_dut|cnt[23]~73  & VCC))
// \freq_dut|cnt[24]~75  = CARRY((\freq_dut|cnt [24] & !\freq_dut|cnt[23]~73 ))

	.dataa(\freq_dut|cnt [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_dut|cnt[23]~73 ),
	.combout(\freq_dut|cnt[24]~74_combout ),
	.cout(\freq_dut|cnt[24]~75 ));
// synopsys translate_off
defparam \freq_dut|cnt[24]~74 .lut_mask = 16'hA50A;
defparam \freq_dut|cnt[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N24
cycloneive_lcell_comb \freq_dut|cnt[25]~76 (
// Equation(s):
// \freq_dut|cnt[25]~76_combout  = \freq_dut|cnt[24]~75  $ (\freq_dut|cnt [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\freq_dut|cnt [25]),
	.cin(\freq_dut|cnt[24]~75 ),
	.combout(\freq_dut|cnt[25]~76_combout ),
	.cout());
// synopsys translate_off
defparam \freq_dut|cnt[25]~76 .lut_mask = 16'h0FF0;
defparam \freq_dut|cnt[25]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y9_N25
dffeas \freq_dut|cnt[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_dut|cnt[25]~76_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\freq_dut|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_dut|cnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_dut|cnt[25] .is_wysiwyg = "true";
defparam \freq_dut|cnt[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N23
dffeas \freq_dut|cnt[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_dut|cnt[24]~74_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\freq_dut|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_dut|cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_dut|cnt[24] .is_wysiwyg = "true";
defparam \freq_dut|cnt[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N13
dffeas \freq_dut|cnt[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_dut|cnt[19]~64_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\freq_dut|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_dut|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_dut|cnt[19] .is_wysiwyg = "true";
defparam \freq_dut|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N14
cycloneive_lcell_comb \freq_dut|LessThan0~1 (
// Equation(s):
// \freq_dut|LessThan0~1_combout  = (!\freq_dut|cnt [22] & (!\freq_dut|cnt [20] & (!\freq_dut|cnt [19] & !\freq_dut|cnt [21])))

	.dataa(\freq_dut|cnt [22]),
	.datab(\freq_dut|cnt [20]),
	.datac(\freq_dut|cnt [19]),
	.datad(\freq_dut|cnt [21]),
	.cin(gnd),
	.combout(\freq_dut|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \freq_dut|LessThan0~1 .lut_mask = 16'h0001;
defparam \freq_dut|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N30
cycloneive_lcell_comb \freq_dut|LessThan0~2 (
// Equation(s):
// \freq_dut|LessThan0~2_combout  = (!\freq_dut|cnt [23] & (!\freq_dut|cnt [25] & (!\freq_dut|cnt [24] & \freq_dut|LessThan0~1_combout )))

	.dataa(\freq_dut|cnt [23]),
	.datab(\freq_dut|cnt [25]),
	.datac(\freq_dut|cnt [24]),
	.datad(\freq_dut|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\freq_dut|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \freq_dut|LessThan0~2 .lut_mask = 16'h0100;
defparam \freq_dut|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N23
dffeas \freq_dut|cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_dut|cnt[8]~42_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\freq_dut|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_dut|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_dut|cnt[8] .is_wysiwyg = "true";
defparam \freq_dut|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N31
dffeas \freq_dut|cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_dut|cnt[12]~50_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\freq_dut|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_dut|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_dut|cnt[12] .is_wysiwyg = "true";
defparam \freq_dut|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N4
cycloneive_lcell_comb \freq_dut|LessThan0~3 (
// Equation(s):
// \freq_dut|LessThan0~3_combout  = (!\freq_dut|cnt [10] & (!\freq_dut|cnt [11] & (!\freq_dut|cnt [12] & !\freq_dut|cnt [9])))

	.dataa(\freq_dut|cnt [10]),
	.datab(\freq_dut|cnt [11]),
	.datac(\freq_dut|cnt [12]),
	.datad(\freq_dut|cnt [9]),
	.cin(gnd),
	.combout(\freq_dut|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \freq_dut|LessThan0~3 .lut_mask = 16'h0001;
defparam \freq_dut|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N13
dffeas \freq_dut|cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_dut|cnt[3]~32_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\freq_dut|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_dut|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_dut|cnt[3] .is_wysiwyg = "true";
defparam \freq_dut|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N2
cycloneive_lcell_comb \freq_dut|LessThan0~4 (
// Equation(s):
// \freq_dut|LessThan0~4_combout  = (!\freq_dut|cnt [3] & (((!\freq_dut|cnt [0]) # (!\freq_dut|cnt [1])) # (!\freq_dut|cnt [2])))

	.dataa(\freq_dut|cnt [2]),
	.datab(\freq_dut|cnt [1]),
	.datac(\freq_dut|cnt [3]),
	.datad(\freq_dut|cnt [0]),
	.cin(gnd),
	.combout(\freq_dut|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \freq_dut|LessThan0~4 .lut_mask = 16'h070F;
defparam \freq_dut|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N0
cycloneive_lcell_comb \freq_dut|LessThan0~5 (
// Equation(s):
// \freq_dut|LessThan0~5_combout  = (!\freq_dut|cnt [6] & (((!\freq_dut|cnt [4] & \freq_dut|LessThan0~4_combout )) # (!\freq_dut|cnt [5])))

	.dataa(\freq_dut|cnt [6]),
	.datab(\freq_dut|cnt [5]),
	.datac(\freq_dut|cnt [4]),
	.datad(\freq_dut|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\freq_dut|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \freq_dut|LessThan0~5 .lut_mask = 16'h1511;
defparam \freq_dut|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N28
cycloneive_lcell_comb \freq_dut|LessThan0~6 (
// Equation(s):
// \freq_dut|LessThan0~6_combout  = (\freq_dut|LessThan0~3_combout  & (((\freq_dut|LessThan0~5_combout ) # (!\freq_dut|cnt [8])) # (!\freq_dut|cnt [7])))

	.dataa(\freq_dut|cnt [7]),
	.datab(\freq_dut|cnt [8]),
	.datac(\freq_dut|LessThan0~3_combout ),
	.datad(\freq_dut|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\freq_dut|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \freq_dut|LessThan0~6 .lut_mask = 16'hF070;
defparam \freq_dut|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N26
cycloneive_lcell_comb \freq_dut|LessThan0~8 (
// Equation(s):
// \freq_dut|LessThan0~8_combout  = (((!\freq_dut|LessThan0~7_combout  & !\freq_dut|LessThan0~6_combout )) # (!\freq_dut|LessThan0~2_combout )) # (!\freq_dut|LessThan0~0_combout )

	.dataa(\freq_dut|LessThan0~7_combout ),
	.datab(\freq_dut|LessThan0~0_combout ),
	.datac(\freq_dut|LessThan0~2_combout ),
	.datad(\freq_dut|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\freq_dut|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \freq_dut|LessThan0~8 .lut_mask = 16'h3F7F;
defparam \freq_dut|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N6
cycloneive_lcell_comb \freq_dut|clk_1khz~0 (
// Equation(s):
// \freq_dut|clk_1khz~0_combout  = \freq_dut|clk_1khz~q  $ (\freq_dut|LessThan0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\freq_dut|clk_1khz~q ),
	.datad(\freq_dut|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\freq_dut|clk_1khz~0_combout ),
	.cout());
// synopsys translate_off
defparam \freq_dut|clk_1khz~0 .lut_mask = 16'h0FF0;
defparam \freq_dut|clk_1khz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N2
cycloneive_lcell_comb \freq_dut|clk_1khz~feeder (
// Equation(s):
// \freq_dut|clk_1khz~feeder_combout  = \freq_dut|clk_1khz~0_combout 

	.dataa(gnd),
	.datab(\freq_dut|clk_1khz~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\freq_dut|clk_1khz~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \freq_dut|clk_1khz~feeder .lut_mask = 16'hCCCC;
defparam \freq_dut|clk_1khz~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N3
dffeas \freq_dut|clk_1khz (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_dut|clk_1khz~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_dut|clk_1khz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_dut|clk_1khz .is_wysiwyg = "true";
defparam \freq_dut|clk_1khz .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \freq_dut|clk_1khz~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\freq_dut|clk_1khz~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\freq_dut|clk_1khz~clkctrl_outclk ));
// synopsys translate_off
defparam \freq_dut|clk_1khz~clkctrl .clock_type = "global clock";
defparam \freq_dut|clk_1khz~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \seg7_dut|state.001~0 (
// Equation(s):
// \seg7_dut|state.001~0_combout  = !\seg7_dut|state.000~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\seg7_dut|state.000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\seg7_dut|state.001~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|state.001~0 .lut_mask = 16'h0F0F;
defparam \seg7_dut|state.001~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N5
dffeas \seg7_dut|state.001 (
	.clk(\freq_dut|clk_1khz~clkctrl_outclk ),
	.d(\seg7_dut|state.001~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg7_dut|state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg7_dut|state.001 .is_wysiwyg = "true";
defparam \seg7_dut|state.001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneive_lcell_comb \seg7_dut|state.010~feeder (
// Equation(s):
// \seg7_dut|state.010~feeder_combout  = \seg7_dut|state.001~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\seg7_dut|state.001~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\seg7_dut|state.010~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|state.010~feeder .lut_mask = 16'hF0F0;
defparam \seg7_dut|state.010~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N21
dffeas \seg7_dut|state.010 (
	.clk(\freq_dut|clk_1khz~clkctrl_outclk ),
	.d(\seg7_dut|state.010~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg7_dut|state.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg7_dut|state.010 .is_wysiwyg = "true";
defparam \seg7_dut|state.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneive_lcell_comb \seg7_dut|state.011~feeder (
// Equation(s):
// \seg7_dut|state.011~feeder_combout  = \seg7_dut|state.010~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\seg7_dut|state.010~q ),
	.cin(gnd),
	.combout(\seg7_dut|state.011~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|state.011~feeder .lut_mask = 16'hFF00;
defparam \seg7_dut|state.011~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N31
dffeas \seg7_dut|state.011 (
	.clk(\freq_dut|clk_1khz~clkctrl_outclk ),
	.d(\seg7_dut|state.011~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg7_dut|state.011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg7_dut|state.011 .is_wysiwyg = "true";
defparam \seg7_dut|state.011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \seg7_dut|state.100~feeder (
// Equation(s):
// \seg7_dut|state.100~feeder_combout  = \seg7_dut|state.011~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\seg7_dut|state.011~q ),
	.cin(gnd),
	.combout(\seg7_dut|state.100~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|state.100~feeder .lut_mask = 16'hFF00;
defparam \seg7_dut|state.100~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N9
dffeas \seg7_dut|state.100 (
	.clk(\freq_dut|clk_1khz~clkctrl_outclk ),
	.d(\seg7_dut|state.100~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg7_dut|state.100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg7_dut|state.100 .is_wysiwyg = "true";
defparam \seg7_dut|state.100 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N7
dffeas \seg7_dut|state.101 (
	.clk(\freq_dut|clk_1khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg7_dut|state.100~q ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg7_dut|state.101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg7_dut|state.101 .is_wysiwyg = "true";
defparam \seg7_dut|state.101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \seg7_dut|state.000~0 (
// Equation(s):
// \seg7_dut|state.000~0_combout  = !\seg7_dut|state.101~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\seg7_dut|state.101~q ),
	.cin(gnd),
	.combout(\seg7_dut|state.000~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|state.000~0 .lut_mask = 16'h00FF;
defparam \seg7_dut|state.000~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N1
dffeas \seg7_dut|state.000 (
	.clk(\freq_dut|clk_1khz~clkctrl_outclk ),
	.d(\seg7_dut|state.000~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg7_dut|state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg7_dut|state.000 .is_wysiwyg = "true";
defparam \seg7_dut|state.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneive_lcell_comb \seg7_dut|WideOr0~0 (
// Equation(s):
// \seg7_dut|WideOr0~0_combout  = (!\seg7_dut|state.100~q  & (\seg7_dut|state.000~q  & !\seg7_dut|state.010~q ))

	.dataa(\seg7_dut|state.100~q ),
	.datab(\seg7_dut|state.000~q ),
	.datac(gnd),
	.datad(\seg7_dut|state.010~q ),
	.cin(gnd),
	.combout(\seg7_dut|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|WideOr0~0 .lut_mask = 16'h0044;
defparam \seg7_dut|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N5
dffeas \seg7_dut|sel[0] (
	.clk(\freq_dut|clk_1khz~clkctrl_outclk ),
	.d(\seg7_dut|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg7_dut|sel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \seg7_dut|sel[0] .is_wysiwyg = "true";
defparam \seg7_dut|sel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneive_lcell_comb \seg7_dut|sel~4 (
// Equation(s):
// \seg7_dut|sel~4_combout  = (\seg7_dut|state.011~q ) # (\seg7_dut|state.010~q )

	.dataa(\seg7_dut|state.011~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\seg7_dut|state.010~q ),
	.cin(gnd),
	.combout(\seg7_dut|sel~4_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|sel~4 .lut_mask = 16'hFFAA;
defparam \seg7_dut|sel~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N23
dffeas \seg7_dut|sel[1] (
	.clk(\freq_dut|clk_1khz~clkctrl_outclk ),
	.d(\seg7_dut|sel~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg7_dut|sel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \seg7_dut|sel[1] .is_wysiwyg = "true";
defparam \seg7_dut|sel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \seg7_dut|sel~5 (
// Equation(s):
// \seg7_dut|sel~5_combout  = (\seg7_dut|state.100~q ) # (\seg7_dut|state.101~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\seg7_dut|state.100~q ),
	.datad(\seg7_dut|state.101~q ),
	.cin(gnd),
	.combout(\seg7_dut|sel~5_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|sel~5 .lut_mask = 16'hFFF0;
defparam \seg7_dut|sel~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N21
dffeas \seg7_dut|sel[2] (
	.clk(\freq_dut|clk_1khz~clkctrl_outclk ),
	.d(\seg7_dut|sel~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg7_dut|sel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \seg7_dut|sel[2] .is_wysiwyg = "true";
defparam \seg7_dut|sel[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
cycloneive_lcell_comb \clock_control_dut|Add2~0 (
// Equation(s):
// \clock_control_dut|Add2~0_combout  = (\clock_control_dut|Equal2~2_combout  & (\clock_control_dut|data_out [8] $ (VCC))) # (!\clock_control_dut|Equal2~2_combout  & (\clock_control_dut|data_out [8] & VCC))
// \clock_control_dut|Add2~1  = CARRY((\clock_control_dut|Equal2~2_combout  & \clock_control_dut|data_out [8]))

	.dataa(\clock_control_dut|Equal2~2_combout ),
	.datab(\clock_control_dut|data_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_control_dut|Add2~0_combout ),
	.cout(\clock_control_dut|Add2~1 ));
// synopsys translate_off
defparam \clock_control_dut|Add2~0 .lut_mask = 16'h6688;
defparam \clock_control_dut|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
cycloneive_lcell_comb \clock_control_dut|Add2~23 (
// Equation(s):
// \clock_control_dut|Add2~23_combout  = (!\clock_control_dut|Equal0~2_combout  & \clock_control_dut|Add2~0_combout )

	.dataa(\clock_control_dut|Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_control_dut|Add2~0_combout ),
	.cin(gnd),
	.combout(\clock_control_dut|Add2~23_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|Add2~23 .lut_mask = 16'h5500;
defparam \clock_control_dut|Add2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N5
dffeas \clock_control_dut|data_out[8] (
	.clk(\clock_control_dut|clk_1hz~clkctrl_outclk ),
	.d(\clock_control_dut|Add2~23_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|data_out[8] .is_wysiwyg = "true";
defparam \clock_control_dut|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N20
cycloneive_lcell_comb \clock_control_dut|Add2~4 (
// Equation(s):
// \clock_control_dut|Add2~4_combout  = (\clock_control_dut|data_out [10] & (!\clock_control_dut|Add2~3  & VCC)) # (!\clock_control_dut|data_out [10] & (\clock_control_dut|Add2~3  $ (GND)))
// \clock_control_dut|Add2~5  = CARRY((!\clock_control_dut|data_out [10] & !\clock_control_dut|Add2~3 ))

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|Add2~3 ),
	.combout(\clock_control_dut|Add2~4_combout ),
	.cout(\clock_control_dut|Add2~5 ));
// synopsys translate_off
defparam \clock_control_dut|Add2~4 .lut_mask = 16'h3C03;
defparam \clock_control_dut|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N2
cycloneive_lcell_comb \clock_control_dut|Equal0~0 (
// Equation(s):
// \clock_control_dut|Equal0~0_combout  = (!\clock_control_dut|data_out [12] & (!\clock_control_dut|data_out [15] & (!\clock_control_dut|data_out [14] & \clock_control_dut|data_out [13])))

	.dataa(\clock_control_dut|data_out [12]),
	.datab(\clock_control_dut|data_out [15]),
	.datac(\clock_control_dut|data_out [14]),
	.datad(\clock_control_dut|data_out [13]),
	.cin(gnd),
	.combout(\clock_control_dut|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|Equal0~0 .lut_mask = 16'h0100;
defparam \clock_control_dut|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N2
cycloneive_lcell_comb \clock_control_dut|data_out[0]~8 (
// Equation(s):
// \clock_control_dut|data_out[0]~8_combout  = \clock_control_dut|data_out [0] $ (VCC)
// \clock_control_dut|data_out[0]~9  = CARRY(\clock_control_dut|data_out [0])

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_control_dut|data_out[0]~8_combout ),
	.cout(\clock_control_dut|data_out[0]~9 ));
// synopsys translate_off
defparam \clock_control_dut|data_out[0]~8 .lut_mask = 16'h33CC;
defparam \clock_control_dut|data_out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N4
cycloneive_lcell_comb \clock_control_dut|data_out[1]~10 (
// Equation(s):
// \clock_control_dut|data_out[1]~10_combout  = (\clock_control_dut|data_out [1] & (!\clock_control_dut|data_out[0]~9 )) # (!\clock_control_dut|data_out [1] & ((\clock_control_dut|data_out[0]~9 ) # (GND)))
// \clock_control_dut|data_out[1]~11  = CARRY((!\clock_control_dut|data_out[0]~9 ) # (!\clock_control_dut|data_out [1]))

	.dataa(\clock_control_dut|data_out [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|data_out[0]~9 ),
	.combout(\clock_control_dut|data_out[1]~10_combout ),
	.cout(\clock_control_dut|data_out[1]~11 ));
// synopsys translate_off
defparam \clock_control_dut|data_out[1]~10 .lut_mask = 16'h5A5F;
defparam \clock_control_dut|data_out[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N6
cycloneive_lcell_comb \clock_control_dut|data_out[2]~12 (
// Equation(s):
// \clock_control_dut|data_out[2]~12_combout  = (\clock_control_dut|data_out [2] & (\clock_control_dut|data_out[1]~11  $ (GND))) # (!\clock_control_dut|data_out [2] & (!\clock_control_dut|data_out[1]~11  & VCC))
// \clock_control_dut|data_out[2]~13  = CARRY((\clock_control_dut|data_out [2] & !\clock_control_dut|data_out[1]~11 ))

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|data_out[1]~11 ),
	.combout(\clock_control_dut|data_out[2]~12_combout ),
	.cout(\clock_control_dut|data_out[2]~13 ));
// synopsys translate_off
defparam \clock_control_dut|data_out[2]~12 .lut_mask = 16'hC30C;
defparam \clock_control_dut|data_out[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y18_N7
dffeas \clock_control_dut|data_out[2] (
	.clk(\clock_control_dut|clk_1hz~clkctrl_outclk ),
	.d(\clock_control_dut|data_out[2]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|Equal2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|data_out[2] .is_wysiwyg = "true";
defparam \clock_control_dut|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N8
cycloneive_lcell_comb \clock_control_dut|data_out[3]~14 (
// Equation(s):
// \clock_control_dut|data_out[3]~14_combout  = (\clock_control_dut|data_out [3] & (!\clock_control_dut|data_out[2]~13 )) # (!\clock_control_dut|data_out [3] & ((\clock_control_dut|data_out[2]~13 ) # (GND)))
// \clock_control_dut|data_out[3]~15  = CARRY((!\clock_control_dut|data_out[2]~13 ) # (!\clock_control_dut|data_out [3]))

	.dataa(\clock_control_dut|data_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|data_out[2]~13 ),
	.combout(\clock_control_dut|data_out[3]~14_combout ),
	.cout(\clock_control_dut|data_out[3]~15 ));
// synopsys translate_off
defparam \clock_control_dut|data_out[3]~14 .lut_mask = 16'h5A5F;
defparam \clock_control_dut|data_out[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N10
cycloneive_lcell_comb \clock_control_dut|data_out[4]~16 (
// Equation(s):
// \clock_control_dut|data_out[4]~16_combout  = (\clock_control_dut|data_out [4] & (\clock_control_dut|data_out[3]~15  $ (GND))) # (!\clock_control_dut|data_out [4] & (!\clock_control_dut|data_out[3]~15  & VCC))
// \clock_control_dut|data_out[4]~17  = CARRY((\clock_control_dut|data_out [4] & !\clock_control_dut|data_out[3]~15 ))

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|data_out[3]~15 ),
	.combout(\clock_control_dut|data_out[4]~16_combout ),
	.cout(\clock_control_dut|data_out[4]~17 ));
// synopsys translate_off
defparam \clock_control_dut|data_out[4]~16 .lut_mask = 16'hC30C;
defparam \clock_control_dut|data_out[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y18_N11
dffeas \clock_control_dut|data_out[4] (
	.clk(\clock_control_dut|clk_1hz~clkctrl_outclk ),
	.d(\clock_control_dut|data_out[4]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|Equal2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|data_out[4] .is_wysiwyg = "true";
defparam \clock_control_dut|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N12
cycloneive_lcell_comb \clock_control_dut|data_out[5]~18 (
// Equation(s):
// \clock_control_dut|data_out[5]~18_combout  = (\clock_control_dut|data_out [5] & (!\clock_control_dut|data_out[4]~17 )) # (!\clock_control_dut|data_out [5] & ((\clock_control_dut|data_out[4]~17 ) # (GND)))
// \clock_control_dut|data_out[5]~19  = CARRY((!\clock_control_dut|data_out[4]~17 ) # (!\clock_control_dut|data_out [5]))

	.dataa(\clock_control_dut|data_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|data_out[4]~17 ),
	.combout(\clock_control_dut|data_out[5]~18_combout ),
	.cout(\clock_control_dut|data_out[5]~19 ));
// synopsys translate_off
defparam \clock_control_dut|data_out[5]~18 .lut_mask = 16'h5A5F;
defparam \clock_control_dut|data_out[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N14
cycloneive_lcell_comb \clock_control_dut|data_out[6]~20 (
// Equation(s):
// \clock_control_dut|data_out[6]~20_combout  = (\clock_control_dut|data_out [6] & (\clock_control_dut|data_out[5]~19  $ (GND))) # (!\clock_control_dut|data_out [6] & (!\clock_control_dut|data_out[5]~19  & VCC))
// \clock_control_dut|data_out[6]~21  = CARRY((\clock_control_dut|data_out [6] & !\clock_control_dut|data_out[5]~19 ))

	.dataa(\clock_control_dut|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|data_out[5]~19 ),
	.combout(\clock_control_dut|data_out[6]~20_combout ),
	.cout(\clock_control_dut|data_out[6]~21 ));
// synopsys translate_off
defparam \clock_control_dut|data_out[6]~20 .lut_mask = 16'hA50A;
defparam \clock_control_dut|data_out[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y18_N15
dffeas \clock_control_dut|data_out[6] (
	.clk(\clock_control_dut|clk_1hz~clkctrl_outclk ),
	.d(\clock_control_dut|data_out[6]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|Equal2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|data_out[6] .is_wysiwyg = "true";
defparam \clock_control_dut|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N9
dffeas \clock_control_dut|data_out[3] (
	.clk(\clock_control_dut|clk_1hz~clkctrl_outclk ),
	.d(\clock_control_dut|data_out[3]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|Equal2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|data_out[3] .is_wysiwyg = "true";
defparam \clock_control_dut|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N13
dffeas \clock_control_dut|data_out[5] (
	.clk(\clock_control_dut|clk_1hz~clkctrl_outclk ),
	.d(\clock_control_dut|data_out[5]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|Equal2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|data_out[5] .is_wysiwyg = "true";
defparam \clock_control_dut|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N0
cycloneive_lcell_comb \clock_control_dut|Equal2~1 (
// Equation(s):
// \clock_control_dut|Equal2~1_combout  = (\clock_control_dut|data_out [4] & (!\clock_control_dut|data_out [6] & (\clock_control_dut|data_out [3] & \clock_control_dut|data_out [5])))

	.dataa(\clock_control_dut|data_out [4]),
	.datab(\clock_control_dut|data_out [6]),
	.datac(\clock_control_dut|data_out [3]),
	.datad(\clock_control_dut|data_out [5]),
	.cin(gnd),
	.combout(\clock_control_dut|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|Equal2~1 .lut_mask = 16'h2000;
defparam \clock_control_dut|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N30
cycloneive_lcell_comb \clock_control_dut|Equal2~2 (
// Equation(s):
// \clock_control_dut|Equal2~2_combout  = (\clock_control_dut|Equal2~1_combout  & \clock_control_dut|Equal2~0_combout )

	.dataa(gnd),
	.datab(\clock_control_dut|Equal2~1_combout ),
	.datac(gnd),
	.datad(\clock_control_dut|Equal2~0_combout ),
	.cin(gnd),
	.combout(\clock_control_dut|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|Equal2~2 .lut_mask = 16'hCC00;
defparam \clock_control_dut|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N3
dffeas \clock_control_dut|data_out[0] (
	.clk(\clock_control_dut|clk_1hz~clkctrl_outclk ),
	.d(\clock_control_dut|data_out[0]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|Equal2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|data_out[0] .is_wysiwyg = "true";
defparam \clock_control_dut|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N5
dffeas \clock_control_dut|data_out[1] (
	.clk(\clock_control_dut|clk_1hz~clkctrl_outclk ),
	.d(\clock_control_dut|data_out[1]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|Equal2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|data_out[1] .is_wysiwyg = "true";
defparam \clock_control_dut|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N16
cycloneive_lcell_comb \clock_control_dut|data_out[7]~22 (
// Equation(s):
// \clock_control_dut|data_out[7]~22_combout  = \clock_control_dut|data_out[6]~21  $ (\clock_control_dut|data_out [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_control_dut|data_out [7]),
	.cin(\clock_control_dut|data_out[6]~21 ),
	.combout(\clock_control_dut|data_out[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|data_out[7]~22 .lut_mask = 16'h0FF0;
defparam \clock_control_dut|data_out[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y18_N17
dffeas \clock_control_dut|data_out[7] (
	.clk(\clock_control_dut|clk_1hz~clkctrl_outclk ),
	.d(\clock_control_dut|data_out[7]~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clock_control_dut|Equal2~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|data_out[7] .is_wysiwyg = "true";
defparam \clock_control_dut|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N18
cycloneive_lcell_comb \clock_control_dut|Equal2~0 (
// Equation(s):
// \clock_control_dut|Equal2~0_combout  = (!\clock_control_dut|data_out [2] & (\clock_control_dut|data_out [0] & (\clock_control_dut|data_out [1] & !\clock_control_dut|data_out [7])))

	.dataa(\clock_control_dut|data_out [2]),
	.datab(\clock_control_dut|data_out [0]),
	.datac(\clock_control_dut|data_out [1]),
	.datad(\clock_control_dut|data_out [7]),
	.cin(gnd),
	.combout(\clock_control_dut|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|Equal2~0 .lut_mask = 16'h0040;
defparam \clock_control_dut|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cycloneive_lcell_comb \clock_control_dut|Equal0~1 (
// Equation(s):
// \clock_control_dut|Equal0~1_combout  = (\clock_control_dut|data_out [9] & (\clock_control_dut|data_out [11] & (\clock_control_dut|data_out [8] & \clock_control_dut|data_out [10])))

	.dataa(\clock_control_dut|data_out [9]),
	.datab(\clock_control_dut|data_out [11]),
	.datac(\clock_control_dut|data_out [8]),
	.datad(\clock_control_dut|data_out [10]),
	.cin(gnd),
	.combout(\clock_control_dut|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|Equal0~1 .lut_mask = 16'h8000;
defparam \clock_control_dut|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
cycloneive_lcell_comb \clock_control_dut|Equal0~2 (
// Equation(s):
// \clock_control_dut|Equal0~2_combout  = (\clock_control_dut|Equal2~1_combout  & (\clock_control_dut|Equal0~0_combout  & (\clock_control_dut|Equal2~0_combout  & \clock_control_dut|Equal0~1_combout )))

	.dataa(\clock_control_dut|Equal2~1_combout ),
	.datab(\clock_control_dut|Equal0~0_combout ),
	.datac(\clock_control_dut|Equal2~0_combout ),
	.datad(\clock_control_dut|Equal0~1_combout ),
	.cin(gnd),
	.combout(\clock_control_dut|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|Equal0~2 .lut_mask = 16'h8000;
defparam \clock_control_dut|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N4
cycloneive_lcell_comb \clock_control_dut|Add2~21 (
// Equation(s):
// \clock_control_dut|Add2~21_combout  = (\clock_control_dut|Equal0~2_combout ) # (!\clock_control_dut|Add2~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|Add2~4_combout ),
	.datad(\clock_control_dut|Equal0~2_combout ),
	.cin(gnd),
	.combout(\clock_control_dut|Add2~21_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|Add2~21 .lut_mask = 16'hFF0F;
defparam \clock_control_dut|Add2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N5
dffeas \clock_control_dut|data_out[10] (
	.clk(\clock_control_dut|clk_1hz~clkctrl_outclk ),
	.d(\clock_control_dut|Add2~21_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|data_out[10] .is_wysiwyg = "true";
defparam \clock_control_dut|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
cycloneive_lcell_comb \clock_control_dut|Add2~6 (
// Equation(s):
// \clock_control_dut|Add2~6_combout  = (\clock_control_dut|data_out [11] & (!\clock_control_dut|Add2~5 )) # (!\clock_control_dut|data_out [11] & ((\clock_control_dut|Add2~5 ) # (GND)))
// \clock_control_dut|Add2~7  = CARRY((!\clock_control_dut|Add2~5 ) # (!\clock_control_dut|data_out [11]))

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|Add2~5 ),
	.combout(\clock_control_dut|Add2~6_combout ),
	.cout(\clock_control_dut|Add2~7 ));
// synopsys translate_off
defparam \clock_control_dut|Add2~6 .lut_mask = 16'h3C3F;
defparam \clock_control_dut|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \clock_control_dut|Add2~20 (
// Equation(s):
// \clock_control_dut|Add2~20_combout  = (!\clock_control_dut|Equal0~2_combout  & \clock_control_dut|Add2~6_combout )

	.dataa(\clock_control_dut|Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_control_dut|Add2~6_combout ),
	.cin(gnd),
	.combout(\clock_control_dut|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|Add2~20 .lut_mask = 16'h5500;
defparam \clock_control_dut|Add2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N21
dffeas \clock_control_dut|data_out[11] (
	.clk(\clock_control_dut|clk_1hz~clkctrl_outclk ),
	.d(\clock_control_dut|Add2~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|data_out[11] .is_wysiwyg = "true";
defparam \clock_control_dut|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneive_lcell_comb \clock_control_dut|Add2~8 (
// Equation(s):
// \clock_control_dut|Add2~8_combout  = (\clock_control_dut|data_out [12] & (!\clock_control_dut|Add2~7  & VCC)) # (!\clock_control_dut|data_out [12] & (\clock_control_dut|Add2~7  $ (GND)))
// \clock_control_dut|Add2~9  = CARRY((!\clock_control_dut|data_out [12] & !\clock_control_dut|Add2~7 ))

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|Add2~7 ),
	.combout(\clock_control_dut|Add2~8_combout ),
	.cout(\clock_control_dut|Add2~9 ));
// synopsys translate_off
defparam \clock_control_dut|Add2~8 .lut_mask = 16'h3C03;
defparam \clock_control_dut|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \clock_control_dut|Add2~19 (
// Equation(s):
// \clock_control_dut|Add2~19_combout  = (\clock_control_dut|Equal0~2_combout ) # (!\clock_control_dut|Add2~8_combout )

	.dataa(\clock_control_dut|Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_control_dut|Add2~8_combout ),
	.cin(gnd),
	.combout(\clock_control_dut|Add2~19_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|Add2~19 .lut_mask = 16'hAAFF;
defparam \clock_control_dut|Add2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N9
dffeas \clock_control_dut|data_out[12] (
	.clk(\clock_control_dut|clk_1hz~clkctrl_outclk ),
	.d(\clock_control_dut|Add2~19_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|data_out[12] .is_wysiwyg = "true";
defparam \clock_control_dut|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cycloneive_lcell_comb \clock_control_dut|Add2~10 (
// Equation(s):
// \clock_control_dut|Add2~10_combout  = (\clock_control_dut|data_out [13] & (!\clock_control_dut|Add2~9 )) # (!\clock_control_dut|data_out [13] & ((\clock_control_dut|Add2~9 ) # (GND)))
// \clock_control_dut|Add2~11  = CARRY((!\clock_control_dut|Add2~9 ) # (!\clock_control_dut|data_out [13]))

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|Add2~9 ),
	.combout(\clock_control_dut|Add2~10_combout ),
	.cout(\clock_control_dut|Add2~11 ));
// synopsys translate_off
defparam \clock_control_dut|Add2~10 .lut_mask = 16'h3C3F;
defparam \clock_control_dut|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
cycloneive_lcell_comb \clock_control_dut|Add2~18 (
// Equation(s):
// \clock_control_dut|Add2~18_combout  = (\clock_control_dut|Add2~10_combout  & !\clock_control_dut|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|Add2~10_combout ),
	.datad(\clock_control_dut|Equal0~2_combout ),
	.cin(gnd),
	.combout(\clock_control_dut|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|Add2~18 .lut_mask = 16'h00F0;
defparam \clock_control_dut|Add2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N1
dffeas \clock_control_dut|data_out[13] (
	.clk(\clock_control_dut|clk_1hz~clkctrl_outclk ),
	.d(\clock_control_dut|Add2~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|data_out[13] .is_wysiwyg = "true";
defparam \clock_control_dut|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
cycloneive_lcell_comb \clock_control_dut|Add2~12 (
// Equation(s):
// \clock_control_dut|Add2~12_combout  = (\clock_control_dut|data_out [14] & (\clock_control_dut|Add2~11  $ (GND))) # (!\clock_control_dut|data_out [14] & (!\clock_control_dut|Add2~11  & VCC))
// \clock_control_dut|Add2~13  = CARRY((\clock_control_dut|data_out [14] & !\clock_control_dut|Add2~11 ))

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|Add2~11 ),
	.combout(\clock_control_dut|Add2~12_combout ),
	.cout(\clock_control_dut|Add2~13 ));
// synopsys translate_off
defparam \clock_control_dut|Add2~12 .lut_mask = 16'hC30C;
defparam \clock_control_dut|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N14
cycloneive_lcell_comb \clock_control_dut|Add2~17 (
// Equation(s):
// \clock_control_dut|Add2~17_combout  = (!\clock_control_dut|Equal0~2_combout  & \clock_control_dut|Add2~12_combout )

	.dataa(\clock_control_dut|Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_control_dut|Add2~12_combout ),
	.cin(gnd),
	.combout(\clock_control_dut|Add2~17_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|Add2~17 .lut_mask = 16'h5500;
defparam \clock_control_dut|Add2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N15
dffeas \clock_control_dut|data_out[14] (
	.clk(\clock_control_dut|clk_1hz~clkctrl_outclk ),
	.d(\clock_control_dut|Add2~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|data_out[14] .is_wysiwyg = "true";
defparam \clock_control_dut|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N30
cycloneive_lcell_comb \clock_control_dut|Add2~14 (
// Equation(s):
// \clock_control_dut|Add2~14_combout  = \clock_control_dut|data_out [15] $ (\clock_control_dut|Add2~13 )

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(\clock_control_dut|Add2~13 ),
	.combout(\clock_control_dut|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|Add2~14 .lut_mask = 16'h3C3C;
defparam \clock_control_dut|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
cycloneive_lcell_comb \clock_control_dut|Add2~16 (
// Equation(s):
// \clock_control_dut|Add2~16_combout  = (\clock_control_dut|Add2~14_combout  & !\clock_control_dut|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|Add2~14_combout ),
	.datad(\clock_control_dut|Equal0~2_combout ),
	.cin(gnd),
	.combout(\clock_control_dut|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|Add2~16 .lut_mask = 16'h00F0;
defparam \clock_control_dut|Add2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N9
dffeas \clock_control_dut|data_out[15] (
	.clk(\clock_control_dut|clk_1hz~clkctrl_outclk ),
	.d(\clock_control_dut|Add2~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|data_out[15] .is_wysiwyg = "true";
defparam \clock_control_dut|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N22
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \clock_control_dut|data_out [13] $ (VCC)
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\clock_control_dut|data_out [13])

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N28
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N8
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[18]~36_combout  = (\clock_control_dut|data_out [15] & \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [15]),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hF000;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N0
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[17]~38_combout  = (\clock_control_dut|data_out [14] & \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [14]),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hF000;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N4
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[16]~41_combout  = (\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h00F0;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N2
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[15]~42_combout  = (!\clock_control_dut|data_out [12] & \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [12]),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'h0F00;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N12
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[16]~40_combout ) # 
// (\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[16]~41_combout )))) # (!\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// (!\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[16]~41_combout )))
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[16]~40_combout  & (!\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// !\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datab(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N14
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[17]~38_combout )))) # (!\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[17]~38_combout )))))
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ))))

	.dataa(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datab(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N16
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[18]~37_combout  & (!\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[18]~36_combout  & 
// !\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datab(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N18
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N6
cycloneive_lcell_comb \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ (GND)
// \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY(!\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'hAA55;
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N8
cycloneive_lcell_comb \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (!\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )) # 
// (!\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & VCC))
// \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'h3C0C;
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
cycloneive_lcell_comb \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY(!\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h000F;
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N14
cycloneive_lcell_comb \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneive_lcell_comb \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[33]~0 (
// Equation(s):
// \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout  = (!\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[33]~0 .lut_mask = 16'h0F00;
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[33]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
cycloneive_lcell_comb \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[32]~2 (
// Equation(s):
// \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout  = (!\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[32]~2 .lut_mask = 16'h3300;
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[32]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneive_lcell_comb \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[31]~5 (
// Equation(s):
// \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout  = (\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datad(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[31]~5 .lut_mask = 16'h00F0;
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N2
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[22]~45_combout  = (!\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h0F00;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N0
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[21]~46_combout  = (!\clock_control_dut|data_out [12] & \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [12]),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'h0F00;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N28
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[20]~48_combout  = (\clock_control_dut|data_out [11] & \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [11]),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hF000;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N20
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[22]~45_combout )))) # (!\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[22]~45_combout )))))
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[22]~45_combout ))))

	.dataa(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datab(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N8
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[23]~44_combout  = (\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h00F0;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N22
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[23]~64_combout  & (!\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[23]~44_combout  & 
// !\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.datab(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N24
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N4
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[28]~50_combout  = (\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h00CC;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[27]~66 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[27]~66_combout  = (\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((!\clock_control_dut|data_out [12]))) # (!\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ))))

	.dataa(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datab(\clock_control_dut|data_out [12]),
	.datac(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[27]~66 .lut_mask = 16'h3A00;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[27]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N28
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[26]~52_combout  = (\clock_control_dut|data_out [11] & \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [11]),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hF000;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N20
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[25]~55_combout  = (!\clock_control_dut|data_out [10] & !\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [10]),
	.datad(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h000F;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N16
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[28]~62_combout  & (!\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[28]~50_combout  & 
// !\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.datab(\bin_bcd_min|Div0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N18
cycloneive_lcell_comb \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
cycloneive_lcell_comb \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[30]~7 (
// Equation(s):
// \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout  = (!\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_min|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[30]~7 .lut_mask = 16'h000F;
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[30]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneive_lcell_comb \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 (
// Equation(s):
// \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout  = CARRY((!\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout  & (!\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout  & 
// !\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 )))

	.dataa(\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout ),
	.datab(\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ),
	.combout(),
	.cout(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ));
// synopsys translate_off
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 .lut_mask = 16'h0001;
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
cycloneive_lcell_comb \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 (
// Equation(s):
// \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  = \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ),
	.combout(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .lut_mask = 16'hF0F0;
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
cycloneive_lcell_comb \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[32]~3 (
// Equation(s):
// \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout  = (!\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[32]~3 .lut_mask = 16'h3030;
defparam \bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[32]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneive_lcell_comb \seg7_dut|Selector0~11 (
// Equation(s):
// \seg7_dut|Selector0~11_combout  = (\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (\seg7_dut|state.010~q  & ((\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ) # 
// (\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ))))

	.dataa(\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datab(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.datac(\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datad(\seg7_dut|state.010~q ),
	.cin(gnd),
	.combout(\seg7_dut|Selector0~11_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector0~11 .lut_mask = 16'hC800;
defparam \seg7_dut|Selector0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \clock_control_dut|data_out [13] $ (VCC)
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\clock_control_dut|data_out [13])

	.dataa(\clock_control_dut|data_out [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\clock_control_dut|data_out [14] & (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\clock_control_dut|data_out [14] & 
// (!\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\clock_control_dut|data_out [14] & !\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(\clock_control_dut|data_out [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N6
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout  = (\clock_control_dut|data_out [15] & \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\clock_control_dut|data_out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hAA00;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout  = (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h00CC;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout  = (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h00CC;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout  = (!\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\clock_control_dut|data_out [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\clock_control_dut|data_out [12]),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h000F;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N16
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ) # 
// (\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout )))) # (!\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// (!\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout )))
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout  & (!\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// !\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datab(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout  & (!\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout  & 
// !\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datab(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout  = (\clock_control_dut|data_out [11] & \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [11]),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hF000;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout )))
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ))

	.dataa(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datab(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[23]~64 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[23]~64_combout  = (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\clock_control_dut|data_out [14]))) # (!\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datab(\clock_control_dut|data_out [14]),
	.datac(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[23]~64 .lut_mask = 16'hCA00;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[23]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout  = (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h00F0;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout  = (!\clock_control_dut|data_out [12] & \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [12]),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'h0F00;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ) # 
// (\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout )))) # (!\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// (!\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout )))
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout  & (!\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// !\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datab(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout  & (!\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[23]~64_combout  & 
// !\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datab(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout  = (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h00F0;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout  = (!\clock_control_dut|data_out [10] & !\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [10]),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h000F;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ) # 
// (\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout )))) # (!\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// (!\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout )))
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout  & (!\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// !\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datab(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout  = (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h00AA;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[27]~66 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[27]~66_combout  = (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((!\clock_control_dut|data_out [12]))) # (!\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ))))

	.dataa(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datab(\clock_control_dut|data_out [12]),
	.datac(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[27]~66 .lut_mask = 16'h3A00;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[27]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[28]~62_combout  & (!\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout  & 
// !\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.datab(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[32]~59 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout  = (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[32]~59 .lut_mask = 16'h00CC;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[32]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[31]~60 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout  = (!\clock_control_dut|data_out [10] & \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [10]),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[31]~60 .lut_mask = 16'h0F00;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[31]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[30]~57 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout  = (\clock_control_dut|data_out [9] & !\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\clock_control_dut|data_out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[30]~57 .lut_mask = 16'h00AA;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[30]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout ) # 
// (\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout )))) # (!\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout ) # 
// (\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout )))))
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout ) # 
// (\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ))))

	.dataa(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.datab(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[33]~63 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[33]~63_combout  = (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// ((!\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ))))

	.dataa(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datac(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[33]~63 .lut_mask = 16'hDC00;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[33]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout  & (!\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[33]~63_combout  & 
// !\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ),
	.datab(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneive_lcell_comb \seg7_dut|Selector0~9 (
// Equation(s):
// \seg7_dut|Selector0~9_combout  = (\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout ) # 
// ((\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout )))) # (!\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout 
// ))))

	.dataa(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.datab(\bin_bcd_min|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.datac(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datad(\bin_bcd_min|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector0~9 .lut_mask = 16'hEEF0;
defparam \seg7_dut|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N6
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \clock_control_dut|data_out [5] $ (VCC)
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\clock_control_dut|data_out [5])

	.dataa(\clock_control_dut|data_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N8
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\clock_control_dut|data_out [6] & (\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\clock_control_dut|data_out [6] & 
// (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\clock_control_dut|data_out [6] & !\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(\clock_control_dut|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N12
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N20
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout  = (\clock_control_dut|data_out [7] & \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [7]),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hF000;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N0
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout  = (\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h00F0;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N14
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout  = (\clock_control_dut|data_out [5] & \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [5]),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hF000;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N2
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout  = (\clock_control_dut|data_out [4] & !\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [4]),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h00F0;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N22
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ) # (\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout )))
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ) # (\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ))

	.dataa(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datab(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N24
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ) # 
// (\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout )))) # (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout )))
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout  & (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// !\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datab(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N26
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout )))) # (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout )))))
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ))))

	.dataa(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datab(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N28
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout  & (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout  & 
// !\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datab(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N30
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout  = (\clock_control_dut|data_out [3] & !\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [3]),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h00F0;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ) # (\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout )))
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ) # (\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ))

	.dataa(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datab(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout  = (\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h00F0;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout  = (\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h00CC;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout  = (\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h00CC;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[23]~64_combout  & (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout  & 
// !\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.datab(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout  = (\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h00F0;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout  = (\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \clock_control_dut|data_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\clock_control_dut|data_out [2]),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'hF000;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ) # 
// (\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout )))) # (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout )))
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout  & (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// !\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datab(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N16
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[22]~65 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[22]~65_combout  = (\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\clock_control_dut|data_out [5])) # (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\clock_control_dut|data_out [5]),
	.datab(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[22]~65 .lut_mask = 16'hB080;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[22]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[28]~62 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[28]~62_combout  = (\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// ((!\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[28]~62 .lut_mask = 16'hF400;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[28]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[27]~66 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[27]~66_combout  = (\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// (\clock_control_dut|data_out [4])) # (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\clock_control_dut|data_out [4]),
	.datab(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datac(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[27]~66 .lut_mask = 16'hAC00;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[27]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout  & (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[28]~62_combout  & 
// !\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datab(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[32]~59 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout  = (\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[32]~59 .lut_mask = 16'h00F0;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[32]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[33]~58 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout  = (\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[33]~58 .lut_mask = 16'h00AA;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[33]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[31]~60 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout  = (\clock_control_dut|data_out [2] & \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [2]),
	.datac(gnd),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[31]~60 .lut_mask = 16'hCC00;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[31]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[30]~57 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout  = (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \clock_control_dut|data_out [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\clock_control_dut|data_out [1]),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[30]~57 .lut_mask = 16'h0F00;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[30]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ) # (\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout )))
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ) # (\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ))

	.dataa(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ),
	.datab(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[33]~63_combout  & (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout  & 
// !\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.datab(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cycloneive_lcell_comb \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[32]~67 (
// Equation(s):
// \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout  = (\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// (\clock_control_dut|data_out [3])) # (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )))))

	.dataa(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\clock_control_dut|data_out [3]),
	.datac(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[32]~67 .lut_mask = 16'hD800;
defparam \bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[32]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneive_lcell_comb \seg7_dut|Selector0~8 (
// Equation(s):
// \seg7_dut|Selector0~8_combout  = (\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ) # 
// (\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout )))) # (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ))

	.dataa(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datab(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.datac(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector0~8 .lut_mask = 16'hFACA;
defparam \seg7_dut|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneive_lcell_comb \seg7_dut|Selector0~10 (
// Equation(s):
// \seg7_dut|Selector0~10_combout  = (\seg7_dut|state.101~q  & ((\seg7_dut|Selector0~8_combout ) # ((\seg7_dut|state.011~q  & \seg7_dut|Selector0~9_combout )))) # (!\seg7_dut|state.101~q  & (\seg7_dut|state.011~q  & (\seg7_dut|Selector0~9_combout )))

	.dataa(\seg7_dut|state.101~q ),
	.datab(\seg7_dut|state.011~q ),
	.datac(\seg7_dut|Selector0~9_combout ),
	.datad(\seg7_dut|Selector0~8_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector0~10_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector0~10 .lut_mask = 16'hEAC0;
defparam \seg7_dut|Selector0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneive_lcell_comb \seg7_dut|Selector0~12 (
// Equation(s):
// \seg7_dut|Selector0~12_combout  = (\seg7_dut|Selector0~11_combout ) # (\seg7_dut|Selector0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\seg7_dut|Selector0~11_combout ),
	.datad(\seg7_dut|Selector0~10_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector0~12_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector0~12 .lut_mask = 16'hFFF0;
defparam \seg7_dut|Selector0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\clock_control_dut|data_out [22] & (\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\clock_control_dut|data_out [22] & 
// (!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\clock_control_dut|data_out [22] & !\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(\clock_control_dut|data_out [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\clock_control_dut|data_out [23] & (\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\clock_control_dut|data_out [23] & 
// (!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\clock_control_dut|data_out [23] & !\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(\clock_control_dut|data_out [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[18]~37_combout  = (\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h00F0;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[17]~39_combout  = (\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h00CC;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[16]~40_combout  = (\clock_control_dut|data_out [21] & \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\clock_control_dut|data_out [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hAA00;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \clock_control_dut|Add1~4 (
// Equation(s):
// \clock_control_dut|Add1~4_combout  = (\clock_control_dut|data_out [18] & (\clock_control_dut|Add1~3  $ (GND))) # (!\clock_control_dut|data_out [18] & (!\clock_control_dut|Add1~3  & VCC))
// \clock_control_dut|Add1~5  = CARRY((\clock_control_dut|data_out [18] & !\clock_control_dut|Add1~3 ))

	.dataa(\clock_control_dut|data_out [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|Add1~3 ),
	.combout(\clock_control_dut|Add1~4_combout ),
	.cout(\clock_control_dut|Add1~5 ));
// synopsys translate_off
defparam \clock_control_dut|Add1~4 .lut_mask = 16'hA50A;
defparam \clock_control_dut|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \clock_control_dut|data_out[18]~29 (
// Equation(s):
// \clock_control_dut|data_out[18]~29_combout  = (\clock_control_dut|Equal0~2_combout  & (!\clock_control_dut|Equal0~5_combout  & (\clock_control_dut|Add1~4_combout ))) # (!\clock_control_dut|Equal0~2_combout  & (((\clock_control_dut|data_out [18]))))

	.dataa(\clock_control_dut|Equal0~5_combout ),
	.datab(\clock_control_dut|Add1~4_combout ),
	.datac(\clock_control_dut|data_out [18]),
	.datad(\clock_control_dut|Equal0~2_combout ),
	.cin(gnd),
	.combout(\clock_control_dut|data_out[18]~29_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|data_out[18]~29 .lut_mask = 16'h44F0;
defparam \clock_control_dut|data_out[18]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N31
dffeas \clock_control_dut|data_out[18] (
	.clk(\clock_control_dut|clk_1hz~clkctrl_outclk ),
	.d(\clock_control_dut|data_out[18]~29_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|data_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|data_out[18] .is_wysiwyg = "true";
defparam \clock_control_dut|data_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \clock_control_dut|Equal0~4 (
// Equation(s):
// \clock_control_dut|Equal0~4_combout  = (\clock_control_dut|data_out [16] & (\clock_control_dut|data_out [17] & (!\clock_control_dut|data_out [19] & \clock_control_dut|data_out [18])))

	.dataa(\clock_control_dut|data_out [16]),
	.datab(\clock_control_dut|data_out [17]),
	.datac(\clock_control_dut|data_out [19]),
	.datad(\clock_control_dut|data_out [18]),
	.cin(gnd),
	.combout(\clock_control_dut|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|Equal0~4 .lut_mask = 16'h0800;
defparam \clock_control_dut|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \clock_control_dut|Add1~8 (
// Equation(s):
// \clock_control_dut|Add1~8_combout  = (\clock_control_dut|data_out [20] & (!\clock_control_dut|Add1~7  & VCC)) # (!\clock_control_dut|data_out [20] & (\clock_control_dut|Add1~7  $ (GND)))
// \clock_control_dut|Add1~9  = CARRY((!\clock_control_dut|data_out [20] & !\clock_control_dut|Add1~7 ))

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|Add1~7 ),
	.combout(\clock_control_dut|Add1~8_combout ),
	.cout(\clock_control_dut|Add1~9 ));
// synopsys translate_off
defparam \clock_control_dut|Add1~8 .lut_mask = 16'h3C03;
defparam \clock_control_dut|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \clock_control_dut|Add1~12 (
// Equation(s):
// \clock_control_dut|Add1~12_combout  = (\clock_control_dut|data_out [22] & (\clock_control_dut|Add1~11  $ (GND))) # (!\clock_control_dut|data_out [22] & (!\clock_control_dut|Add1~11  & VCC))
// \clock_control_dut|Add1~13  = CARRY((\clock_control_dut|data_out [22] & !\clock_control_dut|Add1~11 ))

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|Add1~11 ),
	.combout(\clock_control_dut|Add1~12_combout ),
	.cout(\clock_control_dut|Add1~13 ));
// synopsys translate_off
defparam \clock_control_dut|Add1~12 .lut_mask = 16'hC30C;
defparam \clock_control_dut|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \clock_control_dut|data_out[22]~25 (
// Equation(s):
// \clock_control_dut|data_out[22]~25_combout  = (\clock_control_dut|Equal0~2_combout  & (!\clock_control_dut|Equal0~5_combout  & ((\clock_control_dut|Add1~12_combout )))) # (!\clock_control_dut|Equal0~2_combout  & (((\clock_control_dut|data_out [22]))))

	.dataa(\clock_control_dut|Equal0~5_combout ),
	.datab(\clock_control_dut|Equal0~2_combout ),
	.datac(\clock_control_dut|data_out [22]),
	.datad(\clock_control_dut|Add1~12_combout ),
	.cin(gnd),
	.combout(\clock_control_dut|data_out[22]~25_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|data_out[22]~25 .lut_mask = 16'h7430;
defparam \clock_control_dut|data_out[22]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N3
dffeas \clock_control_dut|data_out[22] (
	.clk(\clock_control_dut|clk_1hz~clkctrl_outclk ),
	.d(\clock_control_dut|data_out[22]~25_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|data_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|data_out[22] .is_wysiwyg = "true";
defparam \clock_control_dut|data_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \clock_control_dut|Add1~14 (
// Equation(s):
// \clock_control_dut|Add1~14_combout  = \clock_control_dut|Add1~13  $ (\clock_control_dut|data_out [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_control_dut|data_out [23]),
	.cin(\clock_control_dut|Add1~13 ),
	.combout(\clock_control_dut|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|Add1~14 .lut_mask = 16'h0FF0;
defparam \clock_control_dut|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \clock_control_dut|data_out[23]~24 (
// Equation(s):
// \clock_control_dut|data_out[23]~24_combout  = (\clock_control_dut|Equal0~2_combout  & (!\clock_control_dut|Equal0~5_combout  & ((\clock_control_dut|Add1~14_combout )))) # (!\clock_control_dut|Equal0~2_combout  & (((\clock_control_dut|data_out [23]))))

	.dataa(\clock_control_dut|Equal0~5_combout ),
	.datab(\clock_control_dut|Equal0~2_combout ),
	.datac(\clock_control_dut|data_out [23]),
	.datad(\clock_control_dut|Add1~14_combout ),
	.cin(gnd),
	.combout(\clock_control_dut|data_out[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|data_out[23]~24 .lut_mask = 16'h7430;
defparam \clock_control_dut|data_out[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N1
dffeas \clock_control_dut|data_out[23] (
	.clk(\clock_control_dut|clk_1hz~clkctrl_outclk ),
	.d(\clock_control_dut|data_out[23]~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|data_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|data_out[23] .is_wysiwyg = "true";
defparam \clock_control_dut|data_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \clock_control_dut|Equal0~3 (
// Equation(s):
// \clock_control_dut|Equal0~3_combout  = (!\clock_control_dut|data_out [21] & (!\clock_control_dut|data_out [20] & (!\clock_control_dut|data_out [22] & !\clock_control_dut|data_out [23])))

	.dataa(\clock_control_dut|data_out [21]),
	.datab(\clock_control_dut|data_out [20]),
	.datac(\clock_control_dut|data_out [22]),
	.datad(\clock_control_dut|data_out [23]),
	.cin(gnd),
	.combout(\clock_control_dut|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|Equal0~3 .lut_mask = 16'h0001;
defparam \clock_control_dut|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \clock_control_dut|Equal0~5 (
// Equation(s):
// \clock_control_dut|Equal0~5_combout  = (\clock_control_dut|Equal0~4_combout  & \clock_control_dut|Equal0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|Equal0~4_combout ),
	.datad(\clock_control_dut|Equal0~3_combout ),
	.cin(gnd),
	.combout(\clock_control_dut|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|Equal0~5 .lut_mask = 16'hF000;
defparam \clock_control_dut|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \clock_control_dut|data_out[17]~30 (
// Equation(s):
// \clock_control_dut|data_out[17]~30_combout  = (\clock_control_dut|Equal0~2_combout  & (\clock_control_dut|Add1~2_combout  & (!\clock_control_dut|Equal0~5_combout ))) # (!\clock_control_dut|Equal0~2_combout  & (((\clock_control_dut|data_out [17]))))

	.dataa(\clock_control_dut|Add1~2_combout ),
	.datab(\clock_control_dut|Equal0~5_combout ),
	.datac(\clock_control_dut|data_out [17]),
	.datad(\clock_control_dut|Equal0~2_combout ),
	.cin(gnd),
	.combout(\clock_control_dut|data_out[17]~30_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|data_out[17]~30 .lut_mask = 16'h22F0;
defparam \clock_control_dut|data_out[17]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \clock_control_dut|data_out[17] (
	.clk(\clock_control_dut|clk_1hz~clkctrl_outclk ),
	.d(\clock_control_dut|data_out[17]~30_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|data_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|data_out[17] .is_wysiwyg = "true";
defparam \clock_control_dut|data_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \clock_control_dut|Add1~6 (
// Equation(s):
// \clock_control_dut|Add1~6_combout  = (\clock_control_dut|data_out [19] & (!\clock_control_dut|Add1~5 )) # (!\clock_control_dut|data_out [19] & ((\clock_control_dut|Add1~5 ) # (GND)))
// \clock_control_dut|Add1~7  = CARRY((!\clock_control_dut|Add1~5 ) # (!\clock_control_dut|data_out [19]))

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_control_dut|Add1~5 ),
	.combout(\clock_control_dut|Add1~6_combout ),
	.cout(\clock_control_dut|Add1~7 ));
// synopsys translate_off
defparam \clock_control_dut|Add1~6 .lut_mask = 16'h3C3F;
defparam \clock_control_dut|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \clock_control_dut|data_out[19]~28 (
// Equation(s):
// \clock_control_dut|data_out[19]~28_combout  = (\clock_control_dut|Equal0~2_combout  & (!\clock_control_dut|Equal0~5_combout  & (\clock_control_dut|Add1~6_combout ))) # (!\clock_control_dut|Equal0~2_combout  & (((\clock_control_dut|data_out [19]))))

	.dataa(\clock_control_dut|Equal0~5_combout ),
	.datab(\clock_control_dut|Add1~6_combout ),
	.datac(\clock_control_dut|data_out [19]),
	.datad(\clock_control_dut|Equal0~2_combout ),
	.cin(gnd),
	.combout(\clock_control_dut|data_out[19]~28_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|data_out[19]~28 .lut_mask = 16'h44F0;
defparam \clock_control_dut|data_out[19]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N1
dffeas \clock_control_dut|data_out[19] (
	.clk(\clock_control_dut|clk_1hz~clkctrl_outclk ),
	.d(\clock_control_dut|data_out[19]~28_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|data_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|data_out[19] .is_wysiwyg = "true";
defparam \clock_control_dut|data_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \clock_control_dut|data_out~27 (
// Equation(s):
// \clock_control_dut|data_out~27_combout  = (\clock_control_dut|Equal0~2_combout  & (\clock_control_dut|Equal0~5_combout  $ ((!\clock_control_dut|Add1~8_combout )))) # (!\clock_control_dut|Equal0~2_combout  & (((\clock_control_dut|data_out [20]))))

	.dataa(\clock_control_dut|Equal0~5_combout ),
	.datab(\clock_control_dut|Add1~8_combout ),
	.datac(\clock_control_dut|data_out [20]),
	.datad(\clock_control_dut|Equal0~2_combout ),
	.cin(gnd),
	.combout(\clock_control_dut|data_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \clock_control_dut|data_out~27 .lut_mask = 16'h99F0;
defparam \clock_control_dut|data_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \clock_control_dut|data_out[20] (
	.clk(\clock_control_dut|clk_1hz~clkctrl_outclk ),
	.d(\clock_control_dut|data_out~27_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_control_dut|data_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_control_dut|data_out[20] .is_wysiwyg = "true";
defparam \clock_control_dut|data_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[15]~42_combout  = (!\clock_control_dut|data_out [20] & \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [20]),
	.datac(gnd),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'h3300;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[15]~42_combout )))
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[15]~42_combout ))

	.dataa(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datab(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[16]~41_combout ) # 
// (\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[16]~40_combout )))) # (!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// (!\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[16]~40_combout )))
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[16]~41_combout  & (!\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// !\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datab(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[17]~39_combout )))) # (!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[17]~39_combout )))))
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ))))

	.dataa(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datab(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[18]~36_combout  & (!\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[18]~37_combout  & 
// !\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datab(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[23]~44_combout  = (\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h00F0;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[22]~45_combout  = (!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h3300;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[21]~46_combout  = (!\clock_control_dut|data_out [20] & \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [20]),
	.datac(gnd),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'h3300;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[20]~48_combout  = (\clock_control_dut|data_out [19] & \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [19]),
	.datac(gnd),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hCC00;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[20]~48_combout )))
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[20]~48_combout ))

	.dataa(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datab(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[23]~64_combout  & (!\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[23]~44_combout  & 
// !\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.datab(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneive_lcell_comb \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (!\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & 
// VCC)) # (!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  $ (GND)))
// \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ))

	.dataa(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'h5A05;
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneive_lcell_comb \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY(!\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h000F;
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneive_lcell_comb \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[33]~1 (
// Equation(s):
// \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout  = (\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[33]~1 .lut_mask = 16'h00CC;
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[33]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneive_lcell_comb \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[32]~2 (
// Equation(s):
// \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout  = (!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[32]~2 .lut_mask = 16'h0F00;
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[32]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneive_lcell_comb \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[31]~4 (
// Equation(s):
// \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout  = (!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[31]~4 .lut_mask = 16'h3030;
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[28]~62 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[28]~62_combout  = (\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// ((!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datab(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[28]~62 .lut_mask = 16'hBA00;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[28]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[27]~66 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[27]~66_combout  = (\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// (!\clock_control_dut|data_out [20])) # (!\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\clock_control_dut|data_out [20]),
	.datab(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datac(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[27]~66 .lut_mask = 16'h5C00;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[27]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[26]~53_combout  = (\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h00F0;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[25]~54_combout  = (\clock_control_dut|data_out [18] & \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [18]),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'hF000;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[28]~50_combout  & (!\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[28]~62_combout  & 
// !\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datab(\bin_bcd_hour|Div0|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneive_lcell_comb \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneive_lcell_comb \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[30]~7 (
// Equation(s):
// \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout  = (!\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[30]~7 .lut_mask = 16'h000F;
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[30]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneive_lcell_comb \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 (
// Equation(s):
// \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout  = (((\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ) # (\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout )))
// \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3  = CARRY((\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ) # (\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ))

	.dataa(\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.datab(\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.cout(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ));
// synopsys translate_off
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .lut_mask = 16'h11EE;
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneive_lcell_comb \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 (
// Equation(s):
// \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout  = (\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & (((\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ) # 
// (\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout )))) # (!\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & ((((\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ) # 
// (\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout )))))
// \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7  = CARRY((!\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & ((\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ) # 
// (\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ))))

	.dataa(\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datab(\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ),
	.combout(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.cout(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ));
// synopsys translate_off
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .lut_mask = 16'hE10E;
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneive_lcell_comb \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 (
// Equation(s):
// \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout  = CARRY((!\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout  & (!\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout  & 
// !\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 )))

	.dataa(\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout ),
	.datab(\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ),
	.combout(),
	.cout(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ));
// synopsys translate_off
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 .lut_mask = 16'h0001;
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneive_lcell_comb \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 (
// Equation(s):
// \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  = \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ),
	.combout(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .lut_mask = 16'hF0F0;
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneive_lcell_comb \seg7_dut|Selector0~6 (
// Equation(s):
// \seg7_dut|Selector0~6_combout  = (!\seg7_dut|state.000~q  & (\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & ((\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ) # 
// (\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ))))

	.dataa(\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datab(\seg7_dut|state.000~q ),
	.datac(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.datad(\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector0~6 .lut_mask = 16'h3020;
defparam \seg7_dut|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \seg7_dut|Selector1~6 (
// Equation(s):
// \seg7_dut|Selector1~6_combout  = (\seg7_dut|state.010~q  & !\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout )

	.dataa(gnd),
	.datab(\seg7_dut|state.010~q ),
	.datac(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\seg7_dut|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector1~6 .lut_mask = 16'h0C0C;
defparam \seg7_dut|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N22
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\clock_control_dut|data_out [6] & (\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\clock_control_dut|data_out [6] & 
// (!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\clock_control_dut|data_out [6] & !\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N26
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N8
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[18]~36_combout  = (\clock_control_dut|data_out [7] & \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\clock_control_dut|data_out [7]),
	.datab(gnd),
	.datac(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hA0A0;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N2
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[17]~39_combout  = (!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h0F00;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N28
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[16]~40_combout  = (\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \clock_control_dut|data_out [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\clock_control_dut|data_out [5]),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hF000;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N28
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[15]~42_combout  = (\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \clock_control_dut|data_out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\clock_control_dut|data_out [4]),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'hF000;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N18
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[15]~42_combout )))
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[15]~42_combout ))

	.dataa(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datab(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N20
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[16]~41_combout ) # 
// (\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[16]~40_combout )))) # (!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// (!\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[16]~40_combout )))
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[16]~41_combout  & (!\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// !\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datab(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N22
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[17]~39_combout )))) # (!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[17]~39_combout )))))
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ))))

	.dataa(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datab(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N24
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[18]~37_combout  & (!\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[18]~36_combout  & 
// !\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datab(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N26
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N0
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[23]~44_combout  = (\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h00F0;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N14
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[22]~45_combout  = (!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h0F00;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N4
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[21]~46_combout  = (\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \clock_control_dut|data_out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\clock_control_dut|data_out [4]),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'hF000;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[20]~48_combout  = (\clock_control_dut|data_out [3] & \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [3]),
	.datad(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hF000;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[22]~45_combout )))) # (!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[22]~45_combout )))))
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[22]~45_combout ))))

	.dataa(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datab(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[23]~64_combout  & (!\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[23]~44_combout  & 
// !\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.datab(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (!\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )) # 
// (!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & VCC))
// \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'h3C0C;
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneive_lcell_comb \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY(!\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h000F;
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneive_lcell_comb \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneive_lcell_comb \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[32]~3 (
// Equation(s):
// \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout  = (\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datad(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[32]~3 .lut_mask = 16'h00F0;
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[32]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneive_lcell_comb \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[33]~0 (
// Equation(s):
// \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout  = (!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(gnd),
	.datac(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[33]~0 .lut_mask = 16'h5050;
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[33]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[31]~4 (
// Equation(s):
// \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout  = (!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[31]~4 .lut_mask = 16'h0F00;
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[28]~50_combout  = (\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datad(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h00F0;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[27]~66 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[27]~66_combout  = (\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// (\clock_control_dut|data_out [4])) # (!\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\clock_control_dut|data_out [4]),
	.datab(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[27]~66 .lut_mask = 16'hB800;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[27]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[26]~52_combout  = (\clock_control_dut|data_out [3] & \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [3]),
	.datac(gnd),
	.datad(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hCC00;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[25]~55_combout  = (\clock_control_dut|data_out [2] & !\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [2]),
	.datad(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h00F0;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[28]~62_combout  & (!\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[28]~50_combout  & 
// !\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.datab(\bin_bcd_sec|Div0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneive_lcell_comb \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[30]~7 (
// Equation(s):
// \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout  = (!\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[30]~7 .lut_mask = 16'h000F;
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[30]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneive_lcell_comb \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 (
// Equation(s):
// \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout  = (\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3  & (((\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ) # 
// (\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout )))) # (!\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3  & (!\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout  & 
// (!\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout )))
// \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  = CARRY((!\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout  & (!\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout  & 
// !\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 )))

	.dataa(\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.datab(\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ),
	.combout(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.cout(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ));
// synopsys translate_off
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .lut_mask = 16'hE101;
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneive_lcell_comb \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 (
// Equation(s):
// \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout  = CARRY((!\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout  & (!\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout  & 
// !\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 )))

	.dataa(\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout ),
	.datab(\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ),
	.combout(),
	.cout(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ));
// synopsys translate_off
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 .lut_mask = 16'h0001;
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 (
// Equation(s):
// \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  = \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ),
	.combout(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .lut_mask = 16'hF0F0;
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneive_lcell_comb \seg7_dut|Selector0~5 (
// Equation(s):
// \seg7_dut|Selector0~5_combout  = (\seg7_dut|state.100~q  & (\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & ((\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ) # 
// (\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ))))

	.dataa(\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datab(\seg7_dut|state.100~q ),
	.datac(\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datad(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector0~5 .lut_mask = 16'hC800;
defparam \seg7_dut|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneive_lcell_comb \seg7_dut|Selector0~7 (
// Equation(s):
// \seg7_dut|Selector0~7_combout  = (\seg7_dut|Selector0~6_combout ) # ((\seg7_dut|Selector0~5_combout ) # ((\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout  & \seg7_dut|Selector1~6_combout )))

	.dataa(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.datab(\seg7_dut|Selector0~6_combout ),
	.datac(\seg7_dut|Selector1~6_combout ),
	.datad(\seg7_dut|Selector0~5_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector0~7 .lut_mask = 16'hFFEC;
defparam \seg7_dut|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \clock_control_dut|data_out [21] $ (VCC)
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\clock_control_dut|data_out [21])

	.dataa(\clock_control_dut|data_out [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\clock_control_dut|data_out [22] & (\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\clock_control_dut|data_out [22] & 
// (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\clock_control_dut|data_out [22] & !\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\clock_control_dut|data_out [23] & (\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\clock_control_dut|data_out [23] & 
// (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\clock_control_dut|data_out [23] & !\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(\clock_control_dut|data_out [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout  = (\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h00AA;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout  = (!\clock_control_dut|data_out [20] & \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_control_dut|data_out [20]),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'h0F00;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout )))
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ))

	.dataa(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datab(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ) # 
// (\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout )))) # (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout )))
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout  & (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// !\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datab(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout  = (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout )

	.dataa(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h5500;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout  = (\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h00F0;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout  & (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout  & 
// !\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datab(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[22]~65 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[22]~65_combout  = (\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\clock_control_dut|data_out [21])) # (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\clock_control_dut|data_out [21]),
	.datab(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[22]~65 .lut_mask = 16'hA0C0;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[22]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[23]~64 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[23]~64_combout  = (\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\clock_control_dut|data_out [22])) # (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\clock_control_dut|data_out [22]),
	.datac(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[23]~64 .lut_mask = 16'hD080;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[23]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout  = (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h0F00;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout  = (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \clock_control_dut|data_out [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\clock_control_dut|data_out [19]),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h0F00;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ) # (\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout )))
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ) # (\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ))

	.dataa(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datab(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ) # 
// (\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout )))) # (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout )))
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout  & (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// !\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datab(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout  & (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[23]~64_combout  & 
// !\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datab(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[28]~62 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[28]~62_combout  = (\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// ((!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[28]~62 .lut_mask = 16'hF400;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[28]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout  = (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h0F00;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout  = (\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h00F0;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout  = (\clock_control_dut|data_out [18] & \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [18]),
	.datac(gnd),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'hCC00;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout )))
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ))

	.dataa(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datab(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ) # 
// (\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout )))) # (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout )))
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout  & (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// !\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datab(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// (\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout )))) # (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// (\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout )))))
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// (\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ))))

	.dataa(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datab(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout  & (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[28]~62_combout  & 
// !\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datab(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[33]~58 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout  = (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[33]~58 .lut_mask = 16'h0F00;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[33]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[32]~67 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout  = (\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// ((\clock_control_dut|data_out [19]))) # (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))))

	.dataa(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datab(\clock_control_dut|data_out [19]),
	.datac(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[32]~67 .lut_mask = 16'hCA00;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[32]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[31]~61 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout  = (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[31]~61 .lut_mask = 16'h0F00;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[31]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[30]~57 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout  = (\clock_control_dut|data_out [17] & !\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\clock_control_dut|data_out [17]),
	.datac(gnd),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[30]~57 .lut_mask = 16'h00CC;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[30]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ) # 
// (\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout )))) # (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout  & 
// (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout )))
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout  & (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout  & 
// !\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.datab(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ) # 
// (\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout )))) # (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ) # 
// (\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout )))))
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ) # 
// (\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout ))))

	.dataa(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.datab(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[33]~63_combout  & (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout  & 
// !\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.datab(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \seg7_dut|Selector0~3 (
// Equation(s):
// \seg7_dut|Selector0~3_combout  = (\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ) # 
// ((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout )))) # (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// (((\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ))))

	.dataa(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datab(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datac(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector0~3 .lut_mask = 16'hEFE0;
defparam \seg7_dut|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \seg7_dut|Selector0~4 (
// Equation(s):
// \seg7_dut|Selector0~4_combout  = (\seg7_dut|state.001~q  & ((\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\seg7_dut|Selector0~3_combout )) # 
// (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout )))))

	.dataa(\seg7_dut|state.001~q ),
	.datab(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\seg7_dut|Selector0~3_combout ),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector0~4 .lut_mask = 16'hA280;
defparam \seg7_dut|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneive_lcell_comb \seg7_dut|Selector0~14 (
// Equation(s):
// \seg7_dut|Selector0~14_combout  = (\seg7_dut|Selector0~4_combout ) # ((!\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (!\seg7_dut|state.000~q  & 
// \bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout )))

	.dataa(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.datab(\seg7_dut|state.000~q ),
	.datac(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.datad(\seg7_dut|Selector0~4_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector0~14_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector0~14 .lut_mask = 16'hFF10;
defparam \seg7_dut|Selector0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneive_lcell_comb \seg7_dut|Selector0~13 (
// Equation(s):
// \seg7_dut|Selector0~13_combout  = (\seg7_dut|Selector0~2_combout ) # ((\seg7_dut|Selector0~12_combout ) # ((\seg7_dut|Selector0~7_combout ) # (\seg7_dut|Selector0~14_combout )))

	.dataa(\seg7_dut|Selector0~2_combout ),
	.datab(\seg7_dut|Selector0~12_combout ),
	.datac(\seg7_dut|Selector0~7_combout ),
	.datad(\seg7_dut|Selector0~14_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector0~13_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector0~13 .lut_mask = 16'hFFFE;
defparam \seg7_dut|Selector0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N29
dffeas \seg7_dut|temp[3] (
	.clk(\freq_dut|clk_1khz~clkctrl_outclk ),
	.d(\seg7_dut|Selector0~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg7_dut|temp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \seg7_dut|temp[3] .is_wysiwyg = "true";
defparam \seg7_dut|temp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneive_lcell_comb \seg7_dut|Selector1~0 (
// Equation(s):
// \seg7_dut|Selector1~0_combout  = (!\seg7_dut|state.000~q  & (\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & ((\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ) # 
// (\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ))))

	.dataa(\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.datab(\seg7_dut|state.000~q ),
	.datac(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.datad(\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector1~0 .lut_mask = 16'h3020;
defparam \seg7_dut|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \seg7_dut|Selector1~4 (
// Equation(s):
// \seg7_dut|Selector1~4_combout  = (\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & ((\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ) # 
// ((\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout )))) # (!\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (((\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout 
// ))))

	.dataa(\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.datab(\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.datac(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.datad(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector1~4 .lut_mask = 16'hEEF0;
defparam \seg7_dut|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneive_lcell_comb \seg7_dut|Selector1~3 (
// Equation(s):
// \seg7_dut|Selector1~3_combout  = (\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (\seg7_dut|state.010~q  & ((\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ) # 
// (\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ))))

	.dataa(\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.datab(\bin_bcd_min|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.datac(\bin_bcd_min|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.datad(\seg7_dut|state.010~q ),
	.cin(gnd),
	.combout(\seg7_dut|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector1~3 .lut_mask = 16'hE000;
defparam \seg7_dut|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneive_lcell_comb \seg7_dut|Selector1~5 (
// Equation(s):
// \seg7_dut|Selector1~5_combout  = (\seg7_dut|Selector1~2_combout ) # ((\seg7_dut|Selector1~3_combout ) # ((\seg7_dut|state.100~q  & \seg7_dut|Selector1~4_combout )))

	.dataa(\seg7_dut|Selector1~2_combout ),
	.datab(\seg7_dut|state.100~q ),
	.datac(\seg7_dut|Selector1~4_combout ),
	.datad(\seg7_dut|Selector1~3_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector1~5 .lut_mask = 16'hFFEA;
defparam \seg7_dut|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneive_lcell_comb \seg7_dut|Selector1~9 (
// Equation(s):
// \seg7_dut|Selector1~9_combout  = (!\seg7_dut|state.000~q  & !\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout )

	.dataa(gnd),
	.datab(\seg7_dut|state.000~q ),
	.datac(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\seg7_dut|Selector1~9_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector1~9 .lut_mask = 16'h0303;
defparam \seg7_dut|Selector1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[31]~60 (
// Equation(s):
// \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout  = (\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \clock_control_dut|data_out [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\clock_control_dut|data_out [18]),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[31]~60 .lut_mask = 16'hF000;
defparam \bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[31]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneive_lcell_comb \seg7_dut|Selector1~10 (
// Equation(s):
// \seg7_dut|Selector1~10_combout  = (\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ) # 
// ((\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout )))) # (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// (((\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))))

	.dataa(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.datab(\bin_bcd_hour|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.datac(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector1~10_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector1~10 .lut_mask = 16'hEFE0;
defparam \seg7_dut|Selector1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneive_lcell_comb \seg7_dut|Selector1~11 (
// Equation(s):
// \seg7_dut|Selector1~11_combout  = (\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout  & ((\seg7_dut|Selector1~9_combout ) # ((\seg7_dut|state.001~q  & \seg7_dut|Selector1~10_combout )))) # 
// (!\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout  & (\seg7_dut|state.001~q  & ((\seg7_dut|Selector1~10_combout ))))

	.dataa(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.datab(\seg7_dut|state.001~q ),
	.datac(\seg7_dut|Selector1~9_combout ),
	.datad(\seg7_dut|Selector1~10_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector1~11_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector1~11 .lut_mask = 16'hECA0;
defparam \seg7_dut|Selector1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \seg7_dut|Selector1~12 (
// Equation(s):
// \seg7_dut|Selector1~12_combout  = (\seg7_dut|Selector1~8_combout ) # ((\seg7_dut|Selector1~0_combout ) # ((\seg7_dut|Selector1~5_combout ) # (\seg7_dut|Selector1~11_combout )))

	.dataa(\seg7_dut|Selector1~8_combout ),
	.datab(\seg7_dut|Selector1~0_combout ),
	.datac(\seg7_dut|Selector1~5_combout ),
	.datad(\seg7_dut|Selector1~11_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector1~12_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector1~12 .lut_mask = 16'hFFFE;
defparam \seg7_dut|Selector1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N9
dffeas \seg7_dut|temp[2] (
	.clk(\freq_dut|clk_1khz~clkctrl_outclk ),
	.d(\seg7_dut|Selector1~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg7_dut|temp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \seg7_dut|temp[2] .is_wysiwyg = "true";
defparam \seg7_dut|temp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \seg7_dut|Selector2~1 (
// Equation(s):
// \seg7_dut|Selector2~1_combout  = (\seg7_dut|state.001~q  & ((\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\clock_control_dut|data_out [17]))) # 
// (!\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ))))

	.dataa(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datab(\clock_control_dut|data_out [17]),
	.datac(\seg7_dut|state.001~q ),
	.datad(\bin_bcd_hour|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector2~1 .lut_mask = 16'hC0A0;
defparam \seg7_dut|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneive_lcell_comb \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[30]~6 (
// Equation(s):
// \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout  = (\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\bin_bcd_hour|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[30]~6 .lut_mask = 16'h00F0;
defparam \bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneive_lcell_comb \seg7_dut|Selector2~3 (
// Equation(s):
// \seg7_dut|Selector2~3_combout  = (\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & ((\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ) # 
// ((\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout )))) # (!\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & 
// (((\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ))))

	.dataa(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.datab(\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.datac(\bin_bcd_hour|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.datad(\bin_bcd_hour|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector2~3 .lut_mask = 16'hFDA8;
defparam \seg7_dut|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneive_lcell_comb \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[30]~6 (
// Equation(s):
// \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout  = (\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\bin_bcd_sec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[30]~6 .lut_mask = 16'h00F0;
defparam \bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \seg7_dut|Selector2~2 (
// Equation(s):
// \seg7_dut|Selector2~2_combout  = (\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (((\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ) # 
// (\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout )))) # (!\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ))

	.dataa(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.datab(\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.datac(\bin_bcd_sec|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.datad(\bin_bcd_sec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector2~2 .lut_mask = 16'hFCAA;
defparam \seg7_dut|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneive_lcell_comb \seg7_dut|Selector2~4 (
// Equation(s):
// \seg7_dut|Selector2~4_combout  = (\seg7_dut|state.100~q  & ((\seg7_dut|Selector2~2_combout ) # ((!\seg7_dut|state.000~q  & \seg7_dut|Selector2~3_combout )))) # (!\seg7_dut|state.100~q  & (!\seg7_dut|state.000~q  & (\seg7_dut|Selector2~3_combout )))

	.dataa(\seg7_dut|state.100~q ),
	.datab(\seg7_dut|state.000~q ),
	.datac(\seg7_dut|Selector2~3_combout ),
	.datad(\seg7_dut|Selector2~2_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector2~4 .lut_mask = 16'hBA30;
defparam \seg7_dut|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \seg7_dut|Selector2~0 (
// Equation(s):
// \seg7_dut|Selector2~0_combout  = (\seg7_dut|state.101~q  & ((\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\clock_control_dut|data_out [1])) # 
// (!\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout )))))

	.dataa(\seg7_dut|state.101~q ),
	.datab(\clock_control_dut|data_out [1]),
	.datac(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\bin_bcd_sec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector2~0 .lut_mask = 16'h8A80;
defparam \seg7_dut|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneive_lcell_comb \seg7_dut|Selector2~8 (
// Equation(s):
// \seg7_dut|Selector2~8_combout  = (\seg7_dut|Selector2~7_combout ) # ((\seg7_dut|Selector2~1_combout ) # ((\seg7_dut|Selector2~4_combout ) # (\seg7_dut|Selector2~0_combout )))

	.dataa(\seg7_dut|Selector2~7_combout ),
	.datab(\seg7_dut|Selector2~1_combout ),
	.datac(\seg7_dut|Selector2~4_combout ),
	.datad(\seg7_dut|Selector2~0_combout ),
	.cin(gnd),
	.combout(\seg7_dut|Selector2~8_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|Selector2~8 .lut_mask = 16'hFFFE;
defparam \seg7_dut|Selector2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N15
dffeas \seg7_dut|temp[1] (
	.clk(\freq_dut|clk_1khz~clkctrl_outclk ),
	.d(\seg7_dut|Selector2~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg7_dut|temp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \seg7_dut|temp[1] .is_wysiwyg = "true";
defparam \seg7_dut|temp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \seg7_dut|WideOr7~0 (
// Equation(s):
// \seg7_dut|WideOr7~0_combout  = (\seg7_dut|temp [3] & (\seg7_dut|temp [0] & (\seg7_dut|temp [2] $ (\seg7_dut|temp [1])))) # (!\seg7_dut|temp [3] & (!\seg7_dut|temp [1] & (\seg7_dut|temp [0] $ (\seg7_dut|temp [2]))))

	.dataa(\seg7_dut|temp [0]),
	.datab(\seg7_dut|temp [3]),
	.datac(\seg7_dut|temp [2]),
	.datad(\seg7_dut|temp [1]),
	.cin(gnd),
	.combout(\seg7_dut|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|WideOr7~0 .lut_mask = 16'h0892;
defparam \seg7_dut|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \seg7_dut|WideOr7~1 (
// Equation(s):
// \seg7_dut|WideOr7~1_combout  = (\rst_n~input_o  & \seg7_dut|WideOr7~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\seg7_dut|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\seg7_dut|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|WideOr7~1 .lut_mask = 16'hF000;
defparam \seg7_dut|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneive_lcell_comb \seg7_dut|WideOr6~0 (
// Equation(s):
// \seg7_dut|WideOr6~0_combout  = (\seg7_dut|temp [3] & ((\seg7_dut|temp [0] & ((\seg7_dut|temp [1]))) # (!\seg7_dut|temp [0] & (\seg7_dut|temp [2])))) # (!\seg7_dut|temp [3] & (\seg7_dut|temp [2] & (\seg7_dut|temp [0] $ (\seg7_dut|temp [1]))))

	.dataa(\seg7_dut|temp [0]),
	.datab(\seg7_dut|temp [3]),
	.datac(\seg7_dut|temp [2]),
	.datad(\seg7_dut|temp [1]),
	.cin(gnd),
	.combout(\seg7_dut|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|WideOr6~0 .lut_mask = 16'hD860;
defparam \seg7_dut|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \seg7_dut|WideOr6~1 (
// Equation(s):
// \seg7_dut|WideOr6~1_combout  = (\seg7_dut|WideOr6~0_combout  & \rst_n~input_o )

	.dataa(gnd),
	.datab(\seg7_dut|WideOr6~0_combout ),
	.datac(\rst_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\seg7_dut|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|WideOr6~1 .lut_mask = 16'hC0C0;
defparam \seg7_dut|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb \seg7_dut|WideOr5~0 (
// Equation(s):
// \seg7_dut|WideOr5~0_combout  = (\seg7_dut|temp [3] & (\seg7_dut|temp [2] & ((\seg7_dut|temp [1]) # (!\seg7_dut|temp [0])))) # (!\seg7_dut|temp [3] & (!\seg7_dut|temp [0] & (!\seg7_dut|temp [2] & \seg7_dut|temp [1])))

	.dataa(\seg7_dut|temp [0]),
	.datab(\seg7_dut|temp [3]),
	.datac(\seg7_dut|temp [2]),
	.datad(\seg7_dut|temp [1]),
	.cin(gnd),
	.combout(\seg7_dut|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|WideOr5~0 .lut_mask = 16'hC140;
defparam \seg7_dut|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_lcell_comb \seg7_dut|WideOr5~1 (
// Equation(s):
// \seg7_dut|WideOr5~1_combout  = (\rst_n~input_o  & \seg7_dut|WideOr5~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\seg7_dut|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\seg7_dut|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|WideOr5~1 .lut_mask = 16'hF000;
defparam \seg7_dut|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \seg7_dut|WideOr4~0 (
// Equation(s):
// \seg7_dut|WideOr4~0_combout  = (\seg7_dut|temp [1] & ((\seg7_dut|temp [0] & ((\seg7_dut|temp [2]))) # (!\seg7_dut|temp [0] & (\seg7_dut|temp [3] & !\seg7_dut|temp [2])))) # (!\seg7_dut|temp [1] & (!\seg7_dut|temp [3] & (\seg7_dut|temp [0] $ 
// (\seg7_dut|temp [2]))))

	.dataa(\seg7_dut|temp [0]),
	.datab(\seg7_dut|temp [3]),
	.datac(\seg7_dut|temp [2]),
	.datad(\seg7_dut|temp [1]),
	.cin(gnd),
	.combout(\seg7_dut|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|WideOr4~0 .lut_mask = 16'hA412;
defparam \seg7_dut|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneive_lcell_comb \seg7_dut|WideOr4~1 (
// Equation(s):
// \seg7_dut|WideOr4~1_combout  = (\rst_n~input_o  & \seg7_dut|WideOr4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\seg7_dut|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\seg7_dut|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|WideOr4~1 .lut_mask = 16'hF000;
defparam \seg7_dut|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \seg7_dut|WideOr3~0 (
// Equation(s):
// \seg7_dut|WideOr3~0_combout  = (\seg7_dut|temp [1] & (\seg7_dut|temp [0] & (!\seg7_dut|temp [3]))) # (!\seg7_dut|temp [1] & ((\seg7_dut|temp [2] & ((!\seg7_dut|temp [3]))) # (!\seg7_dut|temp [2] & (\seg7_dut|temp [0]))))

	.dataa(\seg7_dut|temp [0]),
	.datab(\seg7_dut|temp [3]),
	.datac(\seg7_dut|temp [2]),
	.datad(\seg7_dut|temp [1]),
	.cin(gnd),
	.combout(\seg7_dut|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|WideOr3~0 .lut_mask = 16'h223A;
defparam \seg7_dut|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneive_lcell_comb \seg7_dut|WideOr3~1 (
// Equation(s):
// \seg7_dut|WideOr3~1_combout  = (\rst_n~input_o  & \seg7_dut|WideOr3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\seg7_dut|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\seg7_dut|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|WideOr3~1 .lut_mask = 16'hF000;
defparam \seg7_dut|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \seg7_dut|WideOr2~0 (
// Equation(s):
// \seg7_dut|WideOr2~0_combout  = (\seg7_dut|temp [0] & (\seg7_dut|temp [3] $ (((\seg7_dut|temp [1]) # (!\seg7_dut|temp [2]))))) # (!\seg7_dut|temp [0] & (!\seg7_dut|temp [3] & (!\seg7_dut|temp [2] & \seg7_dut|temp [1])))

	.dataa(\seg7_dut|temp [0]),
	.datab(\seg7_dut|temp [3]),
	.datac(\seg7_dut|temp [2]),
	.datad(\seg7_dut|temp [1]),
	.cin(gnd),
	.combout(\seg7_dut|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|WideOr2~0 .lut_mask = 16'h2382;
defparam \seg7_dut|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \seg7_dut|WideOr2~1 (
// Equation(s):
// \seg7_dut|WideOr2~1_combout  = (\rst_n~input_o  & \seg7_dut|WideOr2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\seg7_dut|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\seg7_dut|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|WideOr2~1 .lut_mask = 16'hF000;
defparam \seg7_dut|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cycloneive_lcell_comb \seg7_dut|WideOr1~0 (
// Equation(s):
// \seg7_dut|WideOr1~0_combout  = (\seg7_dut|temp [0] & ((\seg7_dut|temp [3]) # (\seg7_dut|temp [2] $ (\seg7_dut|temp [1])))) # (!\seg7_dut|temp [0] & ((\seg7_dut|temp [1]) # (\seg7_dut|temp [3] $ (\seg7_dut|temp [2]))))

	.dataa(\seg7_dut|temp [0]),
	.datab(\seg7_dut|temp [3]),
	.datac(\seg7_dut|temp [2]),
	.datad(\seg7_dut|temp [1]),
	.cin(gnd),
	.combout(\seg7_dut|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|WideOr1~0 .lut_mask = 16'hDFBC;
defparam \seg7_dut|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_lcell_comb \seg7_dut|WideOr1~1 (
// Equation(s):
// \seg7_dut|WideOr1~1_combout  = (!\seg7_dut|WideOr1~0_combout ) # (!\rst_n~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\seg7_dut|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\seg7_dut|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg7_dut|WideOr1~1 .lut_mask = 16'h0FFF;
defparam \seg7_dut|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

assign sel[0] = \sel[0]~output_o ;

assign sel[1] = \sel[1]~output_o ;

assign sel[2] = \sel[2]~output_o ;

assign seg[0] = \seg[0]~output_o ;

assign seg[1] = \seg[1]~output_o ;

assign seg[2] = \seg[2]~output_o ;

assign seg[3] = \seg[3]~output_o ;

assign seg[4] = \seg[4]~output_o ;

assign seg[5] = \seg[5]~output_o ;

assign seg[6] = \seg[6]~output_o ;

assign seg[7] = \seg[7]~output_o ;

endmodule
